{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697705101854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697705101855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 10:45:01 2023 " "Processing started: Thu Oct 19 10:45:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697705101855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697705101855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off readkey -c readkey --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off readkey -c readkey --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697705101855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697705102673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697705102673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showkey_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file showkey_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 showkey-bhv " "Found design unit 1: showkey-bhv" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697705114302 ""} { "Info" "ISGN_ENTITY_NAME" "1 showkey " "Found entity 1: showkey" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697705114302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697705114302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readkey_simple_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file readkey_simple_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readkey_simple_test-test " "Found design unit 1: readkey_simple_test-test" {  } { { "readkey_simple_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_simple_test.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697705114309 ""} { "Info" "ISGN_ENTITY_NAME" "1 readkey_simple_test " "Found entity 1: readkey_simple_test" {  } { { "readkey_simple_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_simple_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697705114309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697705114309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readkey_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file readkey_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readkey-bhv " "Found design unit 1: readkey-bhv" {  } { { "readkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_entity.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697705114316 ""} { "Info" "ISGN_ENTITY_NAME" "1 readkey " "Found entity 1: readkey" {  } { { "readkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_entity.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697705114316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697705114316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_key_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_key_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantkey-bhv " "Found design unit 1: constantkey-bhv" {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/constant_key_entity.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697705114323 ""} { "Info" "ISGN_ENTITY_NAME" "1 constantkey " "Found entity 1: constantkey" {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/constant_key_entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697705114323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697705114323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "readkey " "Elaborating entity \"readkey\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697705114378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showkey showkey:component1 " "Elaborating entity \"showkey\" for hierarchy \"showkey:component1\"" {  } { { "readkey_entity.vhd" "component1" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_entity.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697705114395 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_read showkey_entity.vhd(73) " "VHDL Process Statement warning at showkey_entity.vhd(73): signal \"byte_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scancode showkey_entity.vhd(73) " "VHDL Process Statement warning at showkey_entity.vhd(73): signal \"scancode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scancode showkey_entity.vhd(74) " "VHDL Process Statement warning at showkey_entity.vhd(74): signal \"scancode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scancode showkey_entity.vhd(75) " "VHDL Process Statement warning at showkey_entity.vhd(75): signal \"scancode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dig0 showkey_entity.vhd(68) " "VHDL Process Statement warning at showkey_entity.vhd(68): inferring latch(es) for signal or variable \"dig0\", which holds its previous value in one or more paths through the process" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dig1 showkey_entity.vhd(68) " "VHDL Process Statement warning at showkey_entity.vhd(68): inferring latch(es) for signal or variable \"dig1\", which holds its previous value in one or more paths through the process" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[0\] showkey_entity.vhd(68) " "Inferred latch for \"dig1\[0\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[1\] showkey_entity.vhd(68) " "Inferred latch for \"dig1\[1\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[2\] showkey_entity.vhd(68) " "Inferred latch for \"dig1\[2\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[3\] showkey_entity.vhd(68) " "Inferred latch for \"dig1\[3\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[4\] showkey_entity.vhd(68) " "Inferred latch for \"dig1\[4\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[5\] showkey_entity.vhd(68) " "Inferred latch for \"dig1\[5\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1\[6\] showkey_entity.vhd(68) " "Inferred latch for \"dig1\[6\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[0\] showkey_entity.vhd(68) " "Inferred latch for \"dig0\[0\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[1\] showkey_entity.vhd(68) " "Inferred latch for \"dig0\[1\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[2\] showkey_entity.vhd(68) " "Inferred latch for \"dig0\[2\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[3\] showkey_entity.vhd(68) " "Inferred latch for \"dig0\[3\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[4\] showkey_entity.vhd(68) " "Inferred latch for \"dig0\[4\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[5\] showkey_entity.vhd(68) " "Inferred latch for \"dig0\[5\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig0\[6\] showkey_entity.vhd(68) " "Inferred latch for \"dig0\[6\]\" at showkey_entity.vhd(68)" {  } { { "showkey_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/showkey_entity.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697705114397 "|readkey|showkey:component1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constantkey constantkey:component2 " "Elaborating entity \"constantkey\" for hierarchy \"constantkey:component2\"" {  } { { "readkey_entity.vhd" "component2" { Text "C:/intelFPGA_lite/18.1/projects/readkey/readkey_entity.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697705114400 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_read constant_key_entity.vhd(49) " "VHDL Process Statement warning at constant_key_entity.vhd(49): signal \"byte_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/readkey/constant_key_entity.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697705114401 "|readkey|constantkey:component2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697705114577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 10:45:14 2023 " "Processing ended: Thu Oct 19 10:45:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697705114577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697705114577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697705114577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697705114577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697705126332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697705126340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 10:45:26 2023 " "Processing started: Thu Oct 19 10:45:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697705126340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697705126340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp readkey -c readkey --netlist_type=sgate " "Command: quartus_npp readkey -c readkey --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697705126341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1697705126674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697705126698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 10:45:26 2023 " "Processing ended: Thu Oct 19 10:45:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697705126698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697705126698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697705126698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697705126698 ""}
