// Seed: 923727509
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  output id_1;
  assign id_2 = 1;
  logic id_5;
  logic id_6;
  logic id_7;
  assign id_2 = id_4;
  reg id_8, id_9;
  logic id_10;
  initial begin
    id_9 <= 1 & id_7;
    id_1 <= id_4;
  end
  initial begin
    id_7 = "" <= id_5 - 1;
  end
endmodule
`default_nettype wire
