PPA Report for rom_ram_hybrid_pipeline.v (Module: rom_ram_hybrid_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 9
IO Count: 21
Cell Count: 44

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 668.00 MHz
Reg-to-Reg Critical Path Delay: 1.292 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
