

================================================================
== Vivado HLS Report for 'softmax_array_array_ap_fixed_10u_softmax_config13_s'
================================================================
* Date:           Tue Feb 15 18:35:12 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.00 ns | 1.650 ns |   0.25 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12| 24.000 ns | 24.000 ns |   12|   12|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                         |                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                         Instance                        |                     Module                    |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_softmax_stable_array_array_softmax_config13_s_fu_58  |softmax_stable_array_array_softmax_config13_s  |       12|       12| 24.000 ns | 24.000 ns |    1|    1| function |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       6|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        6|     10|     2440|    1846|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     428|    -|
|Register             |        -|      -|       14|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        6|     10|     2454|    2280|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+-------+------+------+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+-------+------+------+-----+
    |grp_softmax_stable_array_array_softmax_config13_s_fu_58  |softmax_stable_array_array_softmax_config13_s  |        6|     10|  2440|  1846|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+-------+------+------+-----+
    |Total                                                    |                                               |        6|     10|  2440|  1846|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_ignore_call20  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|   6|           3|           3|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  59|         14|    1|         14|
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_0_V_read   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_read   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_read   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_3_V_read   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_4_V_read   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_5_V_read   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_6_V_read   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_7_V_read   |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_8_V_read   |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_9_V_read   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_0_V_write   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_write   |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_write   |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_3_V_write   |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_4_V_write   |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_5_V_write   |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_6_V_write   |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_7_V_write   |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_8_V_write   |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_9_V_write   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 428|         96|   42|         96|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |  13|   0|   13|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  14|   0|   14|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,10u>,softmax_config13> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,10u>,softmax_config13> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,10u>,softmax_config13> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,10u>,softmax_config13> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,10u>,softmax_config13> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,10u>,softmax_config13> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,10u>,softmax_config13> | return value |
|data_V_data_0_V_dout     |  in |   12|   ap_fifo  |                   data_V_data_0_V                   |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_0_V                   |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                   data_V_data_0_V                   |    pointer   |
|data_V_data_1_V_dout     |  in |   12|   ap_fifo  |                   data_V_data_1_V                   |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_1_V                   |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                   data_V_data_1_V                   |    pointer   |
|data_V_data_2_V_dout     |  in |   12|   ap_fifo  |                   data_V_data_2_V                   |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_2_V                   |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                   data_V_data_2_V                   |    pointer   |
|data_V_data_3_V_dout     |  in |   12|   ap_fifo  |                   data_V_data_3_V                   |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_3_V                   |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                   data_V_data_3_V                   |    pointer   |
|data_V_data_4_V_dout     |  in |   12|   ap_fifo  |                   data_V_data_4_V                   |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_4_V                   |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                   data_V_data_4_V                   |    pointer   |
|data_V_data_5_V_dout     |  in |   12|   ap_fifo  |                   data_V_data_5_V                   |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_5_V                   |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                   data_V_data_5_V                   |    pointer   |
|data_V_data_6_V_dout     |  in |   12|   ap_fifo  |                   data_V_data_6_V                   |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_6_V                   |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                   data_V_data_6_V                   |    pointer   |
|data_V_data_7_V_dout     |  in |   12|   ap_fifo  |                   data_V_data_7_V                   |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_7_V                   |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                   data_V_data_7_V                   |    pointer   |
|data_V_data_8_V_dout     |  in |   12|   ap_fifo  |                   data_V_data_8_V                   |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_8_V                   |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                   data_V_data_8_V                   |    pointer   |
|data_V_data_9_V_dout     |  in |   12|   ap_fifo  |                   data_V_data_9_V                   |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_9_V                   |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                   data_V_data_9_V                   |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                    res_V_data_0_V                   |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                    res_V_data_0_V                   |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                    res_V_data_0_V                   |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                    res_V_data_1_V                   |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                    res_V_data_1_V                   |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                    res_V_data_1_V                   |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                    res_V_data_2_V                   |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                    res_V_data_2_V                   |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                    res_V_data_2_V                   |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                    res_V_data_3_V                   |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                    res_V_data_3_V                   |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                    res_V_data_3_V                   |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                    res_V_data_4_V                   |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                    res_V_data_4_V                   |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                    res_V_data_4_V                   |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                    res_V_data_5_V                   |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                    res_V_data_5_V                   |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                    res_V_data_5_V                   |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                    res_V_data_6_V                   |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                    res_V_data_6_V                   |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                    res_V_data_6_V                   |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                    res_V_data_7_V                   |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                    res_V_data_7_V                   |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                    res_V_data_7_V                   |    pointer   |
|res_V_data_8_V_din       | out |   16|   ap_fifo  |                    res_V_data_8_V                   |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                    res_V_data_8_V                   |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                    res_V_data_8_V                   |    pointer   |
|res_V_data_9_V_din       | out |   16|   ap_fifo  |                    res_V_data_9_V                   |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                    res_V_data_9_V                   |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                    res_V_data_9_V                   |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

