Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Dec 13 15:09:39 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file uart_system_timing_summary_routed.rpt -pb uart_system_timing_summary_routed.pb -rpx uart_system_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.767        0.000                      0                  331        0.198        0.000                      0                  331        3.000        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_ssd  {0.000 100.000}      200.000         5.000           
  clkfb    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.767        0.000                      0                  221        0.198        0.000                      0                  221        3.000        0.000                       0                   136  
  clk_ssd         197.706        0.000                      0                    4        0.212        0.000                      0                    4       13.360        0.000                       0                     6  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            clk_ssd                  6.441        0.000                      0                    4        0.550        0.000                      0                    4  
**async_default**  sys_clk            sys_clk                  5.887        0.000                      0                  102        0.664        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.828ns (17.444%)  route 3.919ns (82.556%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.722     5.325    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X0Y88          FDCE                                         r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.821     6.602    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.725     7.451    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.575 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.747     9.322    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Rx_sample_ENABLE
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.124     9.446 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1/O
                         net (fo=5, routed)           0.625    10.071    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0
    SLICE_X3Y93          FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.605    15.028    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X3Y93          FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y93          FDSE (Setup_fdse_C_S)       -0.429    14.838    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.828ns (17.444%)  route 3.919ns (82.556%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.722     5.325    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X0Y88          FDCE                                         r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.821     6.602    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.725     7.451    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.575 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.747     9.322    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Rx_sample_ENABLE
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.124     9.446 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1/O
                         net (fo=5, routed)           0.625    10.071    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.605    15.028    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X3Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.838    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.828ns (17.444%)  route 3.919ns (82.556%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.722     5.325    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X0Y88          FDCE                                         r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.821     6.602    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.725     7.451    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.575 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.747     9.322    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Rx_sample_ENABLE
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.124     9.446 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1/O
                         net (fo=5, routed)           0.625    10.071    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.605    15.028    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X3Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.838    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 0.854ns (18.217%)  route 3.834ns (81.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X1Y87          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=3, routed)           1.019     6.799    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.923 r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.803     7.725    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_1/O
                         net (fo=32, routed)          1.456     9.305    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/E[0]
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.150     9.455 r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/FSM_sequential_current_state[3]_i_1/O
                         net (fo=4, routed)           0.557    10.012    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[3]_1[0]
    SLICE_X6Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    15.024    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/CLK
    SLICE_X6Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y90          FDCE (Setup_fdce_C_CE)      -0.393    14.854    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 0.854ns (18.217%)  route 3.834ns (81.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X1Y87          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=3, routed)           1.019     6.799    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.923 r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.803     7.725    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_1/O
                         net (fo=32, routed)          1.456     9.305    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/E[0]
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.150     9.455 r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/FSM_sequential_current_state[3]_i_1/O
                         net (fo=4, routed)           0.557    10.012    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[3]_1[0]
    SLICE_X6Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    15.024    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/CLK
    SLICE_X6Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y90          FDCE (Setup_fdce_C_CE)      -0.393    14.854    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 0.854ns (18.217%)  route 3.834ns (81.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X1Y87          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=3, routed)           1.019     6.799    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.923 r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.803     7.725    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_1/O
                         net (fo=32, routed)          1.456     9.305    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/E[0]
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.150     9.455 r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/FSM_sequential_current_state[3]_i_1/O
                         net (fo=4, routed)           0.557    10.012    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[3]_1[0]
    SLICE_X6Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    15.024    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/CLK
    SLICE_X6Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y90          FDCE (Setup_fdce_C_CE)      -0.393    14.854    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 0.854ns (18.217%)  route 3.834ns (81.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X1Y87          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=3, routed)           1.019     6.799    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.923 r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_4/O
                         net (fo=1, routed)           0.803     7.725    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.849 r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/sample_counter[3]_i_1/O
                         net (fo=32, routed)          1.456     9.305    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/E[0]
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.150     9.455 r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/FSM_sequential_current_state[3]_i_1/O
                         net (fo=4, routed)           0.557    10.012    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[3]_1[0]
    SLICE_X6Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    15.024    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/CLK
    SLICE_X6Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y90          FDCE (Setup_fdce_C_CE)      -0.393    14.854    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.828ns (18.475%)  route 3.654ns (81.525%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.722     5.325    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X0Y88          FDCE                                         r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.821     6.602    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.725     7.451    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.575 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.747     9.322    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Rx_sample_ENABLE
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.124     9.446 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1/O
                         net (fo=5, routed)           0.360     9.806    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0
    SLICE_X2Y92          FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.604    15.027    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X2Y92          FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDSE (Setup_fdse_C_S)       -0.524    14.742    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.828ns (18.475%)  route 3.654ns (81.525%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.722     5.325    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/CLK
    SLICE_X0Y88          FDCE                                         r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.821     6.602    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[11]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_6/O
                         net (fo=1, routed)           0.725     7.451    uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.575 r  uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter[5]_i_2/O
                         net (fo=36, routed)          1.747     9.322    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Rx_sample_ENABLE
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.124     9.446 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1/O
                         net (fo=5, routed)           0.360     9.806    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0
    SLICE_X2Y92          FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.604    15.027    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X2Y92          FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDSE (Setup_fdse_C_S)       -0.524    14.742    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 2.092ns (41.770%)  route 2.916ns (58.230%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.722     5.325    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/CLK
    SLICE_X6Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.478     5.803 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.913     6.716    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_3[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.295     7.011 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/FSM_onehot_current_state[11]_i_9/O
                         net (fo=2, routed)           0.819     7.830    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.954 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/data0_carry_i_5/O
                         net (fo=10, routed)          0.558     8.512    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_PERROR_reg_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     8.636 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.636    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.186 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.186    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.408 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0/O[0]
                         net (fo=1, routed)           0.626    10.034    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0_n_7
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.299    10.333 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.333    uart_transceiver_inst/uart_receiver/receive_module_inst/data[4]
    SLICE_X5Y89          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    15.024    uart_transceiver_inst/uart_receiver/receive_module_inst/CLK
    SLICE_X5Y89          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.029    15.293    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X2Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/Q
                         net (fo=4, routed)           0.104     1.792    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[3]
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.048     1.840 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter0[4]
    SLICE_X3Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.877     2.042    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X3Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.641    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X3Y93          FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDSE (Prop_fdse_C_Q)         0.141     1.664 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.185     1.850    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[0]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.895 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[3]_i_1__0_n_0
    SLICE_X2Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.877     2.042    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X2Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     1.656    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.789%)  route 0.153ns (45.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X3Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.153     1.818    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[5]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.863    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter0[5]
    SLICE_X3Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.877     2.042    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/CLK
    SLICE_X3Y93          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.092     1.615    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    system_controller_inst/CLK
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.128     1.649 r  system_controller_inst/FSM_onehot_current_state_reg[6]/Q
                         net (fo=5, routed)           0.116     1.765    system_controller_inst/FSM_onehot_current_state_reg_n_0_[6]
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.098     1.863 r  system_controller_inst/FSM_onehot_current_state[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    system_controller_inst/FSM_onehot_current_state[7]_i_1__0_n_0
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    system_controller_inst/CLK
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDCE (Hold_fdce_C_D)         0.092     1.613    system_controller_inst/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    system_controller_inst/CLK
    SLICE_X6Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  system_controller_inst/FSM_onehot_current_state_reg[10]/Q
                         net (fo=3, routed)           0.175     1.861    system_controller_inst/FSM_onehot_current_state_reg_n_0_[10]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.043     1.904 r  system_controller_inst/FSM_onehot_current_state[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.904    system_controller_inst/FSM_onehot_current_state[11]_i_1__0_n_0
    SLICE_X6Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    system_controller_inst/CLK
    SLICE_X6Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y91          FDCE (Hold_fdce_C_D)         0.131     1.652    system_controller_inst/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    uart_transceiver_inst/uart_receiver/receive_module_inst/CLK
    SLICE_X5Y90          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]/Q
                         net (fo=5, routed)           0.179     1.842    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/Q[10]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.042     1.884 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/FSM_onehot_current_state[11]_i_2/O
                         net (fo=1, routed)           0.000     1.884    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst_n_0
    SLICE_X5Y90          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    uart_transceiver_inst/uart_receiver/receive_module_inst/CLK
    SLICE_X5Y90          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.107     1.628    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    system_controller_inst/CLK
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  system_controller_inst/FSM_onehot_current_state_reg[3]/Q
                         net (fo=6, routed)           0.180     1.843    system_controller_inst/Q[1]
    SLICE_X7Y91          LUT4 (Prop_lut4_I0_O)        0.042     1.885 r  system_controller_inst/FSM_onehot_current_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    system_controller_inst/FSM_onehot_current_state[4]_i_1__0_n_0
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    system_controller_inst/CLK
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDCE (Hold_fdce_C_D)         0.107     1.628    system_controller_inst/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_reset/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.188     1.847    sync_reset/temp
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.070     1.588    sync_reset/reset_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.806%)  route 0.172ns (45.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.574     1.493    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X8Y90          FDPE                                         r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDPE (Prop_fdpe_C_Q)         0.164     1.657 r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.172     1.830    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg__0[1]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter0[1]
    SLICE_X8Y90          FDPE                                         r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.845     2.010    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X8Y90          FDPE                                         r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X8Y90          FDPE (Hold_fdpe_C_D)         0.121     1.614    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X1Y88          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]/Q
                         net (fo=3, routed)           0.079     1.741    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]
    SLICE_X1Y88          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.887 r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.887    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[12]_i_1__1_n_5
    SLICE_X1Y88          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/CLK
    SLICE_X1Y88          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.105     1.626    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y84      clean_button/button_sync_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X7Y85      clean_button/counter_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X7Y85      clean_button/counter_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X7Y85      clean_button/counter_reg[15]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X7Y86      clean_button/counter_reg[16]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X7Y86      clean_button/counter_reg[17]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X7Y86      clean_button/counter_reg[18]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X7Y86      clean_button/counter_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y82      clean_button/counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y82      clean_button/counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y82      clean_button/counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y84      clean_button/counter_reg[8]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y84      clean_button/counter_reg[9]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X2Y89      system_controller_inst/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X0Y89      uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X0Y89      uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y83      clean_button/counter_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y83      clean_button/counter_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y83      clean_button/counter_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y83      clean_button/counter_reg[7]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y84      clean_button/counter_reg[8]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X7Y84      clean_button/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y83      sync_reset/reset_sync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y83      sync_reset/temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      197.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.706ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.580ns (28.058%)  route 1.487ns (71.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 208.804 - 200.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.809     5.412    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.722     9.337    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDPE (Prop_fdpe_C_Q)         0.456     9.793 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          1.102    10.895    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.124    11.019 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.385    11.404    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[2]
    SLICE_X0Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.683   205.105    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.601   208.804    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X0Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.511   209.314    
                         clock uncertainty           -0.138   209.177    
    SLICE_X0Y91          FDPE (Setup_fdpe_C_D)       -0.067   209.110    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        209.110    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                197.706    

Slack (MET) :             197.919ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.606ns (36.324%)  route 1.062ns (63.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 208.804 - 200.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.809     5.412    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.722     9.337    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDPE (Prop_fdpe_C_Q)         0.456     9.793 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          0.680    10.473    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.150    10.623 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.382    11.005    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[1]
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.683   205.105    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.601   208.804    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.533   209.336    
                         clock uncertainty           -0.138   209.199    
    SLICE_X1Y91          FDPE (Setup_fdpe_C_D)       -0.275   208.924    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        208.924    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                197.919    

Slack (MET) :             198.412ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.580ns (39.154%)  route 0.901ns (60.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 208.804 - 200.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.809     5.412    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.722     9.337    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDPE (Prop_fdpe_C_Q)         0.456     9.793 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          0.901    10.694    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.124    10.818 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.818    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[3]
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.683   205.105    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.601   208.804    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.533   209.336    
                         clock uncertainty           -0.138   209.199    
    SLICE_X1Y91          FDPE (Setup_fdpe_C_D)        0.031   209.230    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        209.230    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                198.412    

Slack (MET) :             198.635ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.101%)  route 0.678ns (53.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 208.804 - 200.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.809     5.412    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.722     9.337    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDPE (Prop_fdpe_C_Q)         0.456     9.793 f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          0.678    10.471    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.595    FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1_n_0
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.683   205.105    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.601   208.804    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.533   209.336    
                         clock uncertainty           -0.138   209.199    
    SLICE_X1Y91          FDPE (Setup_fdpe_C_D)        0.031   209.230    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        209.230    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                198.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.624     1.544    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.601     2.868    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X0Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.141     3.009 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/Q
                         net (fo=9, routed)           0.131     3.140    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     3.185 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.185    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[3]
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.898     2.063    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.874     3.719    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.837     2.881    
    SLICE_X1Y91          FDPE (Hold_fdpe_C_D)         0.092     2.973    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.447%)  route 0.242ns (56.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.624     1.544    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.601     2.868    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDPE (Prop_fdpe_C_Q)         0.141     3.009 f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          0.242     3.251    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     3.296 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.296    FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1_n_0
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.898     2.063    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.874     3.719    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism             -0.850     2.868    
    SLICE_X1Y91          FDPE (Hold_fdpe_C_D)         0.092     2.960    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.227%)  route 0.265ns (58.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.624     1.544    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.601     2.868    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDPE (Prop_fdpe_C_Q)         0.141     3.009 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/Q
                         net (fo=10, routed)          0.143     3.153    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.045     3.198 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.122     3.319    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[2]
    SLICE_X0Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.898     2.063    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.874     3.719    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X0Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism             -0.837     2.881    
    SLICE_X0Y91          FDPE (Hold_fdpe_C_D)         0.070     2.951    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.185ns (34.272%)  route 0.355ns (65.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.624     1.544    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.601     2.868    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDPE (Prop_fdpe_C_Q)         0.141     3.009 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/Q
                         net (fo=10, routed)          0.236     3.245    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.044     3.289 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.119     3.408    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[1]
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.898     2.063    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.874     3.719    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.850     2.868    
    SLICE_X1Y91          FDPE (Hold_fdpe_C_D)         0.003     2.871    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ssd
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y91      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack        6.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.594ns  (logic 0.580ns (8.795%)  route 6.014ns (91.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 208.804 - 200.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 195.320 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717   195.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456   195.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806   196.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124   196.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         5.208   201.914    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X0Y91          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.683   205.105    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.601   208.804    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X0Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.180   208.984    
                         clock uncertainty           -0.270   208.714    
    SLICE_X0Y91          FDPE (Recov_fdpe_C_PRE)     -0.359   208.355    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        208.355    
                         arrival time                        -201.914    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.590ns  (logic 0.580ns (8.801%)  route 6.010ns (91.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 208.804 - 200.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 195.320 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717   195.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456   195.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806   196.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124   196.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         5.204   201.910    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X1Y91          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.683   205.105    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.601   208.804    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.180   208.984    
                         clock uncertainty           -0.270   208.714    
    SLICE_X1Y91          FDPE (Recov_fdpe_C_PRE)     -0.359   208.355    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        208.355    
                         arrival time                        -201.910    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.590ns  (logic 0.580ns (8.801%)  route 6.010ns (91.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 208.804 - 200.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 195.320 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717   195.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456   195.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806   196.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124   196.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         5.204   201.910    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X1Y91          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.683   205.105    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.601   208.804    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.180   208.984    
                         clock uncertainty           -0.270   208.714    
    SLICE_X1Y91          FDPE (Recov_fdpe_C_PRE)     -0.359   208.355    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        208.355    
                         arrival time                        -201.910    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.590ns  (logic 0.580ns (8.801%)  route 6.010ns (91.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 208.804 - 200.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 195.320 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717   195.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456   195.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806   196.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124   196.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         5.204   201.910    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X1Y91          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.683   205.105    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.601   208.804    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.180   208.984    
                         clock uncertainty           -0.270   208.714    
    SLICE_X1Y91          FDPE (Recov_fdpe_C_PRE)     -0.359   208.355    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        208.355    
                         arrival time                        -201.910    
  -------------------------------------------------------------------
                         slack                                  6.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.186ns (6.940%)  route 2.494ns (93.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         2.264     4.198    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X1Y91          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.898     2.063    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.874     3.719    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism             -0.245     3.473    
                         clock uncertainty            0.270     3.743    
    SLICE_X1Y91          FDPE (Remov_fdpe_C_PRE)     -0.095     3.648    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.186ns (6.940%)  route 2.494ns (93.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         2.264     4.198    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X1Y91          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.898     2.063    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.874     3.719    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.245     3.473    
                         clock uncertainty            0.270     3.743    
    SLICE_X1Y91          FDPE (Remov_fdpe_C_PRE)     -0.095     3.648    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.186ns (6.940%)  route 2.494ns (93.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         2.264     4.198    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X1Y91          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.898     2.063    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.874     3.719    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X1Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.245     3.473    
                         clock uncertainty            0.270     3.743    
    SLICE_X1Y91          FDPE (Remov_fdpe_C_PRE)     -0.095     3.648    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.186ns (6.929%)  route 2.498ns (93.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         2.268     4.203    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X0Y91          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.898     2.063    FourDigitLEDdriver_inst/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.874     3.719    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X0Y91          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism             -0.245     3.473    
                         clock uncertainty            0.270     3.743    
    SLICE_X0Y91          FDPE (Remov_fdpe_C_PRE)     -0.095     3.648    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           4.203    
  -------------------------------------------------------------------
                         slack                                  0.555    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.580ns (16.110%)  route 3.020ns (83.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717     5.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806     6.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         2.214     8.920    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/reset_clean
    SLICE_X8Y90          FDPE                                         f  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.522    14.945    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X8Y90          FDPE                                         r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDPE (Recov_fdpe_C_PRE)     -0.361    14.807    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.580ns (16.110%)  route 3.020ns (83.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717     5.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806     6.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         2.214     8.920    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/reset_clean
    SLICE_X8Y90          FDCE                                         f  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.522    14.945    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X8Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.361    14.807    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.580ns (16.110%)  route 3.020ns (83.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717     5.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806     6.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         2.214     8.920    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/reset_clean
    SLICE_X8Y90          FDPE                                         f  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.522    14.945    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X8Y90          FDPE                                         r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDPE (Recov_fdpe_C_PRE)     -0.361    14.807    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.580ns (16.110%)  route 3.020ns (83.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717     5.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806     6.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         2.214     8.920    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/reset_clean
    SLICE_X8Y90          FDCE                                         f  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.522    14.945    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/CLK
    SLICE_X8Y90          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.319    14.849    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.580ns (17.171%)  route 2.798ns (82.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717     5.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806     6.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         1.992     8.698    system_controller_inst/reset_clean
    SLICE_X7Y91          FDCE                                         f  system_controller_inst/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.602    15.025    system_controller_inst/CLK
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    system_controller_inst/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.580ns (17.171%)  route 2.798ns (82.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717     5.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806     6.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         1.992     8.698    system_controller_inst/reset_clean
    SLICE_X7Y91          FDCE                                         f  system_controller_inst/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.602    15.025    system_controller_inst/CLK
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    system_controller_inst/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.580ns (17.171%)  route 2.798ns (82.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717     5.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806     6.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         1.992     8.698    system_controller_inst/reset_clean
    SLICE_X7Y91          FDCE                                         f  system_controller_inst/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.602    15.025    system_controller_inst/CLK
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    system_controller_inst/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.580ns (17.171%)  route 2.798ns (82.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717     5.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806     6.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         1.992     8.698    system_controller_inst/reset_clean
    SLICE_X7Y91          FDCE                                         f  system_controller_inst/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.602    15.025    system_controller_inst/CLK
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    system_controller_inst/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.580ns (17.171%)  route 2.798ns (82.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717     5.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806     6.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         1.992     8.698    system_controller_inst/reset_clean
    SLICE_X7Y91          FDCE                                         f  system_controller_inst/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.602    15.025    system_controller_inst/CLK
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    system_controller_inst/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.580ns (17.171%)  route 2.798ns (82.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.717     5.320    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.806     6.582    sync_reset/reset_sync
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.124     6.706 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         1.992     8.698    system_controller_inst/reset_clean
    SLICE_X7Y91          FDCE                                         f  system_controller_inst/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.602    15.025    system_controller_inst/CLK
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    system_controller_inst/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.706%)  route 0.420ns (69.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         0.190     2.124    system_controller_inst/reset_clean
    SLICE_X2Y83          FDPE                                         f  system_controller_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    system_controller_inst/CLK
    SLICE_X2Y83          FDPE                                         r  system_controller_inst/counter_reg[0]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    system_controller_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.706%)  route 0.420ns (69.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         0.190     2.124    system_controller_inst/reset_clean
    SLICE_X2Y83          FDPE                                         f  system_controller_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    system_controller_inst/CLK
    SLICE_X2Y83          FDPE                                         r  system_controller_inst/counter_reg[1]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    system_controller_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.706%)  route 0.420ns (69.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         0.190     2.124    system_controller_inst/reset_clean
    SLICE_X2Y83          FDPE                                         f  system_controller_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    system_controller_inst/CLK
    SLICE_X2Y83          FDPE                                         r  system_controller_inst/counter_reg[2]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    system_controller_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.706%)  route 0.420ns (69.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         0.190     2.124    system_controller_inst/reset_clean
    SLICE_X2Y83          FDPE                                         f  system_controller_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    system_controller_inst/CLK
    SLICE_X2Y83          FDPE                                         r  system_controller_inst/counter_reg[3]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    system_controller_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.244%)  route 0.450ns (70.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         0.220     2.154    system_controller_inst/reset_clean
    SLICE_X2Y84          FDPE                                         f  system_controller_inst/counter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.871     2.036    system_controller_inst/CLK
    SLICE_X2Y84          FDPE                                         r  system_controller_inst/counter_reg[4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    system_controller_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.244%)  route 0.450ns (70.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         0.220     2.154    system_controller_inst/reset_clean
    SLICE_X2Y84          FDPE                                         f  system_controller_inst/counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.871     2.036    system_controller_inst/CLK
    SLICE_X2Y84          FDPE                                         r  system_controller_inst/counter_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    system_controller_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.244%)  route 0.450ns (70.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         0.220     2.154    system_controller_inst/reset_clean
    SLICE_X2Y84          FDPE                                         f  system_controller_inst/counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.871     2.036    system_controller_inst/CLK
    SLICE_X2Y84          FDPE                                         r  system_controller_inst/counter_reg[6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    system_controller_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.244%)  route 0.450ns (70.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         0.220     2.154    system_controller_inst/reset_clean
    SLICE_X2Y84          FDPE                                         f  system_controller_inst/counter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.871     2.036    system_controller_inst/CLK
    SLICE_X2Y84          FDPE                                         r  system_controller_inst/counter_reg[7]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    system_controller_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[10]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.227%)  route 0.523ns (73.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         0.293     2.228    system_controller_inst/reset_clean
    SLICE_X2Y85          FDPE                                         f  system_controller_inst/counter_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    system_controller_inst/CLK
    SLICE_X2Y85          FDPE                                         r  system_controller_inst/counter_reg[10]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDPE (Remov_fdpe_C_PRE)     -0.071     1.463    system_controller_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[11]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.227%)  route 0.523ns (73.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    sync_reset/CLK
    SLICE_X3Y83          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.230     1.889    sync_reset/temp
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.934 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=106, routed)         0.293     2.228    system_controller_inst/reset_clean
    SLICE_X2Y85          FDPE                                         f  system_controller_inst/counter_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    system_controller_inst/CLK
    SLICE_X2Y85          FDPE                                         r  system_controller_inst/counter_reg[11]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDPE (Remov_fdpe_C_PRE)     -0.071     1.463    system_controller_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.764    





