Return-Path: <devicetree+bounces-317095-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id UTEMH12FQmoI9AkAu9opvQ
	(envelope-from <devicetree+bounces-317095-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 29 Jun 2026 16:46:53 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id CDEBF6DC39D
	for <lists+devicetree@lfdr.de>; Mon, 29 Jun 2026 16:46:52 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=baylibre.com header.s=google header.b=DyvqiyuU;
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-317095-lists+devicetree=lfdr.de@vger.kernel.org" designates 2600:3c0a:e001:db::12fc:5321 as permitted sender) smtp.mailfrom="devicetree+bounces-317095-lists+devicetree=lfdr.de@vger.kernel.org";
	dmarc=none;
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id C3E0C310F78C
	for <lists+devicetree@lfdr.de>; Mon, 29 Jun 2026 14:25:08 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 585B4369D7C;
	Mon, 29 Jun 2026 14:25:03 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C0BA2407CC8
	for <devicetree@vger.kernel.org>; Mon, 29 Jun 2026 14:25:01 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1782743103; cv=none; b=CLMFFLHWkxi7U5yo66UCfR97NC2Zr9b8DqhmqIgrfeQdqD+QzbXaKIcp+jJKtD3ytGs/4ybulGKdTOIddSoEG8+jX6dyusD8fRfii73bCwP1AtAeGLKyp9VbVaCE8K2UgTjw2CYJpw0Z3ueJRFKbmOlnv20uxvj9XUbZQZi8JmI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1782743103; c=relaxed/simple;
	bh=Y6X5nprCbNTnjWSbHEhsXgYBJF1NoS2TUH6gHAd8Zbk=;
	h=From:To:Cc:Subject:In-Reply-To:References:Date:Message-ID:
	 MIME-Version:Content-Type; b=gA0jXSbFSK9ZYRsXwSW4jiDEjg/xmvnsgAzXZoTttrNdbIHk8Wk4igFJMPXJF6eD2ym7QMcSKKYg6+slWyxB9IbPAIURdlrpWbtkq1TSlDMvHiKuQ0wK5I4NQ/skHublr/iWicjL32FC2ACfAv925nkYPNhMdnelpq5yjuHwo+A=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre.com header.i=@baylibre.com header.b=DyvqiyuU; arc=none smtp.client-ip=209.85.128.47
Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-493a548fc99so6788435e9.2
        for <devicetree@vger.kernel.org>; Mon, 29 Jun 2026 07:25:01 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=baylibre.com; s=google; t=1782743100; x=1783347900; darn=vger.kernel.org;
        h=mime-version:message-id:date:user-agent:references:in-reply-to
         :subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to;
        bh=ui1fxLb1Ubcmz8N9yHAf4o5O41FLSttz4QjPD5o+8+4=;
        b=DyvqiyuURbERp+i22CKiVNgpRdiylMJKNs0GIhNuWOlmxO0tSvx2oFMqFtEWZFTopN
         gHFGDWhln+TQx/fC7jxm+vQLj2lz5HG91Zc5ibJdgZTSBCQ0DXsVWo0tyaniZe9vs+tv
         6+NlESPYtsu5S7ATkih8uHSscPaw6Ls4A96reZgnS6yjoshP4UhlMrXz3Efmfcf/8kN3
         Qlbll/9kRCTWy1O2gRo0geMCLRY53CcD70TlpIdAZ00gkGhRn49gi6HqcgIRm3xIwqwI
         tKs/GskX1yKjuykMkkXjHfx+9azGHDxz9u+awLQPHOOCeJMLwIoEMwzNHXRBVAsIkCzp
         VsgA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1782743100; x=1783347900;
        h=mime-version:message-id:date:user-agent:references:in-reply-to
         :subject:cc:to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject
         :date:message-id:reply-to;
        bh=ui1fxLb1Ubcmz8N9yHAf4o5O41FLSttz4QjPD5o+8+4=;
        b=lCfgtVgkL9GRDzoou1n1zVqpJ+Em5hdCKOPG7nGscS1Gcl/roX4aL4aU0Diag5EhkP
         9x0Ld0qLfZ549dGXl0YgbQwOyGrLCanZrI9lvDKYvvb+ibWAzNY9m5yUZu8kBfoRjm3t
         cFdnnz5Hrodr78bjQQ7+Q2vS9Lyytmn1utc0Pduel3sxLoS3uNxE6euOaV1JvdNfmArG
         IWOMI3Dd+CcWCpOCFYBjU+QrnoBmKrnoo/rUQYrkF4ZqTz9GMzERts90++mJvND5z9Vv
         K24C4h5RFKTPN2g0qWTdV8b6W6ksGbFUWp5qiHbQsXr4Rr4WfZ4vDKaR/y9M9anWmRJl
         QJkg==
X-Forwarded-Encrypted: i=1; AFNElJ99wANgV8Emrmi5W3TxiyLIeDqFGcm8OL9VvfbChTjm4JnR3TrYWmTUbVsbtLjer/YPvFgUkR+9CutD@vger.kernel.org
X-Gm-Message-State: AOJu0YxyOYdFWoE9mgBvMki13fYs3M6IOgmhQ7BACG9nXxI17iyl6WJf
	FsqNkI1QMwCTEwHieNutoN7UmZohCq1VjX85cOR7+VGoul0368ClgXLzg7zHIzNUJys=
X-Gm-Gg: AfdE7cnP96Qe3oTBkJ8D2pERhHXVkd5vVgAe143Xq1oYZ1AW4sblYiPh97S9U+zkwYo
	EjH60ikG/2oC9JGYHColE0E3w9LoTeCBMnHqnUYThluja8BC2OXTn4JzWn9qOvJw29a/0AuglkF
	Be+FzikIJJiZmzJ0EETESAGOphYUSxiDmmm3EYCmvK2OvDqd9ts94/MkFymEoXZAObACeUOJfRS
	GR5+3EF6Gv32bU/ps6j2Fi10YBWd5+NpeUzEc8VbrSbyvBSEnPat6T4yOzXLbRn92rOjjv87zHg
	zEJpCUIcS/ObIxJxchgl0SKVld/a2z8rkqyhf+N6B8JcI2BewsGynsxgLaIT3qFaUwodWBESkRN
	HHIbO26nRre0pgUgbbGVk/P4qtC0hPm2stCnP1DRjx6dgRSzWzGXXSTs6OV22FvC4LhkSrW/+RB
	XQBLPAfa/47/4=
X-Received: by 2002:a05:600c:8b33:b0:493:a5d0:d1a1 with SMTP id 5b1f17b1804b1-493a5d0d2e5mr98503625e9.31.1782743100204;
        Mon, 29 Jun 2026 07:25:00 -0700 (PDT)
Received: from localhost ([2a01:e0a:3c5:5fb1:1d21:f5d5:2d3c:23a7])
        by smtp.gmail.com with UTF8SMTPSA id 5b1f17b1804b1-49268ff9f40sm294230185e9.6.2026.06.29.07.24.59
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Mon, 29 Jun 2026 07:24:59 -0700 (PDT)
From: Jerome Brunet <jbrunet@baylibre.com>
To: sashiko-bot@kernel.org
Cc: sashiko-reviews@lists.linux.dev,  robh@kernel.org,
  linux-sunxi@lists.linux.dev,  devicetree@vger.kernel.org,
  conor+dt@kernel.org
Subject: Re: [PATCH v2 6/6] clk: sunxi-ng: sun6i-rtc: add a733 support
In-Reply-To: <20260629131546.8D0261F000E9@smtp.kernel.org>
	(sashiko-bot@kernel.org's message of "Mon, 29 Jun 2026 13:15:46
	+0000")
References: <20260629-a733-rtc-v2-0-7b72112784f8@baylibre.com>
	<20260629-a733-rtc-v2-6-7b72112784f8@baylibre.com>
	<20260629131546.8D0261F000E9@smtp.kernel.org>
User-Agent: mu4e 1.12.9; emacs 30.1
Date: Mon, 29 Jun 2026 16:24:58 +0200
Message-ID: <1jy0fx8lvp.fsf@starbuckisacylon.baylibre.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-1.16 / 15.00];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	R_MISSING_CHARSET(0.50)[];
	R_DKIM_ALLOW(-0.20)[baylibre.com:s=google];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c0a:e001:db::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RECEIVED_HELO_LOCALHOST(0.00)[];
	MIME_TRACE(0.00)[0:+];
	TAGGED_FROM(0.00)[bounces-317095-lists,devicetree=lfdr.de];
	FORWARDED(0.00)[lists@lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORGED_SENDER(0.00)[jbrunet@baylibre.com,devicetree@vger.kernel.org];
	DMARC_NA(0.00)[baylibre.com];
	DKIM_TRACE(0.00)[baylibre.com:+];
	FORGED_RECIPIENTS(0.00)[m:sashiko-bot@kernel.org,m:sashiko-reviews@lists.linux.dev,m:robh@kernel.org,m:linux-sunxi@lists.linux.dev,m:devicetree@vger.kernel.org,m:conor+dt@kernel.org,m:conor@kernel.org,s:lists@lfdr.de];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c0a::/32, country:SG];
	RCPT_COUNT_FIVE(0.00)[6];
	PRECEDENCE_BULK(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[jbrunet@baylibre.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	ALIAS_RESOLVED(0.00)[];
	TO_DN_NONE(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[vger.kernel.org:from_smtp,sea.lore.kernel.org:rdns,sea.lore.kernel.org:helo,baylibre.com:dkim,baylibre.com:email,baylibre.com:from_mime]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: CDEBF6DC39D

On lun. 29 juin 2026 at 13:15, sashiko-bot@kernel.org wrote:

> Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
> - [Critical] The master DCXO enable bit is incorrectly mapped as the
> exclusive enable bit for the 32kHz divider. This will cause the clock
> framework to inadvertently turn off the master oscillator, freezing the
> system.
> --
>
> commit 83ebb861eeea7934e5df335b0d1620cad0b733bf
> Author: Jerome Brunet <jbrunet@baylibre.com>
>
> clk: sunxi-ng: sun6i-rtc: add a733 support
>
> This commit adds support for the sun60i a733 CCU RTC. It introduces a
> new auto-detecting oscillator divider and several phy reference clocks
> with dedicated clock gates.
>
>> diff --git a/drivers/clk/sunxi-ng/ccu-sun6i-rtc.c b/drivers/clk/sunxi-ng/ccu-sun6i-rtc.c
>> index 25dd87e78eb7a..2ec09e3464724 100644
>> --- a/drivers/clk/sunxi-ng/ccu-sun6i-rtc.c
>> +++ b/drivers/clk/sunxi-ng/ccu-sun6i-rtc.c
>
> [ ... ]
>
>> @@ -227,8 +237,28 @@ static struct clk_fixed_factor osc24M_32k_div_clk = {
>>  					    0),
>>  };
>>  
>> -static SUNXI_CCU_GATE_HW(osc24M_32k_clk, "osc24M-32k", &osc24M_32k_div_clk.hw,
>> -			 LOSC_OUT_GATING_REG, BIT(16), 0);
>> +static struct clk_div_table osc24M_32k_div_a733_table[] = {
>> +	{ .val = 0, .div = 732 },
>> +	{ .val = 1, .div = 586 },
>> +	{ .val = 2, .div = 793 },
>> +	{ .val = 3, .div = 732 },
>> +	{ /* Sentinel */ },
>> +};
>> +
>> +static struct ccu_div osc24M_32k_div_a733_clk = {
>> +	.enable = BIT(1),
>
> [Severity: Critical]
> This maps the master DCXO enable bit, BIT(1) defined earlier as
> DCXO_CTRL_DCXO_EN, directly to the 32kHz divider's lifecycle.

Forgot to remove that unused define

>
> If a board uses an external 32kHz crystal, the rtc-32k clock mux is
> reparented to osc32k_clk, leaving this internal osc24M-32k-div clock with
> zero active consumers.
>
> During late boot, the clock framework's clk_disable_unused() routine walks
> the clock tree and will disable this clock, clearing BIT(1) in DCXO_CTRL_REG.
>
> Could this cause a hard system freeze? Since this bit physically turns off
> the shared master 24MHz crystal (DCXO), does it immediately stop the CPU,
> PLLs, and all peripherals?

I don't quite get what the AI is trying to report here. If there are no
user, the clock will be gated ... so ? Am I missing something ?

>
>> +	.div	= _SUNXI_CCU_DIV_TABLE(14, 2, osc24M_32k_div_a733_table),
>> +	.common	= {
>> +		.reg		= DCXO_CTRL_REG,
>> +		.hw.init	= CLK_HW_INIT_PARENTS_DATA("osc24M-32k-div",
>> +							   osc24M,
>> +							   &ccu_rodiv_ops,
>> +							   0),
>> +	},
>> +};

-- 
Jerome

