{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733548747472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733548747473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 12:19:07 2024 " "Processing started: Sat Dec 07 12:19:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733548747473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733548747473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map datapath -c datapath --generate_functional_sim_netlist " "Command: quartus_map datapath -c datapath --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733548747473 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733548747638 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(18) " "Verilog HDL warning at RegisterFile.v(18): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733548747664 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(19) " "Verilog HDL warning at RegisterFile.v(19): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733548747664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.v" "" { Text "C:/CE118/datapath_lab04/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register4Bit " "Found entity 1: Register4Bit" {  } { { "Register4Bit.v" "" { Text "C:/CE118/datapath_lab04/Register4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "Shift_Register.v" "" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.v" "" { Text "C:/CE118/datapath_lab04/Mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "comp Comp ALU.v(11) " "Verilog HDL Declaration information at ALU.v(11): object \"comp\" differs only in case from object \"Comp\" in the same scope" {  } { { "ALU.v" "" { Text "C:/CE118/datapath_lab04/ALU.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733548747675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decre Decre ALU.v(15) " "Verilog HDL Declaration information at ALU.v(15): object \"decre\" differs only in case from object \"Decre\" in the same scope" {  } { { "ALU.v" "" { Text "C:/CE118/datapath_lab04/ALU.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733548747675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add Add ALU.v(16) " "Verilog HDL Declaration information at ALU.v(16): object \"add\" differs only in case from object \"Add\" in the same scope" {  } { { "ALU.v" "" { Text "C:/CE118/datapath_lab04/ALU.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733548747675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub Sub ALU.v(17) " "Verilog HDL Declaration information at ALU.v(17): object \"sub\" differs only in case from object \"Sub\" in the same scope" {  } { { "ALU.v" "" { Text "C:/CE118/datapath_lab04/ALU.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733548747675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incre Incre ALU.v(18) " "Verilog HDL Declaration information at ALU.v(18): object \"incre\" differs only in case from object \"Incre\" in the same scope" {  } { { "ALU.v" "" { Text "C:/CE118/datapath_lab04/ALU.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733548747675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mul Mul ALU.v(21) " "Verilog HDL Declaration information at ALU.v(21): object \"mul\" differs only in case from object \"Mul\" in the same scope" {  } { { "ALU.v" "" { Text "C:/CE118/datapath_lab04/ALU.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733548747675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/CE118/datapath_lab04/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_4bit " "Found entity 1: ALU_4bit" {  } { { "ALU_4bit.v" "" { Text "C:/CE118/datapath_lab04/ALU_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/CE118/datapath_lab04/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "Top_Module.v" "" { Text "C:/CE118/datapath_lab04/Top_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module_tb " "Found entity 1: Top_Module_tb" {  } { { "Top_Module_tb.v" "" { Text "C:/CE118/datapath_lab04/Top_Module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Path " "Elaborating entity \"Data_Path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733548747700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Mux2_1:Mux2_1 " "Elaborating entity \"Mux2_1\" for hierarchy \"Mux2_1:Mux2_1\"" {  } { { "Data_Path.v" "Mux2_1" { Text "C:/CE118/datapath_lab04/Data_Path.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Reg " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Reg\"" {  } { { "Data_Path.v" "Reg" { Text "C:/CE118/datapath_lab04/Data_Path.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_4bit ALU_4bit:ALU1 " "Elaborating entity \"ALU_4bit\" for hierarchy \"ALU_4bit:ALU1\"" {  } { { "Data_Path.v" "ALU1" { Text "C:/CE118/datapath_lab04/Data_Path.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU_4bit.v(13) " "Verilog HDL assignment warning at ALU_4bit.v(13): truncated value with size 32 to match size of target (4)" {  } { { "ALU_4bit.v" "" { Text "C:/CE118/datapath_lab04/ALU_4bit.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733548747710 "|Data_Path|ALU_4bit:ALU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU_4bit.v(16) " "Verilog HDL assignment warning at ALU_4bit.v(16): truncated value with size 32 to match size of target (4)" {  } { { "ALU_4bit.v" "" { Text "C:/CE118/datapath_lab04/ALU_4bit.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733548747710 "|Data_Path|ALU_4bit:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register Shift_Register:Shift_Reg " "Elaborating entity \"Shift_Register\" for hierarchy \"Shift_Register:Shift_Reg\"" {  } { { "Data_Path.v" "Shift_Reg" { Text "C:/CE118/datapath_lab04/Data_Path.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4Bit Register4Bit:Reg1 " "Elaborating entity \"Register4Bit\" for hierarchy \"Register4Bit:Reg1\"" {  } { { "Data_Path.v" "Reg1" { Text "C:/CE118/datapath_lab04/Data_Path.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747715 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RegisterFile:Reg\|regfile " "RAM logic \"RegisterFile:Reg\|regfile\" is uninferred due to inappropriate RAM size" {  } { { "RegisterFile.v" "regfile" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1733548747739 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1733548747739 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Shift_Register:Shift_Reg\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shift_Register:Shift_Reg\|Mux0\"" {  } { { "Shift_Register.v" "Mux0" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shift_Register:Shift_Reg\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shift_Register:Shift_Reg\|Mux1\"" {  } { { "Shift_Register.v" "Mux1" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shift_Register:Shift_Reg\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shift_Register:Shift_Reg\|Mux2\"" {  } { { "Shift_Register.v" "Mux2" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shift_Register:Shift_Reg\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shift_Register:Shift_Reg\|Mux3\"" {  } { { "Shift_Register.v" "Mux3" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:ALU1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:ALU1\|Mux0\"" {  } { { "ALU_4bit.v" "Mux0" { Text "C:/CE118/datapath_lab04/ALU_4bit.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:ALU1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:ALU1\|Mux1\"" {  } { { "ALU_4bit.v" "Mux1" { Text "C:/CE118/datapath_lab04/ALU_4bit.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:ALU1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:ALU1\|Mux2\"" {  } { { "ALU_4bit.v" "Mux2" { Text "C:/CE118/datapath_lab04/ALU_4bit.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU_4bit:ALU1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU_4bit:ALU1\|Mux3\"" {  } { { "ALU_4bit.v" "Mux3" { Text "C:/CE118/datapath_lab04/ALU_4bit.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:Reg\|regfile~64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:Reg\|regfile~64\"" {  } { { "RegisterFile.v" "regfile~64" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:Reg\|regfile~65 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:Reg\|regfile~65\"" {  } { { "RegisterFile.v" "regfile~65" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:Reg\|regfile~66 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:Reg\|regfile~66\"" {  } { { "RegisterFile.v" "regfile~66" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:Reg\|regfile~67 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:Reg\|regfile~67\"" {  } { { "RegisterFile.v" "regfile~67" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:Reg\|regfile~68 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:Reg\|regfile~68\"" {  } { { "RegisterFile.v" "regfile~68" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:Reg\|regfile~69 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:Reg\|regfile~69\"" {  } { { "RegisterFile.v" "regfile~69" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:Reg\|regfile~70 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:Reg\|regfile~70\"" {  } { { "RegisterFile.v" "regfile~70" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegisterFile:Reg\|regfile~71 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegisterFile:Reg\|regfile~71\"" {  } { { "RegisterFile.v" "regfile~71" { Text "C:/CE118/datapath_lab04/RegisterFile.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747752 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1733548747752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shift_Register:Shift_Reg\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Shift_Register:Shift_Reg\|lpm_mux:Mux0\"" {  } { { "Shift_Register.v" "" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shift_Register:Shift_Reg\|lpm_mux:Mux0 " "Instantiated megafunction \"Shift_Register:Shift_Reg\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747776 ""}  } { { "Shift_Register.v" "" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733548747776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/CE118/datapath_lab04/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shift_Register:Shift_Reg\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"Shift_Register:Shift_Reg\|lpm_mux:Mux1\"" {  } { { "Shift_Register.v" "" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shift_Register:Shift_Reg\|lpm_mux:Mux1 " "Instantiated megafunction \"Shift_Register:Shift_Reg\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747821 ""}  } { { "Shift_Register.v" "" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733548747821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shift_Register:Shift_Reg\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"Shift_Register:Shift_Reg\|lpm_mux:Mux3\"" {  } { { "Shift_Register.v" "" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shift_Register:Shift_Reg\|lpm_mux:Mux3 " "Instantiated megafunction \"Shift_Register:Shift_Reg\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747828 ""}  } { { "Shift_Register.v" "" { Text "C:/CE118/datapath_lab04/Shift_Register.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733548747828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_4bit:ALU1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ALU_4bit:ALU1\|lpm_mux:Mux0\"" {  } { { "ALU_4bit.v" "" { Text "C:/CE118/datapath_lab04/ALU_4bit.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_4bit:ALU1\|lpm_mux:Mux0 " "Instantiated megafunction \"ALU_4bit:ALU1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747833 ""}  } { { "ALU_4bit.v" "" { Text "C:/CE118/datapath_lab04/ALU_4bit.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733548747833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/CE118/datapath_lab04/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:Reg\|lpm_mux:regfile_rtl_0 " "Elaborated megafunction instantiation \"RegisterFile:Reg\|lpm_mux:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733548747888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:Reg\|lpm_mux:regfile_rtl_0 " "Instantiated megafunction \"RegisterFile:Reg\|lpm_mux:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733548747888 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733548747888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/CE118/datapath_lab04/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733548747928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733548747928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733548747982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 12:19:07 2024 " "Processing ended: Sat Dec 07 12:19:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733548747982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733548747982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733548747982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733548747982 ""}
