{"Source Block": ["miaow/src/verilog/rtl/vgpr/wr_port_mux_9to1.v@98:225@HdlStmProcess", "  reg [3:0] muxed_port_wr_en;\n  reg [63:0] muxed_port_wr_mask;\n  reg [9:0] muxed_port_wr_addr;\n  reg [2047:0] muxed_port_wr_data;\n\n  always @ (\n    wr_port_select or\n    port0_wr_en or\n    port0_wr_mask or\n    port0_wr_addr or\n    port0_wr_data or\n    port1_wr_en or\n    port1_wr_mask or\n    port1_wr_addr or\n    port1_wr_data or\n    port2_wr_en or\n    port2_wr_mask or\n    port2_wr_addr or\n    port2_wr_data or\n    port3_wr_en or\n    port3_wr_mask or\n    port3_wr_addr or\n    port3_wr_data or\n    port4_wr_en or\n    port4_wr_mask or\n    port4_wr_addr or\n    port4_wr_data or\n    port5_wr_en or\n    port5_wr_mask or\n    port5_wr_addr or\n    port5_wr_data or\n    port6_wr_en or\n    port6_wr_mask or\n    port6_wr_addr or\n    port6_wr_data or\n    port7_wr_en or\n    port7_wr_mask or\n    port7_wr_addr or\n    port7_wr_data or\n    port8_wr_en or\n    port8_wr_mask or\n    port8_wr_addr or\n    port8_wr_data\t    \n  ) begin\n    casex(wr_port_select)\n      16'h0001:\n        begin\n          muxed_port_wr_en <= port0_wr_en;\n          muxed_port_wr_mask <= port0_wr_mask;\n          muxed_port_wr_addr <= port0_wr_addr;\n          muxed_port_wr_data <= port0_wr_data;\n        end\n      16'h0002:\n        begin\n          muxed_port_wr_en <= port1_wr_en;\n          muxed_port_wr_mask <= port1_wr_mask;\n          muxed_port_wr_addr <= port1_wr_addr;\n          muxed_port_wr_data <= port1_wr_data;\n        end\n      16'h0004:\n        begin\n          muxed_port_wr_en <= port2_wr_en;\n          muxed_port_wr_mask <= port2_wr_mask;\n          muxed_port_wr_addr <= port2_wr_addr;\n          muxed_port_wr_data <= port2_wr_data;\n        end\n      16'h0008:\n        begin\n          muxed_port_wr_en <= port3_wr_en;\n          muxed_port_wr_mask <= port3_wr_mask;\n          muxed_port_wr_addr <= port3_wr_addr;\n          muxed_port_wr_data <= port3_wr_data;\n        end\n      16'h0010:\n        begin\n          muxed_port_wr_en <= port4_wr_en;\n          muxed_port_wr_mask <= port4_wr_mask;\n          muxed_port_wr_addr <= port4_wr_addr;\n          muxed_port_wr_data <= port4_wr_data;\n        end\n      16'h0020:\n        begin\n          muxed_port_wr_en <= port5_wr_en;\n          muxed_port_wr_mask <= port5_wr_mask;\n          muxed_port_wr_addr <= port5_wr_addr;\n          muxed_port_wr_data <= port5_wr_data;\n        end\n      16'h0040:\n        begin\n          muxed_port_wr_en <= port6_wr_en;\n          muxed_port_wr_mask <= port6_wr_mask;\n          muxed_port_wr_addr <= port6_wr_addr;\n          muxed_port_wr_data <= port6_wr_data;\n        end\n      16'h0080:\n        begin\n          muxed_port_wr_en <= port7_wr_en;\n          muxed_port_wr_mask <= port7_wr_mask;\n          muxed_port_wr_addr <= port7_wr_addr;\n          muxed_port_wr_data <= port7_wr_data;\n        end\n      16'h0100:\n        begin\n          muxed_port_wr_en <= port8_wr_en;\n          muxed_port_wr_mask <= port8_wr_mask;\n          muxed_port_wr_addr <= port8_wr_addr;\n          muxed_port_wr_data <= port8_wr_data;\n        end\n      16'b0000:\n        begin\n          muxed_port_wr_en <= 4'b0;\n          muxed_port_wr_mask <= 64'b0;\n          muxed_port_wr_addr <= {10{1'bx}};\n          // S: change from 8k to 2k\n          muxed_port_wr_data <= {2048{1'bx}};\n        end\n      default:\n        begin\n          muxed_port_wr_en <= 1'bx;\n          muxed_port_wr_mask <= {64{1'bx}};\n          muxed_port_wr_addr <= {10{1'bx}};\n          // S: change from 8k to 2k\n          muxed_port_wr_data <= {2048{1'bx}};\n        end\n    endcase\n  end\n\nendmodule\n"], "Clone Blocks": [["miaow/src/verilog/rtl/sgpr/sgpr_simxlsu_wr_port_mux.v@84:232", "  input [8:0] port9_wr_addr;\n  input [127:0] port9_wr_data;\n  input [127:0] port9_wr_mask;\n  //**\n\n  always @ (\n    wr_port_select or\n    port0_wr_en or\n    port0_wr_addr or\n    port0_wr_data or\n    port0_wr_mask or\n    port1_wr_en or\n    port1_wr_addr or\n    port1_wr_data or\n    port1_wr_mask or\n    port2_wr_en or\n    port2_wr_addr or\n    port2_wr_data or\n    port2_wr_mask or\n    port3_wr_en or\n    port3_wr_addr or\n    port3_wr_data or\n    port3_wr_mask or\n    port4_wr_en or\n    port4_wr_addr or\n    port4_wr_data or\n    port4_wr_mask or\n    port5_wr_en or\n    port5_wr_addr or\n    port5_wr_data or\n    port5_wr_mask or\n    port6_wr_en or\n    port6_wr_addr or\n    port6_wr_data or\n    port6_wr_mask or\n    port7_wr_en or\n    port7_wr_addr or\n    port7_wr_data or\n    port7_wr_mask or\n    port8_wr_en or\n    port8_wr_addr or\n    port8_wr_data or\n    port8_wr_mask or\n\n    //**CHANGE\n    port9_wr_en or\n    port9_wr_addr or\n    port9_wr_data or\n    port9_wr_mask \n    //**\n\t    \n  ) begin\n    casex(wr_port_select)\n      16'h0001:\n        begin\n          muxed_port_wr_en <= port0_wr_en;\n          muxed_port_wr_addr <= port0_wr_addr;\n          muxed_port_wr_data <= port0_wr_data;\n          muxed_port_wr_mask <= port0_wr_mask;\n        end\n      16'h0002:\n        begin\n          muxed_port_wr_en <= port1_wr_en;\n          muxed_port_wr_addr <= port1_wr_addr;\n          muxed_port_wr_data <= port1_wr_data;\n          muxed_port_wr_mask <= port1_wr_mask;\n        end\n      16'h0004:\n        begin\n          muxed_port_wr_en <= port2_wr_en;\n          muxed_port_wr_addr <= port2_wr_addr;\n          muxed_port_wr_data <= port2_wr_data;\n          muxed_port_wr_mask <= port2_wr_mask;\n        end\n      16'h0008:\n        begin\n          muxed_port_wr_en <= port3_wr_en;\n          muxed_port_wr_addr <= port3_wr_addr;\n          muxed_port_wr_data <= port3_wr_data;\n          muxed_port_wr_mask <= port3_wr_mask;\n        end\n      16'h0010:\n        begin\n          muxed_port_wr_en <= port4_wr_en;\n          muxed_port_wr_addr <= port4_wr_addr;\n          muxed_port_wr_data <= port4_wr_data;\n          muxed_port_wr_mask <= port4_wr_mask;\n        end\n      16'h0020:\n        begin\n          muxed_port_wr_en <= port5_wr_en;\n          muxed_port_wr_addr <= port5_wr_addr;\n          muxed_port_wr_data <= port5_wr_data;\n          muxed_port_wr_mask <= port5_wr_mask;\n        end\n      16'h0040:\n        begin\n          muxed_port_wr_en <= port6_wr_en;\n          muxed_port_wr_addr <= port6_wr_addr;\n          muxed_port_wr_data <= port6_wr_data;\n          muxed_port_wr_mask <= port6_wr_mask;\n        end\n      16'h0080:\n        begin\n          muxed_port_wr_en <= port7_wr_en;\n          muxed_port_wr_addr <= port7_wr_addr;\n          muxed_port_wr_data <= port7_wr_data;\n          muxed_port_wr_mask <= port7_wr_mask;\n        end\n      16'h0100:\n        begin\n          muxed_port_wr_en <= port8_wr_en;\n          muxed_port_wr_addr <= port8_wr_addr;\n          muxed_port_wr_data <= port8_wr_data;\n          muxed_port_wr_mask <= port8_wr_mask;\n        end\n\n\n      //**CHANGE [PSP]\n      //**actual port assigning for SALU\n      16'h0200:\n        begin\n          muxed_port_wr_en <= port9_wr_en;\n          muxed_port_wr_addr <= port9_wr_addr;\n          muxed_port_wr_data <= port9_wr_data;\n          muxed_port_wr_mask <= port9_wr_mask;\n        end\n      //**\n\n\n      16'b0000:\n        begin\n          muxed_port_wr_en <= 1'b0;\n          muxed_port_wr_addr <= {9{1'bx}};\n          muxed_port_wr_data <= {64{1'bx}};\n          muxed_port_wr_mask <= {64{1'bx}};\n        end\n      default:\n        begin\n          muxed_port_wr_en <= 1'bx;\n          muxed_port_wr_addr <= {9{1'bx}};\n          muxed_port_wr_data <= {64{1'bx}};\n          muxed_port_wr_mask <= {64{1'bx}};\n        end\n    endcase\n  end\n\nendmodule\n\n"], ["miaow/src/verilog/rtl/vgpr/wr_port_mux_8to1.v@97:211", "  reg muxed_port_wr_en;\n  reg [63:0] muxed_port_wr_mask;\n  reg [9:0] muxed_port_wr_addr;\n  reg [2047:0] muxed_port_wr_data;\n\n  always @ (\n    wr_port_select or\n    port0_wr_en or\n    port0_wr_mask or\n    port0_wr_addr or\n    port0_wr_data or\n    port1_wr_en or\n    port1_wr_mask or\n    port1_wr_addr or\n    port1_wr_data or\n    port2_wr_en or\n    port2_wr_mask or\n    port2_wr_addr or\n    port2_wr_data or\n    port3_wr_en or\n    port3_wr_mask or\n    port3_wr_addr or\n    port3_wr_data or\n    port4_wr_en or\n    port4_wr_mask or\n    port4_wr_addr or\n    port4_wr_data or\n    port5_wr_en or\n    port5_wr_mask or\n    port5_wr_addr or\n    port5_wr_data or\n    port6_wr_en or\n    port6_wr_mask or\n    port6_wr_addr or\n    port6_wr_data or\n    port7_wr_en or\n    port7_wr_mask or\n    port7_wr_addr or\n    port7_wr_data\n  ) begin\n    casex(wr_port_select)\n      16'h0001:\n        begin\n          muxed_port_wr_en <= port0_wr_en;\n          muxed_port_wr_mask <= port0_wr_mask & {64{port0_wr_en}};\n          muxed_port_wr_addr <= port0_wr_addr;\n          muxed_port_wr_data <= port0_wr_data;\n        end\n      16'h0002:\n        begin\n          muxed_port_wr_en <= port1_wr_en;\n          muxed_port_wr_mask <= port1_wr_mask & {64{port1_wr_en}};\n          muxed_port_wr_addr <= port1_wr_addr;\n          muxed_port_wr_data <= port1_wr_data;\n        end\n      16'h0004:\n        begin\n          muxed_port_wr_en <= port2_wr_en;\n          muxed_port_wr_mask <= port2_wr_mask & {64{port2_wr_en}};\n          muxed_port_wr_addr <= port2_wr_addr;\n          muxed_port_wr_data <= port2_wr_data;\n        end\n      16'h0008:\n        begin\n          muxed_port_wr_en <= port3_wr_en;\n          muxed_port_wr_mask <= port3_wr_mask & {64{port3_wr_en}};\n          muxed_port_wr_addr <= port3_wr_addr;\n          muxed_port_wr_data <= port3_wr_data;\n        end\n      16'h0010:\n        begin\n          muxed_port_wr_en <= port4_wr_en;\n          muxed_port_wr_mask <= port4_wr_mask & {64{port4_wr_en}};\n          muxed_port_wr_addr <= port4_wr_addr;\n          muxed_port_wr_data <= port4_wr_data;\n        end\n      16'h0020:\n        begin\n          muxed_port_wr_en <= port5_wr_en;\n          muxed_port_wr_mask <= port5_wr_mask & {64{port5_wr_en}};\n          muxed_port_wr_addr <= port5_wr_addr;\n          muxed_port_wr_data <= port5_wr_data;\n        end\n      16'h0040:\n        begin\n          muxed_port_wr_en <= port6_wr_en;\n          muxed_port_wr_mask <= port6_wr_mask & {64{port6_wr_en}};\n          muxed_port_wr_addr <= port6_wr_addr;\n          muxed_port_wr_data <= port6_wr_data;\n        end\n      16'h0080:\n        begin\n          muxed_port_wr_en <= port7_wr_en;\n          muxed_port_wr_mask <= port7_wr_mask & {64{port7_wr_en}};\n          muxed_port_wr_addr <= port7_wr_addr;\n          muxed_port_wr_data <= port7_wr_data;\n        end\n      16'b0000:\n        begin\n          muxed_port_wr_en <= 1'b0;\n          muxed_port_wr_mask <= 64'b0;\n          muxed_port_wr_addr <= {10{1'bx}};\n          muxed_port_wr_data <= {2048{1'bx}};\n        end\n      default:\n        begin\n          muxed_port_wr_en <= 1'bx;\n          muxed_port_wr_mask <= {64{1'bx}};\n          muxed_port_wr_addr <= {10{1'bx}};\n          muxed_port_wr_data <= {2048{1'bx}};\n        end\n    endcase\n  end\n\nendmodule\n"], ["miaow/src/verilog/rtl/sgpr/sgpr_simx_wr_port_mux.v@97:212", "  reg muxed_port_wr_en;\n  reg [8:0] muxed_port_wr_addr;\n  reg [63:0] muxed_port_wr_data;\n  reg [63:0] muxed_port_wr_mask;\n\n  always @ (\n    wr_port_select or\n    port0_wr_en or\n    port0_wr_addr or\n    port0_wr_data or\n    port0_wr_mask or\n    port1_wr_en or\n    port1_wr_addr or\n    port1_wr_data or\n    port1_wr_mask or\n    port2_wr_en or\n    port2_wr_addr or\n    port2_wr_data or\n    port2_wr_mask or\n    port3_wr_en or\n    port3_wr_addr or\n    port3_wr_data or\n    port3_wr_mask or\n    port4_wr_en or\n    port4_wr_addr or\n    port4_wr_data or\n    port4_wr_mask or\n    port5_wr_en or\n    port5_wr_addr or\n    port5_wr_data or\n    port5_wr_mask or\n    port6_wr_en or\n    port6_wr_addr or\n    port6_wr_data or\n    port6_wr_mask or\n    port7_wr_en or\n    port7_wr_addr or\n    port7_wr_data or\n    port7_wr_mask\n  ) begin\n    casex(wr_port_select)\n      16'h0001:\n        begin\n          muxed_port_wr_en <= port0_wr_en;\n          muxed_port_wr_addr <= port0_wr_addr;\n          muxed_port_wr_data <= port0_wr_data;\n          muxed_port_wr_mask <= port0_wr_mask;\n        end\n      16'h0002:\n        begin\n          muxed_port_wr_en <= port1_wr_en;\n          muxed_port_wr_addr <= port1_wr_addr;\n          muxed_port_wr_data <= port1_wr_data;\n          muxed_port_wr_mask <= port1_wr_mask;\n        end\n      16'h0004:\n        begin\n          muxed_port_wr_en <= port2_wr_en;\n          muxed_port_wr_addr <= port2_wr_addr;\n          muxed_port_wr_data <= port2_wr_data;\n          muxed_port_wr_mask <= port2_wr_mask;\n        end\n      16'h0008:\n        begin\n          muxed_port_wr_en <= port3_wr_en;\n          muxed_port_wr_addr <= port3_wr_addr;\n          muxed_port_wr_data <= port3_wr_data;\n          muxed_port_wr_mask <= port3_wr_mask;\n        end\n      16'h0010:\n        begin\n          muxed_port_wr_en <= port4_wr_en;\n          muxed_port_wr_addr <= port4_wr_addr;\n          muxed_port_wr_data <= port4_wr_data;\n          muxed_port_wr_mask <= port4_wr_mask;\n        end\n      16'h0020:\n        begin\n          muxed_port_wr_en <= port5_wr_en;\n          muxed_port_wr_addr <= port5_wr_addr;\n          muxed_port_wr_data <= port5_wr_data;\n          muxed_port_wr_mask <= port5_wr_mask;\n        end\n      16'h0040:\n        begin\n          muxed_port_wr_en <= port6_wr_en;\n          muxed_port_wr_addr <= port6_wr_addr;\n          muxed_port_wr_data <= port6_wr_data;\n          muxed_port_wr_mask <= port6_wr_mask;\n        end\n      16'h0080:\n        begin\n          muxed_port_wr_en <= port7_wr_en;\n          muxed_port_wr_addr <= port7_wr_addr;\n          muxed_port_wr_data <= port7_wr_data;\n          muxed_port_wr_mask <= port7_wr_mask;\n        end\n      16'b0000:\n        begin\n          muxed_port_wr_en <= 1'b0;\n          muxed_port_wr_addr <= {9{1'bx}};\n          muxed_port_wr_data <= {64{1'bx}};\n          muxed_port_wr_mask <= {64{1'bx}};\n        end\n      default:\n        begin\n          muxed_port_wr_en <= 1'bx;\n          muxed_port_wr_addr <= {9{1'bx}};\n          muxed_port_wr_data <= {64{1'bx}};\n          muxed_port_wr_mask <= {64{1'bx}};\n        end\n    endcase\n  end\n\nendmodule\n\n"]], "Diff Content": {"Delete": [[103, "  always @ (\n"], [104, "    wr_port_select or\n"], [105, "    port0_wr_en or\n"], [106, "    port0_wr_mask or\n"], [107, "    port0_wr_addr or\n"], [108, "    port0_wr_data or\n"], [109, "    port1_wr_en or\n"], [110, "    port1_wr_mask or\n"], [111, "    port1_wr_addr or\n"], [112, "    port1_wr_data or\n"], [113, "    port2_wr_en or\n"], [114, "    port2_wr_mask or\n"], [115, "    port2_wr_addr or\n"], [116, "    port2_wr_data or\n"], [117, "    port3_wr_en or\n"], [118, "    port3_wr_mask or\n"], [119, "    port3_wr_addr or\n"], [120, "    port3_wr_data or\n"], [121, "    port4_wr_en or\n"], [122, "    port4_wr_mask or\n"], [123, "    port4_wr_addr or\n"], [124, "    port4_wr_data or\n"], [125, "    port5_wr_en or\n"], [126, "    port5_wr_mask or\n"], [127, "    port5_wr_addr or\n"], [128, "    port5_wr_data or\n"], [129, "    port6_wr_en or\n"], [130, "    port6_wr_mask or\n"], [131, "    port6_wr_addr or\n"], [132, "    port6_wr_data or\n"], [133, "    port7_wr_en or\n"], [134, "    port7_wr_mask or\n"], [135, "    port7_wr_addr or\n"], [136, "    port7_wr_data or\n"], [137, "    port8_wr_en or\n"], [138, "    port8_wr_mask or\n"], [139, "    port8_wr_addr or\n"], [140, "    port8_wr_data\t    \n"], [141, "  ) begin\n"], [216, "          muxed_port_wr_en <= 1'bx;\n"], [217, "          muxed_port_wr_mask <= {64{1'bx}};\n"]], "Add": [[141, "  always @ (*) begin\n"], [217, "          muxed_port_wr_en <= 1'b0;\n"], [217, "          muxed_port_wr_mask <= {64{1'b0}};\n"]]}}