// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module PatternHistoryTable(
  input         clock,
  input         reset,
  input         io_agt_update_valid,
  input  [4:0]  io_agt_update_bits_pht_index,
  input  [12:0] io_agt_update_bits_pht_tag,
  input  [15:0] io_agt_update_bits_region_bits,
  input  [3:0]  io_agt_update_bits_region_offset,
  input         io_agt_update_bits_decr_mode,
  input         io_s2_agt_lookup_valid,
  input  [4:0]  io_s2_agt_lookup_bits_pht_index,
  input  [12:0] io_s2_agt_lookup_bits_pht_tag,
  input  [30:0] io_s2_agt_lookup_bits_region_paddr,
  input  [30:0] io_s2_agt_lookup_bits_region_vaddr,
  input  [3:0]  io_s2_agt_lookup_bits_region_offset,
  output        io_pf_gen_req_valid,
  output [10:0] io_pf_gen_req_bits_region_tag,
  output [30:0] io_pf_gen_req_bits_region_addr,
  output [15:0] io_pf_gen_req_bits_region_bits,
  output        io_pf_gen_req_bits_paddr_valid,
  output        io_pf_gen_req_bits_decr_mode
);

  wire        s1_wait;
  reg         s1_valid_r;
  wire        _pf_gen_req_arb_io_in_1_ready;
  wire        _pf_gen_req_arb_io_in_2_ready;
  wire        _evict_queue_io_out_valid;
  wire [4:0]  _evict_queue_io_out_bits_pht_index;
  wire [12:0] _evict_queue_io_out_bits_pht_tag;
  wire [15:0] _evict_queue_io_out_bits_region_bits;
  wire [3:0]  _evict_queue_io_out_bits_region_offset;
  wire        _evict_queue_io_out_bits_decr_mode;
  wire        _lookup_queue_io_out_valid;
  wire [4:0]  _lookup_queue_io_out_bits_pht_index;
  wire [12:0] _lookup_queue_io_out_bits_pht_tag;
  wire [30:0] _lookup_queue_io_out_bits_region_paddr;
  wire [30:0] _lookup_queue_io_out_bits_region_vaddr;
  wire [3:0]  _lookup_queue_io_out_bits_region_offset;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_0;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_1;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_2;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_3;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_4;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_5;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_6;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_7;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_8;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_9;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_10;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_11;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_12;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_13;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_14;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_15;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_16;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_17;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_18;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_19;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_20;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_21;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_22;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_23;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_24;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_25;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_26;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_27;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_28;
  wire [1:0]  _pht_ram_io_r_resp_data_0_hist_29;
  wire [12:0] _pht_ram_io_r_resp_data_0_tag;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_0;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_1;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_2;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_3;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_4;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_5;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_6;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_7;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_8;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_9;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_10;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_11;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_12;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_13;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_14;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_15;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_16;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_17;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_18;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_19;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_20;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_21;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_22;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_23;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_24;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_25;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_26;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_27;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_28;
  wire [1:0]  _pht_ram_io_r_resp_data_1_hist_29;
  wire [12:0] _pht_ram_io_r_resp_data_1_tag;
  reg         pht_valids_reg_0_0;
  reg         pht_valids_reg_0_1;
  reg         pht_valids_reg_0_2;
  reg         pht_valids_reg_0_3;
  reg         pht_valids_reg_0_4;
  reg         pht_valids_reg_0_5;
  reg         pht_valids_reg_0_6;
  reg         pht_valids_reg_0_7;
  reg         pht_valids_reg_0_8;
  reg         pht_valids_reg_0_9;
  reg         pht_valids_reg_0_10;
  reg         pht_valids_reg_0_11;
  reg         pht_valids_reg_0_12;
  reg         pht_valids_reg_0_13;
  reg         pht_valids_reg_0_14;
  reg         pht_valids_reg_0_15;
  reg         pht_valids_reg_0_16;
  reg         pht_valids_reg_0_17;
  reg         pht_valids_reg_0_18;
  reg         pht_valids_reg_0_19;
  reg         pht_valids_reg_0_20;
  reg         pht_valids_reg_0_21;
  reg         pht_valids_reg_0_22;
  reg         pht_valids_reg_0_23;
  reg         pht_valids_reg_0_24;
  reg         pht_valids_reg_0_25;
  reg         pht_valids_reg_0_26;
  reg         pht_valids_reg_0_27;
  reg         pht_valids_reg_0_28;
  reg         pht_valids_reg_0_29;
  reg         pht_valids_reg_0_30;
  reg         pht_valids_reg_0_31;
  reg         pht_valids_reg_1_0;
  reg         pht_valids_reg_1_1;
  reg         pht_valids_reg_1_2;
  reg         pht_valids_reg_1_3;
  reg         pht_valids_reg_1_4;
  reg         pht_valids_reg_1_5;
  reg         pht_valids_reg_1_6;
  reg         pht_valids_reg_1_7;
  reg         pht_valids_reg_1_8;
  reg         pht_valids_reg_1_9;
  reg         pht_valids_reg_1_10;
  reg         pht_valids_reg_1_11;
  reg         pht_valids_reg_1_12;
  reg         pht_valids_reg_1_13;
  reg         pht_valids_reg_1_14;
  reg         pht_valids_reg_1_15;
  reg         pht_valids_reg_1_16;
  reg         pht_valids_reg_1_17;
  reg         pht_valids_reg_1_18;
  reg         pht_valids_reg_1_19;
  reg         pht_valids_reg_1_20;
  reg         pht_valids_reg_1_21;
  reg         pht_valids_reg_1_22;
  reg         pht_valids_reg_1_23;
  reg         pht_valids_reg_1_24;
  reg         pht_valids_reg_1_25;
  reg         pht_valids_reg_1_26;
  reg         pht_valids_reg_1_27;
  reg         pht_valids_reg_1_28;
  reg         pht_valids_reg_1_29;
  reg         pht_valids_reg_1_30;
  reg         pht_valids_reg_1_31;
  reg         state_reg;
  reg         state_reg_1;
  reg         state_reg_2;
  reg         state_reg_3;
  reg         state_reg_4;
  reg         state_reg_5;
  reg         state_reg_6;
  reg         state_reg_7;
  reg         state_reg_8;
  reg         state_reg_9;
  reg         state_reg_10;
  reg         state_reg_11;
  reg         state_reg_12;
  reg         state_reg_13;
  reg         state_reg_14;
  reg         state_reg_15;
  reg         state_reg_16;
  reg         state_reg_17;
  reg         state_reg_18;
  reg         state_reg_19;
  reg         state_reg_20;
  reg         state_reg_21;
  reg         state_reg_22;
  reg         state_reg_23;
  reg         state_reg_24;
  reg         state_reg_25;
  reg         state_reg_26;
  reg         state_reg_27;
  reg         state_reg_28;
  reg         state_reg_29;
  reg         state_reg_30;
  reg         state_reg_31;
  wire        s0_valid = _lookup_queue_io_out_valid | _evict_queue_io_out_valid;
  wire        _evict_queue_io_out_ready_T_2 = ~s1_valid_r | ~s1_wait;
  reg  [4:0]  s1_ram_raddr;
  reg  [12:0] s1_tag;
  reg  [15:0] s1_region_bits;
  reg         s1_decr_mode;
  reg  [30:0] s1_region_paddr;
  reg  [30:0] s1_region_vaddr;
  reg  [3:0]  s1_region_offset;
  reg         s1_evict;
  reg         s2_valid_last_REG;
  reg  [29:0] s2_hist_update_mask;
  reg  [29:0] s2_hist_bits;
  reg  [12:0] s2_tag;
  reg         s2_decr_mode;
  reg  [30:0] s2_region_paddr;
  reg  [30:0] s2_region_vaddr;
  reg  [3:0]  s2_region_offset;
  reg         s2_evict;
  reg         s2_pht_valids_0;
  reg         s2_pht_valids_1;
  reg         s2_replace_way;
  reg  [4:0]  s2_ram_waddr;
  reg         s3_valid_last_REG;
  reg         s3_evict;
  reg  [1:0]  s3_hist_0;
  reg  [1:0]  s3_hist_1;
  reg  [1:0]  s3_hist_2;
  reg  [1:0]  s3_hist_3;
  reg  [1:0]  s3_hist_4;
  reg  [1:0]  s3_hist_5;
  reg  [1:0]  s3_hist_6;
  reg  [1:0]  s3_hist_7;
  reg  [1:0]  s3_hist_8;
  reg  [1:0]  s3_hist_9;
  reg  [1:0]  s3_hist_10;
  reg  [1:0]  s3_hist_11;
  reg  [1:0]  s3_hist_12;
  reg  [1:0]  s3_hist_13;
  reg  [1:0]  s3_hist_14;
  reg  [1:0]  s3_hist_15;
  reg  [1:0]  s3_hist_16;
  reg  [1:0]  s3_hist_17;
  reg  [1:0]  s3_hist_18;
  reg  [1:0]  s3_hist_19;
  reg  [1:0]  s3_hist_20;
  reg  [1:0]  s3_hist_21;
  reg  [1:0]  s3_hist_22;
  reg  [1:0]  s3_hist_23;
  reg  [1:0]  s3_hist_24;
  reg  [1:0]  s3_hist_25;
  reg  [1:0]  s3_hist_26;
  reg  [1:0]  s3_hist_27;
  reg  [1:0]  s3_hist_28;
  reg  [1:0]  s3_hist_29;
  reg  [29:0] s3_hist_pf_gen;
  reg  [29:0] s3_hist_update_mask;
  reg  [3:0]  s3_region_offset;
  reg         s3_decr_mode;
  reg  [30:0] s3_region_paddr;
  reg  [30:0] s3_region_vaddr;
  reg  [12:0] s3_pht_tag;
  reg         s3_hit_vec_0;
  reg         s3_hit_vec_1;
  wire [1:0]  _s3_hit_T = {s3_hit_vec_0, s3_hit_vec_1};
  reg         s3_repl_way;
  reg  [1:0]  s3_repl_way_mask;
  reg         s3_repl_update_mask_0;
  reg         s3_repl_update_mask_1;
  reg         s3_repl_update_mask_2;
  reg         s3_repl_update_mask_3;
  reg         s3_repl_update_mask_4;
  reg         s3_repl_update_mask_5;
  reg         s3_repl_update_mask_6;
  reg         s3_repl_update_mask_7;
  reg         s3_repl_update_mask_8;
  reg         s3_repl_update_mask_9;
  reg         s3_repl_update_mask_10;
  reg         s3_repl_update_mask_11;
  reg         s3_repl_update_mask_12;
  reg         s3_repl_update_mask_13;
  reg         s3_repl_update_mask_14;
  reg         s3_repl_update_mask_15;
  reg         s3_repl_update_mask_16;
  reg         s3_repl_update_mask_17;
  reg         s3_repl_update_mask_18;
  reg         s3_repl_update_mask_19;
  reg         s3_repl_update_mask_20;
  reg         s3_repl_update_mask_21;
  reg         s3_repl_update_mask_22;
  reg         s3_repl_update_mask_23;
  reg         s3_repl_update_mask_24;
  reg         s3_repl_update_mask_25;
  reg         s3_repl_update_mask_26;
  reg         s3_repl_update_mask_27;
  reg         s3_repl_update_mask_28;
  reg         s3_repl_update_mask_29;
  reg         s3_repl_update_mask_30;
  reg         s3_repl_update_mask_31;
  reg  [4:0]  s3_ram_waddr;
  reg  [30:0] s3_incr_region_vaddr;
  reg  [30:0] s3_decr_region_vaddr;
  wire        s3_ram_en = s3_valid_last_REG & s3_evict;
  assign s1_wait =
    s2_valid_last_REG & s2_evict & s2_ram_waddr == s1_ram_raddr | s3_ram_en;
  wire        _GEN = s3_ram_en & ~(|_s3_hit_T);
  wire        _GEN_0 = _GEN & s3_repl_update_mask_0;
  wire        _GEN_1 = _GEN_0 & s3_repl_way_mask[0];
  wire        _GEN_2 = _GEN & s3_repl_update_mask_1;
  wire        _GEN_3 = _GEN_2 & s3_repl_way_mask[0];
  wire        _GEN_4 = _GEN & s3_repl_update_mask_2;
  wire        _GEN_5 = _GEN_4 & s3_repl_way_mask[0];
  wire        _GEN_6 = _GEN & s3_repl_update_mask_3;
  wire        _GEN_7 = _GEN_6 & s3_repl_way_mask[0];
  wire        _GEN_8 = _GEN & s3_repl_update_mask_4;
  wire        _GEN_9 = _GEN_8 & s3_repl_way_mask[0];
  wire        _GEN_10 = _GEN & s3_repl_update_mask_5;
  wire        _GEN_11 = _GEN_10 & s3_repl_way_mask[0];
  wire        _GEN_12 = _GEN & s3_repl_update_mask_6;
  wire        _GEN_13 = _GEN_12 & s3_repl_way_mask[0];
  wire        _GEN_14 = _GEN & s3_repl_update_mask_7;
  wire        _GEN_15 = _GEN_14 & s3_repl_way_mask[0];
  wire        _GEN_16 = _GEN & s3_repl_update_mask_8;
  wire        _GEN_17 = _GEN_16 & s3_repl_way_mask[0];
  wire        _GEN_18 = _GEN & s3_repl_update_mask_9;
  wire        _GEN_19 = _GEN_18 & s3_repl_way_mask[0];
  wire        _GEN_20 = _GEN & s3_repl_update_mask_10;
  wire        _GEN_21 = _GEN_20 & s3_repl_way_mask[0];
  wire        _GEN_22 = _GEN & s3_repl_update_mask_11;
  wire        _GEN_23 = _GEN_22 & s3_repl_way_mask[0];
  wire        _GEN_24 = _GEN & s3_repl_update_mask_12;
  wire        _GEN_25 = _GEN_24 & s3_repl_way_mask[0];
  wire        _GEN_26 = _GEN & s3_repl_update_mask_13;
  wire        _GEN_27 = _GEN_26 & s3_repl_way_mask[0];
  wire        _GEN_28 = _GEN & s3_repl_update_mask_14;
  wire        _GEN_29 = _GEN_28 & s3_repl_way_mask[0];
  wire        _GEN_30 = _GEN & s3_repl_update_mask_15;
  wire        _GEN_31 = _GEN_30 & s3_repl_way_mask[0];
  wire        _GEN_32 = _GEN & s3_repl_update_mask_16;
  wire        _GEN_33 = _GEN_32 & s3_repl_way_mask[0];
  wire        _GEN_34 = _GEN & s3_repl_update_mask_17;
  wire        _GEN_35 = _GEN_34 & s3_repl_way_mask[0];
  wire        _GEN_36 = _GEN & s3_repl_update_mask_18;
  wire        _GEN_37 = _GEN_36 & s3_repl_way_mask[0];
  wire        _GEN_38 = _GEN & s3_repl_update_mask_19;
  wire        _GEN_39 = _GEN_38 & s3_repl_way_mask[0];
  wire        _GEN_40 = _GEN & s3_repl_update_mask_20;
  wire        _GEN_41 = _GEN_40 & s3_repl_way_mask[0];
  wire        _GEN_42 = _GEN & s3_repl_update_mask_21;
  wire        _GEN_43 = _GEN_42 & s3_repl_way_mask[0];
  wire        _GEN_44 = _GEN & s3_repl_update_mask_22;
  wire        _GEN_45 = _GEN_44 & s3_repl_way_mask[0];
  wire        _GEN_46 = _GEN & s3_repl_update_mask_23;
  wire        _GEN_47 = _GEN_46 & s3_repl_way_mask[0];
  wire        _GEN_48 = _GEN & s3_repl_update_mask_24;
  wire        _GEN_49 = _GEN_48 & s3_repl_way_mask[0];
  wire        _GEN_50 = _GEN & s3_repl_update_mask_25;
  wire        _GEN_51 = _GEN_50 & s3_repl_way_mask[0];
  wire        _GEN_52 = _GEN & s3_repl_update_mask_26;
  wire        _GEN_53 = _GEN_52 & s3_repl_way_mask[0];
  wire        _GEN_54 = _GEN & s3_repl_update_mask_27;
  wire        _GEN_55 = _GEN_54 & s3_repl_way_mask[0];
  wire        _GEN_56 = _GEN & s3_repl_update_mask_28;
  wire        _GEN_57 = _GEN_56 & s3_repl_way_mask[0];
  wire        _GEN_58 = _GEN & s3_repl_update_mask_29;
  wire        _GEN_59 = _GEN_58 & s3_repl_way_mask[0];
  wire        _GEN_60 = _GEN & s3_repl_update_mask_30;
  wire        _GEN_61 = _GEN_60 & s3_repl_way_mask[0];
  wire        _GEN_62 = _GEN & s3_repl_update_mask_31;
  wire        _GEN_63 = _GEN_62 & s3_repl_way_mask[0];
  wire        _GEN_64 = _GEN_0 & s3_repl_way_mask[1];
  wire        pht_valids_enable_0 = _GEN_64 | _GEN_1;
  wire        _GEN_65 = _GEN_2 & s3_repl_way_mask[1];
  wire        pht_valids_enable_1 = _GEN_65 | _GEN_3;
  wire        _GEN_66 = _GEN_4 & s3_repl_way_mask[1];
  wire        pht_valids_enable_2 = _GEN_66 | _GEN_5;
  wire        _GEN_67 = _GEN_6 & s3_repl_way_mask[1];
  wire        pht_valids_enable_3 = _GEN_67 | _GEN_7;
  wire        _GEN_68 = _GEN_8 & s3_repl_way_mask[1];
  wire        pht_valids_enable_4 = _GEN_68 | _GEN_9;
  wire        _GEN_69 = _GEN_10 & s3_repl_way_mask[1];
  wire        pht_valids_enable_5 = _GEN_69 | _GEN_11;
  wire        _GEN_70 = _GEN_12 & s3_repl_way_mask[1];
  wire        pht_valids_enable_6 = _GEN_70 | _GEN_13;
  wire        _GEN_71 = _GEN_14 & s3_repl_way_mask[1];
  wire        pht_valids_enable_7 = _GEN_71 | _GEN_15;
  wire        _GEN_72 = _GEN_16 & s3_repl_way_mask[1];
  wire        pht_valids_enable_8 = _GEN_72 | _GEN_17;
  wire        _GEN_73 = _GEN_18 & s3_repl_way_mask[1];
  wire        pht_valids_enable_9 = _GEN_73 | _GEN_19;
  wire        _GEN_74 = _GEN_20 & s3_repl_way_mask[1];
  wire        pht_valids_enable_10 = _GEN_74 | _GEN_21;
  wire        _GEN_75 = _GEN_22 & s3_repl_way_mask[1];
  wire        pht_valids_enable_11 = _GEN_75 | _GEN_23;
  wire        _GEN_76 = _GEN_24 & s3_repl_way_mask[1];
  wire        pht_valids_enable_12 = _GEN_76 | _GEN_25;
  wire        _GEN_77 = _GEN_26 & s3_repl_way_mask[1];
  wire        pht_valids_enable_13 = _GEN_77 | _GEN_27;
  wire        _GEN_78 = _GEN_28 & s3_repl_way_mask[1];
  wire        pht_valids_enable_14 = _GEN_78 | _GEN_29;
  wire        _GEN_79 = _GEN_30 & s3_repl_way_mask[1];
  wire        pht_valids_enable_15 = _GEN_79 | _GEN_31;
  wire        _GEN_80 = _GEN_32 & s3_repl_way_mask[1];
  wire        pht_valids_enable_16 = _GEN_80 | _GEN_33;
  wire        _GEN_81 = _GEN_34 & s3_repl_way_mask[1];
  wire        pht_valids_enable_17 = _GEN_81 | _GEN_35;
  wire        _GEN_82 = _GEN_36 & s3_repl_way_mask[1];
  wire        pht_valids_enable_18 = _GEN_82 | _GEN_37;
  wire        _GEN_83 = _GEN_38 & s3_repl_way_mask[1];
  wire        pht_valids_enable_19 = _GEN_83 | _GEN_39;
  wire        _GEN_84 = _GEN_40 & s3_repl_way_mask[1];
  wire        pht_valids_enable_20 = _GEN_84 | _GEN_41;
  wire        _GEN_85 = _GEN_42 & s3_repl_way_mask[1];
  wire        pht_valids_enable_21 = _GEN_85 | _GEN_43;
  wire        _GEN_86 = _GEN_44 & s3_repl_way_mask[1];
  wire        pht_valids_enable_22 = _GEN_86 | _GEN_45;
  wire        _GEN_87 = _GEN_46 & s3_repl_way_mask[1];
  wire        pht_valids_enable_23 = _GEN_87 | _GEN_47;
  wire        _GEN_88 = _GEN_48 & s3_repl_way_mask[1];
  wire        pht_valids_enable_24 = _GEN_88 | _GEN_49;
  wire        _GEN_89 = _GEN_50 & s3_repl_way_mask[1];
  wire        pht_valids_enable_25 = _GEN_89 | _GEN_51;
  wire        _GEN_90 = _GEN_52 & s3_repl_way_mask[1];
  wire        pht_valids_enable_26 = _GEN_90 | _GEN_53;
  wire        _GEN_91 = _GEN_54 & s3_repl_way_mask[1];
  wire        pht_valids_enable_27 = _GEN_91 | _GEN_55;
  wire        _GEN_92 = _GEN_56 & s3_repl_way_mask[1];
  wire        pht_valids_enable_28 = _GEN_92 | _GEN_57;
  wire        _GEN_93 = _GEN_58 & s3_repl_way_mask[1];
  wire        pht_valids_enable_29 = _GEN_93 | _GEN_59;
  wire        _GEN_94 = _GEN_60 & s3_repl_way_mask[1];
  wire        pht_valids_enable_30 = _GEN_94 | _GEN_61;
  wire        _GEN_95 = _GEN_62 & s3_repl_way_mask[1];
  wire        pht_valids_enable_31 = _GEN_95 | _GEN_63;
  wire        s3_pf_gen_valid = s3_valid_last_REG & (|_s3_hit_T) & ~s3_evict;
  wire        s3_cur_region_valid =
    s3_pf_gen_valid & (|(s3_hist_pf_gen & s3_hist_update_mask));
  wire        s3_incr_region_valid =
    s3_pf_gen_valid & (|(s3_hist_pf_gen[29:15] & ~(s3_hist_update_mask[29:15])));
  wire        s3_decr_region_valid =
    s3_pf_gen_valid & (|(s3_hist_pf_gen[14:0] & ~(s3_hist_update_mask[14:0])));
  reg         s4_pf_gen_cur_region_valid;
  reg  [10:0] s4_pf_gen_cur_region_region_tag;
  reg  [30:0] s4_pf_gen_cur_region_region_addr;
  reg  [15:0] s4_pf_gen_cur_region_region_bits;
  reg         s4_pf_gen_incr_region_valid;
  reg  [10:0] s4_pf_gen_incr_region_region_tag;
  reg  [30:0] s4_pf_gen_incr_region_region_addr;
  reg  [15:0] s4_pf_gen_incr_region_region_bits;
  reg         s4_pf_gen_incr_region_paddr_valid;
  reg         s4_pf_gen_decr_region_valid;
  reg  [10:0] s4_pf_gen_decr_region_region_tag;
  reg  [30:0] s4_pf_gen_decr_region_region_addr;
  reg  [15:0] s4_pf_gen_decr_region_region_bits;
  reg         s4_pf_gen_decr_region_paddr_valid;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      pht_valids_reg_0_0 <= 1'h0;
      pht_valids_reg_0_1 <= 1'h0;
      pht_valids_reg_0_2 <= 1'h0;
      pht_valids_reg_0_3 <= 1'h0;
      pht_valids_reg_0_4 <= 1'h0;
      pht_valids_reg_0_5 <= 1'h0;
      pht_valids_reg_0_6 <= 1'h0;
      pht_valids_reg_0_7 <= 1'h0;
      pht_valids_reg_0_8 <= 1'h0;
      pht_valids_reg_0_9 <= 1'h0;
      pht_valids_reg_0_10 <= 1'h0;
      pht_valids_reg_0_11 <= 1'h0;
      pht_valids_reg_0_12 <= 1'h0;
      pht_valids_reg_0_13 <= 1'h0;
      pht_valids_reg_0_14 <= 1'h0;
      pht_valids_reg_0_15 <= 1'h0;
      pht_valids_reg_0_16 <= 1'h0;
      pht_valids_reg_0_17 <= 1'h0;
      pht_valids_reg_0_18 <= 1'h0;
      pht_valids_reg_0_19 <= 1'h0;
      pht_valids_reg_0_20 <= 1'h0;
      pht_valids_reg_0_21 <= 1'h0;
      pht_valids_reg_0_22 <= 1'h0;
      pht_valids_reg_0_23 <= 1'h0;
      pht_valids_reg_0_24 <= 1'h0;
      pht_valids_reg_0_25 <= 1'h0;
      pht_valids_reg_0_26 <= 1'h0;
      pht_valids_reg_0_27 <= 1'h0;
      pht_valids_reg_0_28 <= 1'h0;
      pht_valids_reg_0_29 <= 1'h0;
      pht_valids_reg_0_30 <= 1'h0;
      pht_valids_reg_0_31 <= 1'h0;
      pht_valids_reg_1_0 <= 1'h0;
      pht_valids_reg_1_1 <= 1'h0;
      pht_valids_reg_1_2 <= 1'h0;
      pht_valids_reg_1_3 <= 1'h0;
      pht_valids_reg_1_4 <= 1'h0;
      pht_valids_reg_1_5 <= 1'h0;
      pht_valids_reg_1_6 <= 1'h0;
      pht_valids_reg_1_7 <= 1'h0;
      pht_valids_reg_1_8 <= 1'h0;
      pht_valids_reg_1_9 <= 1'h0;
      pht_valids_reg_1_10 <= 1'h0;
      pht_valids_reg_1_11 <= 1'h0;
      pht_valids_reg_1_12 <= 1'h0;
      pht_valids_reg_1_13 <= 1'h0;
      pht_valids_reg_1_14 <= 1'h0;
      pht_valids_reg_1_15 <= 1'h0;
      pht_valids_reg_1_16 <= 1'h0;
      pht_valids_reg_1_17 <= 1'h0;
      pht_valids_reg_1_18 <= 1'h0;
      pht_valids_reg_1_19 <= 1'h0;
      pht_valids_reg_1_20 <= 1'h0;
      pht_valids_reg_1_21 <= 1'h0;
      pht_valids_reg_1_22 <= 1'h0;
      pht_valids_reg_1_23 <= 1'h0;
      pht_valids_reg_1_24 <= 1'h0;
      pht_valids_reg_1_25 <= 1'h0;
      pht_valids_reg_1_26 <= 1'h0;
      pht_valids_reg_1_27 <= 1'h0;
      pht_valids_reg_1_28 <= 1'h0;
      pht_valids_reg_1_29 <= 1'h0;
      pht_valids_reg_1_30 <= 1'h0;
      pht_valids_reg_1_31 <= 1'h0;
      state_reg <= 1'h0;
      state_reg_1 <= 1'h0;
      state_reg_2 <= 1'h0;
      state_reg_3 <= 1'h0;
      state_reg_4 <= 1'h0;
      state_reg_5 <= 1'h0;
      state_reg_6 <= 1'h0;
      state_reg_7 <= 1'h0;
      state_reg_8 <= 1'h0;
      state_reg_9 <= 1'h0;
      state_reg_10 <= 1'h0;
      state_reg_11 <= 1'h0;
      state_reg_12 <= 1'h0;
      state_reg_13 <= 1'h0;
      state_reg_14 <= 1'h0;
      state_reg_15 <= 1'h0;
      state_reg_16 <= 1'h0;
      state_reg_17 <= 1'h0;
      state_reg_18 <= 1'h0;
      state_reg_19 <= 1'h0;
      state_reg_20 <= 1'h0;
      state_reg_21 <= 1'h0;
      state_reg_22 <= 1'h0;
      state_reg_23 <= 1'h0;
      state_reg_24 <= 1'h0;
      state_reg_25 <= 1'h0;
      state_reg_26 <= 1'h0;
      state_reg_27 <= 1'h0;
      state_reg_28 <= 1'h0;
      state_reg_29 <= 1'h0;
      state_reg_30 <= 1'h0;
      state_reg_31 <= 1'h0;
      s1_valid_r <= 1'h0;
      s2_valid_last_REG <= 1'h0;
      s3_valid_last_REG <= 1'h0;
      s4_pf_gen_cur_region_valid <= 1'h0;
      s4_pf_gen_incr_region_valid <= 1'h0;
      s4_pf_gen_decr_region_valid <= 1'h0;
    end
    else begin
      pht_valids_reg_0_0 <= ~(~pht_valids_enable_0 | ~_GEN_1) | pht_valids_reg_0_0;
      pht_valids_reg_0_1 <= ~(~pht_valids_enable_1 | ~_GEN_3) | pht_valids_reg_0_1;
      pht_valids_reg_0_2 <= ~(~pht_valids_enable_2 | ~_GEN_5) | pht_valids_reg_0_2;
      pht_valids_reg_0_3 <= ~(~pht_valids_enable_3 | ~_GEN_7) | pht_valids_reg_0_3;
      pht_valids_reg_0_4 <= ~(~pht_valids_enable_4 | ~_GEN_9) | pht_valids_reg_0_4;
      pht_valids_reg_0_5 <= ~(~pht_valids_enable_5 | ~_GEN_11) | pht_valids_reg_0_5;
      pht_valids_reg_0_6 <= ~(~pht_valids_enable_6 | ~_GEN_13) | pht_valids_reg_0_6;
      pht_valids_reg_0_7 <= ~(~pht_valids_enable_7 | ~_GEN_15) | pht_valids_reg_0_7;
      pht_valids_reg_0_8 <= ~(~pht_valids_enable_8 | ~_GEN_17) | pht_valids_reg_0_8;
      pht_valids_reg_0_9 <= ~(~pht_valids_enable_9 | ~_GEN_19) | pht_valids_reg_0_9;
      pht_valids_reg_0_10 <= ~(~pht_valids_enable_10 | ~_GEN_21) | pht_valids_reg_0_10;
      pht_valids_reg_0_11 <= ~(~pht_valids_enable_11 | ~_GEN_23) | pht_valids_reg_0_11;
      pht_valids_reg_0_12 <= ~(~pht_valids_enable_12 | ~_GEN_25) | pht_valids_reg_0_12;
      pht_valids_reg_0_13 <= ~(~pht_valids_enable_13 | ~_GEN_27) | pht_valids_reg_0_13;
      pht_valids_reg_0_14 <= ~(~pht_valids_enable_14 | ~_GEN_29) | pht_valids_reg_0_14;
      pht_valids_reg_0_15 <= ~(~pht_valids_enable_15 | ~_GEN_31) | pht_valids_reg_0_15;
      pht_valids_reg_0_16 <= ~(~pht_valids_enable_16 | ~_GEN_33) | pht_valids_reg_0_16;
      pht_valids_reg_0_17 <= ~(~pht_valids_enable_17 | ~_GEN_35) | pht_valids_reg_0_17;
      pht_valids_reg_0_18 <= ~(~pht_valids_enable_18 | ~_GEN_37) | pht_valids_reg_0_18;
      pht_valids_reg_0_19 <= ~(~pht_valids_enable_19 | ~_GEN_39) | pht_valids_reg_0_19;
      pht_valids_reg_0_20 <= ~(~pht_valids_enable_20 | ~_GEN_41) | pht_valids_reg_0_20;
      pht_valids_reg_0_21 <= ~(~pht_valids_enable_21 | ~_GEN_43) | pht_valids_reg_0_21;
      pht_valids_reg_0_22 <= ~(~pht_valids_enable_22 | ~_GEN_45) | pht_valids_reg_0_22;
      pht_valids_reg_0_23 <= ~(~pht_valids_enable_23 | ~_GEN_47) | pht_valids_reg_0_23;
      pht_valids_reg_0_24 <= ~(~pht_valids_enable_24 | ~_GEN_49) | pht_valids_reg_0_24;
      pht_valids_reg_0_25 <= ~(~pht_valids_enable_25 | ~_GEN_51) | pht_valids_reg_0_25;
      pht_valids_reg_0_26 <= ~(~pht_valids_enable_26 | ~_GEN_53) | pht_valids_reg_0_26;
      pht_valids_reg_0_27 <= ~(~pht_valids_enable_27 | ~_GEN_55) | pht_valids_reg_0_27;
      pht_valids_reg_0_28 <= ~(~pht_valids_enable_28 | ~_GEN_57) | pht_valids_reg_0_28;
      pht_valids_reg_0_29 <= ~(~pht_valids_enable_29 | ~_GEN_59) | pht_valids_reg_0_29;
      pht_valids_reg_0_30 <= ~(~pht_valids_enable_30 | ~_GEN_61) | pht_valids_reg_0_30;
      pht_valids_reg_0_31 <= ~(~pht_valids_enable_31 | ~_GEN_63) | pht_valids_reg_0_31;
      pht_valids_reg_1_0 <= ~(~pht_valids_enable_0 | ~_GEN_64) | pht_valids_reg_1_0;
      pht_valids_reg_1_1 <= ~(~pht_valids_enable_1 | ~_GEN_65) | pht_valids_reg_1_1;
      pht_valids_reg_1_2 <= ~(~pht_valids_enable_2 | ~_GEN_66) | pht_valids_reg_1_2;
      pht_valids_reg_1_3 <= ~(~pht_valids_enable_3 | ~_GEN_67) | pht_valids_reg_1_3;
      pht_valids_reg_1_4 <= ~(~pht_valids_enable_4 | ~_GEN_68) | pht_valids_reg_1_4;
      pht_valids_reg_1_5 <= ~(~pht_valids_enable_5 | ~_GEN_69) | pht_valids_reg_1_5;
      pht_valids_reg_1_6 <= ~(~pht_valids_enable_6 | ~_GEN_70) | pht_valids_reg_1_6;
      pht_valids_reg_1_7 <= ~(~pht_valids_enable_7 | ~_GEN_71) | pht_valids_reg_1_7;
      pht_valids_reg_1_8 <= ~(~pht_valids_enable_8 | ~_GEN_72) | pht_valids_reg_1_8;
      pht_valids_reg_1_9 <= ~(~pht_valids_enable_9 | ~_GEN_73) | pht_valids_reg_1_9;
      pht_valids_reg_1_10 <= ~(~pht_valids_enable_10 | ~_GEN_74) | pht_valids_reg_1_10;
      pht_valids_reg_1_11 <= ~(~pht_valids_enable_11 | ~_GEN_75) | pht_valids_reg_1_11;
      pht_valids_reg_1_12 <= ~(~pht_valids_enable_12 | ~_GEN_76) | pht_valids_reg_1_12;
      pht_valids_reg_1_13 <= ~(~pht_valids_enable_13 | ~_GEN_77) | pht_valids_reg_1_13;
      pht_valids_reg_1_14 <= ~(~pht_valids_enable_14 | ~_GEN_78) | pht_valids_reg_1_14;
      pht_valids_reg_1_15 <= ~(~pht_valids_enable_15 | ~_GEN_79) | pht_valids_reg_1_15;
      pht_valids_reg_1_16 <= ~(~pht_valids_enable_16 | ~_GEN_80) | pht_valids_reg_1_16;
      pht_valids_reg_1_17 <= ~(~pht_valids_enable_17 | ~_GEN_81) | pht_valids_reg_1_17;
      pht_valids_reg_1_18 <= ~(~pht_valids_enable_18 | ~_GEN_82) | pht_valids_reg_1_18;
      pht_valids_reg_1_19 <= ~(~pht_valids_enable_19 | ~_GEN_83) | pht_valids_reg_1_19;
      pht_valids_reg_1_20 <= ~(~pht_valids_enable_20 | ~_GEN_84) | pht_valids_reg_1_20;
      pht_valids_reg_1_21 <= ~(~pht_valids_enable_21 | ~_GEN_85) | pht_valids_reg_1_21;
      pht_valids_reg_1_22 <= ~(~pht_valids_enable_22 | ~_GEN_86) | pht_valids_reg_1_22;
      pht_valids_reg_1_23 <= ~(~pht_valids_enable_23 | ~_GEN_87) | pht_valids_reg_1_23;
      pht_valids_reg_1_24 <= ~(~pht_valids_enable_24 | ~_GEN_88) | pht_valids_reg_1_24;
      pht_valids_reg_1_25 <= ~(~pht_valids_enable_25 | ~_GEN_89) | pht_valids_reg_1_25;
      pht_valids_reg_1_26 <= ~(~pht_valids_enable_26 | ~_GEN_90) | pht_valids_reg_1_26;
      pht_valids_reg_1_27 <= ~(~pht_valids_enable_27 | ~_GEN_91) | pht_valids_reg_1_27;
      pht_valids_reg_1_28 <= ~(~pht_valids_enable_28 | ~_GEN_92) | pht_valids_reg_1_28;
      pht_valids_reg_1_29 <= ~(~pht_valids_enable_29 | ~_GEN_93) | pht_valids_reg_1_29;
      pht_valids_reg_1_30 <= ~(~pht_valids_enable_30 | ~_GEN_94) | pht_valids_reg_1_30;
      pht_valids_reg_1_31 <= ~(~pht_valids_enable_31 | ~_GEN_95) | pht_valids_reg_1_31;
      if (s3_valid_last_REG & s3_repl_update_mask_0) begin
        if (|_s3_hit_T)
          state_reg <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_1) begin
        if (|_s3_hit_T)
          state_reg_1 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_1 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_2) begin
        if (|_s3_hit_T)
          state_reg_2 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_2 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_3) begin
        if (|_s3_hit_T)
          state_reg_3 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_3 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_4) begin
        if (|_s3_hit_T)
          state_reg_4 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_4 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_5) begin
        if (|_s3_hit_T)
          state_reg_5 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_5 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_6) begin
        if (|_s3_hit_T)
          state_reg_6 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_6 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_7) begin
        if (|_s3_hit_T)
          state_reg_7 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_7 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_8) begin
        if (|_s3_hit_T)
          state_reg_8 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_8 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_9) begin
        if (|_s3_hit_T)
          state_reg_9 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_9 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_10) begin
        if (|_s3_hit_T)
          state_reg_10 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_10 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_11) begin
        if (|_s3_hit_T)
          state_reg_11 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_11 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_12) begin
        if (|_s3_hit_T)
          state_reg_12 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_12 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_13) begin
        if (|_s3_hit_T)
          state_reg_13 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_13 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_14) begin
        if (|_s3_hit_T)
          state_reg_14 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_14 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_15) begin
        if (|_s3_hit_T)
          state_reg_15 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_15 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_16) begin
        if (|_s3_hit_T)
          state_reg_16 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_16 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_17) begin
        if (|_s3_hit_T)
          state_reg_17 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_17 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_18) begin
        if (|_s3_hit_T)
          state_reg_18 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_18 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_19) begin
        if (|_s3_hit_T)
          state_reg_19 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_19 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_20) begin
        if (|_s3_hit_T)
          state_reg_20 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_20 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_21) begin
        if (|_s3_hit_T)
          state_reg_21 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_21 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_22) begin
        if (|_s3_hit_T)
          state_reg_22 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_22 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_23) begin
        if (|_s3_hit_T)
          state_reg_23 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_23 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_24) begin
        if (|_s3_hit_T)
          state_reg_24 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_24 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_25) begin
        if (|_s3_hit_T)
          state_reg_25 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_25 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_26) begin
        if (|_s3_hit_T)
          state_reg_26 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_26 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_27) begin
        if (|_s3_hit_T)
          state_reg_27 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_27 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_28) begin
        if (|_s3_hit_T)
          state_reg_28 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_28 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_29) begin
        if (|_s3_hit_T)
          state_reg_29 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_29 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_30) begin
        if (|_s3_hit_T)
          state_reg_30 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_30 <= ~s3_repl_way;
      end
      if (s3_valid_last_REG & s3_repl_update_mask_31) begin
        if (|_s3_hit_T)
          state_reg_31 <= ~s3_hit_vec_1;
        else if (s3_evict)
          state_reg_31 <= ~s3_repl_way;
      end
      s1_valid_r <= s1_valid_r & s1_wait | s0_valid;
      s2_valid_last_REG <= s1_valid_r & ~s1_wait;
      s3_valid_last_REG <= s2_valid_last_REG;
      s4_pf_gen_cur_region_valid <= s3_cur_region_valid;
      s4_pf_gen_incr_region_valid <=
        s3_incr_region_valid | ~_pf_gen_req_arb_io_in_1_ready
        & s4_pf_gen_incr_region_valid;
      s4_pf_gen_decr_region_valid <=
        s3_decr_region_valid | ~_pf_gen_req_arb_io_in_2_ready
        & s4_pf_gen_decr_region_valid;
    end
  end // always @(posedge, posedge)
  wire        _s1_replace_way_T = s1_ram_raddr == 5'h0;
  wire        _s1_replace_way_T_1 = s1_ram_raddr == 5'h1;
  wire        _s1_replace_way_T_2 = s1_ram_raddr == 5'h2;
  wire        _s1_replace_way_T_3 = s1_ram_raddr == 5'h3;
  wire        _s1_replace_way_T_4 = s1_ram_raddr == 5'h4;
  wire        _s1_replace_way_T_5 = s1_ram_raddr == 5'h5;
  wire        _s1_replace_way_T_6 = s1_ram_raddr == 5'h6;
  wire        _s1_replace_way_T_7 = s1_ram_raddr == 5'h7;
  wire        _s1_replace_way_T_8 = s1_ram_raddr == 5'h8;
  wire        _s1_replace_way_T_9 = s1_ram_raddr == 5'h9;
  wire        _s1_replace_way_T_10 = s1_ram_raddr == 5'hA;
  wire        _s1_replace_way_T_11 = s1_ram_raddr == 5'hB;
  wire        _s1_replace_way_T_12 = s1_ram_raddr == 5'hC;
  wire        _s1_replace_way_T_13 = s1_ram_raddr == 5'hD;
  wire        _s1_replace_way_T_14 = s1_ram_raddr == 5'hE;
  wire        _s1_replace_way_T_15 = s1_ram_raddr == 5'hF;
  wire        _s1_replace_way_T_16 = s1_ram_raddr == 5'h10;
  wire        _s1_replace_way_T_17 = s1_ram_raddr == 5'h11;
  wire        _s1_replace_way_T_18 = s1_ram_raddr == 5'h12;
  wire        _s1_replace_way_T_19 = s1_ram_raddr == 5'h13;
  wire        _s1_replace_way_T_20 = s1_ram_raddr == 5'h14;
  wire        _s1_replace_way_T_21 = s1_ram_raddr == 5'h15;
  wire        _s1_replace_way_T_22 = s1_ram_raddr == 5'h16;
  wire        _s1_replace_way_T_23 = s1_ram_raddr == 5'h17;
  wire        _s1_replace_way_T_24 = s1_ram_raddr == 5'h18;
  wire        _s1_replace_way_T_25 = s1_ram_raddr == 5'h19;
  wire        _s1_replace_way_T_26 = s1_ram_raddr == 5'h1A;
  wire        _s1_replace_way_T_27 = s1_ram_raddr == 5'h1B;
  wire        _s1_replace_way_T_28 = s1_ram_raddr == 5'h1C;
  wire        _s1_replace_way_T_29 = s1_ram_raddr == 5'h1D;
  wire        _s1_replace_way_T_30 = s1_ram_raddr == 5'h1E;
  wire [29:0] _GEN_96 = {26'h0, s1_region_offset};
  wire [29:0] _s1_hist_bits_T_4 = {s1_region_bits[14:0], 15'h0} >> _GEN_96;
  wire        s2_hit_vec_0 = s2_pht_valids_0 & _pht_ram_io_r_resp_data_0_tag == s2_tag;
  wire        s2_hit_vec_1 = s2_pht_valids_1 & _pht_ram_io_r_resp_data_1_tag == s2_tag;
  wire [1:0]  _s2_pht_hit_T = {s2_hit_vec_0, s2_hit_vec_1};
  wire [44:0] _GEN_97 = {41'h0, s3_region_offset};
  wire [44:0] _s3_hist_hi_shifted_T_1 = {30'h0, s3_hist_pf_gen[29:15]} << _GEN_97;
  wire [44:0] _s3_hist_lo_shifted_T_1 = {30'h0, s3_hist_pf_gen[14:0]} << _GEN_97;
  always @(posedge clock) begin
    if (s0_valid & (~s1_wait | ~s1_valid_r)) begin
      s1_ram_raddr <=
        _evict_queue_io_out_valid
          ? _evict_queue_io_out_bits_pht_index
          : _lookup_queue_io_out_bits_pht_index;
      s1_tag <=
        _evict_queue_io_out_valid
          ? _evict_queue_io_out_bits_pht_tag
          : _lookup_queue_io_out_bits_pht_tag;
      s1_region_bits <= _evict_queue_io_out_bits_region_bits;
      s1_decr_mode <= _evict_queue_io_out_bits_decr_mode;
      s1_region_paddr <= _lookup_queue_io_out_bits_region_paddr;
      s1_region_vaddr <= _lookup_queue_io_out_bits_region_vaddr;
      s1_region_offset <=
        _evict_queue_io_out_valid
          ? _evict_queue_io_out_bits_region_offset
          : _lookup_queue_io_out_bits_region_offset;
      s1_evict <= _evict_queue_io_out_valid;
    end
    if (s1_valid_r & ~s1_wait) begin
      s2_hist_update_mask <= 30'h3FFF8000 >> _GEN_96;
      s2_hist_bits <= {s1_region_bits[15:1] >> s1_region_offset, _s1_hist_bits_T_4[14:0]};
      s2_tag <= s1_tag;
      s2_decr_mode <= s1_decr_mode;
      s2_region_paddr <= s1_region_paddr;
      s2_region_vaddr <= s1_region_vaddr;
      s2_region_offset <= s1_region_offset;
      s2_evict <= s1_evict;
      s2_pht_valids_0 <=
        _s1_replace_way_T & pht_valids_reg_0_0 | _s1_replace_way_T_1 & pht_valids_reg_0_1
        | _s1_replace_way_T_2 & pht_valids_reg_0_2 | _s1_replace_way_T_3
        & pht_valids_reg_0_3 | _s1_replace_way_T_4 & pht_valids_reg_0_4
        | _s1_replace_way_T_5 & pht_valids_reg_0_5 | _s1_replace_way_T_6
        & pht_valids_reg_0_6 | _s1_replace_way_T_7 & pht_valids_reg_0_7
        | _s1_replace_way_T_8 & pht_valids_reg_0_8 | _s1_replace_way_T_9
        & pht_valids_reg_0_9 | _s1_replace_way_T_10 & pht_valids_reg_0_10
        | _s1_replace_way_T_11 & pht_valids_reg_0_11 | _s1_replace_way_T_12
        & pht_valids_reg_0_12 | _s1_replace_way_T_13 & pht_valids_reg_0_13
        | _s1_replace_way_T_14 & pht_valids_reg_0_14 | _s1_replace_way_T_15
        & pht_valids_reg_0_15 | _s1_replace_way_T_16 & pht_valids_reg_0_16
        | _s1_replace_way_T_17 & pht_valids_reg_0_17 | _s1_replace_way_T_18
        & pht_valids_reg_0_18 | _s1_replace_way_T_19 & pht_valids_reg_0_19
        | _s1_replace_way_T_20 & pht_valids_reg_0_20 | _s1_replace_way_T_21
        & pht_valids_reg_0_21 | _s1_replace_way_T_22 & pht_valids_reg_0_22
        | _s1_replace_way_T_23 & pht_valids_reg_0_23 | _s1_replace_way_T_24
        & pht_valids_reg_0_24 | _s1_replace_way_T_25 & pht_valids_reg_0_25
        | _s1_replace_way_T_26 & pht_valids_reg_0_26 | _s1_replace_way_T_27
        & pht_valids_reg_0_27 | _s1_replace_way_T_28 & pht_valids_reg_0_28
        | _s1_replace_way_T_29 & pht_valids_reg_0_29 | _s1_replace_way_T_30
        & pht_valids_reg_0_30 | (&s1_ram_raddr) & pht_valids_reg_0_31;
      s2_pht_valids_1 <=
        _s1_replace_way_T & pht_valids_reg_1_0 | _s1_replace_way_T_1 & pht_valids_reg_1_1
        | _s1_replace_way_T_2 & pht_valids_reg_1_2 | _s1_replace_way_T_3
        & pht_valids_reg_1_3 | _s1_replace_way_T_4 & pht_valids_reg_1_4
        | _s1_replace_way_T_5 & pht_valids_reg_1_5 | _s1_replace_way_T_6
        & pht_valids_reg_1_6 | _s1_replace_way_T_7 & pht_valids_reg_1_7
        | _s1_replace_way_T_8 & pht_valids_reg_1_8 | _s1_replace_way_T_9
        & pht_valids_reg_1_9 | _s1_replace_way_T_10 & pht_valids_reg_1_10
        | _s1_replace_way_T_11 & pht_valids_reg_1_11 | _s1_replace_way_T_12
        & pht_valids_reg_1_12 | _s1_replace_way_T_13 & pht_valids_reg_1_13
        | _s1_replace_way_T_14 & pht_valids_reg_1_14 | _s1_replace_way_T_15
        & pht_valids_reg_1_15 | _s1_replace_way_T_16 & pht_valids_reg_1_16
        | _s1_replace_way_T_17 & pht_valids_reg_1_17 | _s1_replace_way_T_18
        & pht_valids_reg_1_18 | _s1_replace_way_T_19 & pht_valids_reg_1_19
        | _s1_replace_way_T_20 & pht_valids_reg_1_20 | _s1_replace_way_T_21
        & pht_valids_reg_1_21 | _s1_replace_way_T_22 & pht_valids_reg_1_22
        | _s1_replace_way_T_23 & pht_valids_reg_1_23 | _s1_replace_way_T_24
        & pht_valids_reg_1_24 | _s1_replace_way_T_25 & pht_valids_reg_1_25
        | _s1_replace_way_T_26 & pht_valids_reg_1_26 | _s1_replace_way_T_27
        & pht_valids_reg_1_27 | _s1_replace_way_T_28 & pht_valids_reg_1_28
        | _s1_replace_way_T_29 & pht_valids_reg_1_29 | _s1_replace_way_T_30
        & pht_valids_reg_1_30 | (&s1_ram_raddr) & pht_valids_reg_1_31;
      s2_replace_way <=
        _s1_replace_way_T & state_reg | _s1_replace_way_T_1 & state_reg_1
        | _s1_replace_way_T_2 & state_reg_2 | _s1_replace_way_T_3 & state_reg_3
        | _s1_replace_way_T_4 & state_reg_4 | _s1_replace_way_T_5 & state_reg_5
        | _s1_replace_way_T_6 & state_reg_6 | _s1_replace_way_T_7 & state_reg_7
        | _s1_replace_way_T_8 & state_reg_8 | _s1_replace_way_T_9 & state_reg_9
        | _s1_replace_way_T_10 & state_reg_10 | _s1_replace_way_T_11 & state_reg_11
        | _s1_replace_way_T_12 & state_reg_12 | _s1_replace_way_T_13 & state_reg_13
        | _s1_replace_way_T_14 & state_reg_14 | _s1_replace_way_T_15 & state_reg_15
        | _s1_replace_way_T_16 & state_reg_16 | _s1_replace_way_T_17 & state_reg_17
        | _s1_replace_way_T_18 & state_reg_18 | _s1_replace_way_T_19 & state_reg_19
        | _s1_replace_way_T_20 & state_reg_20 | _s1_replace_way_T_21 & state_reg_21
        | _s1_replace_way_T_22 & state_reg_22 | _s1_replace_way_T_23 & state_reg_23
        | _s1_replace_way_T_24 & state_reg_24 | _s1_replace_way_T_25 & state_reg_25
        | _s1_replace_way_T_26 & state_reg_26 | _s1_replace_way_T_27 & state_reg_27
        | _s1_replace_way_T_28 & state_reg_28 | _s1_replace_way_T_29 & state_reg_29
        | _s1_replace_way_T_30 & state_reg_30 | (&s1_ram_raddr) & state_reg_31;
      s2_ram_waddr <= s1_ram_raddr;
    end
    if (s2_valid_last_REG) begin
      s3_evict <= s2_evict;
      s3_hist_0 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[0]
                    ? (s2_hist_bits[0]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_0)
                              ? _pht_ram_io_r_resp_data_0_hist_0
                              : 2'(_pht_ram_io_r_resp_data_0_hist_0 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_0 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_0 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_0)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[0]
                      ? (s2_hist_bits[0]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_0)
                                ? _pht_ram_io_r_resp_data_1_hist_0
                                : 2'(_pht_ram_io_r_resp_data_1_hist_0 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_0 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_0 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_0)
                 : 2'h0)
          : {1'h0, s2_hist_bits[0]};
      s3_hist_1 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[1]
                    ? (s2_hist_bits[1]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_1)
                              ? _pht_ram_io_r_resp_data_0_hist_1
                              : 2'(_pht_ram_io_r_resp_data_0_hist_1 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_1 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_1 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_1)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[1]
                      ? (s2_hist_bits[1]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_1)
                                ? _pht_ram_io_r_resp_data_1_hist_1
                                : 2'(_pht_ram_io_r_resp_data_1_hist_1 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_1 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_1 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_1)
                 : 2'h0)
          : {1'h0, s2_hist_bits[1]};
      s3_hist_2 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[2]
                    ? (s2_hist_bits[2]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_2)
                              ? _pht_ram_io_r_resp_data_0_hist_2
                              : 2'(_pht_ram_io_r_resp_data_0_hist_2 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_2 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_2 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_2)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[2]
                      ? (s2_hist_bits[2]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_2)
                                ? _pht_ram_io_r_resp_data_1_hist_2
                                : 2'(_pht_ram_io_r_resp_data_1_hist_2 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_2 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_2 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_2)
                 : 2'h0)
          : {1'h0, s2_hist_bits[2]};
      s3_hist_3 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[3]
                    ? (s2_hist_bits[3]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_3)
                              ? _pht_ram_io_r_resp_data_0_hist_3
                              : 2'(_pht_ram_io_r_resp_data_0_hist_3 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_3 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_3 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_3)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[3]
                      ? (s2_hist_bits[3]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_3)
                                ? _pht_ram_io_r_resp_data_1_hist_3
                                : 2'(_pht_ram_io_r_resp_data_1_hist_3 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_3 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_3 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_3)
                 : 2'h0)
          : {1'h0, s2_hist_bits[3]};
      s3_hist_4 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[4]
                    ? (s2_hist_bits[4]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_4)
                              ? _pht_ram_io_r_resp_data_0_hist_4
                              : 2'(_pht_ram_io_r_resp_data_0_hist_4 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_4 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_4 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_4)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[4]
                      ? (s2_hist_bits[4]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_4)
                                ? _pht_ram_io_r_resp_data_1_hist_4
                                : 2'(_pht_ram_io_r_resp_data_1_hist_4 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_4 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_4 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_4)
                 : 2'h0)
          : {1'h0, s2_hist_bits[4]};
      s3_hist_5 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[5]
                    ? (s2_hist_bits[5]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_5)
                              ? _pht_ram_io_r_resp_data_0_hist_5
                              : 2'(_pht_ram_io_r_resp_data_0_hist_5 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_5 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_5 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_5)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[5]
                      ? (s2_hist_bits[5]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_5)
                                ? _pht_ram_io_r_resp_data_1_hist_5
                                : 2'(_pht_ram_io_r_resp_data_1_hist_5 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_5 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_5 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_5)
                 : 2'h0)
          : {1'h0, s2_hist_bits[5]};
      s3_hist_6 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[6]
                    ? (s2_hist_bits[6]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_6)
                              ? _pht_ram_io_r_resp_data_0_hist_6
                              : 2'(_pht_ram_io_r_resp_data_0_hist_6 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_6 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_6 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_6)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[6]
                      ? (s2_hist_bits[6]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_6)
                                ? _pht_ram_io_r_resp_data_1_hist_6
                                : 2'(_pht_ram_io_r_resp_data_1_hist_6 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_6 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_6 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_6)
                 : 2'h0)
          : {1'h0, s2_hist_bits[6]};
      s3_hist_7 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[7]
                    ? (s2_hist_bits[7]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_7)
                              ? _pht_ram_io_r_resp_data_0_hist_7
                              : 2'(_pht_ram_io_r_resp_data_0_hist_7 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_7 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_7 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_7)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[7]
                      ? (s2_hist_bits[7]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_7)
                                ? _pht_ram_io_r_resp_data_1_hist_7
                                : 2'(_pht_ram_io_r_resp_data_1_hist_7 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_7 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_7 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_7)
                 : 2'h0)
          : {1'h0, s2_hist_bits[7]};
      s3_hist_8 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[8]
                    ? (s2_hist_bits[8]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_8)
                              ? _pht_ram_io_r_resp_data_0_hist_8
                              : 2'(_pht_ram_io_r_resp_data_0_hist_8 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_8 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_8 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_8)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[8]
                      ? (s2_hist_bits[8]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_8)
                                ? _pht_ram_io_r_resp_data_1_hist_8
                                : 2'(_pht_ram_io_r_resp_data_1_hist_8 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_8 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_8 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_8)
                 : 2'h0)
          : {1'h0, s2_hist_bits[8]};
      s3_hist_9 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[9]
                    ? (s2_hist_bits[9]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_9)
                              ? _pht_ram_io_r_resp_data_0_hist_9
                              : 2'(_pht_ram_io_r_resp_data_0_hist_9 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_9 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_9 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_9)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[9]
                      ? (s2_hist_bits[9]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_9)
                                ? _pht_ram_io_r_resp_data_1_hist_9
                                : 2'(_pht_ram_io_r_resp_data_1_hist_9 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_9 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_9 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_9)
                 : 2'h0)
          : {1'h0, s2_hist_bits[9]};
      s3_hist_10 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[10]
                    ? (s2_hist_bits[10]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_10)
                              ? _pht_ram_io_r_resp_data_0_hist_10
                              : 2'(_pht_ram_io_r_resp_data_0_hist_10 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_10 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_10 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_10)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[10]
                      ? (s2_hist_bits[10]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_10)
                                ? _pht_ram_io_r_resp_data_1_hist_10
                                : 2'(_pht_ram_io_r_resp_data_1_hist_10 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_10 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_10 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_10)
                 : 2'h0)
          : {1'h0, s2_hist_bits[10]};
      s3_hist_11 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[11]
                    ? (s2_hist_bits[11]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_11)
                              ? _pht_ram_io_r_resp_data_0_hist_11
                              : 2'(_pht_ram_io_r_resp_data_0_hist_11 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_11 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_11 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_11)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[11]
                      ? (s2_hist_bits[11]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_11)
                                ? _pht_ram_io_r_resp_data_1_hist_11
                                : 2'(_pht_ram_io_r_resp_data_1_hist_11 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_11 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_11 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_11)
                 : 2'h0)
          : {1'h0, s2_hist_bits[11]};
      s3_hist_12 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[12]
                    ? (s2_hist_bits[12]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_12)
                              ? _pht_ram_io_r_resp_data_0_hist_12
                              : 2'(_pht_ram_io_r_resp_data_0_hist_12 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_12 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_12 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_12)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[12]
                      ? (s2_hist_bits[12]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_12)
                                ? _pht_ram_io_r_resp_data_1_hist_12
                                : 2'(_pht_ram_io_r_resp_data_1_hist_12 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_12 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_12 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_12)
                 : 2'h0)
          : {1'h0, s2_hist_bits[12]};
      s3_hist_13 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[13]
                    ? (s2_hist_bits[13]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_13)
                              ? _pht_ram_io_r_resp_data_0_hist_13
                              : 2'(_pht_ram_io_r_resp_data_0_hist_13 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_13 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_13 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_13)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[13]
                      ? (s2_hist_bits[13]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_13)
                                ? _pht_ram_io_r_resp_data_1_hist_13
                                : 2'(_pht_ram_io_r_resp_data_1_hist_13 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_13 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_13 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_13)
                 : 2'h0)
          : {1'h0, s2_hist_bits[13]};
      s3_hist_14 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[14]
                    ? (s2_hist_bits[14]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_14)
                              ? _pht_ram_io_r_resp_data_0_hist_14
                              : 2'(_pht_ram_io_r_resp_data_0_hist_14 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_14 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_14 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_14)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[14]
                      ? (s2_hist_bits[14]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_14)
                                ? _pht_ram_io_r_resp_data_1_hist_14
                                : 2'(_pht_ram_io_r_resp_data_1_hist_14 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_14 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_14 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_14)
                 : 2'h0)
          : {1'h0, s2_hist_bits[14]};
      s3_hist_15 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[15]
                    ? (s2_hist_bits[15]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_15)
                              ? _pht_ram_io_r_resp_data_0_hist_15
                              : 2'(_pht_ram_io_r_resp_data_0_hist_15 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_15 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_15 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_15)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[15]
                      ? (s2_hist_bits[15]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_15)
                                ? _pht_ram_io_r_resp_data_1_hist_15
                                : 2'(_pht_ram_io_r_resp_data_1_hist_15 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_15 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_15 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_15)
                 : 2'h0)
          : {1'h0, s2_hist_bits[15]};
      s3_hist_16 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[16]
                    ? (s2_hist_bits[16]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_16)
                              ? _pht_ram_io_r_resp_data_0_hist_16
                              : 2'(_pht_ram_io_r_resp_data_0_hist_16 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_16 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_16 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_16)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[16]
                      ? (s2_hist_bits[16]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_16)
                                ? _pht_ram_io_r_resp_data_1_hist_16
                                : 2'(_pht_ram_io_r_resp_data_1_hist_16 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_16 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_16 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_16)
                 : 2'h0)
          : {1'h0, s2_hist_bits[16]};
      s3_hist_17 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[17]
                    ? (s2_hist_bits[17]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_17)
                              ? _pht_ram_io_r_resp_data_0_hist_17
                              : 2'(_pht_ram_io_r_resp_data_0_hist_17 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_17 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_17 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_17)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[17]
                      ? (s2_hist_bits[17]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_17)
                                ? _pht_ram_io_r_resp_data_1_hist_17
                                : 2'(_pht_ram_io_r_resp_data_1_hist_17 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_17 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_17 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_17)
                 : 2'h0)
          : {1'h0, s2_hist_bits[17]};
      s3_hist_18 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[18]
                    ? (s2_hist_bits[18]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_18)
                              ? _pht_ram_io_r_resp_data_0_hist_18
                              : 2'(_pht_ram_io_r_resp_data_0_hist_18 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_18 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_18 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_18)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[18]
                      ? (s2_hist_bits[18]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_18)
                                ? _pht_ram_io_r_resp_data_1_hist_18
                                : 2'(_pht_ram_io_r_resp_data_1_hist_18 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_18 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_18 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_18)
                 : 2'h0)
          : {1'h0, s2_hist_bits[18]};
      s3_hist_19 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[19]
                    ? (s2_hist_bits[19]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_19)
                              ? _pht_ram_io_r_resp_data_0_hist_19
                              : 2'(_pht_ram_io_r_resp_data_0_hist_19 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_19 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_19 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_19)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[19]
                      ? (s2_hist_bits[19]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_19)
                                ? _pht_ram_io_r_resp_data_1_hist_19
                                : 2'(_pht_ram_io_r_resp_data_1_hist_19 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_19 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_19 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_19)
                 : 2'h0)
          : {1'h0, s2_hist_bits[19]};
      s3_hist_20 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[20]
                    ? (s2_hist_bits[20]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_20)
                              ? _pht_ram_io_r_resp_data_0_hist_20
                              : 2'(_pht_ram_io_r_resp_data_0_hist_20 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_20 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_20 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_20)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[20]
                      ? (s2_hist_bits[20]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_20)
                                ? _pht_ram_io_r_resp_data_1_hist_20
                                : 2'(_pht_ram_io_r_resp_data_1_hist_20 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_20 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_20 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_20)
                 : 2'h0)
          : {1'h0, s2_hist_bits[20]};
      s3_hist_21 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[21]
                    ? (s2_hist_bits[21]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_21)
                              ? _pht_ram_io_r_resp_data_0_hist_21
                              : 2'(_pht_ram_io_r_resp_data_0_hist_21 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_21 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_21 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_21)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[21]
                      ? (s2_hist_bits[21]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_21)
                                ? _pht_ram_io_r_resp_data_1_hist_21
                                : 2'(_pht_ram_io_r_resp_data_1_hist_21 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_21 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_21 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_21)
                 : 2'h0)
          : {1'h0, s2_hist_bits[21]};
      s3_hist_22 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[22]
                    ? (s2_hist_bits[22]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_22)
                              ? _pht_ram_io_r_resp_data_0_hist_22
                              : 2'(_pht_ram_io_r_resp_data_0_hist_22 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_22 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_22 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_22)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[22]
                      ? (s2_hist_bits[22]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_22)
                                ? _pht_ram_io_r_resp_data_1_hist_22
                                : 2'(_pht_ram_io_r_resp_data_1_hist_22 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_22 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_22 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_22)
                 : 2'h0)
          : {1'h0, s2_hist_bits[22]};
      s3_hist_23 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[23]
                    ? (s2_hist_bits[23]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_23)
                              ? _pht_ram_io_r_resp_data_0_hist_23
                              : 2'(_pht_ram_io_r_resp_data_0_hist_23 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_23 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_23 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_23)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[23]
                      ? (s2_hist_bits[23]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_23)
                                ? _pht_ram_io_r_resp_data_1_hist_23
                                : 2'(_pht_ram_io_r_resp_data_1_hist_23 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_23 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_23 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_23)
                 : 2'h0)
          : {1'h0, s2_hist_bits[23]};
      s3_hist_24 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[24]
                    ? (s2_hist_bits[24]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_24)
                              ? _pht_ram_io_r_resp_data_0_hist_24
                              : 2'(_pht_ram_io_r_resp_data_0_hist_24 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_24 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_24 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_24)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[24]
                      ? (s2_hist_bits[24]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_24)
                                ? _pht_ram_io_r_resp_data_1_hist_24
                                : 2'(_pht_ram_io_r_resp_data_1_hist_24 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_24 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_24 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_24)
                 : 2'h0)
          : {1'h0, s2_hist_bits[24]};
      s3_hist_25 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[25]
                    ? (s2_hist_bits[25]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_25)
                              ? _pht_ram_io_r_resp_data_0_hist_25
                              : 2'(_pht_ram_io_r_resp_data_0_hist_25 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_25 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_25 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_25)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[25]
                      ? (s2_hist_bits[25]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_25)
                                ? _pht_ram_io_r_resp_data_1_hist_25
                                : 2'(_pht_ram_io_r_resp_data_1_hist_25 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_25 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_25 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_25)
                 : 2'h0)
          : {1'h0, s2_hist_bits[25]};
      s3_hist_26 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[26]
                    ? (s2_hist_bits[26]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_26)
                              ? _pht_ram_io_r_resp_data_0_hist_26
                              : 2'(_pht_ram_io_r_resp_data_0_hist_26 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_26 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_26 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_26)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[26]
                      ? (s2_hist_bits[26]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_26)
                                ? _pht_ram_io_r_resp_data_1_hist_26
                                : 2'(_pht_ram_io_r_resp_data_1_hist_26 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_26 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_26 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_26)
                 : 2'h0)
          : {1'h0, s2_hist_bits[26]};
      s3_hist_27 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[27]
                    ? (s2_hist_bits[27]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_27)
                              ? _pht_ram_io_r_resp_data_0_hist_27
                              : 2'(_pht_ram_io_r_resp_data_0_hist_27 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_27 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_27 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_27)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[27]
                      ? (s2_hist_bits[27]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_27)
                                ? _pht_ram_io_r_resp_data_1_hist_27
                                : 2'(_pht_ram_io_r_resp_data_1_hist_27 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_27 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_27 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_27)
                 : 2'h0)
          : {1'h0, s2_hist_bits[27]};
      s3_hist_28 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[28]
                    ? (s2_hist_bits[28]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_28)
                              ? _pht_ram_io_r_resp_data_0_hist_28
                              : 2'(_pht_ram_io_r_resp_data_0_hist_28 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_28 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_28 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_28)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[28]
                      ? (s2_hist_bits[28]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_28)
                                ? _pht_ram_io_r_resp_data_1_hist_28
                                : 2'(_pht_ram_io_r_resp_data_1_hist_28 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_28 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_28 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_28)
                 : 2'h0)
          : {1'h0, s2_hist_bits[28]};
      s3_hist_29 <=
        (|_s2_pht_hit_T)
          ? (s2_hit_vec_0
               ? (s2_hist_update_mask[29]
                    ? (s2_hist_bits[29]
                         ? ((&_pht_ram_io_r_resp_data_0_hist_29)
                              ? _pht_ram_io_r_resp_data_0_hist_29
                              : 2'(_pht_ram_io_r_resp_data_0_hist_29 + 2'h1))
                         : _pht_ram_io_r_resp_data_0_hist_29 == 2'h0
                             ? 2'h0
                             : 2'(_pht_ram_io_r_resp_data_0_hist_29 - 2'h1))
                    : _pht_ram_io_r_resp_data_0_hist_29)
               : 2'h0)
            | (s2_hit_vec_1
                 ? (s2_hist_update_mask[29]
                      ? (s2_hist_bits[29]
                           ? ((&_pht_ram_io_r_resp_data_1_hist_29)
                                ? _pht_ram_io_r_resp_data_1_hist_29
                                : 2'(_pht_ram_io_r_resp_data_1_hist_29 + 2'h1))
                           : _pht_ram_io_r_resp_data_1_hist_29 == 2'h0
                               ? 2'h0
                               : 2'(_pht_ram_io_r_resp_data_1_hist_29 - 2'h1))
                      : _pht_ram_io_r_resp_data_1_hist_29)
                 : 2'h0)
          : {1'h0, s2_hist_bits[29]};
      s3_hist_pf_gen <=
        (s2_hit_vec_0
           ? {_pht_ram_io_r_resp_data_0_hist_29[1],
              _pht_ram_io_r_resp_data_0_hist_28[1],
              _pht_ram_io_r_resp_data_0_hist_27[1],
              _pht_ram_io_r_resp_data_0_hist_26[1],
              _pht_ram_io_r_resp_data_0_hist_25[1],
              _pht_ram_io_r_resp_data_0_hist_24[1],
              _pht_ram_io_r_resp_data_0_hist_23[1],
              _pht_ram_io_r_resp_data_0_hist_22[1],
              _pht_ram_io_r_resp_data_0_hist_21[1],
              _pht_ram_io_r_resp_data_0_hist_20[1],
              _pht_ram_io_r_resp_data_0_hist_19[1],
              _pht_ram_io_r_resp_data_0_hist_18[1],
              _pht_ram_io_r_resp_data_0_hist_17[1],
              _pht_ram_io_r_resp_data_0_hist_16[1],
              _pht_ram_io_r_resp_data_0_hist_15[1],
              _pht_ram_io_r_resp_data_0_hist_14[1],
              _pht_ram_io_r_resp_data_0_hist_13[1],
              _pht_ram_io_r_resp_data_0_hist_12[1],
              _pht_ram_io_r_resp_data_0_hist_11[1],
              _pht_ram_io_r_resp_data_0_hist_10[1],
              _pht_ram_io_r_resp_data_0_hist_9[1],
              _pht_ram_io_r_resp_data_0_hist_8[1],
              _pht_ram_io_r_resp_data_0_hist_7[1],
              _pht_ram_io_r_resp_data_0_hist_6[1],
              _pht_ram_io_r_resp_data_0_hist_5[1],
              _pht_ram_io_r_resp_data_0_hist_4[1],
              _pht_ram_io_r_resp_data_0_hist_3[1],
              _pht_ram_io_r_resp_data_0_hist_2[1],
              _pht_ram_io_r_resp_data_0_hist_1[1],
              _pht_ram_io_r_resp_data_0_hist_0[1]}
           : 30'h0)
        | (s2_hit_vec_1
             ? {_pht_ram_io_r_resp_data_1_hist_29[1],
                _pht_ram_io_r_resp_data_1_hist_28[1],
                _pht_ram_io_r_resp_data_1_hist_27[1],
                _pht_ram_io_r_resp_data_1_hist_26[1],
                _pht_ram_io_r_resp_data_1_hist_25[1],
                _pht_ram_io_r_resp_data_1_hist_24[1],
                _pht_ram_io_r_resp_data_1_hist_23[1],
                _pht_ram_io_r_resp_data_1_hist_22[1],
                _pht_ram_io_r_resp_data_1_hist_21[1],
                _pht_ram_io_r_resp_data_1_hist_20[1],
                _pht_ram_io_r_resp_data_1_hist_19[1],
                _pht_ram_io_r_resp_data_1_hist_18[1],
                _pht_ram_io_r_resp_data_1_hist_17[1],
                _pht_ram_io_r_resp_data_1_hist_16[1],
                _pht_ram_io_r_resp_data_1_hist_15[1],
                _pht_ram_io_r_resp_data_1_hist_14[1],
                _pht_ram_io_r_resp_data_1_hist_13[1],
                _pht_ram_io_r_resp_data_1_hist_12[1],
                _pht_ram_io_r_resp_data_1_hist_11[1],
                _pht_ram_io_r_resp_data_1_hist_10[1],
                _pht_ram_io_r_resp_data_1_hist_9[1],
                _pht_ram_io_r_resp_data_1_hist_8[1],
                _pht_ram_io_r_resp_data_1_hist_7[1],
                _pht_ram_io_r_resp_data_1_hist_6[1],
                _pht_ram_io_r_resp_data_1_hist_5[1],
                _pht_ram_io_r_resp_data_1_hist_4[1],
                _pht_ram_io_r_resp_data_1_hist_3[1],
                _pht_ram_io_r_resp_data_1_hist_2[1],
                _pht_ram_io_r_resp_data_1_hist_1[1],
                _pht_ram_io_r_resp_data_1_hist_0[1]}
             : 30'h0);
      s3_hist_update_mask <= s2_hist_update_mask;
      s3_region_offset <= s2_region_offset;
      s3_decr_mode <= s2_decr_mode;
      s3_region_paddr <= s2_region_paddr;
      s3_region_vaddr <= s2_region_vaddr;
      s3_pht_tag <= s2_tag;
      s3_hit_vec_0 <= s2_hit_vec_0;
      s3_hit_vec_1 <= s2_hit_vec_1;
      s3_repl_way <= s2_replace_way;
      s3_repl_way_mask <= 2'h1 << s2_replace_way;
      s3_repl_update_mask_0 <= s2_ram_waddr == 5'h0;
      s3_repl_update_mask_1 <= s2_ram_waddr == 5'h1;
      s3_repl_update_mask_2 <= s2_ram_waddr == 5'h2;
      s3_repl_update_mask_3 <= s2_ram_waddr == 5'h3;
      s3_repl_update_mask_4 <= s2_ram_waddr == 5'h4;
      s3_repl_update_mask_5 <= s2_ram_waddr == 5'h5;
      s3_repl_update_mask_6 <= s2_ram_waddr == 5'h6;
      s3_repl_update_mask_7 <= s2_ram_waddr == 5'h7;
      s3_repl_update_mask_8 <= s2_ram_waddr == 5'h8;
      s3_repl_update_mask_9 <= s2_ram_waddr == 5'h9;
      s3_repl_update_mask_10 <= s2_ram_waddr == 5'hA;
      s3_repl_update_mask_11 <= s2_ram_waddr == 5'hB;
      s3_repl_update_mask_12 <= s2_ram_waddr == 5'hC;
      s3_repl_update_mask_13 <= s2_ram_waddr == 5'hD;
      s3_repl_update_mask_14 <= s2_ram_waddr == 5'hE;
      s3_repl_update_mask_15 <= s2_ram_waddr == 5'hF;
      s3_repl_update_mask_16 <= s2_ram_waddr == 5'h10;
      s3_repl_update_mask_17 <= s2_ram_waddr == 5'h11;
      s3_repl_update_mask_18 <= s2_ram_waddr == 5'h12;
      s3_repl_update_mask_19 <= s2_ram_waddr == 5'h13;
      s3_repl_update_mask_20 <= s2_ram_waddr == 5'h14;
      s3_repl_update_mask_21 <= s2_ram_waddr == 5'h15;
      s3_repl_update_mask_22 <= s2_ram_waddr == 5'h16;
      s3_repl_update_mask_23 <= s2_ram_waddr == 5'h17;
      s3_repl_update_mask_24 <= s2_ram_waddr == 5'h18;
      s3_repl_update_mask_25 <= s2_ram_waddr == 5'h19;
      s3_repl_update_mask_26 <= s2_ram_waddr == 5'h1A;
      s3_repl_update_mask_27 <= s2_ram_waddr == 5'h1B;
      s3_repl_update_mask_28 <= s2_ram_waddr == 5'h1C;
      s3_repl_update_mask_29 <= s2_ram_waddr == 5'h1D;
      s3_repl_update_mask_30 <= s2_ram_waddr == 5'h1E;
      s3_repl_update_mask_31 <= &s2_ram_waddr;
      s3_ram_waddr <= s2_ram_waddr;
      s3_incr_region_vaddr <= 31'(s2_region_vaddr + 31'h1);
      s3_decr_region_vaddr <= 31'(s2_region_vaddr - 31'h1);
    end
    if (s3_cur_region_valid) begin
      s4_pf_gen_cur_region_region_tag <=
        {s3_region_vaddr[10:6] ^ s3_region_vaddr[15:11] ^ s3_region_vaddr[20:16],
         s3_region_vaddr[5:0]};
      s4_pf_gen_cur_region_region_addr <= s3_region_paddr;
      s4_pf_gen_cur_region_region_bits <=
        {_s3_hist_hi_shifted_T_1[14],
         _s3_hist_hi_shifted_T_1[13:0] | _s3_hist_lo_shifted_T_1[29:16],
         _s3_hist_lo_shifted_T_1[15]};
    end
    if (s3_incr_region_valid) begin
      s4_pf_gen_incr_region_region_tag <=
        {s3_incr_region_vaddr[10:6] ^ s3_incr_region_vaddr[15:11]
           ^ s3_incr_region_vaddr[20:16],
         s3_incr_region_vaddr[5:0]};
      s4_pf_gen_incr_region_region_addr <=
        s3_incr_region_vaddr[2] == s3_region_vaddr[2]
          ? {s3_region_paddr[30:2], s3_incr_region_vaddr[1:0]}
          : s3_incr_region_vaddr;
      s4_pf_gen_incr_region_region_bits <= {1'h0, _s3_hist_hi_shifted_T_1[29:15]};
      s4_pf_gen_incr_region_paddr_valid <= s3_incr_region_vaddr[2] == s3_region_vaddr[2];
    end
    if (s3_decr_region_valid) begin
      s4_pf_gen_decr_region_region_tag <=
        {s3_decr_region_vaddr[10:6] ^ s3_decr_region_vaddr[15:11]
           ^ s3_decr_region_vaddr[20:16],
         s3_decr_region_vaddr[5:0]};
      s4_pf_gen_decr_region_region_addr <=
        s3_decr_region_vaddr[2] == s3_region_vaddr[2]
          ? {s3_region_paddr[30:2], s3_decr_region_vaddr[1:0]}
          : s3_decr_region_vaddr;
      s4_pf_gen_decr_region_region_bits <= {_s3_hist_lo_shifted_T_1[14:0], 1'h0};
      s4_pf_gen_decr_region_paddr_valid <= s3_decr_region_vaddr[2] == s3_region_vaddr[2];
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:27];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h1C; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        pht_valids_reg_0_0 = _RANDOM[5'h0][0];
        pht_valids_reg_0_1 = _RANDOM[5'h0][1];
        pht_valids_reg_0_2 = _RANDOM[5'h0][2];
        pht_valids_reg_0_3 = _RANDOM[5'h0][3];
        pht_valids_reg_0_4 = _RANDOM[5'h0][4];
        pht_valids_reg_0_5 = _RANDOM[5'h0][5];
        pht_valids_reg_0_6 = _RANDOM[5'h0][6];
        pht_valids_reg_0_7 = _RANDOM[5'h0][7];
        pht_valids_reg_0_8 = _RANDOM[5'h0][8];
        pht_valids_reg_0_9 = _RANDOM[5'h0][9];
        pht_valids_reg_0_10 = _RANDOM[5'h0][10];
        pht_valids_reg_0_11 = _RANDOM[5'h0][11];
        pht_valids_reg_0_12 = _RANDOM[5'h0][12];
        pht_valids_reg_0_13 = _RANDOM[5'h0][13];
        pht_valids_reg_0_14 = _RANDOM[5'h0][14];
        pht_valids_reg_0_15 = _RANDOM[5'h0][15];
        pht_valids_reg_0_16 = _RANDOM[5'h0][16];
        pht_valids_reg_0_17 = _RANDOM[5'h0][17];
        pht_valids_reg_0_18 = _RANDOM[5'h0][18];
        pht_valids_reg_0_19 = _RANDOM[5'h0][19];
        pht_valids_reg_0_20 = _RANDOM[5'h0][20];
        pht_valids_reg_0_21 = _RANDOM[5'h0][21];
        pht_valids_reg_0_22 = _RANDOM[5'h0][22];
        pht_valids_reg_0_23 = _RANDOM[5'h0][23];
        pht_valids_reg_0_24 = _RANDOM[5'h0][24];
        pht_valids_reg_0_25 = _RANDOM[5'h0][25];
        pht_valids_reg_0_26 = _RANDOM[5'h0][26];
        pht_valids_reg_0_27 = _RANDOM[5'h0][27];
        pht_valids_reg_0_28 = _RANDOM[5'h0][28];
        pht_valids_reg_0_29 = _RANDOM[5'h0][29];
        pht_valids_reg_0_30 = _RANDOM[5'h0][30];
        pht_valids_reg_0_31 = _RANDOM[5'h0][31];
        pht_valids_reg_1_0 = _RANDOM[5'h1][0];
        pht_valids_reg_1_1 = _RANDOM[5'h1][1];
        pht_valids_reg_1_2 = _RANDOM[5'h1][2];
        pht_valids_reg_1_3 = _RANDOM[5'h1][3];
        pht_valids_reg_1_4 = _RANDOM[5'h1][4];
        pht_valids_reg_1_5 = _RANDOM[5'h1][5];
        pht_valids_reg_1_6 = _RANDOM[5'h1][6];
        pht_valids_reg_1_7 = _RANDOM[5'h1][7];
        pht_valids_reg_1_8 = _RANDOM[5'h1][8];
        pht_valids_reg_1_9 = _RANDOM[5'h1][9];
        pht_valids_reg_1_10 = _RANDOM[5'h1][10];
        pht_valids_reg_1_11 = _RANDOM[5'h1][11];
        pht_valids_reg_1_12 = _RANDOM[5'h1][12];
        pht_valids_reg_1_13 = _RANDOM[5'h1][13];
        pht_valids_reg_1_14 = _RANDOM[5'h1][14];
        pht_valids_reg_1_15 = _RANDOM[5'h1][15];
        pht_valids_reg_1_16 = _RANDOM[5'h1][16];
        pht_valids_reg_1_17 = _RANDOM[5'h1][17];
        pht_valids_reg_1_18 = _RANDOM[5'h1][18];
        pht_valids_reg_1_19 = _RANDOM[5'h1][19];
        pht_valids_reg_1_20 = _RANDOM[5'h1][20];
        pht_valids_reg_1_21 = _RANDOM[5'h1][21];
        pht_valids_reg_1_22 = _RANDOM[5'h1][22];
        pht_valids_reg_1_23 = _RANDOM[5'h1][23];
        pht_valids_reg_1_24 = _RANDOM[5'h1][24];
        pht_valids_reg_1_25 = _RANDOM[5'h1][25];
        pht_valids_reg_1_26 = _RANDOM[5'h1][26];
        pht_valids_reg_1_27 = _RANDOM[5'h1][27];
        pht_valids_reg_1_28 = _RANDOM[5'h1][28];
        pht_valids_reg_1_29 = _RANDOM[5'h1][29];
        pht_valids_reg_1_30 = _RANDOM[5'h1][30];
        pht_valids_reg_1_31 = _RANDOM[5'h1][31];
        state_reg = _RANDOM[5'h2][0];
        state_reg_1 = _RANDOM[5'h2][1];
        state_reg_2 = _RANDOM[5'h2][2];
        state_reg_3 = _RANDOM[5'h2][3];
        state_reg_4 = _RANDOM[5'h2][4];
        state_reg_5 = _RANDOM[5'h2][5];
        state_reg_6 = _RANDOM[5'h2][6];
        state_reg_7 = _RANDOM[5'h2][7];
        state_reg_8 = _RANDOM[5'h2][8];
        state_reg_9 = _RANDOM[5'h2][9];
        state_reg_10 = _RANDOM[5'h2][10];
        state_reg_11 = _RANDOM[5'h2][11];
        state_reg_12 = _RANDOM[5'h2][12];
        state_reg_13 = _RANDOM[5'h2][13];
        state_reg_14 = _RANDOM[5'h2][14];
        state_reg_15 = _RANDOM[5'h2][15];
        state_reg_16 = _RANDOM[5'h2][16];
        state_reg_17 = _RANDOM[5'h2][17];
        state_reg_18 = _RANDOM[5'h2][18];
        state_reg_19 = _RANDOM[5'h2][19];
        state_reg_20 = _RANDOM[5'h2][20];
        state_reg_21 = _RANDOM[5'h2][21];
        state_reg_22 = _RANDOM[5'h2][22];
        state_reg_23 = _RANDOM[5'h2][23];
        state_reg_24 = _RANDOM[5'h2][24];
        state_reg_25 = _RANDOM[5'h2][25];
        state_reg_26 = _RANDOM[5'h2][26];
        state_reg_27 = _RANDOM[5'h2][27];
        state_reg_28 = _RANDOM[5'h2][28];
        state_reg_29 = _RANDOM[5'h2][29];
        state_reg_30 = _RANDOM[5'h2][30];
        state_reg_31 = _RANDOM[5'h2][31];
        s1_valid_r = _RANDOM[5'h3][0];
        s1_ram_raddr = _RANDOM[5'h3][5:1];
        s1_tag = _RANDOM[5'h3][18:6];
        s1_region_bits = {_RANDOM[5'h3][31:19], _RANDOM[5'h4][2:0]};
        s1_decr_mode = _RANDOM[5'h4][3];
        s1_region_paddr = {_RANDOM[5'h4][31:4], _RANDOM[5'h5][2:0]};
        s1_region_vaddr = {_RANDOM[5'h5][31:3], _RANDOM[5'h6][1:0]};
        s1_region_offset = _RANDOM[5'h6][5:2];
        s1_evict = _RANDOM[5'h6][6];
        s2_valid_last_REG = _RANDOM[5'h6][7];
        s2_hist_update_mask = {_RANDOM[5'h6][31:8], _RANDOM[5'h7][5:0]};
        s2_hist_bits = {_RANDOM[5'h7][31:6], _RANDOM[5'h8][3:0]};
        s2_tag = _RANDOM[5'h8][16:4];
        s2_decr_mode = _RANDOM[5'h9][1];
        s2_region_paddr = {_RANDOM[5'h9][31:2], _RANDOM[5'hA][0]};
        s2_region_vaddr = _RANDOM[5'hA][31:1];
        s2_region_offset = _RANDOM[5'hB][3:0];
        s2_evict = _RANDOM[5'hB][4];
        s2_pht_valids_0 = _RANDOM[5'hB][5];
        s2_pht_valids_1 = _RANDOM[5'hB][6];
        s2_replace_way = _RANDOM[5'hB][7];
        s2_ram_waddr = _RANDOM[5'hB][12:8];
        s3_valid_last_REG = _RANDOM[5'hB][13];
        s3_evict = _RANDOM[5'hB][14];
        s3_hist_0 = _RANDOM[5'hB][16:15];
        s3_hist_1 = _RANDOM[5'hB][18:17];
        s3_hist_2 = _RANDOM[5'hB][20:19];
        s3_hist_3 = _RANDOM[5'hB][22:21];
        s3_hist_4 = _RANDOM[5'hB][24:23];
        s3_hist_5 = _RANDOM[5'hB][26:25];
        s3_hist_6 = _RANDOM[5'hB][28:27];
        s3_hist_7 = _RANDOM[5'hB][30:29];
        s3_hist_8 = {_RANDOM[5'hB][31], _RANDOM[5'hC][0]};
        s3_hist_9 = _RANDOM[5'hC][2:1];
        s3_hist_10 = _RANDOM[5'hC][4:3];
        s3_hist_11 = _RANDOM[5'hC][6:5];
        s3_hist_12 = _RANDOM[5'hC][8:7];
        s3_hist_13 = _RANDOM[5'hC][10:9];
        s3_hist_14 = _RANDOM[5'hC][12:11];
        s3_hist_15 = _RANDOM[5'hC][14:13];
        s3_hist_16 = _RANDOM[5'hC][16:15];
        s3_hist_17 = _RANDOM[5'hC][18:17];
        s3_hist_18 = _RANDOM[5'hC][20:19];
        s3_hist_19 = _RANDOM[5'hC][22:21];
        s3_hist_20 = _RANDOM[5'hC][24:23];
        s3_hist_21 = _RANDOM[5'hC][26:25];
        s3_hist_22 = _RANDOM[5'hC][28:27];
        s3_hist_23 = _RANDOM[5'hC][30:29];
        s3_hist_24 = {_RANDOM[5'hC][31], _RANDOM[5'hD][0]};
        s3_hist_25 = _RANDOM[5'hD][2:1];
        s3_hist_26 = _RANDOM[5'hD][4:3];
        s3_hist_27 = _RANDOM[5'hD][6:5];
        s3_hist_28 = _RANDOM[5'hD][8:7];
        s3_hist_29 = _RANDOM[5'hD][10:9];
        s3_hist_pf_gen = {_RANDOM[5'hD][31:11], _RANDOM[5'hE][8:0]};
        s3_hist_update_mask = {_RANDOM[5'hE][31:9], _RANDOM[5'hF][6:0]};
        s3_region_offset = _RANDOM[5'hF][10:7];
        s3_decr_mode = _RANDOM[5'hF][27];
        s3_region_paddr = {_RANDOM[5'hF][31:28], _RANDOM[5'h10][26:0]};
        s3_region_vaddr = {_RANDOM[5'h10][31:27], _RANDOM[5'h11][25:0]};
        s3_pht_tag = {_RANDOM[5'h11][31:26], _RANDOM[5'h12][6:0]};
        s3_hit_vec_0 = _RANDOM[5'h12][7];
        s3_hit_vec_1 = _RANDOM[5'h12][8];
        s3_repl_way = _RANDOM[5'h12][9];
        s3_repl_way_mask = _RANDOM[5'h12][11:10];
        s3_repl_update_mask_0 = _RANDOM[5'h12][12];
        s3_repl_update_mask_1 = _RANDOM[5'h12][13];
        s3_repl_update_mask_2 = _RANDOM[5'h12][14];
        s3_repl_update_mask_3 = _RANDOM[5'h12][15];
        s3_repl_update_mask_4 = _RANDOM[5'h12][16];
        s3_repl_update_mask_5 = _RANDOM[5'h12][17];
        s3_repl_update_mask_6 = _RANDOM[5'h12][18];
        s3_repl_update_mask_7 = _RANDOM[5'h12][19];
        s3_repl_update_mask_8 = _RANDOM[5'h12][20];
        s3_repl_update_mask_9 = _RANDOM[5'h12][21];
        s3_repl_update_mask_10 = _RANDOM[5'h12][22];
        s3_repl_update_mask_11 = _RANDOM[5'h12][23];
        s3_repl_update_mask_12 = _RANDOM[5'h12][24];
        s3_repl_update_mask_13 = _RANDOM[5'h12][25];
        s3_repl_update_mask_14 = _RANDOM[5'h12][26];
        s3_repl_update_mask_15 = _RANDOM[5'h12][27];
        s3_repl_update_mask_16 = _RANDOM[5'h12][28];
        s3_repl_update_mask_17 = _RANDOM[5'h12][29];
        s3_repl_update_mask_18 = _RANDOM[5'h12][30];
        s3_repl_update_mask_19 = _RANDOM[5'h12][31];
        s3_repl_update_mask_20 = _RANDOM[5'h13][0];
        s3_repl_update_mask_21 = _RANDOM[5'h13][1];
        s3_repl_update_mask_22 = _RANDOM[5'h13][2];
        s3_repl_update_mask_23 = _RANDOM[5'h13][3];
        s3_repl_update_mask_24 = _RANDOM[5'h13][4];
        s3_repl_update_mask_25 = _RANDOM[5'h13][5];
        s3_repl_update_mask_26 = _RANDOM[5'h13][6];
        s3_repl_update_mask_27 = _RANDOM[5'h13][7];
        s3_repl_update_mask_28 = _RANDOM[5'h13][8];
        s3_repl_update_mask_29 = _RANDOM[5'h13][9];
        s3_repl_update_mask_30 = _RANDOM[5'h13][10];
        s3_repl_update_mask_31 = _RANDOM[5'h13][11];
        s3_ram_waddr = _RANDOM[5'h13][16:12];
        s3_incr_region_vaddr = {_RANDOM[5'h13][31:17], _RANDOM[5'h14][15:0]};
        s3_decr_region_vaddr = {_RANDOM[5'h14][31:16], _RANDOM[5'h15][14:0]};
        s4_pf_gen_cur_region_valid = _RANDOM[5'h15][15];
        s4_pf_gen_cur_region_region_tag = _RANDOM[5'h15][26:16];
        s4_pf_gen_cur_region_region_addr = {_RANDOM[5'h15][31:27], _RANDOM[5'h16][25:0]};
        s4_pf_gen_cur_region_region_bits = {_RANDOM[5'h16][31:26], _RANDOM[5'h17][9:0]};
        s4_pf_gen_incr_region_valid = _RANDOM[5'h17][18];
        s4_pf_gen_incr_region_region_tag = _RANDOM[5'h17][29:19];
        s4_pf_gen_incr_region_region_addr = {_RANDOM[5'h17][31:30], _RANDOM[5'h18][28:0]};
        s4_pf_gen_incr_region_region_bits = {_RANDOM[5'h18][31:29], _RANDOM[5'h19][12:0]};
        s4_pf_gen_incr_region_paddr_valid = _RANDOM[5'h19][13];
        s4_pf_gen_decr_region_valid = _RANDOM[5'h19][21];
        s4_pf_gen_decr_region_region_tag = {_RANDOM[5'h19][31:22], _RANDOM[5'h1A][0]};
        s4_pf_gen_decr_region_region_addr = _RANDOM[5'h1A][31:1];
        s4_pf_gen_decr_region_region_bits = _RANDOM[5'h1B][15:0];
        s4_pf_gen_decr_region_paddr_valid = _RANDOM[5'h1B][16];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        pht_valids_reg_0_0 = 1'h0;
        pht_valids_reg_0_1 = 1'h0;
        pht_valids_reg_0_2 = 1'h0;
        pht_valids_reg_0_3 = 1'h0;
        pht_valids_reg_0_4 = 1'h0;
        pht_valids_reg_0_5 = 1'h0;
        pht_valids_reg_0_6 = 1'h0;
        pht_valids_reg_0_7 = 1'h0;
        pht_valids_reg_0_8 = 1'h0;
        pht_valids_reg_0_9 = 1'h0;
        pht_valids_reg_0_10 = 1'h0;
        pht_valids_reg_0_11 = 1'h0;
        pht_valids_reg_0_12 = 1'h0;
        pht_valids_reg_0_13 = 1'h0;
        pht_valids_reg_0_14 = 1'h0;
        pht_valids_reg_0_15 = 1'h0;
        pht_valids_reg_0_16 = 1'h0;
        pht_valids_reg_0_17 = 1'h0;
        pht_valids_reg_0_18 = 1'h0;
        pht_valids_reg_0_19 = 1'h0;
        pht_valids_reg_0_20 = 1'h0;
        pht_valids_reg_0_21 = 1'h0;
        pht_valids_reg_0_22 = 1'h0;
        pht_valids_reg_0_23 = 1'h0;
        pht_valids_reg_0_24 = 1'h0;
        pht_valids_reg_0_25 = 1'h0;
        pht_valids_reg_0_26 = 1'h0;
        pht_valids_reg_0_27 = 1'h0;
        pht_valids_reg_0_28 = 1'h0;
        pht_valids_reg_0_29 = 1'h0;
        pht_valids_reg_0_30 = 1'h0;
        pht_valids_reg_0_31 = 1'h0;
        pht_valids_reg_1_0 = 1'h0;
        pht_valids_reg_1_1 = 1'h0;
        pht_valids_reg_1_2 = 1'h0;
        pht_valids_reg_1_3 = 1'h0;
        pht_valids_reg_1_4 = 1'h0;
        pht_valids_reg_1_5 = 1'h0;
        pht_valids_reg_1_6 = 1'h0;
        pht_valids_reg_1_7 = 1'h0;
        pht_valids_reg_1_8 = 1'h0;
        pht_valids_reg_1_9 = 1'h0;
        pht_valids_reg_1_10 = 1'h0;
        pht_valids_reg_1_11 = 1'h0;
        pht_valids_reg_1_12 = 1'h0;
        pht_valids_reg_1_13 = 1'h0;
        pht_valids_reg_1_14 = 1'h0;
        pht_valids_reg_1_15 = 1'h0;
        pht_valids_reg_1_16 = 1'h0;
        pht_valids_reg_1_17 = 1'h0;
        pht_valids_reg_1_18 = 1'h0;
        pht_valids_reg_1_19 = 1'h0;
        pht_valids_reg_1_20 = 1'h0;
        pht_valids_reg_1_21 = 1'h0;
        pht_valids_reg_1_22 = 1'h0;
        pht_valids_reg_1_23 = 1'h0;
        pht_valids_reg_1_24 = 1'h0;
        pht_valids_reg_1_25 = 1'h0;
        pht_valids_reg_1_26 = 1'h0;
        pht_valids_reg_1_27 = 1'h0;
        pht_valids_reg_1_28 = 1'h0;
        pht_valids_reg_1_29 = 1'h0;
        pht_valids_reg_1_30 = 1'h0;
        pht_valids_reg_1_31 = 1'h0;
        state_reg = 1'h0;
        state_reg_1 = 1'h0;
        state_reg_2 = 1'h0;
        state_reg_3 = 1'h0;
        state_reg_4 = 1'h0;
        state_reg_5 = 1'h0;
        state_reg_6 = 1'h0;
        state_reg_7 = 1'h0;
        state_reg_8 = 1'h0;
        state_reg_9 = 1'h0;
        state_reg_10 = 1'h0;
        state_reg_11 = 1'h0;
        state_reg_12 = 1'h0;
        state_reg_13 = 1'h0;
        state_reg_14 = 1'h0;
        state_reg_15 = 1'h0;
        state_reg_16 = 1'h0;
        state_reg_17 = 1'h0;
        state_reg_18 = 1'h0;
        state_reg_19 = 1'h0;
        state_reg_20 = 1'h0;
        state_reg_21 = 1'h0;
        state_reg_22 = 1'h0;
        state_reg_23 = 1'h0;
        state_reg_24 = 1'h0;
        state_reg_25 = 1'h0;
        state_reg_26 = 1'h0;
        state_reg_27 = 1'h0;
        state_reg_28 = 1'h0;
        state_reg_29 = 1'h0;
        state_reg_30 = 1'h0;
        state_reg_31 = 1'h0;
        s1_valid_r = 1'h0;
        s2_valid_last_REG = 1'h0;
        s3_valid_last_REG = 1'h0;
        s4_pf_gen_cur_region_valid = 1'h0;
        s4_pf_gen_incr_region_valid = 1'h0;
        s4_pf_gen_decr_region_valid = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMTemplate_136 pht_ram (
    .clock                          (clock),
    .io_r_req_valid                 (s1_valid_r),
    .io_r_req_bits_setIdx           (s1_ram_raddr),
    .io_r_resp_data_0_hist_0        (_pht_ram_io_r_resp_data_0_hist_0),
    .io_r_resp_data_0_hist_1        (_pht_ram_io_r_resp_data_0_hist_1),
    .io_r_resp_data_0_hist_2        (_pht_ram_io_r_resp_data_0_hist_2),
    .io_r_resp_data_0_hist_3        (_pht_ram_io_r_resp_data_0_hist_3),
    .io_r_resp_data_0_hist_4        (_pht_ram_io_r_resp_data_0_hist_4),
    .io_r_resp_data_0_hist_5        (_pht_ram_io_r_resp_data_0_hist_5),
    .io_r_resp_data_0_hist_6        (_pht_ram_io_r_resp_data_0_hist_6),
    .io_r_resp_data_0_hist_7        (_pht_ram_io_r_resp_data_0_hist_7),
    .io_r_resp_data_0_hist_8        (_pht_ram_io_r_resp_data_0_hist_8),
    .io_r_resp_data_0_hist_9        (_pht_ram_io_r_resp_data_0_hist_9),
    .io_r_resp_data_0_hist_10       (_pht_ram_io_r_resp_data_0_hist_10),
    .io_r_resp_data_0_hist_11       (_pht_ram_io_r_resp_data_0_hist_11),
    .io_r_resp_data_0_hist_12       (_pht_ram_io_r_resp_data_0_hist_12),
    .io_r_resp_data_0_hist_13       (_pht_ram_io_r_resp_data_0_hist_13),
    .io_r_resp_data_0_hist_14       (_pht_ram_io_r_resp_data_0_hist_14),
    .io_r_resp_data_0_hist_15       (_pht_ram_io_r_resp_data_0_hist_15),
    .io_r_resp_data_0_hist_16       (_pht_ram_io_r_resp_data_0_hist_16),
    .io_r_resp_data_0_hist_17       (_pht_ram_io_r_resp_data_0_hist_17),
    .io_r_resp_data_0_hist_18       (_pht_ram_io_r_resp_data_0_hist_18),
    .io_r_resp_data_0_hist_19       (_pht_ram_io_r_resp_data_0_hist_19),
    .io_r_resp_data_0_hist_20       (_pht_ram_io_r_resp_data_0_hist_20),
    .io_r_resp_data_0_hist_21       (_pht_ram_io_r_resp_data_0_hist_21),
    .io_r_resp_data_0_hist_22       (_pht_ram_io_r_resp_data_0_hist_22),
    .io_r_resp_data_0_hist_23       (_pht_ram_io_r_resp_data_0_hist_23),
    .io_r_resp_data_0_hist_24       (_pht_ram_io_r_resp_data_0_hist_24),
    .io_r_resp_data_0_hist_25       (_pht_ram_io_r_resp_data_0_hist_25),
    .io_r_resp_data_0_hist_26       (_pht_ram_io_r_resp_data_0_hist_26),
    .io_r_resp_data_0_hist_27       (_pht_ram_io_r_resp_data_0_hist_27),
    .io_r_resp_data_0_hist_28       (_pht_ram_io_r_resp_data_0_hist_28),
    .io_r_resp_data_0_hist_29       (_pht_ram_io_r_resp_data_0_hist_29),
    .io_r_resp_data_0_tag           (_pht_ram_io_r_resp_data_0_tag),
    .io_r_resp_data_1_hist_0        (_pht_ram_io_r_resp_data_1_hist_0),
    .io_r_resp_data_1_hist_1        (_pht_ram_io_r_resp_data_1_hist_1),
    .io_r_resp_data_1_hist_2        (_pht_ram_io_r_resp_data_1_hist_2),
    .io_r_resp_data_1_hist_3        (_pht_ram_io_r_resp_data_1_hist_3),
    .io_r_resp_data_1_hist_4        (_pht_ram_io_r_resp_data_1_hist_4),
    .io_r_resp_data_1_hist_5        (_pht_ram_io_r_resp_data_1_hist_5),
    .io_r_resp_data_1_hist_6        (_pht_ram_io_r_resp_data_1_hist_6),
    .io_r_resp_data_1_hist_7        (_pht_ram_io_r_resp_data_1_hist_7),
    .io_r_resp_data_1_hist_8        (_pht_ram_io_r_resp_data_1_hist_8),
    .io_r_resp_data_1_hist_9        (_pht_ram_io_r_resp_data_1_hist_9),
    .io_r_resp_data_1_hist_10       (_pht_ram_io_r_resp_data_1_hist_10),
    .io_r_resp_data_1_hist_11       (_pht_ram_io_r_resp_data_1_hist_11),
    .io_r_resp_data_1_hist_12       (_pht_ram_io_r_resp_data_1_hist_12),
    .io_r_resp_data_1_hist_13       (_pht_ram_io_r_resp_data_1_hist_13),
    .io_r_resp_data_1_hist_14       (_pht_ram_io_r_resp_data_1_hist_14),
    .io_r_resp_data_1_hist_15       (_pht_ram_io_r_resp_data_1_hist_15),
    .io_r_resp_data_1_hist_16       (_pht_ram_io_r_resp_data_1_hist_16),
    .io_r_resp_data_1_hist_17       (_pht_ram_io_r_resp_data_1_hist_17),
    .io_r_resp_data_1_hist_18       (_pht_ram_io_r_resp_data_1_hist_18),
    .io_r_resp_data_1_hist_19       (_pht_ram_io_r_resp_data_1_hist_19),
    .io_r_resp_data_1_hist_20       (_pht_ram_io_r_resp_data_1_hist_20),
    .io_r_resp_data_1_hist_21       (_pht_ram_io_r_resp_data_1_hist_21),
    .io_r_resp_data_1_hist_22       (_pht_ram_io_r_resp_data_1_hist_22),
    .io_r_resp_data_1_hist_23       (_pht_ram_io_r_resp_data_1_hist_23),
    .io_r_resp_data_1_hist_24       (_pht_ram_io_r_resp_data_1_hist_24),
    .io_r_resp_data_1_hist_25       (_pht_ram_io_r_resp_data_1_hist_25),
    .io_r_resp_data_1_hist_26       (_pht_ram_io_r_resp_data_1_hist_26),
    .io_r_resp_data_1_hist_27       (_pht_ram_io_r_resp_data_1_hist_27),
    .io_r_resp_data_1_hist_28       (_pht_ram_io_r_resp_data_1_hist_28),
    .io_r_resp_data_1_hist_29       (_pht_ram_io_r_resp_data_1_hist_29),
    .io_r_resp_data_1_tag           (_pht_ram_io_r_resp_data_1_tag),
    .io_w_req_valid                 (s3_ram_en),
    .io_w_req_bits_setIdx           (s3_ram_waddr),
    .io_w_req_bits_data_0_hist_0    (s3_hist_0),
    .io_w_req_bits_data_0_hist_1    (s3_hist_1),
    .io_w_req_bits_data_0_hist_2    (s3_hist_2),
    .io_w_req_bits_data_0_hist_3    (s3_hist_3),
    .io_w_req_bits_data_0_hist_4    (s3_hist_4),
    .io_w_req_bits_data_0_hist_5    (s3_hist_5),
    .io_w_req_bits_data_0_hist_6    (s3_hist_6),
    .io_w_req_bits_data_0_hist_7    (s3_hist_7),
    .io_w_req_bits_data_0_hist_8    (s3_hist_8),
    .io_w_req_bits_data_0_hist_9    (s3_hist_9),
    .io_w_req_bits_data_0_hist_10   (s3_hist_10),
    .io_w_req_bits_data_0_hist_11   (s3_hist_11),
    .io_w_req_bits_data_0_hist_12   (s3_hist_12),
    .io_w_req_bits_data_0_hist_13   (s3_hist_13),
    .io_w_req_bits_data_0_hist_14   (s3_hist_14),
    .io_w_req_bits_data_0_hist_15   (s3_hist_15),
    .io_w_req_bits_data_0_hist_16   (s3_hist_16),
    .io_w_req_bits_data_0_hist_17   (s3_hist_17),
    .io_w_req_bits_data_0_hist_18   (s3_hist_18),
    .io_w_req_bits_data_0_hist_19   (s3_hist_19),
    .io_w_req_bits_data_0_hist_20   (s3_hist_20),
    .io_w_req_bits_data_0_hist_21   (s3_hist_21),
    .io_w_req_bits_data_0_hist_22   (s3_hist_22),
    .io_w_req_bits_data_0_hist_23   (s3_hist_23),
    .io_w_req_bits_data_0_hist_24   (s3_hist_24),
    .io_w_req_bits_data_0_hist_25   (s3_hist_25),
    .io_w_req_bits_data_0_hist_26   (s3_hist_26),
    .io_w_req_bits_data_0_hist_27   (s3_hist_27),
    .io_w_req_bits_data_0_hist_28   (s3_hist_28),
    .io_w_req_bits_data_0_hist_29   (s3_hist_29),
    .io_w_req_bits_data_0_tag       (s3_pht_tag),
    .io_w_req_bits_data_0_decr_mode (s3_decr_mode),
    .io_w_req_bits_data_1_hist_0    (s3_hist_0),
    .io_w_req_bits_data_1_hist_1    (s3_hist_1),
    .io_w_req_bits_data_1_hist_2    (s3_hist_2),
    .io_w_req_bits_data_1_hist_3    (s3_hist_3),
    .io_w_req_bits_data_1_hist_4    (s3_hist_4),
    .io_w_req_bits_data_1_hist_5    (s3_hist_5),
    .io_w_req_bits_data_1_hist_6    (s3_hist_6),
    .io_w_req_bits_data_1_hist_7    (s3_hist_7),
    .io_w_req_bits_data_1_hist_8    (s3_hist_8),
    .io_w_req_bits_data_1_hist_9    (s3_hist_9),
    .io_w_req_bits_data_1_hist_10   (s3_hist_10),
    .io_w_req_bits_data_1_hist_11   (s3_hist_11),
    .io_w_req_bits_data_1_hist_12   (s3_hist_12),
    .io_w_req_bits_data_1_hist_13   (s3_hist_13),
    .io_w_req_bits_data_1_hist_14   (s3_hist_14),
    .io_w_req_bits_data_1_hist_15   (s3_hist_15),
    .io_w_req_bits_data_1_hist_16   (s3_hist_16),
    .io_w_req_bits_data_1_hist_17   (s3_hist_17),
    .io_w_req_bits_data_1_hist_18   (s3_hist_18),
    .io_w_req_bits_data_1_hist_19   (s3_hist_19),
    .io_w_req_bits_data_1_hist_20   (s3_hist_20),
    .io_w_req_bits_data_1_hist_21   (s3_hist_21),
    .io_w_req_bits_data_1_hist_22   (s3_hist_22),
    .io_w_req_bits_data_1_hist_23   (s3_hist_23),
    .io_w_req_bits_data_1_hist_24   (s3_hist_24),
    .io_w_req_bits_data_1_hist_25   (s3_hist_25),
    .io_w_req_bits_data_1_hist_26   (s3_hist_26),
    .io_w_req_bits_data_1_hist_27   (s3_hist_27),
    .io_w_req_bits_data_1_hist_28   (s3_hist_28),
    .io_w_req_bits_data_1_hist_29   (s3_hist_29),
    .io_w_req_bits_data_1_tag       (s3_pht_tag),
    .io_w_req_bits_data_1_decr_mode (s3_decr_mode),
    .io_w_req_bits_waymask
      ((|_s3_hit_T) ? {s3_hit_vec_1, s3_hit_vec_0} : s3_repl_way_mask)
  );
  OverrideableQueue lookup_queue (
    .clock                     (clock),
    .reset                     (reset),
    .io_in_valid               (io_s2_agt_lookup_valid),
    .io_in_bits_pht_index      (io_s2_agt_lookup_bits_pht_index),
    .io_in_bits_pht_tag        (io_s2_agt_lookup_bits_pht_tag),
    .io_in_bits_region_paddr   (io_s2_agt_lookup_bits_region_paddr),
    .io_in_bits_region_vaddr   (io_s2_agt_lookup_bits_region_vaddr),
    .io_in_bits_region_offset  (io_s2_agt_lookup_bits_region_offset),
    .io_out_ready
      (_evict_queue_io_out_ready_T_2 & ~_evict_queue_io_out_valid),
    .io_out_valid              (_lookup_queue_io_out_valid),
    .io_out_bits_pht_index     (_lookup_queue_io_out_bits_pht_index),
    .io_out_bits_pht_tag       (_lookup_queue_io_out_bits_pht_tag),
    .io_out_bits_region_paddr  (_lookup_queue_io_out_bits_region_paddr),
    .io_out_bits_region_vaddr  (_lookup_queue_io_out_bits_region_vaddr),
    .io_out_bits_region_offset (_lookup_queue_io_out_bits_region_offset)
  );
  OverrideableQueue_1 evict_queue (
    .clock                     (clock),
    .reset                     (reset),
    .io_in_valid               (io_agt_update_valid),
    .io_in_bits_pht_index      (io_agt_update_bits_pht_index),
    .io_in_bits_pht_tag        (io_agt_update_bits_pht_tag),
    .io_in_bits_region_bits    (io_agt_update_bits_region_bits),
    .io_in_bits_region_offset  (io_agt_update_bits_region_offset),
    .io_in_bits_decr_mode      (io_agt_update_bits_decr_mode),
    .io_out_ready              (_evict_queue_io_out_ready_T_2),
    .io_out_valid              (_evict_queue_io_out_valid),
    .io_out_bits_pht_index     (_evict_queue_io_out_bits_pht_index),
    .io_out_bits_pht_tag       (_evict_queue_io_out_bits_pht_tag),
    .io_out_bits_region_bits   (_evict_queue_io_out_bits_region_bits),
    .io_out_bits_region_offset (_evict_queue_io_out_bits_region_offset),
    .io_out_bits_decr_mode     (_evict_queue_io_out_bits_decr_mode)
  );
  Arbiter3_PfGenReq pf_gen_req_arb (
    .io_in_0_valid            (s4_pf_gen_cur_region_valid),
    .io_in_0_bits_region_tag  (s4_pf_gen_cur_region_region_tag),
    .io_in_0_bits_region_addr (s4_pf_gen_cur_region_region_addr),
    .io_in_0_bits_region_bits (s4_pf_gen_cur_region_region_bits),
    .io_in_1_ready            (_pf_gen_req_arb_io_in_1_ready),
    .io_in_1_valid            (s4_pf_gen_incr_region_valid),
    .io_in_1_bits_region_tag  (s4_pf_gen_incr_region_region_tag),
    .io_in_1_bits_region_addr (s4_pf_gen_incr_region_region_addr),
    .io_in_1_bits_region_bits (s4_pf_gen_incr_region_region_bits),
    .io_in_1_bits_paddr_valid (s4_pf_gen_incr_region_paddr_valid),
    .io_in_2_ready            (_pf_gen_req_arb_io_in_2_ready),
    .io_in_2_valid            (s4_pf_gen_decr_region_valid),
    .io_in_2_bits_region_tag  (s4_pf_gen_decr_region_region_tag),
    .io_in_2_bits_region_addr (s4_pf_gen_decr_region_region_addr),
    .io_in_2_bits_region_bits (s4_pf_gen_decr_region_region_bits),
    .io_in_2_bits_paddr_valid (s4_pf_gen_decr_region_paddr_valid),
    .io_out_valid             (io_pf_gen_req_valid),
    .io_out_bits_region_tag   (io_pf_gen_req_bits_region_tag),
    .io_out_bits_region_addr  (io_pf_gen_req_bits_region_addr),
    .io_out_bits_region_bits  (io_pf_gen_req_bits_region_bits),
    .io_out_bits_paddr_valid  (io_pf_gen_req_bits_paddr_valid),
    .io_out_bits_decr_mode    (io_pf_gen_req_bits_decr_mode)
  );
endmodule

