<?xml version="1.0" encoding="shift_jis"?>
<debugInfo version="3.30">
    <cycleModelSymbolInfo>
        <registers>
            <register id="72">
                <name>RG_buffer</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="98"/>
                <reset portID="99" mode="async"/>
            </register>
            <register id="73">
                <name>RG_buffer_1</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="98"/>
                <reset portID="99" mode="async"/>
            </register>
            <register id="74">
                <name>RG_buffer_2</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="98"/>
                <reset portID="99" mode="async"/>
            </register>
            <register id="75">
                <name>RG_buffer_3</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="98"/>
                <reset portID="99" mode="async"/>
            </register>
            <register id="76">
                <name>RG_buffer_4</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="98"/>
                <reset portID="99" mode="async"/>
            </register>
            <register id="77">
                <name>RG_buffer_5</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="98"/>
                <reset portID="99" mode="async"/>
            </register>
            <register id="78">
                <name>RG_buffer_6</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="98"/>
                <reset portID="99" mode="async"/>
            </register>
            <register id="93">
                <name>ave8_ret_r</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="98"/>
                <reset portID="99" mode="async"/>
            </register>
        </registers>
        <terminals>
            <terminal id="82">
                <name>buffer_a06_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="83">
                <name>buffer_a05_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="84">
                <name>buffer_a04_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="85">
                <name>buffer_a03_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="86">
                <name>buffer_a02_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="87">
                <name>buffer_a01_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="88">
                <name>sum1_t</name>
                <sign>unsigned</sign>
                <bitwidth>11</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="89">
                <name>seven_segment_unit1_t</name>
                <sign>unsigned</sign>
                <bitwidth>3</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
        </terminals>
        <ports>
            <port id="79">
                <name>in0</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="80">
                <name>ave8_ret</name>
                <direction>out</direction>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="98">
                <name>CLOCK</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>1</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="99">
                <name>RESET</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>1</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
        </ports>
        <hier_ports>
        </hier_ports>
        <memories>
        </memories>
        <fsmStates>
            <fsmState id="1"><name>ST1_01</name></fsmState>
        </fsmStates>
    </cycleModelSymbolInfo>
    <langSymbolInfo>
        <structs>
        </structs>
        <bdlVars>
            <bdlVar id="4" array="yes">
                <name>buffer</name>
                <dim>1</dim>
                <element depth="1">8</element>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>External</category>
                <line fileName="../../ave8_sw.c" start="16" end="16"/>
            </bdlVar>
            <bdlVar id="6">
                <name>seven_segment_unit</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>External</category>
                <line fileName="../../ave8_sw.c" start="18" end="18"/>
            </bdlVar>
            <bdlVar id="7">
                <scope><name>ave8</name></scope>
                <name>in0</name>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="22" end="22"/>
            </bdlVar>
            <bdlVar id="8">
                <scope><name>ave8</name></scope>
                <name>out0_v</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="25" end="25"/>
            </bdlVar>
            <bdlVar id="9">
                <scope><name>ave8</name></scope>
                <name>sum</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="25" end="25"/>
            </bdlVar>
            <bdlVar id="10">
                <scope><name>ave8</name></scope>
                <name>i</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="25" end="25"/>
            </bdlVar>
        </bdlVars>
        <pointers>
        </pointers>
    </langSymbolInfo>
    <relations>
        <variable_relations>
            <var bdlVarID="4">
                <expand nestingLevel="1" depth="1" arrayIndex="0" id="101">
                    <reg_relation regID="72">
                        <relation_begin stateID="1" branchID="3"/>
                        <relation_end stateID="1" branchID="3"/>
                    </reg_relation>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="1" id="102">
                    <reg_relation regID="73">
                        <relation_begin stateID="1" branchID="3"/>
                        <relation_end stateID="1" branchID="3"/>
                    </reg_relation>
                    <ter_relation terID="87" stateID="1" branchID="3" order="33"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="2" id="103">
                    <reg_relation regID="74">
                        <relation_begin stateID="1" branchID="3"/>
                        <relation_end stateID="1" branchID="3"/>
                    </reg_relation>
                    <ter_relation terID="86" stateID="1" branchID="3" order="32"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="3" id="104">
                    <reg_relation regID="75">
                        <relation_begin stateID="1" branchID="3"/>
                        <relation_end stateID="1" branchID="3"/>
                    </reg_relation>
                    <ter_relation terID="85" stateID="1" branchID="3" order="31"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="4" id="105">
                    <reg_relation regID="76">
                        <relation_begin stateID="1" branchID="3"/>
                        <relation_end stateID="1" branchID="3"/>
                    </reg_relation>
                    <ter_relation terID="84" stateID="1" branchID="3" order="30"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="5" id="106">
                    <reg_relation regID="77">
                        <relation_begin stateID="1" branchID="3"/>
                        <relation_end stateID="1" branchID="3"/>
                    </reg_relation>
                    <ter_relation terID="83" stateID="1" branchID="3" order="29"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="6" id="107">
                    <reg_relation regID="78">
                        <relation_begin stateID="1" branchID="3"/>
                        <relation_end stateID="1" branchID="3"/>
                    </reg_relation>
                    <ter_relation terID="82" stateID="1" branchID="3" order="28"/>
                </expand>
            </var>
            <var bdlVarID="6">
                <ter_relation terID="89" stateID="1" branchID="1" order="14"/>
            </var>
            <var bdlVarID="7">
                <port_relation portID="79"/>
            </var>
            <var bdlVarID="9">
                <ter_relation terID="88" stateID="1" branchID="3" order="35"/>
            </var>
        </variable_relations>
        <pointer_relations>
        </pointer_relations>
    </relations>
    <structureInfo>
        <loops>
        </loops>
        <functions>
            <function id="2" process="yes">
                <name>ave8</name>
                <line fileName="../../ave8_sw.c" start="22" end="59"/>
                <instance num="0"/>
            </function>
        </functions>
        <blocks>
        </blocks>
    </structureInfo>
    <state_line_relation>
        <state_relation stateID="1" branchID="1">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="16" end="16"/>
                <line start="22" end="22"/>
                <line start="30" end="30"/>
                <line start="34" end="34"/>
                <line start="37" end="37"/>
                <line start="41" end="41"/>
                <line start="45" end="45"/>
                <line start="48" end="48"/>
                <line start="51" end="51"/>
                <line start="59" end="59"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="2">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="16" end="16"/>
                <line start="22" end="22"/>
                <line start="30" end="30"/>
                <line start="34" end="34"/>
                <line start="37" end="37"/>
                <line start="41" end="41"/>
                <line start="45" end="45"/>
                <line start="48" end="48"/>
                <line start="55" end="55"/>
                <line start="59" end="59"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="3">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="16" end="16"/>
                <line start="22" end="22"/>
                <line start="30" end="30"/>
                <line start="34" end="34"/>
                <line start="37" end="37"/>
                <line start="41" end="41"/>
                <line start="45" end="45"/>
                <line start="48" end="48"/>
            </lineinfo>
        </state_relation>
    </state_line_relation>
    <stage_line_relation>
    </stage_line_relation>
    <codeInfo></codeInfo>
    <processInfo>
        <name>ave8</name>
        <modelInfo>
            <name>ave8</name>
            <file></file>
        </modelInfo>
    </processInfo>
    <childProcessInfo>
    </childProcessInfo>
</debugInfo>
