// Seed: 301773791
module module_0 (
    input supply1 id_0,
    output wire id_1
);
  logic id_3;
  assign module_2.id_2 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1
);
  assign id_1 = id_0 - 1'b0;
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  always @(posedge -1) begin : LABEL_0
    disable id_3;
  end
endmodule
module module_0 (
    input tri0 module_2,
    input wire id_1,
    output tri1 id_2,
    input supply0 id_3,
    output wor id_4,
    output supply0 id_5
);
  logic [-1 : 1] id_7;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
