{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.604677",
   "Default View_TopLeft":"1063,642",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2700 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2700 -y 90 -defaultsOSRD
preplace port port-id_finish -pg 1 -lvl 7 -x 2700 -y 1450 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 7 -x 2700 -y 970 -defaultsOSRD
preplace port port-id_read_sig -pg 1 -lvl 7 -x 2700 -y 730 -defaultsOSRD
preplace port port-id_finish_adapt -pg 1 -lvl 7 -x 2700 -y 1780 -defaultsOSRD
preplace inst PS -pg 1 -lvl 5 -x 1840 -y 170 -defaultsOSRD
preplace inst AGENT -pg 1 -lvl 2 -x 570 -y 1630 -defaultsOSRD
preplace inst EV -pg 1 -lvl 3 -x 1010 -y 1010 -defaultsOSRD
preplace inst RAM_Block -pg 1 -lvl 6 -x 2310 -y 360 -defaultsOSRD
preplace inst bram_output_interface_0 -pg 1 -lvl 1 -x 200 -y 1500 -defaultsOSRD
preplace inst bram_input_interface_0 -pg 1 -lvl 5 -x 1840 -y 530 -defaultsOSRD
preplace inst CU_0 -pg 1 -lvl 4 -x 1390 -y 1640 -defaultsOSRD
preplace inst adapt_mem_0 -pg 1 -lvl 6 -x 2310 -y 720 -defaultsOSRD
preplace inst intelight_mem_v2_0 -pg 1 -lvl 6 -x 2310 -y 1100 -defaultsOSRD
preplace netloc AGENT_act 1 0 6 50 1800 NJ 1800 700 690 NJ 690 1700 720 2170J
preplace netloc AGENT_act_SD 1 2 1 720 1080n
preplace netloc CU_0_BRAM_rd 1 0 5 40 1290 NJ 1290 NJ 1290 NJ 1290 1660
preplace netloc CU_0_BRAM_wr 1 4 1 1650 520n
preplace netloc CU_0_RD 1 2 3 830 1300 NJ 1300 1570
preplace netloc CU_0_SD 1 2 3 820 1270 NJ 1270 1580
preplace netloc CU_0_act_random 1 1 4 420 1870 NJ 1870 NJ 1870 1560
preplace netloc CU_0_finish1 1 2 5 840 1350 NJ 1350 1630 1410 NJ 1410 2680J
preplace netloc CU_0_finish_adapt 1 4 3 NJ 1780 NJ 1780 NJ
preplace netloc CU_0_sel_act 1 1 4 380 1890 NJ 1890 NJ 1890 1600
preplace netloc EV_curr_reward 1 1 3 410 1330 NJ 1330 1150
preplace netloc EV_goal_sig 1 3 1 1160 1030n
preplace netloc EV_state 1 3 2 1180 560 NJ
preplace netloc PS_FCLK_CLK0 1 0 6 80 1350 360 800 710 700 1200 490 1570 340 2120
preplace netloc PS_active_high_rst 1 0 6 50 1330 370 980 720 740 1170 740 1670 740 2080
preplace netloc RAM_Block_q_next_0 1 0 7 60 1360 NJ 1360 710J 1380 NJ 1380 NJ 1380 NJ 1380 2610
preplace netloc RAM_Block_q_next_1 1 0 7 70 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 2600
preplace netloc RAM_Block_q_next_2 1 0 7 20 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 2130J 1360 2580
preplace netloc RAM_Block_q_next_3 1 0 7 30 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 2000J 1390 2640
preplace netloc adapt_mem_0_read_sig 1 3 4 1210 730 NJ 730 2000J 630 2680
preplace netloc batas_0_1 1 2 5 740 1410 NJ 1410 1610J 1420 NJ 1420 2490
preplace netloc batas_1_1 1 2 5 750 1390 NJ 1390 1640J 1430 NJ 1430 2480
preplace netloc batas_2_1 1 2 5 800 1360 NJ 1360 1700J 1400 NJ 1400 2470
preplace netloc batas_3_1 1 2 5 770 1900 NJ 1900 NJ 1900 NJ 1900 2540
preplace netloc batas_4_1 1 2 5 780 1910 NJ 1910 NJ 1910 NJ 1910 2530
preplace netloc batas_5_1 1 2 5 790 1920 NJ 1920 NJ 1920 NJ 1920 2520
preplace netloc batas_6_1 1 2 5 810 1430 NJ 1430 1610J 1440 NJ 1440 2460
preplace netloc bram_input_interface_0_en0_rd 1 5 1 2090 430n
preplace netloc bram_input_interface_0_en0_wr 1 5 1 2060 410n
preplace netloc bram_input_interface_0_en1_rd 1 5 1 2130 470n
preplace netloc bram_input_interface_0_en1_wr 1 5 1 2110 450n
preplace netloc bram_input_interface_0_en2_rd 1 5 1 2150 510n
preplace netloc bram_input_interface_0_en2_wr 1 5 1 2140 490n
preplace netloc bram_input_interface_0_en3_rd 1 5 1 2170 550n
preplace netloc bram_input_interface_0_en3_wr 1 5 1 2160 530n
preplace netloc bram_interface_0_rd_addr 1 5 1 2000 330n
preplace netloc bram_interface_0_wr_addr 1 5 1 1990 290n
preplace netloc debit_out_1 1 2 5 760 1440 NJ 1440 1590J 1450 NJ 1450 2560
preplace netloc en_PG_1 1 1 4 430 1930 NJ 1930 NJ 1930 1590
preplace netloc en_QA_1 1 1 4 440 1840 NJ 1840 NJ 1840 1550
preplace netloc intelight_mem_v2_0_alpha 1 1 6 390 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 2670
preplace netloc intelight_mem_v2_0_delta_t 1 2 5 870 720 NJ 720 1680J 830 NJ 830 2450
preplace netloc intelight_mem_v2_0_gamma 1 1 6 400 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 2660
preplace netloc intelight_mem_v2_0_max_episode 1 3 4 1210 1850 NJ 1850 NJ 1850 2590
preplace netloc intelight_mem_v2_0_max_step 1 3 4 1190 1880 NJ 1880 NJ 1880 2620
preplace netloc intelight_mem_v2_0_seed 1 3 4 1220 1860 NJ 1860 NJ 1860 2630
preplace netloc intelight_mem_v2_0_start 1 3 4 1220 850 NJ 850 NJ 850 2680
preplace netloc q_new_1 1 2 4 690J 340 NJ 340 1560J 330 1980
preplace netloc q_next_0_1 1 1 1 350 1470n
preplace netloc q_next_1_1 1 1 1 340 1490n
preplace netloc q_next_2_1 1 1 1 330 1510n
preplace netloc q_next_3_1 1 1 1 320 1530n
preplace netloc reward_0_1 1 2 5 850 710 NJ 710 1690J 810 NJ 810 2510
preplace netloc reward_1_1 1 2 5 730 1960 NJ 1960 NJ 1960 NJ 1960 2570
preplace netloc reward_2_1 1 2 5 860 730 1190J 820 NJ 820 NJ 820 2500
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 5 1 2050 260n
preplace netloc state_sim_1 1 2 5 860 1400 NJ 1400 1620J 1470 NJ 1470 2650
preplace netloc wea_0_1 1 5 1 2020 350n
preplace netloc wea_1_1 1 5 1 2030 370n
preplace netloc wea_2_1 1 5 1 2040 390n
preplace netloc wea_3_1 1 5 1 2010 270n
preplace netloc intelight_mem_v2_0_seed_EG0 1 2 5 850 1420 NJ 1420 1600J 1460 NJ 1460 2550
preplace netloc intelight_mem_v2_0_seed_EG1 1 2 5 870 1320 NJ 1320 NJ 1320 2050J 1350 2450
preplace netloc PS_M06_AXI 1 5 1 2100 200n
preplace netloc PS_M07_AXI 1 5 1 2070 220n
preplace netloc S_AXI_0_1 1 5 1 2150 120n
preplace netloc S_AXI_1_1 1 5 1 2140 140n
preplace netloc S_AXI_2_1 1 5 1 2130 160n
preplace netloc S_AXI_3_1 1 5 1 2120 180n
preplace netloc processing_system7_0_DDR 1 5 2 NJ 60 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 NJ 80 2650J
levelinfo -pg 1 0 200 570 1010 1390 1840 2310 2700
pagesize -pg 1 -db -bbox -sgen 0 0 2830 1980
"
}
{
   "da_axi4_cnt":"10",
   "da_clkrst_cnt":"9",
   "da_ps7_cnt":"3"
}
