+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-50-16/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-50-16/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016363    0.000531    0.105504 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004433    0.016233    0.110712    0.216216 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016233    0.000331    0.216547 v fanout68/A (sg13g2_buf_1)
     4    0.032185    0.072057    0.085063    0.301611 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.072071    0.000856    0.302467 v fanout67/A (sg13g2_buf_1)
     5    0.026064    0.059949    0.094425    0.396891 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.060048    0.001754    0.398646 v _202_/A (sg13g2_xor2_1)
     2    0.011354    0.034747    0.076060    0.474706 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.034761    0.000656    0.475362 v _204_/A (sg13g2_xor2_1)
     1    0.002015    0.016755    0.040030    0.515392 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016755    0.000077    0.515469 v _297_/D (sg13g2_dfrbpq_1)
                                              0.515469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016363    0.000531    0.105504 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355504   clock uncertainty
                                  0.000000    0.355504   clock reconvergence pessimism
                                 -0.021936    0.333568   library hold time
                                              0.333568   data required time
---------------------------------------------------------------------------------------------
                                              0.333568   data required time
                                             -0.515469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.181901   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016363    0.000531    0.105504 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004433    0.016233    0.110712    0.216216 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016233    0.000331    0.216547 v fanout68/A (sg13g2_buf_1)
     4    0.032185    0.072057    0.085063    0.301611 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.072071    0.000856    0.302467 v fanout67/A (sg13g2_buf_1)
     5    0.026064    0.059949    0.094425    0.396891 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.060057    0.001852    0.398744 v _201_/A (sg13g2_and2_1)
     1    0.004318    0.016612    0.058313    0.457057 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.016613    0.000172    0.457229 v _207_/B1 (sg13g2_a21oi_1)
     2    0.015595    0.067922    0.060139    0.517368 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.067946    0.001053    0.518421 ^ _208_/B (sg13g2_xor2_1)
     1    0.002774    0.018449    0.049184    0.567605 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.018449    0.000203    0.567808 v _298_/D (sg13g2_dfrbpq_1)
                                              0.567808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000546    0.105519 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355519   clock uncertainty
                                  0.000000    0.355519   clock reconvergence pessimism
                                 -0.022327    0.333192   library hold time
                                              0.333192   data required time
---------------------------------------------------------------------------------------------
                                              0.333192   data required time
                                             -0.567808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.234615   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000589    0.105067 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002160    0.014413    0.114023    0.219090 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.014413    0.000081    0.219172 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.020465    0.065848    0.281174    0.500345 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.065885    0.001444    0.501790 ^ fanout77/A (sg13g2_buf_8)
     6    0.037675    0.022869    0.067007    0.568797 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.022897    0.000895    0.569692 ^ _128_/A (sg13g2_inv_2)
     5    0.032150    0.039551    0.037982    0.607674 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039690    0.001987    0.609661 v _293_/D (sg13g2_dfrbpq_2)
                                              0.609661   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000589    0.105067 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.355067   clock uncertainty
                                  0.000000    0.355067   clock reconvergence pessimism
                                 -0.027220    0.327847   library hold time
                                              0.327847   data required time
---------------------------------------------------------------------------------------------
                                              0.327847   data required time
                                             -0.609661   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281814   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000589    0.105067 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002160    0.014413    0.114023    0.219090 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.014413    0.000081    0.219172 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.020465    0.065848    0.281174    0.500345 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.065885    0.001444    0.501790 ^ fanout77/A (sg13g2_buf_8)
     6    0.037675    0.022869    0.067007    0.568797 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.023157    0.002242    0.571039 ^ _192_/A (sg13g2_xnor2_1)
     1    0.003135    0.023523    0.042820    0.613859 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.023523    0.000208    0.614067 v _294_/D (sg13g2_dfrbpq_1)
                                              0.614067   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355240   clock uncertainty
                                  0.000000    0.355240   clock reconvergence pessimism
                                 -0.023484    0.331756   library hold time
                                              0.331756   data required time
---------------------------------------------------------------------------------------------
                                              0.331756   data required time
                                             -0.614067   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282312   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    0.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002852    0.015812    0.108493    0.213750 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.015812    0.000166    0.213916 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013015    0.046590    0.265948    0.479865 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046594    0.000471    0.480335 ^ fanout55/A (sg13g2_buf_8)
     8    0.044563    0.023971    0.061014    0.541349 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025077    0.003835    0.545184 ^ _195_/B (sg13g2_xor2_1)
     2    0.011579    0.034591    0.062373    0.607557 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.034612    0.000782    0.608339 v _196_/B (sg13g2_xor2_1)
     1    0.002271    0.017451    0.037699    0.646038 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.017451    0.000083    0.646122 v _295_/D (sg13g2_dfrbpq_2)
                                              0.646122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016459    0.000713    0.105190 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.355190   clock uncertainty
                                  0.000000    0.355190   clock reconvergence pessimism
                                 -0.022082    0.333109   library hold time
                                              0.333109   data required time
---------------------------------------------------------------------------------------------
                                              0.333109   data required time
                                             -0.646122   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313013   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    0.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002852    0.015812    0.108493    0.213750 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.015812    0.000166    0.213916 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013015    0.046590    0.265948    0.479865 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046594    0.000471    0.480335 ^ fanout55/A (sg13g2_buf_8)
     8    0.044563    0.023971    0.061014    0.541349 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.024120    0.001070    0.542419 ^ _199_/B (sg13g2_xnor2_1)
     2    0.012660    0.058889    0.065855    0.608274 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.058900    0.000665    0.608939 v _200_/B (sg13g2_xor2_1)
     1    0.003674    0.019922    0.049434    0.658373 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.019922    0.000240    0.658614 v _296_/D (sg13g2_dfrbpq_1)
                                              0.658614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355522   clock uncertainty
                                  0.000000    0.355522   clock reconvergence pessimism
                                 -0.022667    0.332854   library hold time
                                              0.332854   data required time
---------------------------------------------------------------------------------------------
                                              0.332854   data required time
                                             -0.658614   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325759   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000546    0.105519 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.009904    0.026762    0.119558    0.225077 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026778    0.000609    0.225686 v fanout61/A (sg13g2_buf_2)
     5    0.037109    0.047717    0.076460    0.302145 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.047993    0.002901    0.305047 v _182_/A (sg13g2_nand2_1)
     1    0.005320    0.024541    0.031278    0.336325 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.024543    0.000342    0.336667 ^ _217_/A (sg13g2_nor3_1)
     1    0.005067    0.021746    0.029602    0.366269 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.021748    0.000375    0.366644 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003479    0.030644    0.052795    0.419439 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.030644    0.000233    0.419672 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003961    0.025052    0.252049    0.671722 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.025052    0.000155    0.671877 ^ _219_/A (sg13g2_inv_1)
     1    0.002026    0.011316    0.017737    0.689613 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011316    0.000138    0.689751 v _301_/D (sg13g2_dfrbpq_1)
                                              0.689751   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    0.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355257   clock uncertainty
                                  0.000000    0.355257   clock reconvergence pessimism
                                 -0.020664    0.334593   library hold time
                                              0.334593   data required time
---------------------------------------------------------------------------------------------
                                              0.334593   data required time
                                             -0.689751   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355159   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016459    0.000713    0.105190 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013581    0.027092    0.125296    0.230486 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027153    0.000999    0.231486 ^ fanout72/A (sg13g2_buf_8)
     7    0.036083    0.020539    0.051579    0.283064 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.022048    0.004388    0.287452 ^ _140_/B (sg13g2_nor2_2)
     5    0.021121    0.028440    0.033635    0.321088 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.028501    0.001101    0.322188 v _144_/A (sg13g2_nand2_1)
     2    0.009142    0.031866    0.034414    0.356603 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.031879    0.000529    0.357131 ^ _212_/B (sg13g2_nor2_1)
     2    0.015136    0.039428    0.043404    0.400536 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039501    0.001367    0.401903 v _213_/C (sg13g2_nand3_1)
     2    0.011482    0.038379    0.049886    0.451789 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.038410    0.000866    0.452655 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002354    0.021355    0.038564    0.491219 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.021355    0.000155    0.491374 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001964    0.023657    0.247534    0.738908 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.023657    0.000073    0.738981 v _300_/D (sg13g2_dfrbpq_1)
                                              0.738981   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000537    0.105015 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355015   clock uncertainty
                                  0.000000    0.355015   clock reconvergence pessimism
                                 -0.023517    0.331498   library hold time
                                              0.331498   data required time
---------------------------------------------------------------------------------------------
                                              0.331498   data required time
                                             -0.738981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407483   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016363    0.000531    0.105504 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004433    0.016233    0.110712    0.216216 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016233    0.000331    0.216547 v fanout68/A (sg13g2_buf_1)
     4    0.032185    0.072057    0.085063    0.301611 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.072071    0.000856    0.302467 v fanout67/A (sg13g2_buf_1)
     5    0.026064    0.059949    0.094425    0.396891 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.060057    0.001852    0.398744 v _201_/A (sg13g2_and2_1)
     1    0.004318    0.016612    0.058313    0.457057 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.016613    0.000172    0.457229 v _207_/B1 (sg13g2_a21oi_1)
     2    0.015595    0.067922    0.060139    0.517368 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.067940    0.000908    0.518275 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.006770    0.036268    0.056504    0.574779 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.036280    0.000520    0.575299 v _211_/A (sg13g2_xnor2_1)
     1    0.001993    0.019635    0.042911    0.618210 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.019635    0.000075    0.618286 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001624    0.022972    0.245881    0.864167 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.022972    0.000064    0.864231 v _299_/D (sg13g2_dfrbpq_2)
                                              0.864231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.355537   clock uncertainty
                                  0.000000    0.355537   clock reconvergence pessimism
                                 -0.023372    0.332165   library hold time
                                              0.332165   data required time
---------------------------------------------------------------------------------------------
                                              0.332165   data required time
                                             -0.864231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532066   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046717    0.001330    1.067477 v _129_/A (sg13g2_inv_1)
     1    0.006384    0.027166    0.031547    1.099024 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.027170    0.000264    1.099288 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.099288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000589    0.105067 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.355067   clock uncertainty
                                  0.000000    0.355067   clock reconvergence pessimism
                                 -0.068171    0.286896   library removal time
                                              0.286896   data required time
---------------------------------------------------------------------------------------------
                                              0.286896   data required time
                                             -1.099288   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812392   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021004    0.001917    1.132315 v _285_/A (sg13g2_inv_1)
     1    0.006084    0.021991    0.024991    1.157306 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.022007    0.000469    1.157775 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.157775   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355240   clock uncertainty
                                  0.000000    0.355240   clock reconvergence pessimism
                                 -0.066994    0.288246   library removal time
                                              0.288246   data required time
---------------------------------------------------------------------------------------------
                                              0.288246   data required time
                                             -1.157775   data arrival time
---------------------------------------------------------------------------------------------
                                              0.869529   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021350    0.002958    1.133356 v _287_/A (sg13g2_inv_1)
     1    0.006030    0.021914    0.025069    1.158425 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021919    0.000244    1.158669 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.158669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355522   clock uncertainty
                                  0.000000    0.355522   clock reconvergence pessimism
                                 -0.066982    0.288539   library removal time
                                              0.288539   data required time
---------------------------------------------------------------------------------------------
                                              0.288539   data required time
                                             -1.158669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.870130   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020958    0.001747    1.132145 v _291_/A (sg13g2_inv_1)
     1    0.006680    0.023417    0.026119    1.158263 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.023434    0.000495    1.158758 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.158758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000537    0.105015 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355015   clock uncertainty
                                  0.000000    0.355015   clock reconvergence pessimism
                                 -0.067320    0.287695   library removal time
                                              0.287695   data required time
---------------------------------------------------------------------------------------------
                                              0.287695   data required time
                                             -1.158758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.871063   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021331    0.002910    1.133309 v _290_/A (sg13g2_inv_1)
     1    0.006531    0.023111    0.026019    1.159328 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.023116    0.000269    1.159597 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.159597   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.355537   clock uncertainty
                                  0.000000    0.355537   clock reconvergence pessimism
                                 -0.067255    0.288282   library removal time
                                              0.288282   data required time
---------------------------------------------------------------------------------------------
                                              0.288282   data required time
                                             -1.159597   data arrival time
---------------------------------------------------------------------------------------------
                                              0.871315   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021298    0.002823    1.133221 v _286_/A (sg13g2_inv_1)
     1    0.006809    0.023792    0.026421    1.159641 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.023811    0.000524    1.160165 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.160165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016459    0.000713    0.105190 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.355190   clock uncertainty
                                  0.000000    0.355190   clock reconvergence pessimism
                                 -0.067405    0.287785   library removal time
                                              0.287785   data required time
---------------------------------------------------------------------------------------------
                                              0.287785   data required time
                                             -1.160165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872380   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021207    0.002567    1.132965 v _292_/A (sg13g2_inv_1)
     1    0.007093    0.024462    0.026953    1.159918 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.024481    0.000533    1.160451 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.160451   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    0.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355257   clock uncertainty
                                  0.000000    0.355257   clock reconvergence pessimism
                                 -0.067558    0.287699   library removal time
                                              0.287699   data required time
---------------------------------------------------------------------------------------------
                                              0.287699   data required time
                                             -1.160451   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872752   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021266    0.002735    1.133133 v _289_/A (sg13g2_inv_1)
     1    0.007205    0.024744    0.027183    1.160317 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.024763    0.000528    1.160845 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.160845   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000546    0.105519 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355519   clock uncertainty
                                  0.000000    0.355519   clock reconvergence pessimism
                                 -0.067631    0.287889   library removal time
                                              0.287889   data required time
---------------------------------------------------------------------------------------------
                                              0.287889   data required time
                                             -1.160845   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872956   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021416    0.003126    1.133524 v _288_/A (sg13g2_inv_1)
     1    0.007713    0.026014    0.028154    1.161678 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.026036    0.000589    1.162266 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.162266   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016363    0.000531    0.105504 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.355504   clock uncertainty
                                  0.000000    0.355504   clock reconvergence pessimism
                                 -0.067921    0.287583   library removal time
                                              0.287583   data required time
---------------------------------------------------------------------------------------------
                                              0.287583   data required time
                                             -1.162266   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874683   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000537    0.105015 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012037    0.031045    0.122972    0.227987 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031076    0.000877    0.228864 v output2/A (sg13g2_buf_1)
     1    0.006575    0.020534    0.050101    0.278965 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.020538    0.000273    0.279238 v sign (out)
                                              0.279238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.279238   data arrival time
---------------------------------------------------------------------------------------------
                                              1.029238   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000537    0.105015 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012142    0.037729    0.125644    0.230659 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037742    0.000668    0.231327 ^ _127_/A (sg13g2_inv_1)
     1    0.010873    0.030972    0.036688    0.268016 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.030989    0.000608    0.268623 v output3/A (sg13g2_buf_1)
     1    0.011168    0.029669    0.057644    0.326267 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.029677    0.000462    0.326729 v signB (out)
                                              0.326729   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.326729   data arrival time
---------------------------------------------------------------------------------------------
                                              1.076729   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044162    0.000988    0.246126 ^ fanout57/A (sg13g2_buf_8)
     8    0.036919    0.021716    0.058876    0.305002 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021966    0.001882    0.306884 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004989    0.016968    0.023583    0.330467 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.016985    0.000308    0.330775 v output17/A (sg13g2_buf_1)
     1    0.008461    0.023806    0.048715    0.379489 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.023819    0.000516    0.380006 v sine_out[21] (out)
                                              0.380006   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.380006   data arrival time
---------------------------------------------------------------------------------------------
                                              1.130006   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027283    0.037103    0.137175    0.242712 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037134    0.000968    0.243680 v fanout57/A (sg13g2_buf_8)
     8    0.036440    0.019907    0.058936    0.302616 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.020226    0.002074    0.304690 v _180_/A (sg13g2_nand2_1)
     1    0.003238    0.016349    0.021133    0.325823 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.016350    0.000223    0.326046 ^ output24/A (sg13g2_buf_1)
     1    0.011587    0.035857    0.054565    0.380611 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.035899    0.000987    0.381598 ^ sine_out[28] (out)
                                              0.381598   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.381598   data arrival time
---------------------------------------------------------------------------------------------
                                              1.131598   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044162    0.000988    0.246126 ^ fanout57/A (sg13g2_buf_8)
     8    0.036919    0.021716    0.058876    0.305002 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021924    0.001689    0.306691 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006606    0.020070    0.026172    0.332863 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.020090    0.000483    0.333346 v output13/A (sg13g2_buf_1)
     1    0.007647    0.022275    0.048508    0.381854 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.022276    0.000200    0.382054 v sine_out[18] (out)
                                              0.382054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.382054   data arrival time
---------------------------------------------------------------------------------------------
                                              1.132054   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027283    0.037103    0.137175    0.242712 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037134    0.000968    0.243680 v fanout57/A (sg13g2_buf_8)
     8    0.036440    0.019907    0.058936    0.302616 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.020185    0.001916    0.304532 v _170_/A (sg13g2_nand2_1)
     1    0.003346    0.016592    0.021350    0.325882 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.016592    0.000132    0.326013 ^ output20/A (sg13g2_buf_1)
     1    0.012070    0.037082    0.055520    0.381533 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.037116    0.000907    0.382440 ^ sine_out[24] (out)
                                              0.382440   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.382440   data arrival time
---------------------------------------------------------------------------------------------
                                              1.132440   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044162    0.000988    0.246126 ^ fanout57/A (sg13g2_buf_8)
     8    0.036919    0.021716    0.058876    0.305002 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021971    0.001904    0.306906 ^ _167_/A (sg13g2_nor2_1)
     1    0.006925    0.023043    0.029509    0.336416 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.023065    0.000419    0.336834 v output19/A (sg13g2_buf_1)
     1    0.008811    0.024696    0.051184    0.388018 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.024710    0.000538    0.388557 v sine_out[23] (out)
                                              0.388557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.388557   data arrival time
---------------------------------------------------------------------------------------------
                                              1.138557   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027283    0.037103    0.137175    0.242712 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037134    0.000968    0.243680 v fanout57/A (sg13g2_buf_8)
     8    0.036440    0.019907    0.058936    0.302616 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.020194    0.001950    0.304566 v _175_/A (sg13g2_nand2_1)
     1    0.006940    0.024954    0.027994    0.332560 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.024979    0.000609    0.333169 ^ output22/A (sg13g2_buf_1)
     1    0.012143    0.037467    0.058389    0.391557 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.037513    0.000850    0.392408 ^ sine_out[26] (out)
                                              0.392408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.392408   data arrival time
---------------------------------------------------------------------------------------------
                                              1.142408   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027283    0.037103    0.137175    0.242712 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037134    0.000968    0.243680 v fanout57/A (sg13g2_buf_8)
     8    0.036440    0.019907    0.058936    0.302616 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.020183    0.001907    0.304523 v _172_/A (sg13g2_nand2_1)
     1    0.010503    0.033696    0.034371    0.338894 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.033771    0.001257    0.340151 ^ output21/A (sg13g2_buf_1)
     1    0.011267    0.035627    0.059444    0.399595 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.035698    0.001086    0.400681 ^ sine_out[25] (out)
                                              0.400681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.400681   data arrival time
---------------------------------------------------------------------------------------------
                                              1.150681   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027283    0.037103    0.137175    0.242712 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037134    0.000968    0.243680 v fanout57/A (sg13g2_buf_8)
     8    0.036440    0.019907    0.058936    0.302616 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.020190    0.001934    0.304550 v _176_/B1 (sg13g2_o21ai_1)
     1    0.008020    0.033037    0.035829    0.340379 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.033063    0.000720    0.341099 ^ output23/A (sg13g2_buf_1)
     1    0.011721    0.036631    0.060082    0.401182 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.036683    0.001113    0.402295 ^ sine_out[27] (out)
                                              0.402295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.402295   data arrival time
---------------------------------------------------------------------------------------------
                                              1.152295   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044164    0.001007    0.246145 ^ fanout58/A (sg13g2_buf_2)
     8    0.035094    0.053458    0.082603    0.328748 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053683    0.002832    0.331580 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.002834    0.018634    0.026641    0.358222 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.018634    0.000110    0.358332 v output11/A (sg13g2_buf_1)
     1    0.007645    0.022224    0.048051    0.406384 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.022225    0.000200    0.406583 v sine_out[16] (out)
                                              0.406583   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.406583   data arrival time
---------------------------------------------------------------------------------------------
                                              1.156583   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044164    0.001007    0.246145 ^ fanout58/A (sg13g2_buf_2)
     8    0.035094    0.053458    0.082603    0.328748 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053670    0.002753    0.331502 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003015    0.018963    0.027018    0.358520 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.018964    0.000119    0.358639 v output16/A (sg13g2_buf_1)
     1    0.007677    0.022298    0.048206    0.406845 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.022299    0.000201    0.407046 v sine_out[20] (out)
                                              0.407046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.407046   data arrival time
---------------------------------------------------------------------------------------------
                                              1.157046   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044164    0.001007    0.246145 ^ fanout58/A (sg13g2_buf_2)
     8    0.035094    0.053458    0.082603    0.328748 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053672    0.002763    0.331512 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005343    0.023224    0.031844    0.363355 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.023231    0.000343    0.363699 v output18/A (sg13g2_buf_1)
     1    0.008209    0.023495    0.050271    0.413969 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.023507    0.000494    0.414464 v sine_out[22] (out)
                                              0.414464   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.414464   data arrival time
---------------------------------------------------------------------------------------------
                                              1.164464   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044164    0.001007    0.246145 ^ fanout58/A (sg13g2_buf_2)
     8    0.035094    0.053458    0.082603    0.328748 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053694    0.002899    0.331648 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004260    0.023559    0.032732    0.364379 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023560    0.000302    0.364681 v output12/A (sg13g2_buf_1)
     1    0.007645    0.022382    0.049585    0.414266 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.022383    0.000200    0.414466 v sine_out[17] (out)
                                              0.414466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.414466   data arrival time
---------------------------------------------------------------------------------------------
                                              1.164466   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044164    0.001007    0.246145 ^ fanout58/A (sg13g2_buf_2)
     8    0.035094    0.053458    0.082603    0.328748 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053728    0.003088    0.331837 ^ _160_/A (sg13g2_nor2_1)
     1    0.005463    0.019467    0.036362    0.368198 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.019488    0.000373    0.368572 v output14/A (sg13g2_buf_1)
     1    0.007632    0.022224    0.048295    0.416867 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.022225    0.000199    0.417066 v sine_out[19] (out)
                                              0.417066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.417066   data arrival time
---------------------------------------------------------------------------------------------
                                              1.167066   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016459    0.000713    0.105190 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013581    0.027092    0.125296    0.230486 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027153    0.000999    0.231486 ^ fanout72/A (sg13g2_buf_8)
     7    0.036083    0.020539    0.051579    0.283064 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.021598    0.003570    0.286634 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.011532    0.058846    0.065000    0.351634 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.058875    0.001065    0.352699 v output28/A (sg13g2_buf_1)
     1    0.014142    0.036534    0.071332    0.424032 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.036543    0.000579    0.424610 v sine_out[31] (out)
                                              0.424610   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.424610   data arrival time
---------------------------------------------------------------------------------------------
                                              1.174610   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026562    0.005374    0.311081 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.008538    0.044862    0.049505    0.360586 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.044889    0.000873    0.361458 v output15/A (sg13g2_buf_1)
     1    0.014232    0.036323    0.066693    0.428152 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.036389    0.001118    0.429270 v sine_out[1] (out)
                                              0.429270   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.429270   data arrival time
---------------------------------------------------------------------------------------------
                                              1.179270   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044164    0.001007    0.246145 ^ fanout58/A (sg13g2_buf_2)
     8    0.035094    0.053458    0.082603    0.328748 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053533    0.001665    0.330413 ^ _281_/A (sg13g2_nor2_1)
     1    0.012939    0.036649    0.050761    0.381174 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.036695    0.001067    0.382241 v output35/A (sg13g2_buf_1)
     1    0.009411    0.026335    0.056600    0.438841 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.026337    0.000238    0.439080 v sine_out[8] (out)
                                              0.439080   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.439080   data arrival time
---------------------------------------------------------------------------------------------
                                              1.189080   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027237    0.006304    0.312011 ^ _130_/B (sg13g2_nor2_1)
     2    0.011236    0.030285    0.035434    0.347444 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.030304    0.000623    0.348067 v _284_/A (sg13g2_and2_1)
     1    0.005603    0.018886    0.050915    0.398982 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.018894    0.000345    0.399327 v output7/A (sg13g2_buf_1)
     1    0.008038    0.023041    0.048795    0.448122 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.023041    0.000167    0.448289 v sine_out[12] (out)
                                              0.448289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.448289   data arrival time
---------------------------------------------------------------------------------------------
                                              1.198289   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016459    0.000713    0.105190 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013581    0.027092    0.125296    0.230486 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027153    0.000999    0.231486 ^ fanout72/A (sg13g2_buf_8)
     7    0.036083    0.020539    0.051579    0.283064 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.022048    0.004388    0.287452 ^ _140_/B (sg13g2_nor2_2)
     5    0.021121    0.028440    0.033635    0.321088 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.028501    0.001101    0.322188 v _144_/A (sg13g2_nand2_1)
     2    0.009142    0.031866    0.034414    0.356603 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.031880    0.000546    0.357149 ^ _145_/B (sg13g2_nand2_1)
     1    0.005966    0.032678    0.043075    0.400224 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.032698    0.000385    0.400609 v output9/A (sg13g2_buf_1)
     1    0.007647    0.022680    0.052433    0.453042 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.022681    0.000200    0.453241 v sine_out[14] (out)
                                              0.453241   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.453241   data arrival time
---------------------------------------------------------------------------------------------
                                              1.203241   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027237    0.006304    0.312011 ^ _130_/B (sg13g2_nor2_1)
     2    0.011236    0.030285    0.035434    0.347444 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.030310    0.000719    0.348163 v _136_/B (sg13g2_nand2b_2)
     4    0.015861    0.029029    0.031710    0.379873 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029051    0.000635    0.380508 ^ _278_/A (sg13g2_nor2_1)
     1    0.003131    0.017427    0.025287    0.405795 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.017427    0.000221    0.406015 v output33/A (sg13g2_buf_1)
     1    0.009158    0.025226    0.049973    0.455988 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.025242    0.000588    0.456576 v sine_out[6] (out)
                                              0.456576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.456576   data arrival time
---------------------------------------------------------------------------------------------
                                              1.206576   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026454    0.005213    0.310920 ^ _143_/A (sg13g2_nor2_1)
     2    0.007272    0.024528    0.031486    0.342405 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024530    0.000218    0.342624 v _147_/A (sg13g2_nand2_1)
     2    0.009117    0.031064    0.033217    0.375840 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.031085    0.000639    0.376479 ^ _275_/B (sg13g2_nor2_1)
     1    0.006700    0.021731    0.028733    0.405212 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.021759    0.000601    0.405813 v output30/A (sg13g2_buf_1)
     1    0.011224    0.029554    0.054608    0.460421 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.029600    0.000791    0.461212 v sine_out[3] (out)
                                              0.461212   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.461212   data arrival time
---------------------------------------------------------------------------------------------
                                              1.211212   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027237    0.006304    0.312011 ^ _130_/B (sg13g2_nor2_1)
     2    0.011236    0.030285    0.035434    0.347444 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.030310    0.000719    0.348163 v _136_/B (sg13g2_nand2b_2)
     4    0.015861    0.029029    0.031710    0.379873 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029038    0.000404    0.380276 ^ _277_/A (sg13g2_nor2_1)
     1    0.004902    0.020635    0.028263    0.408539 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.020636    0.000340    0.408879 v output32/A (sg13g2_buf_1)
     1    0.011364    0.029808    0.054489    0.463368 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.029854    0.000798    0.464166 v sine_out[5] (out)
                                              0.464166   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.464166   data arrival time
---------------------------------------------------------------------------------------------
                                              1.214166   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016459    0.000713    0.105190 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013581    0.027092    0.125296    0.230486 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027153    0.000999    0.231486 ^ fanout72/A (sg13g2_buf_8)
     7    0.036083    0.020539    0.051579    0.283064 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.022048    0.004388    0.287452 ^ _140_/B (sg13g2_nor2_2)
     5    0.021121    0.028440    0.033635    0.321088 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.028501    0.001101    0.322188 v _144_/A (sg13g2_nand2_1)
     2    0.009142    0.031866    0.034414    0.356603 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.031879    0.000529    0.357131 ^ _212_/B (sg13g2_nor2_1)
     2    0.015136    0.039428    0.043404    0.400536 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039518    0.001513    0.402049 v output26/A (sg13g2_buf_1)
     1    0.012149    0.031911    0.061779    0.463828 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.031933    0.000775    0.464603 v sine_out[2] (out)
                                              0.464603   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.464603   data arrival time
---------------------------------------------------------------------------------------------
                                              1.214603   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027396    0.006508    0.312215 ^ _255_/A (sg13g2_nor4_1)
     1    0.003777    0.022834    0.030479    0.342694 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.022835    0.000280    0.342974 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007250    0.053493    0.052035    0.395009 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.053501    0.000489    0.395498 ^ output4/A (sg13g2_buf_1)
     1    0.012633    0.039488    0.068627    0.464125 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.039494    0.000498    0.464623 ^ sine_out[0] (out)
                                              0.464623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.464623   data arrival time
---------------------------------------------------------------------------------------------
                                              1.214623   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027237    0.006304    0.312011 ^ _130_/B (sg13g2_nor2_1)
     2    0.011236    0.030285    0.035434    0.347444 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.030310    0.000719    0.348163 v _136_/B (sg13g2_nand2b_2)
     4    0.015861    0.029029    0.031710    0.379873 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029038    0.000401    0.380274 ^ _279_/A (sg13g2_nor2_1)
     1    0.005572    0.021850    0.029408    0.409682 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.021852    0.000338    0.410021 v output34/A (sg13g2_buf_1)
     1    0.011061    0.029367    0.054231    0.464252 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.029442    0.001070    0.465322 v sine_out[7] (out)
                                              0.465322   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.465322   data arrival time
---------------------------------------------------------------------------------------------
                                              1.215322   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027237    0.006304    0.312011 ^ _130_/B (sg13g2_nor2_1)
     2    0.011236    0.030285    0.035434    0.347444 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.030310    0.000719    0.348163 v _136_/B (sg13g2_nand2b_2)
     4    0.015861    0.029029    0.031710    0.379873 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029056    0.000691    0.380564 ^ _276_/A (sg13g2_nor2_1)
     1    0.006944    0.024384    0.031690    0.412253 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.024415    0.000492    0.412745 v output31/A (sg13g2_buf_1)
     1    0.011552    0.030297    0.055964    0.468709 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.030344    0.000821    0.469530 v sine_out[4] (out)
                                              0.469530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.469530   data arrival time
---------------------------------------------------------------------------------------------
                                              1.219530   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026454    0.005213    0.310920 ^ _143_/A (sg13g2_nor2_1)
     2    0.007272    0.024528    0.031486    0.342405 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024530    0.000218    0.342624 v _147_/A (sg13g2_nand2_1)
     2    0.009117    0.031064    0.033217    0.375840 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.031084    0.000617    0.376457 ^ _149_/B (sg13g2_nand2_1)
     1    0.005375    0.030431    0.041142    0.417599 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.030435    0.000342    0.417941 v output10/A (sg13g2_buf_1)
     1    0.007645    0.022603    0.051724    0.469666 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.022604    0.000200    0.469865 v sine_out[15] (out)
                                              0.469865   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.469865   data arrival time
---------------------------------------------------------------------------------------------
                                              1.219865   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027224    0.006287    0.311994 ^ _131_/B (sg13g2_or2_1)
     6    0.023722    0.065866    0.082132    0.394125 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.065943    0.001838    0.395963 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.003145    0.021366    0.029867    0.425830 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.021367    0.000240    0.426070 v output5/A (sg13g2_buf_1)
     1    0.008007    0.023059    0.049505    0.475575 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.023060    0.000187    0.475762 v sine_out[10] (out)
                                              0.475762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.475762   data arrival time
---------------------------------------------------------------------------------------------
                                              1.225762   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027224    0.006287    0.311994 ^ _131_/B (sg13g2_or2_1)
     6    0.023722    0.065866    0.082132    0.394125 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.065964    0.002062    0.396187 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003794    0.022552    0.031347    0.427534 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.022553    0.000249    0.427783 v output6/A (sg13g2_buf_1)
     1    0.007988    0.023034    0.049685    0.477468 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.023046    0.000485    0.477953 v sine_out[11] (out)
                                              0.477953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.477953   data arrival time
---------------------------------------------------------------------------------------------
                                              1.227953   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027224    0.006287    0.311994 ^ _131_/B (sg13g2_or2_1)
     6    0.023722    0.065866    0.082132    0.394125 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.065918    0.001517    0.395642 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004144    0.023182    0.032129    0.427770 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.023182    0.000261    0.428031 v output36/A (sg13g2_buf_1)
     1    0.008562    0.024199    0.050822    0.478853 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.024213    0.000523    0.479377 v sine_out[9] (out)
                                              0.479377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.479377   data arrival time
---------------------------------------------------------------------------------------------
                                              1.229377   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027781    0.044136    0.139601    0.245138 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044160    0.000954    0.246092 ^ fanout59/A (sg13g2_buf_8)
     8    0.046560    0.024346    0.059615    0.305707 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027224    0.006287    0.311994 ^ _131_/B (sg13g2_or2_1)
     6    0.023722    0.065866    0.082132    0.394125 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.065948    0.001892    0.396017 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.006569    0.027809    0.037589    0.433606 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.027830    0.000389    0.433995 v output8/A (sg13g2_buf_1)
     1    0.007645    0.022519    0.050914    0.484909 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.022520    0.000200    0.485108 v sine_out[13] (out)
                                              0.485108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.485108   data arrival time
---------------------------------------------------------------------------------------------
                                              1.235108   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027283    0.037103    0.137175    0.242712 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037135    0.000988    0.243699 v fanout58/A (sg13g2_buf_2)
     8    0.034419    0.045103    0.077998    0.321698 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.045268    0.002147    0.323845 v _181_/B (sg13g2_and2_1)
     4    0.016324    0.040267    0.077956    0.401801 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040319    0.001043    0.402844 v _184_/B1 (sg13g2_a21oi_1)
     1    0.005325    0.033862    0.037846    0.440690 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.033864    0.000218    0.440908 ^ output25/A (sg13g2_buf_1)
     1    0.012265    0.037996    0.061458    0.502366 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.038045    0.000879    0.503245 ^ sine_out[29] (out)
                                              0.503245   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.503245   data arrival time
---------------------------------------------------------------------------------------------
                                              1.253245   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027283    0.037103    0.137175    0.242712 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037135    0.000988    0.243699 v fanout58/A (sg13g2_buf_2)
     8    0.034419    0.045103    0.077998    0.321698 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.045268    0.002147    0.323845 v _181_/B (sg13g2_and2_1)
     4    0.016324    0.040267    0.077956    0.401801 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040321    0.001065    0.402866 v _186_/B1 (sg13g2_a21oi_1)
     1    0.011042    0.054936    0.055093    0.457959 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.054954    0.000815    0.458774 ^ output27/A (sg13g2_buf_1)
     1    0.010968    0.035335    0.065631    0.524405 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.035407    0.001085    0.525490 ^ sine_out[30] (out)
                                              0.525490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.525490   data arrival time
---------------------------------------------------------------------------------------------
                                              1.275490   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    0.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027283    0.037103    0.137175    0.242712 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037135    0.000988    0.243699 v fanout58/A (sg13g2_buf_2)
     8    0.034419    0.045103    0.077998    0.321698 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.045268    0.002147    0.323845 v _181_/B (sg13g2_and2_1)
     4    0.016324    0.040267    0.077956    0.401801 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040321    0.001066    0.402867 v _189_/B1 (sg13g2_o21ai_1)
     1    0.013351    0.053189    0.055200    0.458067 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.053232    0.001246    0.459313 ^ output29/A (sg13g2_buf_1)
     1    0.014398    0.043777    0.071575    0.530887 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.043841    0.001113    0.532000 ^ sine_out[32] (out)
                                              0.532000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.532000   data arrival time
---------------------------------------------------------------------------------------------
                                              1.282000   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020634    0.002263    0.646528 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132551    0.121265    0.767793 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132566    0.001136    0.768929 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007614    0.056759    0.082476    0.851405 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.056759    0.000235    0.851640 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003889    0.053294    0.069749    0.921389 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.053294    0.000155    0.921544 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.006023    0.044403    0.055471    0.977015 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.044406    0.000631    0.977645 v _273_/A (sg13g2_nor2_1)
     1    0.005836    0.046652    0.052355    1.030000 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.046652    0.000244    1.030244 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.008538    0.057019    0.058127    1.088370 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.057040    0.000873    1.089243 v output15/A (sg13g2_buf_1)
     1    0.014232    0.036629    0.070547    1.159791 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.036672    0.001118    1.160909 v sine_out[1] (out)
                                              1.160909   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.160909   data arrival time
---------------------------------------------------------------------------------------------
                                              2.589091   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020634    0.002263    0.646528 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132551    0.121265    0.767793 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132566    0.001136    0.768929 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007614    0.056759    0.082476    0.851405 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.056759    0.000233    0.851638 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003518    0.053733    0.064196    0.915834 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.053733    0.000251    0.916085 ^ _239_/B (sg13g2_and3_1)
     1    0.007543    0.032335    0.094223    1.010308 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.032342    0.000469    1.010777 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007207    0.057257    0.057783    1.068559 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.057258    0.000485    1.069044 v output4/A (sg13g2_buf_1)
     1    0.012633    0.033416    0.068338    1.137382 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.033423    0.000498    1.137880 v sine_out[0] (out)
                                              1.137880   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.137880   data arrival time
---------------------------------------------------------------------------------------------
                                              2.612120   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043071    0.002038    0.534719 v fanout69/A (sg13g2_buf_8)
     8    0.042048    0.021496    0.061843    0.596562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022394    0.003206    0.599768 v _125_/A (sg13g2_inv_2)
     3    0.021736    0.033544    0.033703    0.633471 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033577    0.000845    0.634316 ^ fanout54/A (sg13g2_buf_8)
     8    0.041959    0.022614    0.055950    0.690267 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023378    0.003245    0.693511 ^ _161_/A (sg13g2_nand2_1)
     3    0.017754    0.079730    0.072695    0.766206 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.079750    0.001059    0.767265 v _177_/B (sg13g2_nand2_1)
     3    0.012298    0.051794    0.061495    0.828760 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.051807    0.000660    0.829420 ^ _179_/A (sg13g2_nand2_1)
     2    0.012335    0.061500    0.066487    0.895907 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061512    0.000706    0.896613 v _281_/B (sg13g2_nor2_1)
     1    0.012982    0.084005    0.082701    0.979314 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.084025    0.001074    0.980389 ^ output35/A (sg13g2_buf_1)
     1    0.009411    0.032413    0.072291    1.052680 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.032415    0.000238    1.052918 ^ sine_out[8] (out)
                                              1.052918   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.052918   data arrival time
---------------------------------------------------------------------------------------------
                                              2.697082   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020634    0.002263    0.646528 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132551    0.121265    0.767793 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132568    0.001199    0.768993 ^ _185_/B (sg13g2_nor2_2)
     5    0.028092    0.058535    0.079785    0.848778 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.058579    0.001303    0.850081 v _189_/A2 (sg13g2_o21ai_1)
     1    0.013351    0.110311    0.111481    0.961562 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.110333    0.001247    0.962810 ^ output29/A (sg13g2_buf_1)
     1    0.014398    0.045024    0.088264    1.051073 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.045057    0.001113    1.052186 ^ sine_out[32] (out)
                                              1.052186   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.052186   data arrival time
---------------------------------------------------------------------------------------------
                                              2.697814   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107358    0.212599 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.212683 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.470785 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.471566 ^ fanout75/A (sg13g2_buf_8)
     5    0.040375    0.022254    0.056678    0.528243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023746    0.004245    0.532488 ^ fanout74/A (sg13g2_buf_8)
     5    0.032662    0.019644    0.050360    0.582848 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019674    0.000872    0.583720 ^ fanout73/A (sg13g2_buf_8)
     8    0.041471    0.021954    0.050725    0.634445 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022086    0.001121    0.635566 ^ _137_/B (sg13g2_nand3_1)
     5    0.030942    0.189474    0.163957    0.799523 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.189491    0.001493    0.801016 v _138_/B (sg13g2_nor2_1)
     2    0.010337    0.090811    0.101499    0.902515 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.090818    0.000637    0.903153 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006569    0.047979    0.069471    0.972624 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.047980    0.000389    0.973013 v output8/A (sg13g2_buf_1)
     1    0.007645    0.023169    0.057185    1.030198 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.023171    0.000200    1.030398 v sine_out[13] (out)
                                              1.030398   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.030398   data arrival time
---------------------------------------------------------------------------------------------
                                              2.719602   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020634    0.002263    0.646528 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132551    0.121265    0.767793 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132568    0.001199    0.768993 ^ _185_/B (sg13g2_nor2_2)
     5    0.028092    0.058535    0.079785    0.848778 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.058582    0.001343    0.850121 v _186_/A2 (sg13g2_a21oi_1)
     1    0.011042    0.076736    0.086368    0.936489 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.076750    0.000815    0.937304 ^ output27/A (sg13g2_buf_1)
     1    0.010968    0.035935    0.072571    1.009876 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.036007    0.001085    1.010961 ^ sine_out[30] (out)
                                              1.010961   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.010961   data arrival time
---------------------------------------------------------------------------------------------
                                              2.739039   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107358    0.212599 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.212683 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.470785 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.471566 ^ fanout75/A (sg13g2_buf_8)
     5    0.040375    0.022254    0.056678    0.528243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023746    0.004245    0.532488 ^ fanout74/A (sg13g2_buf_8)
     5    0.032662    0.019644    0.050360    0.582848 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019674    0.000872    0.583720 ^ fanout73/A (sg13g2_buf_8)
     8    0.041471    0.021954    0.050725    0.634445 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022086    0.001121    0.635566 ^ _137_/B (sg13g2_nand3_1)
     5    0.030942    0.189474    0.163957    0.799523 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.189491    0.001493    0.801016 v _138_/B (sg13g2_nor2_1)
     2    0.010337    0.090811    0.101499    0.902515 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.090817    0.000598    0.903114 ^ _279_/B (sg13g2_nor2_1)
     1    0.005572    0.030082    0.041397    0.944511 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.030086    0.000339    0.944849 v output34/A (sg13g2_buf_1)
     1    0.011061    0.029597    0.056821    1.001671 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.029672    0.001070    1.002741 v sine_out[7] (out)
                                              1.002741   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.002741   data arrival time
---------------------------------------------------------------------------------------------
                                              2.747259   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107358    0.212599 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.212683 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.470785 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.471566 ^ fanout75/A (sg13g2_buf_8)
     5    0.040375    0.022254    0.056678    0.528243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023746    0.004245    0.532488 ^ fanout74/A (sg13g2_buf_8)
     5    0.032662    0.019644    0.050360    0.582848 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019674    0.000872    0.583720 ^ fanout73/A (sg13g2_buf_8)
     8    0.041471    0.021954    0.050725    0.634445 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022086    0.001121    0.635566 ^ _137_/B (sg13g2_nand3_1)
     5    0.030942    0.189474    0.163957    0.799523 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.189514    0.002301    0.801824 v _156_/B (sg13g2_nand2b_1)
     2    0.008340    0.060938    0.073107    0.874931 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.060938    0.000255    0.875187 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007977    0.045559    0.058723    0.933910 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.045595    0.000715    0.934624 v output23/A (sg13g2_buf_1)
     1    0.011721    0.031231    0.062817    0.997441 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.031308    0.001112    0.998553 v sine_out[27] (out)
                                              0.998553   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.998553   data arrival time
---------------------------------------------------------------------------------------------
                                              2.751447   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107358    0.212599 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.212683 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.470785 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.471566 ^ fanout75/A (sg13g2_buf_8)
     5    0.040375    0.022254    0.056678    0.528243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023746    0.004245    0.532488 ^ fanout74/A (sg13g2_buf_8)
     5    0.032662    0.019644    0.050360    0.582848 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019674    0.000872    0.583720 ^ fanout73/A (sg13g2_buf_8)
     8    0.041471    0.021954    0.050725    0.634445 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022086    0.001121    0.635566 ^ _137_/B (sg13g2_nand3_1)
     5    0.030942    0.189474    0.163957    0.799523 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.189514    0.002301    0.801824 v _156_/B (sg13g2_nand2b_1)
     2    0.008340    0.060938    0.073107    0.874931 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.060940    0.000394    0.875325 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006606    0.044851    0.060784    0.936109 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.044854    0.000484    0.936593 v output13/A (sg13g2_buf_1)
     1    0.007647    0.023073    0.056216    0.992809 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.023074    0.000200    0.993008 v sine_out[18] (out)
                                              0.993008   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.993008   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756992   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043071    0.002038    0.534719 v fanout69/A (sg13g2_buf_8)
     8    0.042048    0.021496    0.061843    0.596562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022394    0.003206    0.599768 v _125_/A (sg13g2_inv_2)
     3    0.021736    0.033544    0.033703    0.633471 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033577    0.000845    0.634316 ^ fanout54/A (sg13g2_buf_8)
     8    0.041959    0.022614    0.055950    0.690267 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023378    0.003245    0.693511 ^ _161_/A (sg13g2_nand2_1)
     3    0.017754    0.079730    0.072695    0.766206 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.079750    0.001059    0.767265 v _177_/B (sg13g2_nand2_1)
     3    0.012298    0.051794    0.061495    0.828760 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.051807    0.000660    0.829420 ^ _179_/A (sg13g2_nand2_1)
     2    0.012335    0.061500    0.066487    0.895907 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061515    0.000796    0.896703 v _180_/B (sg13g2_nand2_1)
     1    0.003238    0.026744    0.034150    0.930853 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.026744    0.000223    0.931076 ^ output24/A (sg13g2_buf_1)
     1    0.011587    0.036113    0.057878    0.988954 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.036174    0.000988    0.989941 ^ sine_out[28] (out)
                                              0.989941   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.989941   data arrival time
---------------------------------------------------------------------------------------------
                                              2.760058   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.534739 v _142_/B (sg13g2_or2_1)
     7    0.038488    0.088561    0.130932    0.665670 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088695    0.002437    0.668107 v _143_/B (sg13g2_nor2_1)
     2    0.007592    0.061344    0.067915    0.736022 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061347    0.000379    0.736401 ^ _144_/B (sg13g2_nand2_1)
     2    0.008680    0.049950    0.058957    0.795358 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049958    0.000502    0.795859 v _212_/B (sg13g2_nor2_1)
     2    0.015481    0.095039    0.088824    0.884683 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.095075    0.001546    0.886229 ^ output26/A (sg13g2_buf_1)
     1    0.012149    0.039275    0.080821    0.967050 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.039292    0.000776    0.967826 ^ sine_out[2] (out)
                                              0.967826   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.967826   data arrival time
---------------------------------------------------------------------------------------------
                                              2.782175   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020634    0.002263    0.646528 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132551    0.121265    0.767793 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132567    0.001153    0.768947 ^ _147_/B (sg13g2_nand2_1)
     2    0.008654    0.054756    0.075075    0.844022 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054787    0.000606    0.844628 v _275_/B (sg13g2_nor2_1)
     1    0.006743    0.052025    0.055310    0.899937 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.052037    0.000608    0.900545 ^ output30/A (sg13g2_buf_1)
     1    0.011224    0.035890    0.065298    0.965844 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.035934    0.000791    0.966635 ^ sine_out[3] (out)
                                              0.966635   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.966635   data arrival time
---------------------------------------------------------------------------------------------
                                              2.783365   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107358    0.212599 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.212683 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.470785 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.471566 ^ fanout75/A (sg13g2_buf_8)
     5    0.040375    0.022254    0.056678    0.528243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023746    0.004245    0.532488 ^ fanout74/A (sg13g2_buf_8)
     5    0.032662    0.019644    0.050360    0.582848 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019674    0.000872    0.583720 ^ fanout73/A (sg13g2_buf_8)
     8    0.041471    0.021954    0.050725    0.634445 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022086    0.001121    0.635566 ^ _137_/B (sg13g2_nand3_1)
     5    0.030942    0.189474    0.163957    0.799523 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.189510    0.002177    0.801700 v _166_/A (sg13g2_nor2_1)
     1    0.004261    0.054716    0.067663    0.869363 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.054716    0.000297    0.869660 ^ _167_/B (sg13g2_nor2_1)
     1    0.006925    0.026397    0.035407    0.905068 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026408    0.000419    0.905487 v output19/A (sg13g2_buf_1)
     1    0.008811    0.024798    0.052228    0.957715 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.024812    0.000538    0.958253 v sine_out[23] (out)
                                              0.958253   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.958253   data arrival time
---------------------------------------------------------------------------------------------
                                              2.791747   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107358    0.212599 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.212683 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.470785 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.471566 ^ fanout75/A (sg13g2_buf_8)
     5    0.040375    0.022254    0.056678    0.528243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023746    0.004245    0.532488 ^ fanout74/A (sg13g2_buf_8)
     5    0.032662    0.019644    0.050360    0.582848 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019731    0.001336    0.584184 ^ _132_/A (sg13g2_nand2_2)
     4    0.021319    0.052044    0.051249    0.635434 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.052144    0.001858    0.637291 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023525    0.170251    0.157039    0.794330 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.170279    0.001772    0.796102 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.005282    0.060803    0.083340    0.879442 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.060803    0.000216    0.879658 v output25/A (sg13g2_buf_1)
     1    0.012265    0.032725    0.068621    0.948279 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.032754    0.000879    0.949158 v sine_out[29] (out)
                                              0.949158   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.949158   data arrival time
---------------------------------------------------------------------------------------------
                                              2.800842   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020634    0.002263    0.646528 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132551    0.121265    0.767793 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132568    0.001199    0.768993 ^ _185_/B (sg13g2_nor2_2)
     5    0.028092    0.058535    0.079785    0.848778 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.058561    0.001010    0.849788 v _278_/B (sg13g2_nor2_1)
     1    0.003174    0.036224    0.041657    0.891444 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.036224    0.000224    0.891668 ^ output33/A (sg13g2_buf_1)
     1    0.009158    0.030346    0.056474    0.948142 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.030359    0.000588    0.948731 ^ sine_out[6] (out)
                                              0.948731   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.948731   data arrival time
---------------------------------------------------------------------------------------------
                                              2.801269   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018313    0.000745    0.591298 v _141_/A (sg13g2_or2_1)
     3    0.013924    0.039972    0.086248    0.677546 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.039982    0.000617    0.678163 v _173_/A2 (sg13g2_o21ai_1)
     2    0.013886    0.111433    0.106699    0.784862 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.111480    0.001809    0.786671 ^ _174_/B (sg13g2_nand2_1)
     1    0.004139    0.035824    0.054966    0.841637 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.035825    0.000162    0.841799 v _175_/B (sg13g2_nand2_1)
     1    0.006940    0.030228    0.035314    0.877113 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.030260    0.000610    0.877722 ^ output22/A (sg13g2_buf_1)
     1    0.012143    0.037602    0.060073    0.937795 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.037648    0.000850    0.938645 ^ sine_out[26] (out)
                                              0.938645   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.938645   data arrival time
---------------------------------------------------------------------------------------------
                                              2.811355   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107358    0.212599 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.212683 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.470785 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.471566 ^ fanout75/A (sg13g2_buf_8)
     5    0.040375    0.022254    0.056678    0.528243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023746    0.004245    0.532488 ^ fanout74/A (sg13g2_buf_8)
     5    0.032662    0.019644    0.050360    0.582848 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019731    0.001336    0.584184 ^ _132_/A (sg13g2_nand2_2)
     4    0.021319    0.052044    0.051249    0.635434 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.052144    0.001858    0.637291 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023525    0.170251    0.157039    0.794330 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.170268    0.001372    0.795702 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004989    0.052752    0.080374    0.876076 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.052752    0.000308    0.876384 v output17/A (sg13g2_buf_1)
     1    0.008461    0.024919    0.059880    0.936264 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.024931    0.000516    0.936780 v sine_out[21] (out)
                                              0.936780   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.936780   data arrival time
---------------------------------------------------------------------------------------------
                                              2.813220   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020634    0.002263    0.646528 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132551    0.121265    0.767793 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132567    0.001153    0.768947 ^ _147_/B (sg13g2_nand2_1)
     2    0.008654    0.054756    0.075075    0.844022 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054786    0.000582    0.844604 v _149_/B (sg13g2_nand2_1)
     1    0.005418    0.030377    0.037406    0.882010 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.030378    0.000346    0.882356 ^ output10/A (sg13g2_buf_1)
     1    0.007645    0.026462    0.051945    0.934302 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.026463    0.000200    0.934501 ^ sine_out[15] (out)
                                              0.934501   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.934501   data arrival time
---------------------------------------------------------------------------------------------
                                              2.815499   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020634    0.002263    0.646528 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132551    0.121265    0.767793 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132566    0.001145    0.768939 ^ _171_/A (sg13g2_nand2_1)
     1    0.003630    0.042039    0.054761    0.823699 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.042039    0.000144    0.823844 v _172_/B (sg13g2_nand2_1)
     1    0.010503    0.040066    0.044298    0.868141 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.040131    0.001258    0.869400 ^ output21/A (sg13g2_buf_1)
     1    0.011267    0.035669    0.061464    0.930864 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.035740    0.001086    0.931950 ^ sine_out[25] (out)
                                              0.931950   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.931950   data arrival time
---------------------------------------------------------------------------------------------
                                              2.818050   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107358    0.212599 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.212683 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.470785 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.471566 ^ fanout75/A (sg13g2_buf_8)
     5    0.040375    0.022254    0.056678    0.528243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023746    0.004245    0.532488 ^ fanout74/A (sg13g2_buf_8)
     5    0.032662    0.019644    0.050360    0.582848 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019731    0.001336    0.584184 ^ _132_/A (sg13g2_nand2_2)
     4    0.021319    0.052044    0.051249    0.635434 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.052144    0.001858    0.637291 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023525    0.170251    0.157039    0.794330 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.170268    0.001384    0.795714 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003145    0.046541    0.073197    0.868911 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.046541    0.000240    0.869151 v output5/A (sg13g2_buf_1)
     1    0.008007    0.023853    0.057348    0.926499 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.023854    0.000187    0.926686 v sine_out[10] (out)
                                              0.926686   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.926686   data arrival time
---------------------------------------------------------------------------------------------
                                              2.823314   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020696    0.002456    0.646721 v _140_/A (sg13g2_nor2_2)
     5    0.021917    0.067270    0.067004    0.713725 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067297    0.001097    0.714822 ^ _152_/B (sg13g2_nor2_2)
     4    0.020957    0.039582    0.049684    0.764507 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039637    0.001298    0.765805 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004303    0.080564    0.086923    0.852728 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.080564    0.000306    0.853034 ^ output12/A (sg13g2_buf_1)
     1    0.007645    0.028133    0.067814    0.920848 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.028134    0.000200    0.921048 ^ sine_out[17] (out)
                                              0.921048   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.921048   data arrival time
---------------------------------------------------------------------------------------------
                                              2.828952   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002243    0.014430    0.107358    0.212599 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.014430    0.000084    0.212683 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.038600    0.258102    0.470785 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038603    0.000781    0.471566 ^ fanout75/A (sg13g2_buf_8)
     5    0.040375    0.022254    0.056678    0.528243 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023746    0.004245    0.532488 ^ fanout74/A (sg13g2_buf_8)
     5    0.032662    0.019644    0.050360    0.582848 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019731    0.001336    0.584184 ^ _132_/A (sg13g2_nand2_2)
     4    0.021319    0.052044    0.051249    0.635434 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.052144    0.001858    0.637291 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023525    0.170251    0.157039    0.794330 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.170276    0.001694    0.796025 ^ _276_/B (sg13g2_nor2_1)
     1    0.006944    0.045450    0.058613    0.854637 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.045477    0.000492    0.855129 v output31/A (sg13g2_buf_1)
     1    0.011552    0.030877    0.062595    0.917725 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.030903    0.000821    0.918545 v sine_out[4] (out)
                                              0.918545   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.918545   data arrival time
---------------------------------------------------------------------------------------------
                                              2.831455   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020329    0.001059    0.645325 v _158_/B (sg13g2_nor2_1)
     3    0.016822    0.097426    0.083737    0.729062 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.097458    0.001455    0.730516 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003480    0.040570    0.060978    0.791494 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.040570    0.000138    0.791632 v _160_/B (sg13g2_nor2_1)
     1    0.005506    0.043811    0.046834    0.838466 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.043830    0.000377    0.838843 ^ output14/A (sg13g2_buf_1)
     1    0.007632    0.026874    0.056173    0.895017 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.026875    0.000199    0.895216 ^ sine_out[19] (out)
                                              0.895216   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.895216   data arrival time
---------------------------------------------------------------------------------------------
                                              2.854784   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043071    0.002038    0.534719 v fanout69/A (sg13g2_buf_8)
     8    0.042048    0.021496    0.061843    0.596562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022394    0.003206    0.599768 v _125_/A (sg13g2_inv_2)
     3    0.021736    0.033544    0.033703    0.633471 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033577    0.000845    0.634316 ^ fanout54/A (sg13g2_buf_8)
     8    0.041959    0.022614    0.055950    0.690267 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023378    0.003245    0.693511 ^ _161_/A (sg13g2_nand2_1)
     3    0.017754    0.079730    0.072695    0.766206 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.079744    0.000892    0.767098 v _280_/A2 (sg13g2_a21oi_1)
     1    0.004187    0.046463    0.065267    0.832365 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.046463    0.000264    0.832630 ^ output36/A (sg13g2_buf_1)
     1    0.008562    0.029200    0.058623    0.891252 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.029211    0.000524    0.891776 ^ sine_out[9] (out)
                                              0.891776   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.891776   data arrival time
---------------------------------------------------------------------------------------------
                                              2.858224   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.534739 v _142_/B (sg13g2_or2_1)
     7    0.038488    0.088561    0.130932    0.665670 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088695    0.002437    0.668107 v _143_/B (sg13g2_nor2_1)
     2    0.007592    0.061344    0.067915    0.736022 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061347    0.000379    0.736401 ^ _144_/B (sg13g2_nand2_1)
     2    0.008680    0.049950    0.058957    0.795358 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049958    0.000515    0.795872 v _145_/B (sg13g2_nand2_1)
     1    0.006009    0.030792    0.037388    0.833261 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.030794    0.000389    0.833650 ^ output9/A (sg13g2_buf_1)
     1    0.007647    0.026481    0.052081    0.885731 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.026482    0.000200    0.885931 ^ sine_out[14] (out)
                                              0.885931   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.885931   data arrival time
---------------------------------------------------------------------------------------------
                                              2.864069   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020696    0.002456    0.646721 v _140_/A (sg13g2_nor2_2)
     5    0.021917    0.067270    0.067004    0.713725 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067297    0.001097    0.714822 ^ _152_/B (sg13g2_nor2_2)
     4    0.020957    0.039582    0.049684    0.764507 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039635    0.001280    0.765787 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005386    0.049859    0.059411    0.825198 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.049859    0.000347    0.825545 ^ output18/A (sg13g2_buf_1)
     1    0.008209    0.028451    0.059044    0.884590 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.028461    0.000494    0.885084 ^ sine_out[22] (out)
                                              0.885084   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.885084   data arrival time
---------------------------------------------------------------------------------------------
                                              2.864916   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043071    0.002038    0.534719 v fanout69/A (sg13g2_buf_8)
     8    0.042048    0.021496    0.061843    0.596562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022394    0.003206    0.599768 v _125_/A (sg13g2_inv_2)
     3    0.021736    0.033544    0.033703    0.633471 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033577    0.000845    0.634316 ^ fanout54/A (sg13g2_buf_8)
     8    0.041959    0.022614    0.055950    0.690267 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023378    0.003245    0.693511 ^ _161_/A (sg13g2_nand2_1)
     3    0.017754    0.079730    0.072695    0.766206 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.079749    0.001037    0.767243 v _162_/A2 (sg13g2_a21oi_1)
     1    0.003058    0.040908    0.060777    0.828020 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.040908    0.000120    0.828140 ^ output16/A (sg13g2_buf_1)
     1    0.007677    0.026888    0.055335    0.883475 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.026889    0.000201    0.883676 ^ sine_out[20] (out)
                                              0.883676   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.883676   data arrival time
---------------------------------------------------------------------------------------------
                                              2.866324   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020696    0.002456    0.646721 v _140_/A (sg13g2_nor2_2)
     5    0.021917    0.067270    0.067004    0.713725 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067297    0.001097    0.714822 ^ _152_/B (sg13g2_nor2_2)
     4    0.020957    0.039582    0.049684    0.764507 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039620    0.001094    0.765600 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003837    0.044868    0.053545    0.819145 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.044869    0.000252    0.819397 ^ output6/A (sg13g2_buf_1)
     1    0.007988    0.027752    0.057036    0.876434 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.027762    0.000485    0.876919 ^ sine_out[11] (out)
                                              0.876919   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.876919   data arrival time
---------------------------------------------------------------------------------------------
                                              2.873081   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020696    0.002456    0.646721 v _140_/A (sg13g2_nor2_2)
     5    0.021917    0.067270    0.067004    0.713725 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.067297    0.001097    0.714822 ^ _152_/B (sg13g2_nor2_2)
     4    0.020957    0.039582    0.049684    0.764507 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039621    0.001107    0.765614 v _277_/B (sg13g2_nor2_1)
     1    0.004945    0.040997    0.044401    0.810015 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.041009    0.000344    0.810359 ^ output32/A (sg13g2_buf_1)
     1    0.011364    0.035940    0.062054    0.872413 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.035984    0.000798    0.873211 ^ sine_out[5] (out)
                                              0.873211   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.873211   data arrival time
---------------------------------------------------------------------------------------------
                                              2.876788   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.534739 v _142_/B (sg13g2_or2_1)
     7    0.038488    0.088561    0.130932    0.665670 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088690    0.002381    0.668052 v _168_/B (sg13g2_nor2_1)
     2    0.008796    0.067161    0.073145    0.741197 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.067168    0.000538    0.741735 ^ _169_/B (sg13g2_nand2_1)
     1    0.003615    0.031915    0.044191    0.785926 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.031915    0.000145    0.786071 v _170_/B (sg13g2_nand2_1)
     1    0.003346    0.021240    0.027151    0.813222 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.021241    0.000132    0.813354 ^ output20/A (sg13g2_buf_1)
     1    0.012070    0.037185    0.057003    0.870357 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.037236    0.000907    0.871264 ^ sine_out[24] (out)
                                              0.871264   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.871264   data arrival time
---------------------------------------------------------------------------------------------
                                              2.878736   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.534739 v _142_/B (sg13g2_or2_1)
     7    0.038488    0.088561    0.130932    0.665670 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088693    0.002422    0.668092 v _187_/A2 (sg13g2_o21ai_1)
     1    0.011575    0.103513    0.114206    0.782298 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.103531    0.001073    0.783372 ^ output28/A (sg13g2_buf_1)
     1    0.014142    0.044355    0.086647    0.870019 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.044362    0.000579    0.870597 ^ sine_out[31] (out)
                                              0.870597   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.870597   data arrival time
---------------------------------------------------------------------------------------------
                                              2.879403   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002881    0.015879    0.108517    0.214039 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.015879    0.000110    0.214149 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002951    0.022809    0.243620    0.457769 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.022809    0.000118    0.457887 ^ fanout70/A (sg13g2_buf_2)
     5    0.033479    0.050820    0.073380    0.531267 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.050948    0.002085    0.533352 ^ fanout69/A (sg13g2_buf_8)
     8    0.042610    0.023604    0.062231    0.595583 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.024584    0.003574    0.599157 ^ _215_/B (sg13g2_nand3_1)
     2    0.012969    0.098053    0.090179    0.689336 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.098067    0.000977    0.690313 v _284_/B (sg13g2_and2_1)
     1    0.005603    0.021316    0.078742    0.769055 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.021324    0.000345    0.769400 v output7/A (sg13g2_buf_1)
     1    0.008038    0.023117    0.049552    0.818952 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.023118    0.000167    0.819119 v sine_out[12] (out)
                                              0.819119   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.819119   data arrival time
---------------------------------------------------------------------------------------------
                                              2.930881   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.534739 v _142_/B (sg13g2_or2_1)
     7    0.038488    0.088561    0.130932    0.665670 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088671    0.002133    0.667803 v _148_/A2 (sg13g2_a21oi_1)
     1    0.002877    0.041097    0.062305    0.730108 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.041097    0.000112    0.730221 ^ output11/A (sg13g2_buf_1)
     1    0.007645    0.026816    0.055335    0.785555 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.026817    0.000200    0.785755 ^ sine_out[16] (out)
                                              0.785755   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.785755   data arrival time
---------------------------------------------------------------------------------------------
                                              2.964245   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    0.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108254    0.213511 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.213680 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.482735 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.483195 v fanout55/A (sg13g2_buf_8)
     8    0.043627    0.021971    0.063344    0.546538 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023187    0.003871    0.550409 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074459    0.624868 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050172    0.000588    0.625456 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014611    0.117121    0.114311    0.739767 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117131    0.000900    0.740666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017695    0.098958    0.118402    0.859068 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099005    0.001151    0.860220 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012260    0.105118    0.121256    0.981475 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105126    0.000698    0.982173 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014986    0.081341    0.101435    1.083609 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.081355    0.000858    1.084466 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006789    0.075619    0.088099    1.172565 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.075620    0.000522    1.173087 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001970    0.037503    0.069743    1.242830 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.037503    0.000074    1.242905 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001596    0.019757    0.249634    1.492538 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.019757    0.000063    1.492601 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.492601   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    5.059568 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    5.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    5.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.855537   clock uncertainty
                                  0.000000    4.855537   clock reconvergence pessimism
                                 -0.073882    4.781655   library setup time
                                              4.781655   data required time
---------------------------------------------------------------------------------------------
                                              4.781655   data required time
                                             -1.492601   data arrival time
---------------------------------------------------------------------------------------------
                                              3.289054   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000537    0.105015 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012037    0.031045    0.122972    0.227987 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031061    0.000659    0.228646 v _127_/A (sg13g2_inv_1)
     1    0.010916    0.035717    0.037180    0.265826 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.035733    0.000613    0.266439 ^ output3/A (sg13g2_buf_1)
     1    0.011168    0.035318    0.060209    0.326647 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.035324    0.000462    0.327109 ^ signB (out)
                                              0.327109   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.327109   data arrival time
---------------------------------------------------------------------------------------------
                                              3.422891   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000537    0.105015 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012142    0.037729    0.125644    0.230659 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037754    0.000886    0.231545 ^ output2/A (sg13g2_buf_1)
     1    0.006575    0.024106    0.052207    0.283752 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.024109    0.000273    0.284025 ^ sign (out)
                                              0.284025   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.284025   data arrival time
---------------------------------------------------------------------------------------------
                                              3.465975   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.534739 v _142_/B (sg13g2_or2_1)
     7    0.038488    0.088561    0.130932    0.665670 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088695    0.002437    0.668107 v _143_/B (sg13g2_nor2_1)
     2    0.007592    0.061344    0.067915    0.736022 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061347    0.000379    0.736401 ^ _144_/B (sg13g2_nand2_1)
     2    0.008680    0.049950    0.058957    0.795358 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049958    0.000502    0.795859 v _212_/B (sg13g2_nor2_1)
     2    0.015481    0.095039    0.088824    0.884683 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.095069    0.001416    0.886099 ^ _213_/C (sg13g2_nand3_1)
     2    0.011290    0.083916    0.103752    0.989851 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.083929    0.000854    0.990705 v _214_/B (sg13g2_xnor2_1)
     1    0.002354    0.026890    0.074379    1.065084 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026890    0.000155    1.065239 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001964    0.023657    0.250247    1.315487 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.023657    0.000073    1.315560 v _300_/D (sg13g2_dfrbpq_1)
                                              1.315560   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    5.059011 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    5.104477 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000537    5.105015 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855015   clock uncertainty
                                  0.000000    4.855015   clock reconvergence pessimism
                                 -0.070223    4.784791   library setup time
                                              4.784791   data required time
---------------------------------------------------------------------------------------------
                                              4.784791   data required time
                                             -1.315560   data arrival time
---------------------------------------------------------------------------------------------
                                              3.469231   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    0.059569 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    0.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    0.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002904    0.013506    0.108273    0.213795 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.013506    0.000111    0.213905 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002883    0.025433    0.245867    0.459772 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.025433    0.000115    0.459887 v fanout70/A (sg13g2_buf_2)
     5    0.032883    0.042913    0.072794    0.532682 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.043074    0.002057    0.534739 v _142_/B (sg13g2_or2_1)
     7    0.038488    0.088561    0.130932    0.665670 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088695    0.002437    0.668107 v _143_/B (sg13g2_nor2_1)
     2    0.007592    0.061344    0.067915    0.736022 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061347    0.000379    0.736401 ^ _144_/B (sg13g2_nand2_1)
     2    0.008680    0.049950    0.058957    0.795358 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049958    0.000502    0.795859 v _212_/B (sg13g2_nor2_1)
     2    0.015481    0.095039    0.088824    0.884683 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.095069    0.001416    0.886099 ^ _213_/C (sg13g2_nand3_1)
     2    0.011290    0.083916    0.103752    0.989851 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.083926    0.000748    0.990599 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003479    0.048325    0.040624    1.031223 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048325    0.000233    1.031456 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003961    0.025052    0.259442    1.290898 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.025052    0.000155    1.291053 ^ _219_/A (sg13g2_inv_1)
     1    0.002026    0.011316    0.017737    1.308789 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011316    0.000138    1.308927 v _301_/D (sg13g2_dfrbpq_1)
                                              1.308927   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    5.059011 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    5.104477 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    5.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855257   clock uncertainty
                                  0.000000    4.855257   clock reconvergence pessimism
                                 -0.066913    4.788343   library setup time
                                              4.788343   data required time
---------------------------------------------------------------------------------------------
                                              4.788343   data required time
                                             -1.308927   data arrival time
---------------------------------------------------------------------------------------------
                                              3.479416   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021416    0.003126    1.133524 v _288_/A (sg13g2_inv_1)
     1    0.007713    0.026014    0.028154    1.161678 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.026036    0.000589    1.162266 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.162266   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    5.059568 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    5.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016363    0.000531    5.105505 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855505   clock uncertainty
                                  0.000000    4.855505   clock reconvergence pessimism
                                 -0.082678    4.772827   library recovery time
                                              4.772827   data required time
---------------------------------------------------------------------------------------------
                                              4.772827   data required time
                                             -1.162266   data arrival time
---------------------------------------------------------------------------------------------
                                              3.610561   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021266    0.002735    1.133133 v _289_/A (sg13g2_inv_1)
     1    0.007205    0.024744    0.027183    1.160317 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.024763    0.000528    1.160845 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.160845   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    5.059568 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    5.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000546    5.105520 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855520   clock uncertainty
                                  0.000000    4.855520   clock reconvergence pessimism
                                 -0.082380    4.773140   library recovery time
                                              4.773140   data required time
---------------------------------------------------------------------------------------------
                                              4.773140   data required time
                                             -1.160845   data arrival time
---------------------------------------------------------------------------------------------
                                              3.612295   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021207    0.002567    1.132965 v _292_/A (sg13g2_inv_1)
     1    0.007093    0.024462    0.026953    1.159918 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.024481    0.000533    1.160451 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.160451   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    5.059011 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    5.104477 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    5.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855257   clock uncertainty
                                  0.000000    4.855257   clock reconvergence pessimism
                                 -0.082304    4.772954   library recovery time
                                              4.772954   data required time
---------------------------------------------------------------------------------------------
                                              4.772954   data required time
                                             -1.160451   data arrival time
---------------------------------------------------------------------------------------------
                                              3.612502   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.020958    0.001747    1.132145 v _291_/A (sg13g2_inv_1)
     1    0.006680    0.023417    0.026119    1.158263 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.023434    0.000495    1.158758 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.158758   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    5.059011 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    5.104477 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016452    0.000537    5.105015 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855015   clock uncertainty
                                  0.000000    4.855015   clock reconvergence pessimism
                                 -0.082060    4.772955   library recovery time
                                              4.772955   data required time
---------------------------------------------------------------------------------------------
                                              4.772955   data required time
                                             -1.158758   data arrival time
---------------------------------------------------------------------------------------------
                                              3.614197   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021350    0.002958    1.133356 v _287_/A (sg13g2_inv_1)
     1    0.006030    0.021914    0.025069    1.158425 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021919    0.000244    1.158669 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.158669   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    5.059568 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    5.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    5.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855522   clock uncertainty
                                  0.000000    4.855522   clock reconvergence pessimism
                                 -0.081716    4.773806   library recovery time
                                              4.773806   data required time
---------------------------------------------------------------------------------------------
                                              4.773806   data required time
                                             -1.158669   data arrival time
---------------------------------------------------------------------------------------------
                                              3.615137   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021298    0.002823    1.133221 v _286_/A (sg13g2_inv_1)
     1    0.006809    0.023792    0.026421    1.159641 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.023811    0.000524    1.160165 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.160165   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    5.059011 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    5.104477 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016459    0.000713    5.105191 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.855191   clock uncertainty
                                  0.000000    4.855191   clock reconvergence pessimism
                                 -0.079691    4.775500   library recovery time
                                              4.775500   data required time
---------------------------------------------------------------------------------------------
                                              4.775500   data required time
                                             -1.160165   data arrival time
---------------------------------------------------------------------------------------------
                                              3.615335   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021004    0.001917    1.132315 v _285_/A (sg13g2_inv_1)
     1    0.006084    0.021991    0.024991    1.157306 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.022007    0.000469    1.157775 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.157775   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    5.059011 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    5.104477 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    5.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855240   clock uncertainty
                                  0.000000    4.855240   clock reconvergence pessimism
                                 -0.081726    4.773515   library recovery time
                                              4.773515   data required time
---------------------------------------------------------------------------------------------
                                              4.773515   data required time
                                             -1.157775   data arrival time
---------------------------------------------------------------------------------------------
                                              3.615739   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021331    0.002910    1.133309 v _290_/A (sg13g2_inv_1)
     1    0.006531    0.023111    0.026019    1.159328 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.023116    0.000269    1.159597 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.159597   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    5.059568 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    5.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000563    5.105537 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.855537   clock uncertainty
                                  0.000000    4.855537   clock reconvergence pessimism
                                 -0.079539    4.775999   library recovery time
                                              4.775999   data required time
---------------------------------------------------------------------------------------------
                                              4.775999   data required time
                                             -1.159597   data arrival time
---------------------------------------------------------------------------------------------
                                              3.616401   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    0.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108254    0.213511 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.213680 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.482735 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.483195 v fanout55/A (sg13g2_buf_8)
     8    0.043627    0.021971    0.063344    0.546538 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023187    0.003871    0.550409 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074459    0.624868 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050172    0.000588    0.625456 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014611    0.117121    0.114311    0.739767 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117131    0.000900    0.740666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017695    0.098958    0.118402    0.859068 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099005    0.001151    0.860220 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012260    0.105118    0.121256    0.981475 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105126    0.000698    0.982173 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014986    0.081341    0.101435    1.083609 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.081360    0.001018    1.084626 v _208_/B (sg13g2_xor2_1)
     1    0.002774    0.042143    0.077243    1.161869 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.042143    0.000203    1.162072 v _298_/D (sg13g2_dfrbpq_1)
                                              1.162072   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    5.059568 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    5.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000546    5.105520 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855520   clock uncertainty
                                  0.000000    4.855520   clock reconvergence pessimism
                                 -0.075195    4.780324   library setup time
                                              4.780324   data required time
---------------------------------------------------------------------------------------------
                                              4.780324   data required time
                                             -1.162072   data arrival time
---------------------------------------------------------------------------------------------
                                              3.618252   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046717    0.001330    1.067477 v _129_/A (sg13g2_inv_1)
     1    0.006384    0.027166    0.031547    1.099024 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.027170    0.000264    1.099288 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.099288   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    5.059011 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    5.104477 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000590    5.105067 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.855067   clock uncertainty
                                  0.000000    4.855067   clock reconvergence pessimism
                                 -0.080476    4.774591   library recovery time
                                              4.774591   data required time
---------------------------------------------------------------------------------------------
                                              4.774591   data required time
                                             -1.099288   data arrival time
---------------------------------------------------------------------------------------------
                                              3.675304   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    0.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108254    0.213511 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.213680 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.482735 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.483195 v fanout55/A (sg13g2_buf_8)
     8    0.043627    0.021971    0.063344    0.546538 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023187    0.003871    0.550409 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074459    0.624868 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050172    0.000588    0.625456 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014611    0.117121    0.114311    0.739767 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117131    0.000900    0.740666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017695    0.098958    0.118402    0.859068 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099005    0.001151    0.860220 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012260    0.105118    0.121256    0.981475 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105128    0.000801    0.982277 ^ _204_/B (sg13g2_xor2_1)
     1    0.001988    0.035555    0.080859    1.063136 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.035555    0.000076    1.063212 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.063212   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    5.059568 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    5.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016363    0.000531    5.105505 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855505   clock uncertainty
                                  0.000000    4.855505   clock reconvergence pessimism
                                 -0.080178    4.775327   library setup time
                                              4.775327   data required time
---------------------------------------------------------------------------------------------
                                              4.775327   data required time
                                             -1.063212   data arrival time
---------------------------------------------------------------------------------------------
                                              3.712115   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    0.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108254    0.213511 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.213680 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.482735 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.483195 v fanout55/A (sg13g2_buf_8)
     8    0.043627    0.021971    0.063344    0.546538 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023187    0.003871    0.550409 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074459    0.624868 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050168    0.000474    0.625341 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005830    0.031030    0.270719    0.896060 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.031030    0.000453    0.896513 v _192_/B (sg13g2_xnor2_1)
     1    0.003135    0.028810    0.060396    0.956909 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028810    0.000208    0.957117 v _294_/D (sg13g2_dfrbpq_1)
                                              0.957117   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    5.059011 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    5.104477 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    5.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855240   clock uncertainty
                                  0.000000    4.855240   clock reconvergence pessimism
                                 -0.071603    4.783637   library setup time
                                              4.783637   data required time
---------------------------------------------------------------------------------------------
                                              4.783637   data required time
                                             -0.957117   data arrival time
---------------------------------------------------------------------------------------------
                                              3.826520   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    0.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108254    0.213511 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.213680 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.482735 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.483195 v fanout55/A (sg13g2_buf_8)
     8    0.043627    0.021971    0.063344    0.546538 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023187    0.003871    0.550409 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074459    0.624868 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050172    0.000588    0.625456 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014611    0.117121    0.114311    0.739767 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117131    0.000900    0.740666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.017695    0.098958    0.118402    0.859068 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099002    0.001077    0.860146 v _200_/A (sg13g2_xor2_1)
     1    0.003674    0.043076    0.084816    0.944961 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.043076    0.000240    0.945202 v _296_/D (sg13g2_dfrbpq_1)
                                              0.945202   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    5.059568 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    5.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016366    0.000548    5.105522 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855522   clock uncertainty
                                  0.000000    4.855522   clock reconvergence pessimism
                                 -0.075445    4.780076   library setup time
                                              4.780076   data required time
---------------------------------------------------------------------------------------------
                                              4.780076   data required time
                                             -0.945202   data arrival time
---------------------------------------------------------------------------------------------
                                              3.834874   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016461    0.000779    0.105257 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002875    0.013453    0.108254    0.213511 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013453    0.000168    0.213680 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012721    0.046134    0.269055    0.482735 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.046138    0.000460    0.483195 v fanout55/A (sg13g2_buf_8)
     8    0.043627    0.021971    0.063344    0.546538 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023187    0.003871    0.550409 v _191_/B (sg13g2_xnor2_1)
     2    0.009041    0.050164    0.074459    0.624868 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050172    0.000588    0.625456 v _193_/A2 (sg13g2_o21ai_1)
     2    0.014611    0.117121    0.114311    0.739767 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117132    0.000923    0.740690 ^ _196_/A (sg13g2_xor2_1)
     1    0.002243    0.040812    0.088493    0.829183 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.040812    0.000082    0.829265 ^ _295_/D (sg13g2_dfrbpq_2)
                                              0.829265   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    5.059011 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    5.104477 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016459    0.000713    5.105191 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.855191   clock uncertainty
                                  0.000000    4.855191   clock reconvergence pessimism
                                 -0.079101    4.776090   library setup time
                                              4.776090   data required time
---------------------------------------------------------------------------------------------
                                              4.776090   data required time
                                             -0.829265   data arrival time
---------------------------------------------------------------------------------------------
                                              3.946825   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000589    0.105067 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002184    0.012930    0.114780    0.219847 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.012930    0.000082    0.219929 v hold3/A (sg13g2_dlygate4sd3_1)
     2    0.020011    0.064416    0.285105    0.505034 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.064454    0.001411    0.506445 v fanout77/A (sg13g2_buf_8)
     6    0.036360    0.021091    0.069021    0.575466 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.021106    0.000865    0.576331 v _128_/A (sg13g2_inv_2)
     5    0.032159    0.047046    0.041468    0.617799 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047165    0.001983    0.619782 ^ _293_/D (sg13g2_dfrbpq_2)
                                              0.619782   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    5.059011 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    5.104477 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016456    0.000590    5.105067 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.855067   clock uncertainty
                                  0.000000    4.855067   clock reconvergence pessimism
                                 -0.080679    4.774388   library setup time
                                              4.774388   data required time
---------------------------------------------------------------------------------------------
                                              4.774388   data required time
                                             -0.619782   data arrival time
---------------------------------------------------------------------------------------------
                                              4.154606   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003149    0.011184    0.001572    1.001572 v rst (in)
                                                         rst (net)
                      0.011184    0.000000    1.001572 v input1/A (sg13g2_buf_1)
     2    0.019606    0.046648    0.064575    1.066147 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046737    0.001541    1.067689 v fanout78/A (sg13g2_buf_8)
     8    0.038199    0.020677    0.062709    1.130398 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021416    0.003126    1.133524 v _288_/A (sg13g2_inv_1)
     1    0.007713    0.026014    0.028154    1.161678 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.026036    0.000589    1.162266 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.162266   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018213    0.022392    0.010778    5.010778 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    5.010778 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    5.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017057    0.001009    5.059568 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022095    0.016360    0.045405    5.104974 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016363    0.000531    5.105505 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.855505   clock uncertainty
                                  0.000000    4.855505   clock reconvergence pessimism
                                 -0.082678    4.772827   library recovery time
                                              4.772827   data required time
---------------------------------------------------------------------------------------------
                                              4.772827   data required time
                                             -1.162266   data arrival time
---------------------------------------------------------------------------------------------
                                              3.610561   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018213    0.022392    0.010779    0.010779 ^ clk (in)
                                                         clk (net)
                      0.022469    0.000000    0.010779 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023544    0.017038    0.047781    0.058560 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017040    0.000452    0.059012 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022411    0.016450    0.045466    0.104478 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016460    0.000763    0.105240 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107265    0.212505 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.212590 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.473569 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.474331 v fanout75/A (sg13g2_buf_8)
     5    0.039792    0.020632    0.059509    0.533840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022147    0.004165    0.538005 v fanout74/A (sg13g2_buf_8)
     5    0.032090    0.018299    0.052548    0.590553 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018321    0.000855    0.591408 v fanout73/A (sg13g2_buf_8)
     8    0.041036    0.020197    0.052857    0.644265 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020634    0.002263    0.646528 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017599    0.132551    0.121265    0.767793 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.132566    0.001136    0.768929 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007614    0.056759    0.082476    0.851405 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.056759    0.000235    0.851640 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003889    0.053294    0.069749    0.921389 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.053294    0.000155    0.921544 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.006023    0.044403    0.055471    0.977015 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.044406    0.000631    0.977645 v _273_/A (sg13g2_nor2_1)
     1    0.005836    0.046652    0.052355    1.030000 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.046652    0.000244    1.030244 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.008538    0.057019    0.058127    1.088370 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.057040    0.000873    1.089243 v output15/A (sg13g2_buf_1)
     1    0.014232    0.036629    0.070547    1.159791 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.036672    0.001118    1.160909 v sine_out[1] (out)
                                              1.160909   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.160909   data arrival time
---------------------------------------------------------------------------------------------
                                              2.589091   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.141456e-04 0.000000e+00 9.760511e-09 1.141554e-04  57.8%
Combinational        1.435887e-06 2.079252e-06 9.041104e-08 3.605551e-06   1.8%
Clock                5.603507e-05 2.371389e-05 1.171108e-07 7.986608e-05  40.4%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.716166e-04 2.579315e-05 2.172820e-07 1.976270e-04 100.0%
                            86.8%        13.1%         0.1%
%OL_METRIC_F power__internal__total 0.00017161657160613686
%OL_METRIC_F power__switching__total 2.5793146051000804e-5
%OL_METRIC_F power__leakage__total 2.172819790757785e-7
%OL_METRIC_F power__total 0.00019762699957937002

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.25046998517519153
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.105067 source latency _293_/CLK ^
-0.105537 target latency _299_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250470 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.25052199912536627
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.105537 source latency _299_/CLK ^
-0.105015 target latency _300_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250522 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.1819011937007276
nom_fast_1p32V_m40C: 0.1819011937007276
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 2.589091236909499
nom_fast_1p32V_m40C: 2.589091236909499
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.181901
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.289054
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.105015         network latency _300_/CLK
        0.105537 network latency _299_/CLK
---------------
0.105015 0.105537 latency
        0.000522 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.107116         network latency _300_/CLK
        0.107711 network latency _299_/CLK
---------------
0.107116 0.107711 latency
        0.000595 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.71 fmax = 584.47
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-50-16/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
