Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date             : Wed Dec 21 20:33:59 2016
| Host             : Lappytoppy running 64-bit unknown
| Command          : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
| Design           : top_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.825 |
| Dynamic (W)              | 1.689 |
| Device Static (W)        | 0.136 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.0  |
| Junction Temperature (C) | 46.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |       11 |       --- |             --- |
| Slice Logic             |     0.001 |     1864 |       --- |             --- |
|   LUT as Logic          |     0.001 |      450 |     17600 |            2.56 |
|   Register              |    <0.001 |      977 |     35200 |            2.78 |
|   CARRY4                |    <0.001 |       18 |      4400 |            0.41 |
|   LUT as Shift Register |    <0.001 |       68 |      6000 |            1.13 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      195 |       --- |             --- |
| Signals                 |     0.002 |     1451 |       --- |             --- |
| Block RAM               |    <0.001 |        1 |        60 |            1.67 |
| MMCM                    |     0.118 |        1 |         2 |           50.00 |
| I/O                     |     0.006 |       12 |       100 |           12.00 |
| PS7                     |     1.556 |        1 |       --- |             --- |
| Static Power            |     0.136 |          |           |                 |
| Total                   |     1.825 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.008 |      0.007 |
| Vccaux    |       1.800 |     0.078 |       0.066 |      0.012 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.735 |       0.703 |      0.032 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------------------------------+-----------------+
| Clock              | Domain                                                 | Constraint (ns) |
+--------------------+--------------------------------------------------------+-----------------+
| BCLK               | BCLK                                                   |           435.0 |
| MCLK               | MCLK                                                   |            81.4 |
| PBRLC              | top_i/Jaxc_I2S_0/U0/PBLRC_gen/PBLRC                    |         20833.0 |
| clk_fpga_0         | top_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0         | top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_clk_wiz_0 | top_i/Jaxc_I2S_0/U0/MCLK_gen/inst/clk_out1             |            81.4 |
| clk_out1_clk_wiz_0 | top_i/Jaxc_I2S_0/U0/MCLK_gen/inst/clk_out1_clk_wiz_0   |            81.4 |
| clkfbout_clk_wiz_0 | top_i/Jaxc_I2S_0/U0/MCLK_gen/inst/clkfbout_clk_wiz_0   |            50.0 |
+--------------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| top_wrapper                                          |     1.689 |
|   iic_0_scl_iobuf                                    |    <0.001 |
|   iic_0_sda_iobuf                                    |    <0.001 |
|   top_i                                              |     1.683 |
|     Jaxc_I2S_0                                       |     0.121 |
|       U0                                             |     0.121 |
|         BCLK_gen                                     |    <0.001 |
|         MCLK_gen                                     |     0.118 |
|           inst                                       |     0.118 |
|         PBLRC_gen                                    |    <0.001 |
|         slave                                        |     0.003 |
|           I2S                                        |    <0.001 |
|           RAM                                        |    <0.001 |
|             U0                                       |    <0.001 |
|               inst_blk_mem_gen                       |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                   valid.cstr                         |    <0.001 |
|                     ramloop[0].ram.r                 |    <0.001 |
|                       prim_init.ram                  |    <0.001 |
|           new_input_sample                           |    <0.001 |
|           req_sample                                 |    <0.001 |
|     processing_system7_0                             |     1.557 |
|       inst                                           |     1.557 |
|     ps7_0_axi_periph                                 |     0.005 |
|       s00_couplers                                   |     0.005 |
|         auto_pc                                      |     0.005 |
|           inst                                       |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s     |     0.005 |
|               RD.ar_channel_0                        |    <0.001 |
|                 ar_cmd_fsm_0                         |    <0.001 |
|                 cmd_translator_0                     |    <0.001 |
|                   incr_cmd_0                         |    <0.001 |
|                   wrap_cmd_0                         |    <0.001 |
|               RD.r_channel_0                         |    <0.001 |
|                 rd_data_fifo_0                       |    <0.001 |
|                 transaction_fifo_0                   |    <0.001 |
|               SI_REG                                 |     0.002 |
|                 ar_pipe                              |    <0.001 |
|                 aw_pipe                              |    <0.001 |
|                 b_pipe                               |    <0.001 |
|                 r_pipe                               |    <0.001 |
|               WR.aw_channel_0                        |    <0.001 |
|                 aw_cmd_fsm_0                         |    <0.001 |
|                 cmd_translator_0                     |    <0.001 |
|                   incr_cmd_0                         |    <0.001 |
|                   wrap_cmd_0                         |    <0.001 |
|               WR.b_channel_0                         |    <0.001 |
|                 bid_fifo_0                           |    <0.001 |
|                 bresp_fifo_0                         |    <0.001 |
|     rst_ps7_0_100M                                   |    <0.001 |
|       U0                                             |    <0.001 |
|         EXT_LPF                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                  |    <0.001 |
|         SEQ                                          |    <0.001 |
|           SEQ_COUNTER                                |    <0.001 |
+------------------------------------------------------+-----------+


