DDI_BUF_PORT_REVERSAL,VAR_0
DRM_MODE_DPMS_ON,VAR_1
INTEL_GEN,FUNC_0
INTEL_OUTPUT_DP_MST,VAR_2
IS_CANNONLAKE,FUNC_1
IS_GEN9_LP,FUNC_2
PORT_A,VAR_3
PORT_E,VAR_4
TC_PORT_TBT_ALT,VAR_5
WARN_ON,FUNC_3
bxt_ddi_vswing_sequence,FUNC_4
cnl_ddi_vswing_sequence,FUNC_5
enc_to_dig_port,FUNC_6
enc_to_intel_dp,FUNC_7
icl_ddi_vswing_sequence,FUNC_8
icl_disable_phy_clock_gating,FUNC_9
icl_enable_phy_clock_gating,FUNC_10
icl_program_mg_dp_mode,FUNC_11
intel_combo_phy_power_up_lanes,FUNC_12
intel_crtc_has_type,FUNC_13
intel_ddi_clk_select,FUNC_14
intel_ddi_dp_level,FUNC_15
intel_ddi_enable_fec,FUNC_16
intel_ddi_enable_pipe_clock,FUNC_17
intel_ddi_init_dp_buf_reg,FUNC_18
intel_display_power_get,FUNC_19
intel_dp_set_link_params,FUNC_20
intel_dp_sink_dpms,FUNC_21
intel_dp_sink_set_decompression_state,FUNC_22
intel_dp_sink_set_fec_ready,FUNC_23
intel_dp_start_link_train,FUNC_24
intel_dp_stop_link_train,FUNC_25
intel_dsc_enable,FUNC_26
intel_edp_panel_on,FUNC_27
intel_phy_is_combo,FUNC_28
intel_phy_is_tc,FUNC_29
intel_port_to_phy,FUNC_30
intel_prepare_dp_ddi_buffers,FUNC_31
to_i915,FUNC_32
intel_ddi_pre_enable_dp,FUNC_33
encoder,VAR_6
crtc_state,VAR_7
conn_state,VAR_8
intel_dp,VAR_9
dev_priv,VAR_10
port,VAR_11
phy,VAR_12
dig_port,VAR_13
is_mst,VAR_14
level,VAR_15
lane_reversal,VAR_16
