-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

Library ieee;
use ieee.std_logic_1164.all;

entity kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1 is
   generic (
       ID         : integer := 1;
       NUM_STAGE  : integer := 1;
       OUTPUT_DATA_WIDTH : integer := 1;
       DWIDTH : integer :=32
   );
   port (
       clk : in std_logic;
       reset : in std_logic;
       ce : in std_logic;
       in_a_data : in std_logic_vector(DWIDTH-1 downto 0);
       in_b_data : in std_logic_vector(DWIDTH-1 downto 0);
       in_last : in std_logic_vector(0 downto 0);
       in_valid : in std_logic;
       out_data : out std_logic_vector(DWIDTH-1 downto 0)
   );
end entity;

architecture arch of kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1 is
   component kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_ip is
       port (
           aclk : in std_logic;
           aclken : in std_logic;
           aresetn : in std_logic;
           s_axis_a_tvalid : in std_logic;
           s_axis_a_tlast : in std_logic;
           s_axis_a_tdata : in std_logic_vector(DWIDTH-1 downto 0);
           s_axis_b_tvalid : in std_logic;
           s_axis_b_tlast : in std_logic;
           s_axis_b_tdata : in std_logic_vector(DWIDTH-1 downto 0);
           m_axis_result_tvalid : out std_logic;
           m_axis_result_tlast : out std_logic;
           m_axis_result_tdata : out std_logic_vector(DWIDTH-1 downto 0)
       );
   end component;
   signal in_last_tmp :  std_logic;
   signal dout_valid : std_logic;
   signal dout_last  : std_logic;
   signal reset_invert : std_logic;
begin
   kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_ip_u : component kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_ip
   port map (
       aclk => clk,
       aclken => ce,
       aresetn => reset_invert,
       s_axis_a_tvalid => in_valid,
       s_axis_a_tlast => in_last_tmp,
       s_axis_a_tdata => in_a_data,
       s_axis_b_tvalid => in_valid,
       s_axis_b_tlast => in_last_tmp,
       s_axis_b_tdata => in_b_data,
       m_axis_result_tvalid => dout_valid,
       m_axis_result_tlast => dout_last,
       m_axis_result_tdata => out_data
   );
   reset_invert <= not reset;
   in_last_tmp <= in_last(0);
end architecture;
