

================================================================
== Vivado HLS Report for 'Loop_1_proc188'
================================================================
* Date:           Wed Aug 10 16:29:53 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.968 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075| 15.375 us | 15.375 us |  3075|  3075|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3073|     3073|         3|          1|          1|  3072|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([3072 x i16]* %in_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i12 [ 0, %newFuncRoot ], [ %i, %hls_label_0 ]"   --->   Operation 9 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.99ns)   --->   "%icmp_ln21 = icmp eq i12 %i_0_i_i, -1024" [firmware/myproject_axi.cpp:21]   --->   Operation 10 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty_220 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 11 'speclooptripcount' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.54ns)   --->   "%i = add i12 %i_0_i_i, 1" [firmware/myproject_axi.cpp:21]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %myproject_axi_.exit4.exitStub, label %hls_label_0" [firmware/myproject_axi.cpp:21]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i12 %i_0_i_i to i64" [firmware/myproject_axi.cpp:23]   --->   Operation 14 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [3072 x i16]* %in_V, i64 0, i64 %zext_ln23" [firmware/myproject_axi.cpp:23]   --->   Operation 15 'getelementptr' 'in_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.56ns)   --->   "%ctype_V = load i16* %in_V_addr, align 2" [firmware/myproject_axi.cpp:23]   --->   Operation 16 'load' 'ctype_V' <Predicate = (!icmp_ln21)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3072> <RAM>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 17 [1/2] (2.56ns)   --->   "%ctype_V = load i16* %in_V_addr, align 2" [firmware/myproject_axi.cpp:23]   --->   Operation 17 'load' 'ctype_V' <Predicate = (!icmp_ln21)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3072> <RAM>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [firmware/myproject_axi.cpp:21]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject_axi.cpp:22]   --->   Operation 19 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %in_local_V_V, i16 %ctype_V)" [firmware/myproject_axi.cpp:24]   --->   Operation 20 'write' <Predicate = (!icmp_ln21)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%empty_221 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [firmware/myproject_axi.cpp:25]   --->   Operation 21 'specregionend' 'empty_221' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:21]   --->   Operation 22 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/myproject_axi.cpp:21) [7]  (1.77 ns)

 <State 2>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln21', firmware/myproject_axi.cpp:21) [8]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 2.57ns
The critical path consists of the following:
	'load' operation ('ctype.V', firmware/myproject_axi.cpp:23) on array 'in_V' [17]  (2.57 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo write on port 'in_local_V_V' (firmware/myproject_axi.cpp:24) [18]  (2.19 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
