#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 25 11:01:50 2019
# Process ID: 832
# Current directory: H:/labs/verilog/calc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3736 H:\labs\verilog\calc\calc.xpr
# Log file: H:/labs/verilog/calc/vivado.log
# Journal file: H:/labs/verilog/calc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/labs/verilog/calc/calc.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
startgroup
set_property package_pin "" [get_ports [list  {seg2[6]}]]
place_ports {kbdCtrl[3]} P10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {kbdCtrl[3]}]]
place_ports {kbdCtrl[0]} P10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg1[7]}]]
place_ports {kbdCtrl[1]} R11
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg2[3]}]]
place_ports {kbdCtrl[2]} T12
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg2[4]}]]
place_ports {kbdCtrl[3]} R12
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports [list {kbdCtrl[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {kbdCtrl[3]} {kbdCtrl[2]} {kbdCtrl[1]} {kbdCtrl[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {kbdData[3]} {kbdData[2]} {kbdData[1]} {kbdData[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg0[7]} {seg0[6]} {seg0[5]} {seg0[4]} {seg0[3]} {seg0[2]} {seg0[1]} {seg0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg1[7]} {seg1[6]} {seg1[5]} {seg1[4]} {seg1[3]} {seg1[2]} {seg1[1]} {seg1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg2[7]} {seg2[6]} {seg2[5]} {seg2[4]} {seg2[3]} {seg2[2]} {seg2[1]} {seg2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg3[7]} {seg3[6]} {seg3[5]} {seg3[4]} {seg3[3]} {seg3[2]} {seg3[1]} {seg3[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
startgroup
set_property package_pin "" [get_ports [list  {seg2[1]}]]
place_ports {kbdData[0]} T13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg2[2]}]]
place_ports {kbdData[1]} R13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg3[6]}]]
place_ports {kbdData[2]} T14
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg3[1]}]]
place_ports {kbdData[3]} P14
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg3[2]}]]
place_ports clock N14
endgroup
place_ports {seg0[0]} C16
place_ports {seg0[1]} D15
place_ports {seg0[2]} E15
place_ports {seg0[3]} A14
place_ports {seg0[4]} B15
place_ports {seg0[5]} B16
place_ports {seg0[6]} A15
place_ports {seg0[7]} D16
place_ports {seg1[0]} B11
place_ports {seg1[1]} A12
place_ports {seg1[2]} A13
place_ports {seg1[3]} C8
place_ports {seg1[4]} A9
place_ports {seg1[5]} B10
place_ports {seg1[6]} A10
place_ports {seg1[7]} B12
place_ports {seg2[0]} B6
place_ports {seg2[1]} C7
place_ports {seg2[2]} A8
place_ports {seg2[3]} A3
place_ports {seg2[4]} A4
place_ports {seg2[5]} A5
place_ports {seg2[6]} B5
place_ports {seg2[7]} B7
place_ports {seg3[0]} C1
place_ports {seg3[1]} C2
place_ports {seg3[2]} C3
place_ports {seg3[3]} F2
place_ports {seg3[4]} E1
place_ports {seg3[5]} D3
place_ports {seg3[6]} E2
place_ports {seg3[7]} B1
file mkdir H:/labs/verilog/calc/calc.srcs/constrs_1/new
close [ open H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
update_compile_order -fileset sources_1
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1
wait_on_run impl_1
close_design
open_run impl_1
close_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
