<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] More results on Hardware breakpoints	LM3S6918
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-July/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20More%20results%20on%20Hardware%20breakpoints%0A%09LM3S6918&In-Reply-To=%3Ce01f25c60907071900o40978291u96496d81efd13643%40mail.gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="009277.html">
   <LINK REL="Next"  HREF="009290.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] More results on Hardware breakpoints	LM3S6918</H1>
    <B>Joseph Kuss</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20More%20results%20on%20Hardware%20breakpoints%0A%09LM3S6918&In-Reply-To=%3Ce01f25c60907071900o40978291u96496d81efd13643%40mail.gmail.com%3E"
       TITLE="[Openocd-development] More results on Hardware breakpoints	LM3S6918">jmk.engineer at gmail.com
       </A><BR>
    <I>Wed Jul  8 04:00:53 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="009277.html">[Openocd-development] More results on Hardware breakpoints LM3S6918
</A></li>
        <LI>Next message: <A HREF="009290.html">[Openocd-development] GDB connect/disconnect writeup
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#9321">[ date ]</a>
              <a href="thread.html#9321">[ thread ]</a>
              <a href="subject.html#9321">[ subject ]</a>
              <a href="author.html#9321">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>To all,

I posted this question on luminaries forum, and
someone said maybe my compiler optimzations were causing the problem
with breakpoints.

Quote: =============
Re:HW breakpoints LM3S parts gnu/openOCD
My little group are good appliance operators - using a paid version of
IAR. And we have - like you at times - noted similar behavior.

Our cure was to systematically reduce the code/compiler optimizations
- believe this is worth your try.

Delays and many compilers don't seem to get along - removing the
delays and substituting some &quot;time wasting&quot; function may also help.

Agree that &quot;free&quot; is compelling - but sometimes you &quot;have to deliver&quot;
- which has steered us toward paid tools...

Good luck.
Unquote: ============


Does this make sense ?

Are there any other JLink issues with the current openOCD ??
My problem related to ARM-USB-TINY though as well as JLink, it seemed.

Best regards,

Joe

<A HREF="http://www.luminarymicro.com/component/option,com_joomlaboard/Itemid,92/func,view/id,5897/catid,5/">http://www.luminarymicro.com/component/option,com_joomlaboard/Itemid,92/func,view/id,5897/catid,5/</A>

On Tue, Jul 7, 2009 at 11:45 AM, Joseph Kuss&lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">jmk.engineer at gmail.com</A>&gt; wrote:
&gt;<i> I had this problem before , but to see if I could shake it out, I did
</I>&gt;<i> the following things
</I>&gt;<i>
</I>&gt;<i> 1) Switch hardware JTAG debugger from olimex ARM-USB-TINY to Segger/IAR Jlink
</I>&gt;<i> 2) Rebuild pretty much the latest posible version of openocd svn2459.
</I>&gt;<i>
</I>&gt;<i> But my problem still exists.
</I>&gt;<i>
</I>&gt;<i> I need the ability to use at least &#160;one hardware breakpoint.
</I>&gt;<i>
</I>&gt;<i> If I have a main program blinky.c that does the &quot;hardware hello world
</I>&gt;<i> routine&quot; of
</I>&gt;<i> blinking an LED, with an infinite loop with a delay loop inside it to pace the
</I>&gt;<i> toggling of the LED, and I put the break point outside of the delay
</I>&gt;<i> loop, right upon
</I>&gt;<i> the line of code that blinks the led. This should allow me to
</I>&gt;<i> stop/break at each toggle
</I>&gt;<i> point of the LED.
</I>&gt;<i>
</I>&gt;<i> // Breakpoint set at line 24:
</I>&gt;<i>
</I>&gt;<i> // 22: &#160;while (1)
</I>&gt;<i> // 23: &#160;{
</I>&gt;<i> // 24: &#160; &#160;LED_PORT_DATA ^= LED_PIN; &#160;// Toggle LED
</I>&gt;<i> // 25: &#160; &#160;delay(DELAY_COUNT); &#160; &#160; &#160; &#160;// Wait...
</I>&gt;<i> // 26: &#160;}
</I>&gt;<i>
</I>&gt;<i> Instead this does not work, the breakpoint there looks invisible to the debugger
</I>&gt;<i> gdb/open ocd, and the program free runs.
</I>&gt;<i>
</I>&gt;<i> But... I can stop the free running program in gdb with a control c.
</I>&gt;<i>
</I>&gt;<i> Then if I tell gdb to jump to the first line of my (normally one time
</I>&gt;<i> execution startup
</I>&gt;<i> code) , then it is able to continue and halt at the occurrence of the
</I>&gt;<i> desired breakpoint,
</I>&gt;<i> showing that this breakpoint has not been cancelled or erased.
</I>&gt;<i>
</I>&gt;<i> So what is going on ?
</I>&gt;<i>
</I>&gt;<i> Here is an interspersed record of debug from open OCD and what I entered
</I>&gt;<i> and saw with gdb:
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i> //^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
</I>&gt;<i>
</I>&gt;<i> //=======================
</I>&gt;<i> // Start of openOCD svn2459, compiled for jlink debugger only
</I>&gt;<i> // This was done to be sure that problem was not just with ARM-USB-TINY
</I>&gt;<i> // debugger. , gdb is started below at next comment section
</I>&gt;<i> //=======================
</I>&gt;<i> Debug: 10 15 configuration.c:83 find_file(): found Eagle100_Jlink-setup.cfg
</I>&gt;<i> Debug: 12 15 command.c:68 script_debug(): command - interface
</I>&gt;<i> Debug: 13 15 command.c:77 script_debug(): interface - argv[0]=ocd_interface
</I>&gt;<i> Debug: 14 15 command.c:77 script_debug(): interface - argv[1]=jlink
</I>&gt;<i> Debug: 16 15 command.c:68 script_debug(): command - jtag_khz
</I>&gt;<i> Debug: 17 15 command.c:77 script_debug(): jtag_khz - argv[0]=ocd_jtag_khz
</I>&gt;<i> Debug: 18 15 command.c:77 script_debug(): jtag_khz - argv[1]=500
</I>&gt;<i> Debug: 19 15 core.c:1268 jtag_config_khz(): handle jtag khz
</I>&gt;<i> User : 20 15 command.c:396 command_print(): 500 kHz
</I>&gt;<i> Debug: 22 15 command.c:68 script_debug(): command - jtag_nsrst_delay
</I>&gt;<i> Debug: 23 15 command.c:77 script_debug(): jtag_nsrst_delay -
</I>&gt;<i> argv[0]=ocd_jtag_nsrst_delay
</I>&gt;<i> Debug: 24 15 command.c:77 script_debug(): jtag_nsrst_delay - argv[1]=100
</I>&gt;<i> User : 25 15 command.c:396 command_print(): jtag_nsrst_delay: 100
</I>&gt;<i> Debug: 27 15 command.c:68 script_debug(): command - jtag_ntrst_delay
</I>&gt;<i> Debug: 28 15 command.c:77 script_debug(): jtag_ntrst_delay -
</I>&gt;<i> argv[0]=ocd_jtag_ntrst_delay
</I>&gt;<i> Debug: 29 15 command.c:77 script_debug(): jtag_ntrst_delay - argv[1]=100
</I>&gt;<i> User : 30 15 command.c:396 command_print(): jtag_ntrst_delay: 100
</I>&gt;<i> Debug: 32 15 command.c:68 script_debug(): command - reset_config
</I>&gt;<i> Debug: 33 15 command.c:77 script_debug(): reset_config -
</I>&gt;<i> argv[0]=ocd_reset_config
</I>&gt;<i> Debug: 34 15 command.c:77 script_debug(): reset_config - argv[1]=srst_only
</I>&gt;<i> Debug: 35 15 tcl.c:237 jim_newtap_cmd(): Creating New Tap, Chip:
</I>&gt;<i> lm3s6918, Tap: cpu, Dotted: lm3s6918.cpu, 8 params
</I>&gt;<i> Debug: 36 15 tcl.c:253 jim_newtap_cmd(): Processing option: -irlen
</I>&gt;<i> Debug: 37 15 tcl.c:253 jim_newtap_cmd(): Processing option: -ircapture
</I>&gt;<i> Debug: 38 15 tcl.c:253 jim_newtap_cmd(): Processing option: -irmask
</I>&gt;<i> Debug: 39 15 tcl.c:253 jim_newtap_cmd(): Processing option: -expected-id
</I>&gt;<i> Debug: 40 15 core.c:1116 jtag_tap_init(): Created Tap: lm3s6918.cpu @
</I>&gt;<i> abs position 0, irlen 4, capture: 0x1 mask: 0xf
</I>&gt;<i> Debug: 41 15 target.c:4292 jim_target(): Target command params:
</I>&gt;<i> Debug: 42 15 target.c:4293 jim_target(): target create lm3s6918.cpu
</I>&gt;<i> cortex_m3 -endian little -chain-position lm3s6918.cpu -variant lm3s
</I>&gt;<i> Debug: 44 15 command.c:68 script_debug(): command - bank
</I>&gt;<i> Debug: 45 15 command.c:77 script_debug(): bank - argv[0]=ocd_flash_bank
</I>&gt;<i> Debug: 46 15 command.c:77 script_debug(): bank - argv[1]=stellaris
</I>&gt;<i> Debug: 47 15 command.c:77 script_debug(): bank - argv[2]=0
</I>&gt;<i> Debug: 48 15 command.c:77 script_debug(): bank - argv[3]=0
</I>&gt;<i> Debug: 49 15 command.c:77 script_debug(): bank - argv[4]=0
</I>&gt;<i> Debug: 50 15 command.c:77 script_debug(): bank - argv[5]=0
</I>&gt;<i> Debug: 51 15 command.c:77 script_debug(): bank - argv[6]=0
</I>&gt;<i> Debug: 53 15 command.c:68 script_debug(): command - gdb_memory_map
</I>&gt;<i> Debug: 54 15 command.c:77 script_debug(): gdb_memory_map -
</I>&gt;<i> argv[0]=ocd_gdb_memory_map
</I>&gt;<i> Debug: 55 15 command.c:77 script_debug(): gdb_memory_map - argv[1]=enable
</I>&gt;<i> Debug: 56 31 configuration.c:83 find_file(): found DebugPgm.cfg
</I>&gt;<i> Debug: 58 31 command.c:68 script_debug(): command - telnet_port
</I>&gt;<i> Debug: 59 31 command.c:77 script_debug(): telnet_port - argv[0]=ocd_telnet_port
</I>&gt;<i> Debug: 60 31 command.c:77 script_debug(): telnet_port - argv[1]=4444
</I>&gt;<i> Debug: 62 31 command.c:68 script_debug(): command - gdb_port
</I>&gt;<i> Debug: 63 31 command.c:77 script_debug(): gdb_port - argv[0]=ocd_gdb_port
</I>&gt;<i> Debug: 64 31 command.c:77 script_debug(): gdb_port - argv[1]=3333
</I>&gt;<i> Debug: 66 31 command.c:68 script_debug(): command - init
</I>&gt;<i> Debug: 67 31 command.c:77 script_debug(): init - argv[0]=ocd_init
</I>&gt;<i> Debug: 68 31 openocd.c:129 handle_init_command(): target init complete
</I>&gt;<i> Debug: 69 47 jlink.c:881 jlink_usb_open(): usb ep in 81
</I>&gt;<i> Debug: 70 47 jlink.c:881 jlink_usb_open(): usb ep out 02
</I>&gt;<i> Info : 71 78 jlink.c:579 jlink_get_version_info(): J-Link ARM V6
</I>&gt;<i> compiled Apr &#160;1 2009 11:56:10
</I>&gt;<i> Info : 72 78 jlink.c:592 jlink_get_version_info(): JLink caps 0x19ff7bbf
</I>&gt;<i> Info : 73 78 jlink.c:611 jlink_get_version_info(): JLink hw version 60000
</I>&gt;<i> Info : 74 78 jlink.c:627 jlink_get_version_info(): JLink max mem block 8832
</I>&gt;<i> Info : 75 78 jlink.c:540 jlink_get_status(): Vref = 3.274 TCK = 1 TDI
</I>&gt;<i> = 0 TDO = 1 TMS = 0 SRST = 1 TRST = 1
</I>&gt;<i>
</I>&gt;<i> Info : 76 78 jlink.c:338 jlink_init(): J-Link JTAG Interface ready
</I>&gt;<i> Debug: 77 78 jlink.c:483 jlink_reset(): trst: 0, srst: 0
</I>&gt;<i> Debug: 78 109 openocd.c:136 handle_init_command(): jtag interface init complete
</I>&gt;<i> Debug: 79 109 core.c:1161 jtag_init_inner(): Init JTAG chain
</I>&gt;<i> Debug: 80 109 core.c:291 jtag_call_event_callbacks(): jtag event: JTAG
</I>&gt;<i> controller reset (RESET or TRST)
</I>&gt;<i> Debug: 81 109 core.c:807 jtag_reset_callback(): -
</I>&gt;<i> Info : 82 109 core.c:874 jtag_examine_chain_display(): JTAG tap:
</I>&gt;<i> lm3s6918.cpu tap/device found: 0x3ba00477 (mfg: 0x23b, part: 0xba00,
</I>&gt;<i> ver: 0x3)
</I>&gt;<i> Info : 83 109 core.c:933 jtag_examine_chain_match_tap(): JTAG Tap/device matched
</I>&gt;<i> Debug: 84 109 openocd.c:142 handle_init_command(): jtag init complete
</I>&gt;<i> Debug: 85 109 arm_adi_v5.c:960 ahbap_debugport_init():
</I>&gt;<i> Debug: 86 125 arm_adi_v5.c:1005 ahbap_debugport_init(): AHB-AP ID
</I>&gt;<i> Register 0x14770011, Debug ROM Address 0xe00ff003
</I>&gt;<i> Debug: 87 125 target.c:1342 target_read_u32(): address: 0xe000ed00,
</I>&gt;<i> value: 0x411fc231
</I>&gt;<i> Debug: 88 125 cortex_m3.c:1467 cortex_m3_examine(): CORTEX-M3 processor detected
</I>&gt;<i> Debug: 89 125 cortex_m3.c:1468 cortex_m3_examine(): cpuid: 0x411fc231
</I>&gt;<i> Debug: 90 125 target.c:1342 target_read_u32(): address: 0xe000e004,
</I>&gt;<i> value: 0x00000001
</I>&gt;<i> Debug: 91 125 target.c:1342 target_read_u32(): address: 0xe000e100,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 92 125 cortex_m3.c:1476 cortex_m3_examine(): interrupt
</I>&gt;<i> enable[0] = 0x00000000
</I>&gt;<i> Debug: 93 140 target.c:1342 target_read_u32(): address: 0xe000e104,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 94 140 cortex_m3.c:1476 cortex_m3_examine(): interrupt
</I>&gt;<i> enable[1] = 0x00000000
</I>&gt;<i> Debug: 95 140 target.c:1342 target_read_u32(): address: 0xe0002000,
</I>&gt;<i> value: 0x00000260
</I>&gt;<i> Debug: 96 140 cortex_m3.c:1492 cortex_m3_examine(): FPB fpcr 0x260,
</I>&gt;<i> numcode 6, numlit 2
</I>&gt;<i> Debug: 97 140 target.c:1342 target_read_u32(): address: 0xe0001000,
</I>&gt;<i> value: 0x40000000
</I>&gt;<i> Debug: 98 140 openocd.c:145 handle_init_command(): jtag examine complete
</I>&gt;<i> Debug: 99 140 openocd.c:151 handle_init_command(): flash init complete
</I>&gt;<i> Debug: 100 140 openocd.c:155 handle_init_command(): mflash init complete
</I>&gt;<i> Debug: 101 140 openocd.c:159 handle_init_command(): NAND init complete
</I>&gt;<i> Debug: 102 140 openocd.c:163 handle_init_command(): pld init complete
</I>&gt;<i> Debug: 103 156 gdb_server.c:2236 gdb_init(): gdb service for target
</I>&gt;<i> cortex_m3 at port 3333
</I>&gt;<i> Debug: 105 156 command.c:68 script_debug(): command - reset
</I>&gt;<i> Debug: 106 156 command.c:77 script_debug(): reset - argv[0]=ocd_reset
</I>&gt;<i> Debug: 107 156 target.c:4292 jim_target(): Target command params:
</I>&gt;<i> Debug: 108 156 target.c:4293 jim_target(): target names
</I>&gt;<i> Debug: 109 156 target.c:3411 target_handle_event(): event: 11
</I>&gt;<i> reset-start - no action
</I>&gt;<i> Debug: 110 156 core.c:1208 jtag_init_reset(): Trying to bring the JTAG
</I>&gt;<i> controller to life by asserting TRST / RESET
</I>&gt;<i> Debug: 111 156 jlink.c:483 jlink_reset(): trst: 0, srst: 0
</I>&gt;<i> Debug: 112 171 core.c:653 jtag_add_reset(): SRST line released
</I>&gt;<i> Debug: 113 171 core.c:660 jtag_add_reset(): JTAG reset with RESET
</I>&gt;<i> instead of TRST
</I>&gt;<i> Debug: 114 171 core.c:291 jtag_call_event_callbacks(): jtag event:
</I>&gt;<i> JTAG controller reset (RESET or TRST)
</I>&gt;<i> Debug: 115 171 core.c:807 jtag_reset_callback(): -
</I>&gt;<i> Debug: 116 327 jlink.c:483 jlink_reset(): trst: 0, srst: 1
</I>&gt;<i> Debug: 117 343 core.c:649 jtag_add_reset(): SRST line asserted
</I>&gt;<i> Debug: 118 343 core.c:660 jtag_add_reset(): JTAG reset with RESET
</I>&gt;<i> instead of TRST
</I>&gt;<i> Debug: 119 343 core.c:291 jtag_call_event_callbacks(): jtag event:
</I>&gt;<i> JTAG controller reset (RESET or TRST)
</I>&gt;<i> Debug: 120 343 core.c:807 jtag_reset_callback(): -
</I>&gt;<i> Debug: 121 343 jlink.c:483 jlink_reset(): trst: 0, srst: 1
</I>&gt;<i> Debug: 122 359 core.c:649 jtag_add_reset(): SRST line asserted
</I>&gt;<i> Debug: 124 515 jlink.c:483 jlink_reset(): trst: 0, srst: 0
</I>&gt;<i> Debug: 125 530 core.c:653 jtag_add_reset(): SRST line released
</I>&gt;<i> Debug: 126 842 core.c:1161 jtag_init_inner(): Init JTAG chain
</I>&gt;<i> Debug: 127 842 core.c:291 jtag_call_event_callbacks(): jtag event:
</I>&gt;<i> JTAG controller reset (RESET or TRST)
</I>&gt;<i> Debug: 128 842 core.c:807 jtag_reset_callback(): -
</I>&gt;<i> Info : 129 842 core.c:874 jtag_examine_chain_display(): JTAG tap:
</I>&gt;<i> lm3s6918.cpu tap/device found: 0x3ba00477 (mfg: 0x23b, part: 0xba00,
</I>&gt;<i> ver: 0x3)
</I>&gt;<i> Info : 130 842 core.c:933 jtag_examine_chain_match_tap(): JTAG
</I>&gt;<i> Tap/device matched
</I>&gt;<i> Debug: 131 842 target.c:4292 jim_target(): Target command params:
</I>&gt;<i> Debug: 132 842 target.c:4293 jim_target(): target names
</I>&gt;<i> Debug: 133 842 arm_adi_v5.c:960 ahbap_debugport_init():
</I>&gt;<i> Debug: 134 858 arm_adi_v5.c:1005 ahbap_debugport_init(): AHB-AP ID
</I>&gt;<i> Register 0x14770011, Debug ROM Address 0xe00ff003
</I>&gt;<i> Debug: 135 858 target.c:4292 jim_target(): Target command params:
</I>&gt;<i> Debug: 136 858 target.c:4293 jim_target(): target names
</I>&gt;<i> Debug: 137 858 target.c:3411 target_handle_event(): event: 12
</I>&gt;<i> reset-assert-pre - no action
</I>&gt;<i> Debug: 138 858 cortex_m3.c:756 cortex_m3_assert_reset(): target-&gt;state: unknown
</I>&gt;<i> Debug: 139 858 cortex_m3.c:178 cortex_m3_clear_halt(): &#160;NVIC_DFSR 0x1
</I>&gt;<i> Debug: 140 873 target.c:1342 target_read_u32(): address: 0x400fe000,
</I>&gt;<i> value: 0x10010002
</I>&gt;<i> Debug: 141 873 cortex_m3.c:839 cortex_m3_assert_reset(): Using
</I>&gt;<i> Luminary Reset: SYSRESETREQ
</I>&gt;<i> Debug: 142 873 target.c:3411 target_handle_event(): event: 13
</I>&gt;<i> reset-assert-post - no action
</I>&gt;<i> Debug: 143 873 target.c:4292 jim_target(): Target command params:
</I>&gt;<i> Debug: 144 873 target.c:4293 jim_target(): target names
</I>&gt;<i> Debug: 145 873 target.c:3411 target_handle_event(): event: 14
</I>&gt;<i> reset-deassert-pre - no action
</I>&gt;<i> Debug: 146 873 cortex_m3.c:867 cortex_m3_deassert_reset(): target-&gt;state: reset
</I>&gt;<i> Debug: 147 951 jlink.c:483 jlink_reset(): trst: 0, srst: 0
</I>&gt;<i> Debug: 148 967 core.c:653 jtag_add_reset(): SRST line released
</I>&gt;<i> Debug: 149 967 target.c:3411 target_handle_event(): event: 15
</I>&gt;<i> reset-deassert-post - no action
</I>&gt;<i> Debug: 150 967 target.c:4292 jim_target(): Target command params:
</I>&gt;<i> Debug: 151 967 target.c:4293 jim_target(): target names
</I>&gt;<i> Debug: 152 967 target.c:3411 target_handle_event(): event: 21
</I>&gt;<i> reset-end - no action
</I>&gt;<i> Debug: 154 1279 cortex_m3.c:488 cortex_m3_poll(): Exit from reset with
</I>&gt;<i> dcb_dhcsr 0x411fc231
</I>&gt;<i> Debug: 155 1279 cortex_m3.c:252 cortex_m3_endreset_event(): DCB_DEMCR
</I>&gt;<i> = 0xfa050000
</I>&gt;<i> Debug: 156 1279 target.c:1419 target_write_u32(): address: 0xe0002000,
</I>&gt;<i> value: 0x00000003
</I>&gt;<i> Debug: 157 1279 target.c:1419 target_write_u32(): address: 0xe0002008,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 158 1295 target.c:1419 target_write_u32(): address: 0xe000200c,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 159 1295 target.c:1419 target_write_u32(): address: 0xe0002010,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 160 1295 target.c:1419 target_write_u32(): address: 0xe0002014,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 161 1295 target.c:1419 target_write_u32(): address: 0xe0002018,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 162 1295 target.c:1419 target_write_u32(): address: 0xe000201c,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 163 1310 target.c:1419 target_write_u32(): address: 0xe0002020,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 164 1310 target.c:1419 target_write_u32(): address: 0xe0002024,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 165 1310 target.c:1419 target_write_u32(): address: 0xe0001020,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 166 1310 target.c:1419 target_write_u32(): address: 0xe0001024,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 167 1310 target.c:1419 target_write_u32(): address: 0xe0001028,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 168 1326 target.c:1419 target_write_u32(): address: 0xe0001030,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 169 1326 target.c:1419 target_write_u32(): address: 0xe0001034,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 170 1326 target.c:1419 target_write_u32(): address: 0xe0001038,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 171 1326 target.c:1419 target_write_u32(): address: 0xe0001040,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 172 1326 target.c:1419 target_write_u32(): address: 0xe0001044,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 173 1341 target.c:1419 target_write_u32(): address: 0xe0001048,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 174 1341 target.c:1419 target_write_u32(): address: 0xe0001050,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 175 1341 target.c:1419 target_write_u32(): address: 0xe0001054,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 176 1341 target.c:1419 target_write_u32(): address: 0xe0001058,
</I>&gt;<i> value: 0x00000000
</I>&gt;<i> Debug: 178 1357 command.c:68 script_debug(): command - init
</I>&gt;<i> Debug: 179 1357 command.c:77 script_debug(): init - argv[0]=ocd_init
</I>&gt;<i> =========================
</I>&gt;<i> // ABOVE IS BEFFORE START OF GDB - GNU gdb from (Sourcery G++ lite
</I>&gt;<i> 2009q1-161) 6.8.50.20081022-cvs
</I>&gt;<i> =========================
</I>&gt;<i> // NOW DO:
</I>&gt;<i> // (gdb) file blinky.out
</I>&gt;<i> // (gdb) target remote localhost:3333
</I>&gt;<i> //==========================
</I>&gt;<i> Info : 180 537350 server.c:79 add_connection(): accepting 'gdb'
</I>&gt;<i> connection from 0
</I>&gt;<i> Debug: 181 537350 breakpoints.c:160 breakpoint_clear_target(): Delete
</I>&gt;<i> all breakpoints for target: cortex_m3
</I>&gt;<i> Debug: 182 537350 breakpoints.c:287 watchpoint_clear_target(): Delete
</I>&gt;<i> all watchpoints for target: cortex_m3
</I>&gt;<i> Debug: 183 537350 cortex_m3.c:532 cortex_m3_halt(): target-&gt;state: running
</I>&gt;<i> Debug: 184 537350 cortex_m3.c:385 cortex_m3_debug_entry():
</I>&gt;<i> Debug: 185 537365 cortex_m3.c:178 cortex_m3_clear_halt(): &#160;NVIC_DFSR 0x1
</I>&gt;<i> Debug: 186 537365 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 0 &#160;value 0x7a11f
</I>&gt;<i> Debug: 187 537365 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 1 &#160;value 0x400243fc
</I>&gt;<i> Debug: 188 537381 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 2 &#160;value 0x0
</I>&gt;<i> Debug: 189 537381 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 3 &#160;value 0x3c5df
</I>&gt;<i> Debug: 190 537381 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 4 &#160;value 0x5139b80
</I>&gt;<i> Debug: 191 537381 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 5 &#160;value 0x111315e
</I>&gt;<i> Debug: 192 537381 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 6 &#160;value 0x1300e045
</I>&gt;<i> Debug: 193 537397 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 7 &#160;value 0x51810940
</I>&gt;<i> Debug: 194 537397 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 8 &#160;value 0xf4051988
</I>&gt;<i> Debug: 195 537397 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 9 &#160;value 0xc141c099
</I>&gt;<i> Debug: 196 537397 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 10 &#160;value 0x442de000
</I>&gt;<i> Debug: 197 537397 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 11 &#160;value 0xf9609d5c
</I>&gt;<i> Debug: 198 537412 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 12 &#160;value 0x20000000
</I>&gt;<i> Debug: 199 537412 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 13 &#160;value 0x200003d0
</I>&gt;<i> Debug: 200 537412 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 14 &#160;value 0xfffffff9
</I>&gt;<i> Debug: 201 537412 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 15 &#160;value 0xf0
</I>&gt;<i> Debug: 202 537412 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 16 &#160;value 0x81000002
</I>&gt;<i> Debug: 203 537428 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 17 &#160;value 0x200003d0
</I>&gt;<i> Debug: 204 537428 cortex_m3.c:1262 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from core reg 18 &#160;value 0x54019018
</I>&gt;<i> Debug: 205 537428 cortex_m3.c:1288 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from special reg 19 value 0x0
</I>&gt;<i> Debug: 206 537428 cortex_m3.c:1288 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from special reg 20 value 0x0
</I>&gt;<i> Debug: 207 537428 cortex_m3.c:1288 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from special reg 21 value 0x0
</I>&gt;<i> Debug: 208 537428 cortex_m3.c:1288 cortex_m3_load_core_reg_u32(): load
</I>&gt;<i> from special reg 22 value 0x0
</I>&gt;<i> Debug: 209 537443 cortex_m3.c:370
</I>&gt;<i> cortex_m3_examine_exception_reason(): NMI SHCSR 0x20000, SR 0x0, CFSR
</I>&gt;<i> 0xffffffff, AR 0xffffffff
</I>&gt;<i> Debug: 210 537443 cortex_m3.c:447 cortex_m3_debug_entry(): entered
</I>&gt;<i> debug state in core mode: Handler at PC 0xf0, target-&gt;state: halted
</I>&gt;<i> Debug: 211 537443 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 4 (early-halted)
</I>&gt;<i> Debug: 212 537443 target.c:3411 target_handle_event(): event: 4
</I>&gt;<i> early-halted - no action
</I>&gt;<i> Debug: 213 537443 target.c:3411 target_handle_event(): event: 4
</I>&gt;<i> early-halted - no action
</I>&gt;<i> Debug: 214 537443 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 5 (halted)
</I>&gt;<i> Debug: 215 537443 target.c:3411 target_handle_event(): event: 5 halted
</I>&gt;<i> - no action
</I>&gt;<i> User : 216 537443 target.c:1100 target_arch_state(): target state: halted
</I>&gt;<i> User : 217 537443 armv7m.c:469 armv7m_arch_state(): target halted due
</I>&gt;<i> to debug-request, current mode: Handler NMI
</I>&gt;<i> xPSR: 0x81000002 pc: 0x000000f0
</I>&gt;<i> Debug: 218 537443 target.c:3411 target_handle_event(): event: 5 halted
</I>&gt;<i> - no action
</I>&gt;<i> Debug: 219 537443 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 10 (gdb-end)
</I>&gt;<i> Debug: 220 537443 target.c:3411 target_handle_event(): event: 10
</I>&gt;<i> gdb-end - no action
</I>&gt;<i> Debug: 221 537443 target.c:3411 target_handle_event(): event: 10
</I>&gt;<i> gdb-end - no action
</I>&gt;<i> Debug: 222 537443 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 26 (gdb-attach)
</I>&gt;<i> Debug: 223 537443 target.c:3411 target_handle_event(): event: 26
</I>&gt;<i> gdb-attach - no action
</I>&gt;<i> Debug: 224 537443 target.c:3411 target_handle_event(): event: 26
</I>&gt;<i> gdb-attach - no action
</I>&gt;<i> Debug: 225 537443 gdb_server.c:809 gdb_new_connection(): New GDB
</I>&gt;<i> Connection: 1, Target lm3s6918.cpu, state: halted
</I>&gt;<i> Debug: 226 537443 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'qSupported'
</I>&gt;<i> Debug: 227 537443 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'QStartNoAckMode'
</I>&gt;<i> Warn : 228 537443 gdb_server.c:580 gdb_get_packet_inner():
</I>&gt;<i> acknowledgment received, but no packet pending
</I>&gt;<i> Debug: 229 537443 gdb_server.c:2058 gdb_input_inner(): received packet: 'Hg0'
</I>&gt;<i> Debug: 230 537443 gdb_server.c:2058 gdb_input_inner(): received packet: '?'
</I>&gt;<i> Debug: 231 537443 gdb_server.c:2058 gdb_input_inner(): received packet: 'Hc-1'
</I>&gt;<i> Debug: 232 537443 gdb_server.c:2058 gdb_input_inner(): received packet: 'qC'
</I>&gt;<i> Debug: 233 537443 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'qOffsets'
</I>&gt;<i> Debug: 234 537443 gdb_server.c:2058 gdb_input_inner(): received packet: 'Hg0'
</I>&gt;<i> Debug: 235 537443 gdb_server.c:2058 gdb_input_inner(): received packet: 'g'
</I>&gt;<i> Debug: 236 537443 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'qXfer:memory-map:read::0,fff'
</I>&gt;<i> Debug: 237 537459 target.c:1342 target_read_u32(): address:
</I>&gt;<i> 0x400fe000, value: 0x10010002
</I>&gt;<i> Debug: 238 537459 target.c:1342 target_read_u32(): address:
</I>&gt;<i> 0x400fe004, value: 0x10e8402d
</I>&gt;<i> Debug: 239 537459 target.c:1342 target_read_u32(): address:
</I>&gt;<i> 0x400fe008, value: 0x00ff007f
</I>&gt;<i> Debug: 240 537459 target.c:1342 target_read_u32(): address:
</I>&gt;<i> 0x400fe010, value: 0x000132ff
</I>&gt;<i> Debug: 241 537459 stellaris.c:468 stellaris_read_part_info(): did0
</I>&gt;<i> 0x10010002, did1 0x10e8402d, dc0 0xff007f, dc1 0x132ff
</I>&gt;<i> Debug: 242 537459 target.c:1342 target_read_u32(): address:
</I>&gt;<i> 0x400fe134, value: 0xffffffff
</I>&gt;<i> Debug: 243 537475 target.c:1342 target_read_u32(): address:
</I>&gt;<i> 0x400fe060, value: 0x01c00380
</I>&gt;<i> Debug: 244 537475 stellaris.c:364 stellaris_read_clock_info():
</I>&gt;<i> Stellaris RCC 1c00380
</I>&gt;<i> Debug: 245 537475 target.c:1342 target_read_u32(): address:
</I>&gt;<i> 0x400fe064, value: 0x00000640
</I>&gt;<i> Debug: 246 537475 stellaris.c:366 stellaris_read_clock_info():
</I>&gt;<i> Stellaris PLLCFG 640
</I>&gt;<i> Debug: 247 537475 stellaris.c:414 stellaris_set_flash_mode(): usecrl = 49
</I>&gt;<i> Debug: 248 537475 target.c:1419 target_write_u32(): address:
</I>&gt;<i> 0x400fe140, value: 0x00000031
</I>&gt;<i> Debug: 249 537475 target.c:1342 target_read_u32(): address:
</I>&gt;<i> 0x400fd008, value: 0x00000000
</I>&gt;<i> Debug: 250 537475 gdb_server.c:2058 gdb_input_inner(): received packet: 'mf0,4'
</I>&gt;<i> Debug: 251 537475 gdb_server.c:1197 gdb_read_memory_packet(): addr:
</I>&gt;<i> 0x000000f0, len: 0x00000004
</I>&gt;<i> Debug: 252 537475 target.c:1199 target_read_buffer(): reading buffer
</I>&gt;<i> of 4 byte at 0x000000f0
</I>&gt;<i> Debug: 253 537490 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'qSymbol::'
</I>&gt;<i> ========================
</I>&gt;<i> // At this point gdb reported
</I>&gt;<i> // my code was at &quot;NmiSR () at startup_gcc.c:190
</I>&gt;<i> // &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; 190 {
</I>&gt;<i> ========================
</I>&gt;<i> // now send:
</I>&gt;<i> // (gdb) b blinky.c:24
</I>&gt;<i> //=====================
</I>&gt;<i> Debug: 254 1006109 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'm168,2'
</I>&gt;<i> Debug: 255 1006109 gdb_server.c:1197 gdb_read_memory_packet(): addr:
</I>&gt;<i> 0x00000168, len: 0x00000002
</I>&gt;<i> Debug: 256 1006109 target.c:1199 target_read_buffer(): reading buffer
</I>&gt;<i> of 2 byte at 0x00000168
</I>&gt;<i> ========================
</I>&gt;<i> // At this point gdb reported
</I>&gt;<i> // Breakpoiht 1 at 0x168 file blinky.c, line 24.
</I>&gt;<i> ========================
</I>&gt;<i> ========================
</I>&gt;<i> // now send:
</I>&gt;<i> // (gdb) jump: startup_gcc.c:148
</I>&gt;<i> // &#160; This is line 148:
</I>&gt;<i> // &#160; void
</I>&gt;<i> // &#160; line148--&gt;&gt; ResetISR(void)
</I>&gt;<i> // &#160; {
</I>&gt;<i> // &#160;gdb reports:
</I>&gt;<i> // Line 148 is not in NmiISR. Jump anyway (y or n) y
</I>&gt;<i> // Continuing at 0xfc.
</I>&gt;<i> / &#160;Note automatically using hardware breakpoints for read-only addresses.
</I>&gt;<i> //============================
</I>&gt;<i> Debug: 257 1402989 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'Pf=fc000000'
</I>&gt;<i> Debug: 258 1402989 gdb_server.c:1101 gdb_set_register_packet(): -
</I>&gt;<i> Debug: 259 1403005 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'Z1,168,2'
</I>&gt;<i> Debug: 260 1403005 gdb_server.c:1393 gdb_breakpoint_watchpoint_packet(): -
</I>&gt;<i> Debug: 261 1403005 target.c:1419 target_write_u32(): address:
</I>&gt;<i> 0xe0002008, value: 0x40000169
</I>&gt;<i> Debug: 262 1403005 cortex_m3.c:926 cortex_m3_set_breakpoint(): fpc_num
</I>&gt;<i> 0 fpcr_value 0x40000169
</I>&gt;<i> Debug: 263 1403005 cortex_m3.c:953 cortex_m3_set_breakpoint(): BPID:
</I>&gt;<i> 0, Type: 0, Address: 0x00000168 Length: 2 (set=1)
</I>&gt;<i> Debug: 264 1403005 breakpoints.c:104 breakpoint_add(): added hardware
</I>&gt;<i> breakpoint at 0x00000168 of length 0x00000002, (BPID: 0)
</I>&gt;<i> Debug: 265 1403005 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'vCont?'
</I>&gt;<i> Debug: 266 1403005 gdb_server.c:2058 gdb_input_inner(): received packet: 'Hc0'
</I>&gt;<i> Debug: 267 1403005 gdb_server.c:2058 gdb_input_inner(): received packet: 'c'
</I>&gt;<i> Debug: 268 1403005 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 9 (gdb-start)
</I>&gt;<i> Debug: 269 1403005 target.c:3411 target_handle_event(): event: 9
</I>&gt;<i> gdb-start - no action
</I>&gt;<i> Debug: 270 1403005 target.c:3411 target_handle_event(): event: 9
</I>&gt;<i> gdb-start - no action
</I>&gt;<i> Debug: 271 1403005 gdb_server.c:1356 gdb_step_continue_packet(): -
</I>&gt;<i> Debug: 272 1403005 gdb_server.c:1370 gdb_step_continue_packet(): continue
</I>&gt;<i> Debug: 273 1403005 target.c:3411 target_handle_event(): event: 3
</I>&gt;<i> old-pre_resume - no action
</I>&gt;<i> Debug: 274 1403005 armv7m.c:125 armv7m_restore_context():
</I>&gt;<i> Debug: 275 1403005 cortex_m3.c:1327 cortex_m3_store_core_reg_u32():
</I>&gt;<i> write core reg 15 value 0xfc
</I>&gt;<i> Debug: 276 1403005 armv7m.c:234 armv7m_write_core_reg(): write core
</I>&gt;<i> reg 15 value 0xfc
</I>&gt;<i> Debug: 277 1403005 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 6 (resumed)
</I>&gt;<i> Debug: 278 1403005 target.c:3411 target_handle_event(): event: 6
</I>&gt;<i> resumed - no action
</I>&gt;<i> Debug: 279 1403020 target.c:3411 target_handle_event(): event: 6
</I>&gt;<i> resumed - no action
</I>&gt;<i> Debug: 280 1403020 cortex_m3.c:687 cortex_m3_resume(): target resumed at 0xfc
</I>&gt;<i> Debug: 281 1403051 cortex_m3.c:385 cortex_m3_debug_entry():
</I>&gt;<i> Debug: 282 1403051 cortex_m3.c:178 cortex_m3_clear_halt(): &#160;NVIC_DFSR 0x3
</I>&gt;<i> Debug: 283 1403067 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 0 &#160;value 0x20000400
</I>&gt;<i> Debug: 284 1403067 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 1 &#160;value 0x20000400
</I>&gt;<i> Debug: 285 1403067 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 2 &#160;value 0x400fe108
</I>&gt;<i> Debug: 286 1403067 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 3 &#160;value 0x40
</I>&gt;<i> Debug: 287 1403067 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 4 &#160;value 0x5139b80
</I>&gt;<i> Debug: 288 1403083 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 5 &#160;value 0x111315e
</I>&gt;<i> Debug: 289 1403083 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 6 &#160;value 0x1300e045
</I>&gt;<i> Debug: 290 1403083 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 7 &#160;value 0x51810940
</I>&gt;<i> Debug: 291 1403083 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 8 &#160;value 0xf4051988
</I>&gt;<i> Debug: 292 1403098 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 9 &#160;value 0xc141c099
</I>&gt;<i> Debug: 293 1403098 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 10 &#160;value 0x442de000
</I>&gt;<i> Debug: 294 1403098 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 11 &#160;value 0xf9609d5c
</I>&gt;<i> Debug: 295 1403098 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 12 &#160;value 0x20000000
</I>&gt;<i> Debug: 296 1403098 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 13 &#160;value 0x200003c0
</I>&gt;<i> Debug: 297 1403114 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 14 &#160;value 0x131
</I>&gt;<i> Debug: 298 1403114 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 15 &#160;value 0x168
</I>&gt;<i> Debug: 299 1403114 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 16 &#160;value 0x21000002
</I>&gt;<i> Debug: 300 1403114 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 17 &#160;value 0x200003c0
</I>&gt;<i> Debug: 301 1403129 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 18 &#160;value 0x54019018
</I>&gt;<i> Debug: 302 1403129 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 19 value 0x0
</I>&gt;<i> Debug: 303 1403129 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 20 value 0x0
</I>&gt;<i> Debug: 304 1403129 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 21 value 0x0
</I>&gt;<i> Debug: 305 1403129 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 22 value 0x0
</I>&gt;<i> Debug: 306 1403145 cortex_m3.c:370
</I>&gt;<i> cortex_m3_examine_exception_reason(): NMI SHCSR 0x20000, SR 0x0, CFSR
</I>&gt;<i> 0xffffffff, AR 0xffffffff
</I>&gt;<i> Debug: 307 1403145 cortex_m3.c:447 cortex_m3_debug_entry(): entered
</I>&gt;<i> debug state in core mode: Handler at PC 0x168, target-&gt;state: halted
</I>&gt;<i> Debug: 308 1403145 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 4 (early-halted)
</I>&gt;<i> Debug: 309 1403145 target.c:3411 target_handle_event(): event: 4
</I>&gt;<i> early-halted - no action
</I>&gt;<i> Debug: 310 1403145 target.c:3411 target_handle_event(): event: 4
</I>&gt;<i> early-halted - no action
</I>&gt;<i> Debug: 311 1403145 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 5 (halted)
</I>&gt;<i> Debug: 312 1403145 target.c:3411 target_handle_event(): event: 5
</I>&gt;<i> halted - no action
</I>&gt;<i> Debug: 313 1403145 target.c:3411 target_handle_event(): event: 5
</I>&gt;<i> halted - no action
</I>&gt;<i> Debug: 314 1403145 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 10 (gdb-end)
</I>&gt;<i> Debug: 315 1403145 target.c:3411 target_handle_event(): event: 10
</I>&gt;<i> gdb-end - no action
</I>&gt;<i> Debug: 316 1403145 target.c:3411 target_handle_event(): event: 10
</I>&gt;<i> gdb-end - no action
</I>&gt;<i> Debug: 317 1403145 gdb_server.c:2058 gdb_input_inner(): received packet: 'g'
</I>&gt;<i> Debug: 318 1403145 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'z1,168,2'
</I>&gt;<i> Debug: 319 1403145 gdb_server.c:1393 gdb_breakpoint_watchpoint_packet(): -
</I>&gt;<i> Debug: 320 1403145 cortex_m3.c:977 cortex_m3_unset_breakpoint(): BPID:
</I>&gt;<i> 0, Type: 0, Address: 0x00000168 Length: 2 (set=1)
</I>&gt;<i> Debug: 321 1403145 target.c:1419 target_write_u32(): address:
</I>&gt;<i> 0xe0002008, value: 0x00000000
</I>&gt;<i> Debug: 322 1403145 breakpoints.c:128 breakpoint_free(): BPID: 0
</I>&gt;<i> Debug: 323 1403161 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'm168,4'
</I>&gt;<i> Debug: 324 1403161 gdb_server.c:1197 gdb_read_memory_packet(): addr:
</I>&gt;<i> 0x00000168, len: 0x00000004
</I>&gt;<i> Debug: 325 1403161 target.c:1199 target_read_buffer(): reading buffer
</I>&gt;<i> of 4 byte at 0x00000168
</I>&gt;<i> ========================
</I>&gt;<i> // At this point gdb reported
</I>&gt;<i> // Breakpoiht 1, in main () at blinky.c:24
</I>&gt;<i> // 24 &#160; &#160; &#160; &#160; &#160; LED_PORT_DATA ^= LED_PIN; // Toggle LED
</I>&gt;<i> //(gdb)
</I>&gt;<i> //
</I>&gt;<i> // THE BREAK POINT WORKED !!!!!!! ONE TIME
</I>&gt;<i> //
</I>&gt;<i> // BUT NOW IF I CONTINUE ON IN MY CODE AT THIS POINT THE BREAK POINT
</I>&gt;<i> SHOULD STILL BE
</I>&gt;<i> // ACTIVE AND IT SHOULD HIT &#160;AGAIN AFTER THE DELAY LOOP AT LINE 26:
</I>&gt;<i> // 22: &#160;while (1)
</I>&gt;<i> // 23: &#160;{
</I>&gt;<i> // 24: &#160; &#160;LED_PORT_DATA ^= LED_PIN; &#160;// Toggle LED
</I>&gt;<i> // 25: &#160; &#160;delay(DELAY_COUNT); &#160; &#160; &#160; &#160;// Wait...
</I>&gt;<i> // 26: &#160;}
</I>&gt;<i> ========================
</I>&gt;<i> // LETS TRY IT
</I>&gt;<i> // NOW DO
</I>&gt;<i> //
</I>&gt;<i> // (gdb) continue
</I>&gt;<i> //=======================
</I>&gt;<i> // NOTE BREAKPOINT DID NOT HIT. &#160;INSTEAD THE PROGRAM FREE RAN WITH THE
</I>&gt;<i> BLINKING LED BLINKING REPETATIVLY.
</I>&gt;<i> // TO HALT I DO
</I>&gt;<i> // (gdb) ctrl C &#160;(^C)
</I>&gt;<i> //
</I>&gt;<i> // gdb reports:
</I>&gt;<i> // Program recievied signal SIGINT, Interrupt.
</I>&gt;<i> // 0x000001b6 in delay (cnt=value optimised out)) at blinky.c:47
</I>&gt;<i> // 47 &#160; &#160; for(i=0,j=0; i &lt; cnt; i++)
</I>&gt;<i> // So here is the open ocd response to gdb continue and ^c:
</I>&gt;<i> //========================
</I>&gt;<i> Debug: 326 2046957 gdb_server.c:2058 gdb_input_inner(): received packet: 'Hc0'
</I>&gt;<i> Debug: 327 2046957 gdb_server.c:2058 gdb_input_inner(): received packet: 's'
</I>&gt;<i> Debug: 328 2046957 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 9 (gdb-start)
</I>&gt;<i> Debug: 329 2046957 target.c:3411 target_handle_event(): event: 9
</I>&gt;<i> gdb-start - no action
</I>&gt;<i> Debug: 330 2046957 target.c:3411 target_handle_event(): event: 9
</I>&gt;<i> gdb-start - no action
</I>&gt;<i> Debug: 331 2046957 gdb_server.c:1356 gdb_step_continue_packet(): -
</I>&gt;<i> Debug: 332 2046957 gdb_server.c:1376 gdb_step_continue_packet(): step
</I>&gt;<i> Debug: 333 2046957 armv7m.c:125 armv7m_restore_context():
</I>&gt;<i> Debug: 334 2046957 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 6 (resumed)
</I>&gt;<i> Debug: 335 2046957 target.c:3411 target_handle_event(): event: 6
</I>&gt;<i> resumed - no action
</I>&gt;<i> Debug: 336 2046957 target.c:3411 target_handle_event(): event: 6
</I>&gt;<i> resumed - no action
</I>&gt;<i> Debug: 337 2046957 cortex_m3.c:739 cortex_m3_step(): target stepped
</I>&gt;<i> dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
</I>&gt;<i> Debug: 338 2046957 cortex_m3.c:385 cortex_m3_debug_entry():
</I>&gt;<i> Debug: 339 2046973 cortex_m3.c:178 cortex_m3_clear_halt(): &#160;NVIC_DFSR 0x1
</I>&gt;<i> Debug: 340 2046973 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 0 &#160;value 0x20000400
</I>&gt;<i> Debug: 341 2046973 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 1 &#160;value 0x400243fc
</I>&gt;<i> Debug: 342 2046988 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 2 &#160;value 0x400fe108
</I>&gt;<i> Debug: 343 2046988 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 3 &#160;value 0x40
</I>&gt;<i> Debug: 344 2046988 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 4 &#160;value 0x5139b80
</I>&gt;<i> Debug: 345 2046988 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 5 &#160;value 0x111315e
</I>&gt;<i> Debug: 346 2046988 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 6 &#160;value 0x1300e045
</I>&gt;<i> Debug: 347 2047004 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 7 &#160;value 0x51810940
</I>&gt;<i> Debug: 348 2047004 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 8 &#160;value 0xf4051988
</I>&gt;<i> Debug: 349 2047004 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 9 &#160;value 0xc141c099
</I>&gt;<i> Debug: 350 2047004 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 10 &#160;value 0x442de000
</I>&gt;<i> Debug: 351 2047004 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 11 &#160;value 0xf9609d5c
</I>&gt;<i> Debug: 352 2047004 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 12 &#160;value 0x20000000
</I>&gt;<i> Debug: 353 2047019 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 13 &#160;value 0x200003c0
</I>&gt;<i> Debug: 354 2047019 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 14 &#160;value 0x131
</I>&gt;<i> Debug: 355 2047019 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 15 &#160;value 0x16a
</I>&gt;<i> Debug: 356 2047019 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 16 &#160;value 0x21000002
</I>&gt;<i> Debug: 357 2047019 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 17 &#160;value 0x200003c0
</I>&gt;<i> Debug: 358 2047035 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 18 &#160;value 0x54019018
</I>&gt;<i> Debug: 359 2047035 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 19 value 0x0
</I>&gt;<i> Debug: 360 2047035 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 20 value 0x0
</I>&gt;<i> Debug: 361 2047035 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 21 value 0x0
</I>&gt;<i> Debug: 362 2047035 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 22 value 0x0
</I>&gt;<i> Debug: 363 2047051 cortex_m3.c:370
</I>&gt;<i> cortex_m3_examine_exception_reason(): NMI SHCSR 0x20000, SR 0x0, CFSR
</I>&gt;<i> 0xffffffff, AR 0xffffffff
</I>&gt;<i> Debug: 364 2047051 cortex_m3.c:447 cortex_m3_debug_entry(): entered
</I>&gt;<i> debug state in core mode: Handler at PC 0x16a, target-&gt;state: halted
</I>&gt;<i> Debug: 365 2047051 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 4 (early-halted)
</I>&gt;<i> Debug: 366 2047051 target.c:3411 target_handle_event(): event: 4
</I>&gt;<i> early-halted - no action
</I>&gt;<i> Debug: 367 2047051 target.c:3411 target_handle_event(): event: 4
</I>&gt;<i> early-halted - no action
</I>&gt;<i> Debug: 368 2047051 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 5 (halted)
</I>&gt;<i> Debug: 369 2047051 target.c:3411 target_handle_event(): event: 5
</I>&gt;<i> halted - no action
</I>&gt;<i> Debug: 370 2047051 target.c:3411 target_handle_event(): event: 5
</I>&gt;<i> halted - no action
</I>&gt;<i> Debug: 371 2047051 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 10 (gdb-end)
</I>&gt;<i> Debug: 372 2047051 target.c:3411 target_handle_event(): event: 10
</I>&gt;<i> gdb-end - no action
</I>&gt;<i> Debug: 373 2047051 target.c:3411 target_handle_event(): event: 10
</I>&gt;<i> gdb-end - no action
</I>&gt;<i> Debug: 374 2047051 cortex_m3.c:744 cortex_m3_step(): target stepped
</I>&gt;<i> dcb_dhcsr = 0x30003 nvic_icsr = 0x0
</I>&gt;<i> Debug: 375 2047051 gdb_server.c:2058 gdb_input_inner(): received packet: 'g'
</I>&gt;<i> Debug: 376 2047051 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'Z1,168,2'
</I>&gt;<i> Debug: 377 2047051 gdb_server.c:1393 gdb_breakpoint_watchpoint_packet(): -
</I>&gt;<i> Debug: 378 2047051 target.c:1419 target_write_u32(): address:
</I>&gt;<i> 0xe0002008, value: 0x40000169
</I>&gt;<i> Debug: 379 2047051 cortex_m3.c:926 cortex_m3_set_breakpoint(): fpc_num
</I>&gt;<i> 0 fpcr_value 0x40000169
</I>&gt;<i> Debug: 380 2047051 cortex_m3.c:953 cortex_m3_set_breakpoint(): BPID:
</I>&gt;<i> 1, Type: 0, Address: 0x00000168 Length: 2 (set=1)
</I>&gt;<i> Debug: 381 2047051 breakpoints.c:104 breakpoint_add(): added hardware
</I>&gt;<i> breakpoint at 0x00000168 of length 0x00000002, (BPID: 1)
</I>&gt;<i> Debug: 382 2047051 gdb_server.c:2058 gdb_input_inner(): received packet: 'Hc0'
</I>&gt;<i> Debug: 383 2047051 gdb_server.c:2058 gdb_input_inner(): received packet: 'c'
</I>&gt;<i> Debug: 384 2047051 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 9 (gdb-start)
</I>&gt;<i> Debug: 385 2047051 target.c:3411 target_handle_event(): event: 9
</I>&gt;<i> gdb-start - no action
</I>&gt;<i> Debug: 386 2047051 target.c:3411 target_handle_event(): event: 9
</I>&gt;<i> gdb-start - no action
</I>&gt;<i> Debug: 387 2047051 gdb_server.c:1356 gdb_step_continue_packet(): -
</I>&gt;<i> Debug: 388 2047051 gdb_server.c:1370 gdb_step_continue_packet(): continue
</I>&gt;<i> Debug: 389 2047051 target.c:3411 target_handle_event(): event: 3
</I>&gt;<i> old-pre_resume - no action
</I>&gt;<i> Debug: 390 2047051 armv7m.c:125 armv7m_restore_context():
</I>&gt;<i> Debug: 391 2047051 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 6 (resumed)
</I>&gt;<i> Debug: 392 2047051 target.c:3411 target_handle_event(): event: 6
</I>&gt;<i> resumed - no action
</I>&gt;<i> Debug: 393 2047051 target.c:3411 target_handle_event(): event: 6
</I>&gt;<i> resumed - no action
</I>&gt;<i> Debug: 394 2047051 cortex_m3.c:687 cortex_m3_resume(): target resumed at 0x16b
</I>&gt;<i> Debug: 395 2051746 gdb_server.c:2058 gdb_input_inner(): received packet: ''
</I>&gt;<i> Debug: 396 2051746 cortex_m3.c:532 cortex_m3_halt(): target-&gt;state: running
</I>&gt;<i> Debug: 397 2051777 cortex_m3.c:385 cortex_m3_debug_entry():
</I>&gt;<i> Debug: 398 2051777 cortex_m3.c:178 cortex_m3_clear_halt(): &#160;NVIC_DFSR 0x1
</I>&gt;<i> Debug: 399 2051793 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 0 &#160;value 0x7a11f
</I>&gt;<i> Debug: 400 2051793 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 1 &#160;value 0x400243fc
</I>&gt;<i> Debug: 401 2051793 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 2 &#160;value 0x0
</I>&gt;<i> Debug: 402 2051793 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 3 &#160;value 0x2ea53
</I>&gt;<i> Debug: 403 2051793 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 4 &#160;value 0x5139b80
</I>&gt;<i> Debug: 404 2051809 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 5 &#160;value 0x111315e
</I>&gt;<i> Debug: 405 2051809 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 6 &#160;value 0x1300e045
</I>&gt;<i> Debug: 406 2051809 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 7 &#160;value 0x51810940
</I>&gt;<i> Debug: 407 2051809 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 8 &#160;value 0xf4051988
</I>&gt;<i> Debug: 408 2051809 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 9 &#160;value 0xc141c099
</I>&gt;<i> Debug: 409 2051824 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 10 &#160;value 0x442de000
</I>&gt;<i> Debug: 410 2051824 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 11 &#160;value 0xf9609d5c
</I>&gt;<i> Debug: 411 2051824 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 12 &#160;value 0x20000000
</I>&gt;<i> Debug: 412 2051824 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 13 &#160;value 0x200003c0
</I>&gt;<i> Debug: 413 2051824 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 14 &#160;value 0x131
</I>&gt;<i> Debug: 414 2051840 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 15 &#160;value 0x1b6
</I>&gt;<i> Debug: 415 2051840 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 16 &#160;value 0x81000002
</I>&gt;<i> Debug: 416 2051840 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 17 &#160;value 0x200003c0
</I>&gt;<i> Debug: 417 2051840 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 18 &#160;value 0x54019018
</I>&gt;<i> Debug: 418 2051840 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 19 value 0x0
</I>&gt;<i> Debug: 419 2051840 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 20 value 0x0
</I>&gt;<i> Debug: 420 2051855 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 21 value 0x0
</I>&gt;<i> Debug: 421 2051855 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 22 value 0x0
</I>&gt;<i> Debug: 422 2051855 cortex_m3.c:370
</I>&gt;<i> cortex_m3_examine_exception_reason(): NMI SHCSR 0x20000, SR 0x0, CFSR
</I>&gt;<i> 0xffffffff, AR 0xffffffff
</I>&gt;<i> Debug: 423 2051855 cortex_m3.c:447 cortex_m3_debug_entry(): entered
</I>&gt;<i> debug state in core mode: Handler at PC 0x1b6, target-&gt;state: halted
</I>&gt;<i> Debug: 424 2051855 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 4 (early-halted)
</I>&gt;<i> Debug: 425 2051855 target.c:3411 target_handle_event(): event: 4
</I>&gt;<i> early-halted - no action
</I>&gt;<i> Debug: 426 2051855 target.c:3411 target_handle_event(): event: 4
</I>&gt;<i> early-halted - no action
</I>&gt;<i> Debug: 427 2051855 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 5 (halted)
</I>&gt;<i> Debug: 428 2051855 target.c:3411 target_handle_event(): event: 5
</I>&gt;<i> halted - no action
</I>&gt;<i> Debug: 429 2051855 target.c:3411 target_handle_event(): event: 5
</I>&gt;<i> halted - no action
</I>&gt;<i> Debug: 430 2051855 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 10 (gdb-end)
</I>&gt;<i> Debug: 431 2051855 target.c:3411 target_handle_event(): event: 10
</I>&gt;<i> gdb-end - no action
</I>&gt;<i> Debug: 432 2051855 target.c:3411 target_handle_event(): event: 10
</I>&gt;<i> gdb-end - no action
</I>&gt;<i> Debug: 433 2051855 gdb_server.c:2058 gdb_input_inner(): received packet: 'g'
</I>&gt;<i> Debug: 434 2051871 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'z1,168,2'
</I>&gt;<i> Debug: 435 2051871 gdb_server.c:1393 gdb_breakpoint_watchpoint_packet(): -
</I>&gt;<i> Debug: 436 2051871 cortex_m3.c:977 cortex_m3_unset_breakpoint(): BPID:
</I>&gt;<i> 1, Type: 0, Address: 0x00000168 Length: 2 (set=1)
</I>&gt;<i> Debug: 437 2051871 target.c:1419 target_write_u32(): address:
</I>&gt;<i> 0xe0002008, value: 0x00000000
</I>&gt;<i> Debug: 438 2051871 breakpoints.c:128 breakpoint_free(): BPID: 1
</I>&gt;<i> //==============
</I>&gt;<i> // Now then , I am observing the break point to work again without
</I>&gt;<i> further clearing/setting
</I>&gt;<i> // If I do the following:
</I>&gt;<i> //
</I>&gt;<i> // (gdb) jump startup_gcc.c:148
</I>&gt;<i> //==============
</I>&gt;<i> // openOCD responded:
</I>&gt;<i> //====================
</I>&gt;<i> Debug: 439 2542640 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'Pf=fc000000'
</I>&gt;<i> Debug: 440 2542640 gdb_server.c:1101 gdb_set_register_packet(): -
</I>&gt;<i> Debug: 441 2542640 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'Z1,168,2'
</I>&gt;<i> Debug: 442 2542640 gdb_server.c:1393 gdb_breakpoint_watchpoint_packet(): -
</I>&gt;<i> Debug: 443 2542640 target.c:1419 target_write_u32(): address:
</I>&gt;<i> 0xe0002008, value: 0x40000169
</I>&gt;<i> Debug: 444 2542640 cortex_m3.c:926 cortex_m3_set_breakpoint(): fpc_num
</I>&gt;<i> 0 fpcr_value 0x40000169
</I>&gt;<i> Debug: 445 2542640 cortex_m3.c:953 cortex_m3_set_breakpoint(): BPID:
</I>&gt;<i> 2, Type: 0, Address: 0x00000168 Length: 2 (set=1)
</I>&gt;<i> Debug: 446 2542640 breakpoints.c:104 breakpoint_add(): added hardware
</I>&gt;<i> breakpoint at 0x00000168 of length 0x00000002, (BPID: 2)
</I>&gt;<i> Debug: 447 2542640 gdb_server.c:2058 gdb_input_inner(): received packet: 'c'
</I>&gt;<i> Debug: 448 2542640 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 9 (gdb-start)
</I>&gt;<i> Debug: 449 2542640 target.c:3411 target_handle_event(): event: 9
</I>&gt;<i> gdb-start - no action
</I>&gt;<i> Debug: 450 2542640 target.c:3411 target_handle_event(): event: 9
</I>&gt;<i> gdb-start - no action
</I>&gt;<i> Debug: 451 2542640 gdb_server.c:1356 gdb_step_continue_packet(): -
</I>&gt;<i> Debug: 452 2542640 gdb_server.c:1370 gdb_step_continue_packet(): continue
</I>&gt;<i> Debug: 453 2542640 target.c:3411 target_handle_event(): event: 3
</I>&gt;<i> old-pre_resume - no action
</I>&gt;<i> Debug: 454 2542640 armv7m.c:125 armv7m_restore_context():
</I>&gt;<i> Debug: 455 2542640 cortex_m3.c:1327 cortex_m3_store_core_reg_u32():
</I>&gt;<i> write core reg 15 value 0xfc
</I>&gt;<i> Debug: 456 2542640 armv7m.c:234 armv7m_write_core_reg(): write core
</I>&gt;<i> reg 15 value 0xfc
</I>&gt;<i> Debug: 457 2542655 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 6 (resumed)
</I>&gt;<i> Debug: 458 2542655 target.c:3411 target_handle_event(): event: 6
</I>&gt;<i> resumed - no action
</I>&gt;<i> Debug: 459 2542655 target.c:3411 target_handle_event(): event: 6
</I>&gt;<i> resumed - no action
</I>&gt;<i> Debug: 460 2542655 cortex_m3.c:687 cortex_m3_resume(): target resumed at 0xfc
</I>&gt;<i> Debug: 461 2542733 cortex_m3.c:385 cortex_m3_debug_entry():
</I>&gt;<i> Debug: 462 2542733 cortex_m3.c:178 cortex_m3_clear_halt(): &#160;NVIC_DFSR 0x3
</I>&gt;<i> Debug: 463 2542749 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 0 &#160;value 0x20000400
</I>&gt;<i> Debug: 464 2542749 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 1 &#160;value 0x20000400
</I>&gt;<i> Debug: 465 2542749 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 2 &#160;value 0x400fe108
</I>&gt;<i> Debug: 466 2542749 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 3 &#160;value 0x40
</I>&gt;<i> Debug: 467 2542749 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 4 &#160;value 0x5139b80
</I>&gt;<i> Debug: 468 2542765 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 5 &#160;value 0x111315e
</I>&gt;<i> Debug: 469 2542765 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 6 &#160;value 0x1300e045
</I>&gt;<i> Debug: 470 2542765 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 7 &#160;value 0x51810940
</I>&gt;<i> Debug: 471 2542765 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 8 &#160;value 0xf4051988
</I>&gt;<i> Debug: 472 2542765 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 9 &#160;value 0xc141c099
</I>&gt;<i> Debug: 473 2542780 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 10 &#160;value 0x442de000
</I>&gt;<i> Debug: 474 2542780 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 11 &#160;value 0xf9609d5c
</I>&gt;<i> Debug: 475 2542780 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 12 &#160;value 0x20000000
</I>&gt;<i> Debug: 476 2542780 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 13 &#160;value 0x200003b0
</I>&gt;<i> Debug: 477 2542780 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 14 &#160;value 0x131
</I>&gt;<i> Debug: 478 2542796 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 15 &#160;value 0x168
</I>&gt;<i> Debug: 479 2542796 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 16 &#160;value 0x21000002
</I>&gt;<i> Debug: 480 2542796 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 17 &#160;value 0x200003b0
</I>&gt;<i> Debug: 481 2542796 cortex_m3.c:1262 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from core reg 18 &#160;value 0x54019018
</I>&gt;<i> Debug: 482 2542796 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 19 value 0x0
</I>&gt;<i> Debug: 483 2542796 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 20 value 0x0
</I>&gt;<i> Debug: 484 2542811 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 21 value 0x0
</I>&gt;<i> Debug: 485 2542811 cortex_m3.c:1288 cortex_m3_load_core_reg_u32():
</I>&gt;<i> load from special reg 22 value 0x0
</I>&gt;<i> Debug: 486 2542811 cortex_m3.c:370
</I>&gt;<i> cortex_m3_examine_exception_reason(): NMI SHCSR 0x20000, SR 0x0, CFSR
</I>&gt;<i> 0xffffffff, AR 0xffffffff
</I>&gt;<i> Debug: 487 2542811 cortex_m3.c:447 cortex_m3_debug_entry(): entered
</I>&gt;<i> debug state in core mode: Handler at PC 0x168, target-&gt;state: halted
</I>&gt;<i> Debug: 488 2542811 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 4 (early-halted)
</I>&gt;<i> Debug: 489 2542811 target.c:3411 target_handle_event(): event: 4
</I>&gt;<i> early-halted - no action
</I>&gt;<i> Debug: 490 2542811 target.c:3411 target_handle_event(): event: 4
</I>&gt;<i> early-halted - no action
</I>&gt;<i> Debug: 491 2542811 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 5 (halted)
</I>&gt;<i> Debug: 492 2542811 target.c:3411 target_handle_event(): event: 5
</I>&gt;<i> halted - no action
</I>&gt;<i> Debug: 493 2542811 target.c:3411 target_handle_event(): event: 5
</I>&gt;<i> halted - no action
</I>&gt;<i> Debug: 494 2542811 target.c:838 target_call_event_callbacks(): target
</I>&gt;<i> event 10 (gdb-end)
</I>&gt;<i> Debug: 495 2542811 target.c:3411 target_handle_event(): event: 10
</I>&gt;<i> gdb-end - no action
</I>&gt;<i> Debug: 496 2542811 target.c:3411 target_handle_event(): event: 10
</I>&gt;<i> gdb-end - no action
</I>&gt;<i> Debug: 497 2542811 gdb_server.c:2058 gdb_input_inner(): received packet: 'g'
</I>&gt;<i> Debug: 498 2542811 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'z1,168,2'
</I>&gt;<i> Debug: 499 2542811 gdb_server.c:1393 gdb_breakpoint_watchpoint_packet(): -
</I>&gt;<i> Debug: 500 2542811 cortex_m3.c:977 cortex_m3_unset_breakpoint(): BPID:
</I>&gt;<i> 2, Type: 0, Address: 0x00000168 Length: 2 (set=1)
</I>&gt;<i> Debug: 501 2542811 target.c:1419 target_write_u32(): address:
</I>&gt;<i> 0xe0002008, value: 0x00000000
</I>&gt;<i> Debug: 502 2542811 breakpoints.c:128 breakpoint_free(): BPID: 2
</I>&gt;<i> Debug: 503 2542827 gdb_server.c:2058 gdb_input_inner(): received
</I>&gt;<i> packet: 'm168,4'
</I>&gt;<i> Debug: 504 2543451 gdb_server.c:1197 gdb_read_memory_packet(): addr:
</I>&gt;<i> 0x00000168, len: 0x00000004
</I>&gt;<i> Debug: 505 2543451 target.c:1199 target_read_buffer(): reading buffer
</I>&gt;<i> of 4 byte at 0x00000168
</I>&gt;<i> ========================
</I>&gt;<i> // At this point gdb reported AGAIN GOOD !
</I>&gt;<i> // Breakpoiht 1, in main () at blinky.c:24
</I>&gt;<i> // 24 &#160; &#160; &#160; &#160; &#160; LED_PORT_DATA ^= LED_PIN; // Toggle LED
</I>&gt;<i> //(gdb)
</I>&gt;<i> //
</I>&gt;<i> // THE BREAK POINT WORKED AGAIN BUT ONLY IF IT CAME ABOUT BY
</I>&gt;<i> // CALLING THE STARTUP CODE FIRST - THIS IS NOT NORMAL $$$$$$$$$$$$$$$$$$$
</I>&gt;<i>
</I>&gt;<i> //====================
</I>&gt;<i>
</I>&gt;<i> // ANY IDEAS AS TO WHAT IS GOING ON WILL HELP
</I>&gt;<i>
</I>&gt;<i> Best regards,
</I>&gt;<i>
</I>&gt;<i> Joe
</I>&gt;<i>
</I>
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="009277.html">[Openocd-development] More results on Hardware breakpoints LM3S6918
</A></li>
	<LI>Next message: <A HREF="009290.html">[Openocd-development] GDB connect/disconnect writeup
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#9321">[ date ]</a>
              <a href="thread.html#9321">[ thread ]</a>
              <a href="subject.html#9321">[ subject ]</a>
              <a href="author.html#9321">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
