{
  "module_name": "emu10k1.h",
  "hash_id": "2e0ece7be2ed3b016a3cc04211546ac05f79cac3e9a1a9995ab28a8f4ca7aea9",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/sound/emu10k1.h",
  "human_readable_source": " \n \n#ifndef _UAPI__SOUND_EMU10K1_H\n#define _UAPI__SOUND_EMU10K1_H\n\n#ifdef __linux__\n#include <linux/types.h>\n#endif\n\n \n\n#define EMU10K1_FX8010_PCM_COUNT\t\t8\n\n \n#define __EMU10K1_DECLARE_BITMAP(name,bits) \\\n\tunsigned long name[(bits) / (sizeof(unsigned long) * 8)]\n\n \n#define iMAC0\t 0x00\t \n#define iMAC1\t 0x01\t \n#define iMAC2\t 0x02\t \n#define iMAC3\t 0x03\t \n#define iMACINT0 0x04\t \n#define iMACINT1 0x05\t \n#define iACC3\t 0x06\t \n#define iMACMV   0x07\t \n#define iANDXOR  0x08\t \n#define iTSTNEG  0x09\t \n#define iLIMITGE 0x0a\t \n#define iLIMITLT 0x0b\t \n#define iLOG\t 0x0c\t \n#define iEXP\t 0x0d\t \n#define iINTERP  0x0e\t \n#define iSKIP    0x0f\t \n\n#define LOWORD_OPX_MASK\t\t0x000ffc00\t \n#define LOWORD_OPY_MASK\t\t0x000003ff\t \n#define HIWORD_OPCODE_MASK\t0x00f00000\t \n#define HIWORD_RESULT_MASK\t0x000ffc00\t \n#define HIWORD_OPA_MASK\t\t0x000003ff\t \n\n \n#define A_LOWORD_OPX_MASK\t0x007ff000\n#define A_LOWORD_OPY_MASK\t0x000007ff\n#define A_HIWORD_OPCODE_MASK\t0x0f000000\n#define A_HIWORD_RESULT_MASK\t0x007ff000\n#define A_HIWORD_OPA_MASK\t0x000007ff\n\n \n#define FXBUS(x)\t(0x00 + (x))\t \n#define EXTIN(x)\t(0x10 + (x))\t \n#define EXTOUT(x)\t(0x20 + (x))\t \n#define FXBUS2(x)\t(0x30 + (x))\t \n\t\t\t\t\t \n\n#define A_FXBUS(x)\t(0x00 + (x))\t \n#define A_EXTIN(x)\t(0x40 + (x))\t \n#define A_P16VIN(x)\t(0x50 + (x))\t \n#define A_EXTOUT(x)\t(0x60 + (x))\t \n#define A_FXBUS2(x)\t(0x80 + (x))\t \n#define A_EMU32OUTH(x)\t(0xa0 + (x))\t \n#define A_EMU32OUTL(x)\t(0xb0 + (x))\t \n#define A3_EMU32IN(x)\t(0x160 + (x))\t \n#define A3_EMU32OUT(x)\t(0x1E0 + (x))\t \n\n#define C_00000000\t0x40\n#define C_00000001\t0x41\n#define C_00000002\t0x42\n#define C_00000003\t0x43\n#define C_00000004\t0x44\n#define C_00000008\t0x45\n#define C_00000010\t0x46\n#define C_00000020\t0x47\n#define C_00000100\t0x48\n#define C_00010000\t0x49\n#define C_00080000\t0x4a\n#define C_10000000\t0x4b\n#define C_20000000\t0x4c\n#define C_40000000\t0x4d\n#define C_80000000\t0x4e\n#define C_7fffffff\t0x4f\n#define C_ffffffff\t0x50\n#define C_fffffffe\t0x51\n#define C_c0000000\t0x52\n#define C_4f1bbcdc\t0x53\n#define C_5a7ef9db\t0x54\n#define C_00100000\t0x55\t\t \n#define GPR_ACCU\t0x56\t\t \n#define GPR_COND\t0x57\t\t \n#define GPR_NOISE0\t0x58\t\t \n#define GPR_NOISE1\t0x59\t\t \n#define GPR_IRQ\t\t0x5a\t\t \n#define GPR_DBAC\t0x5b\t\t \n\n \n#define A_C_00000000\t0xc0\n#define A_C_00000001\t0xc1\n#define A_C_00000002\t0xc2\n#define A_C_00000003\t0xc3\n#define A_C_00000004\t0xc4\n#define A_C_00000008\t0xc5\n#define A_C_00000010\t0xc6\n#define A_C_00000020\t0xc7\n#define A_C_00000100\t0xc8\n#define A_C_00010000\t0xc9\n#define A_C_00000800\t0xca\n#define A_C_10000000\t0xcb\n#define A_C_20000000\t0xcc\n#define A_C_40000000\t0xcd\n#define A_C_80000000\t0xce\n#define A_C_7fffffff\t0xcf\n#define A_C_ffffffff\t0xd0\n#define A_C_fffffffe\t0xd1\n#define A_C_c0000000\t0xd2\n#define A_C_4f1bbcdc\t0xd3\n#define A_C_5a7ef9db\t0xd4\n#define A_C_00100000\t0xd5\n#define A_GPR_ACCU\t0xd6\t\t \n#define A_GPR_COND\t0xd7\t\t \n#define A_GPR_NOISE0\t0xd8\t\t \n#define A_GPR_NOISE1\t0xd9\t\t \n#define A_GPR_IRQ\t0xda\t\t \n#define A_GPR_DBAC\t0xdb\t\t \n#define A_GPR_DBACE\t0xde\t\t \n\n \n#define FXGPREGBASE\t\t0x100\t\t \n#define A_FXGPREGBASE\t\t0x400\t\t \n\n#define A_TANKMEMCTLREGBASE\t0x100\t\t \n#define A_TANKMEMCTLREG_MASK\t0x1f\t\t \n\n \n \n \n#define TANKMEMDATAREGBASE\t0x200\t\t \n#define TANKMEMDATAREG_MASK\t0x000fffff\t \n\n \n#define TANKMEMADDRREGBASE\t0x300\t\t \n#define TANKMEMADDRREG_ADDR_MASK 0x000fffff\t \n#define TANKMEMADDRREG_CLEAR\t0x00800000\t \n#define TANKMEMADDRREG_ALIGN\t0x00400000\t \n#define TANKMEMADDRREG_WRITE\t0x00200000\t \n#define TANKMEMADDRREG_READ\t0x00100000\t \n\n#define GPR(x)\t\t(FXGPREGBASE + (x))  \n#define ITRAM_DATA(x)\t(TANKMEMDATAREGBASE + 0x00 + (x))  \n#define ETRAM_DATA(x)\t(TANKMEMDATAREGBASE + 0x80 + (x))  \n#define ITRAM_ADDR(x)\t(TANKMEMADDRREGBASE + 0x00 + (x))  \n#define ETRAM_ADDR(x)\t(TANKMEMADDRREGBASE + 0x80 + (x))  \n\n#define A_GPR(x)\t(A_FXGPREGBASE + (x))\n#define A_ITRAM_DATA(x)\t(TANKMEMDATAREGBASE + 0x00 + (x))  \n#define A_ETRAM_DATA(x)\t(TANKMEMDATAREGBASE + 0xc0 + (x))  \n#define A_ITRAM_ADDR(x)\t(TANKMEMADDRREGBASE + 0x00 + (x))  \n#define A_ETRAM_ADDR(x)\t(TANKMEMADDRREGBASE + 0xc0 + (x))  \n#define A_ITRAM_CTL(x)\t(A_TANKMEMCTLREGBASE + 0x00 + (x))  \n#define A_ETRAM_CTL(x)\t(A_TANKMEMCTLREGBASE + 0xc0 + (x))  \n\n \n#define CC_REG_NORMALIZED C_00000001\n#define CC_REG_BORROW\tC_00000002\n#define CC_REG_MINUS\tC_00000004\n#define CC_REG_ZERO\tC_00000008\n#define CC_REG_SATURATE\tC_00000010\n#define CC_REG_NONZERO\tC_00000100\n\n#define A_CC_REG_NORMALIZED\tA_C_00000001\n#define A_CC_REG_BORROW\t\tA_C_00000002\n#define A_CC_REG_MINUS\t\tA_C_00000004\n#define A_CC_REG_ZERO\t\tA_C_00000008\n#define A_CC_REG_SATURATE\tA_C_00000010\n#define A_CC_REG_NONZERO\tA_C_00000100\n\n \n\n\n\n#define FXBUS_PCM_LEFT\t\t0x00\n#define FXBUS_PCM_RIGHT\t\t0x01\n#define FXBUS_PCM_LEFT_REAR\t0x02\n#define FXBUS_PCM_RIGHT_REAR\t0x03\n#define FXBUS_MIDI_LEFT\t\t0x04\n#define FXBUS_MIDI_RIGHT\t0x05\n#define FXBUS_PCM_CENTER\t0x06\n#define FXBUS_PCM_LFE\t\t0x07\n#define FXBUS_PCM_LEFT_FRONT\t0x08\n#define FXBUS_PCM_RIGHT_FRONT\t0x09\n#define FXBUS_MIDI_REVERB\t0x0c\n#define FXBUS_MIDI_CHORUS\t0x0d\n#define FXBUS_PCM_LEFT_SIDE\t0x0e\n#define FXBUS_PCM_RIGHT_SIDE\t0x0f\n#define FXBUS_PT_LEFT\t\t0x14\n#define FXBUS_PT_RIGHT\t\t0x15\n\n \n#define EXTIN_AC97_L\t   0x00\t \n#define EXTIN_AC97_R\t   0x01\t \n#define EXTIN_SPDIF_CD_L   0x02\t \n#define EXTIN_SPDIF_CD_R   0x03\t \n#define EXTIN_ZOOM_L\t   0x04\t \n#define EXTIN_ZOOM_R\t   0x05\t \n#define EXTIN_TOSLINK_L\t   0x06\t \n#define EXTIN_TOSLINK_R    0x07\t \n#define EXTIN_LINE1_L\t   0x08\t \n#define EXTIN_LINE1_R\t   0x09\t \n#define EXTIN_COAX_SPDIF_L 0x0a\t \n#define EXTIN_COAX_SPDIF_R 0x0b  \n#define EXTIN_LINE2_L\t   0x0c\t \n#define EXTIN_LINE2_R\t   0x0d\t \n\n \n#define EXTOUT_AC97_L\t   0x00\t \n#define EXTOUT_AC97_R\t   0x01\t \n#define EXTOUT_TOSLINK_L   0x02\t \n#define EXTOUT_TOSLINK_R   0x03\t \n#define EXTOUT_AC97_CENTER 0x04\t \n#define EXTOUT_AC97_LFE\t   0x05  \n#define EXTOUT_HEADPHONE_L 0x06\t \n#define EXTOUT_HEADPHONE_R 0x07\t \n#define EXTOUT_REAR_L\t   0x08\t \n#define EXTOUT_REAR_R\t   0x09\t \n#define EXTOUT_ADC_CAP_L   0x0a\t \n#define EXTOUT_ADC_CAP_R   0x0b\t \n#define EXTOUT_MIC_CAP\t   0x0c\t \n#define EXTOUT_AC97_REAR_L 0x0d\t \n#define EXTOUT_AC97_REAR_R 0x0e\t \n#define EXTOUT_ACENTER\t   0x11  \n#define EXTOUT_ALFE\t   0x12  \n\n \n#define A_EXTIN_AC97_L\t\t0x00\t \n#define A_EXTIN_AC97_R\t\t0x01\t \n#define A_EXTIN_SPDIF_CD_L\t0x02\t \n#define A_EXTIN_SPDIF_CD_R\t0x03\t \n#define A_EXTIN_OPT_SPDIF_L     0x04     \n#define A_EXTIN_OPT_SPDIF_R     0x05      \n#define A_EXTIN_LINE2_L\t\t0x08\t \n#define A_EXTIN_LINE2_R\t\t0x09\t \n#define A_EXTIN_ADC_L\t\t0x0a     \n#define A_EXTIN_ADC_R\t\t0x0b     \n#define A_EXTIN_AUX2_L\t\t0x0c\t \n#define A_EXTIN_AUX2_R\t\t0x0d\t \n\n \n#define A_EXTOUT_FRONT_L\t0x00\t \n#define A_EXTOUT_FRONT_R\t0x01\t \n#define A_EXTOUT_CENTER\t\t0x02\t \n#define A_EXTOUT_LFE\t\t0x03\t \n#define A_EXTOUT_HEADPHONE_L\t0x04\t \n#define A_EXTOUT_HEADPHONE_R\t0x05\t \n#define A_EXTOUT_REAR_L\t\t0x06\t \n#define A_EXTOUT_REAR_R\t\t0x07\t \n#define A_EXTOUT_AFRONT_L\t0x08\t \n#define A_EXTOUT_AFRONT_R\t0x09\t \n#define A_EXTOUT_ACENTER\t0x0a\t \n#define A_EXTOUT_ALFE\t\t0x0b\t \n#define A_EXTOUT_ASIDE_L\t0x0c\t \n#define A_EXTOUT_ASIDE_R\t0x0d\t \n#define A_EXTOUT_AREAR_L\t0x0e\t \n#define A_EXTOUT_AREAR_R\t0x0f\t \n#define A_EXTOUT_AC97_L\t\t0x10\t \n#define A_EXTOUT_AC97_R\t\t0x11\t \n#define A_EXTOUT_ADC_CAP_L\t0x16\t \n#define A_EXTOUT_ADC_CAP_R\t0x17\t \n#define A_EXTOUT_MIC_CAP\t0x18\t \n\n \n#define EMU10K1_DBG_ZC\t\t\t0x80000000\t \n#define EMU10K1_DBG_SATURATION_OCCURED\t0x02000000\t \n#define EMU10K1_DBG_SATURATION_ADDR\t0x01ff0000\t \n#define EMU10K1_DBG_SINGLE_STEP\t\t0x00008000\t \n#define EMU10K1_DBG_STEP\t\t0x00004000\t \n#define EMU10K1_DBG_CONDITION_CODE\t0x00003e00\t \n#define EMU10K1_DBG_SINGLE_STEP_ADDR\t0x000001ff\t \n\n \n#define A_DBG_ZC\t\t\t0x40000000\t \n#define A_DBG_SATURATION_OCCURED\t0x20000000\n#define A_DBG_SATURATION_ADDR\t\t0x0ffc0000\n#define A_DBG_SINGLE_STEP\t\t0x00020000\t \n#define A_DBG_STEP\t\t\t0x00010000\n#define A_DBG_CONDITION_CODE\t\t0x0000f800\n#define A_DBG_STEP_ADDR\t\t\t0x000003ff\n\nstruct snd_emu10k1_fx8010_info {\n\tunsigned int internal_tram_size;\t \n\tunsigned int external_tram_size;\t \n\tchar fxbus_names[16][32];\t\t \n\tchar extin_names[16][32];\t\t \n\tchar extout_names[32][32];\t\t \n\tunsigned int gpr_controls;\t\t \n};\n\n#define EMU10K1_GPR_TRANSLATION_NONE\t\t0\n#define EMU10K1_GPR_TRANSLATION_TABLE100\t1\n#define EMU10K1_GPR_TRANSLATION_BASS\t\t2\n#define EMU10K1_GPR_TRANSLATION_TREBLE\t\t3\n#define EMU10K1_GPR_TRANSLATION_ONOFF\t\t4\n#define EMU10K1_GPR_TRANSLATION_NEGATE\t\t5\n#define EMU10K1_GPR_TRANSLATION_NEG_TABLE100\t6\n\nenum emu10k1_ctl_elem_iface {\n\tEMU10K1_CTL_ELEM_IFACE_MIXER = 2,\t \n\tEMU10K1_CTL_ELEM_IFACE_PCM = 3,\t\t \n};\n\nstruct emu10k1_ctl_elem_id {\n\tunsigned int pad;\t\t \n\tint iface;\t\t\t \n\tunsigned int device;\t\t \n\tunsigned int subdevice;\t\t \n\tunsigned char name[44];\t\t \n\tunsigned int index;\t\t \n};\n\nstruct snd_emu10k1_fx8010_control_gpr {\n\tstruct emu10k1_ctl_elem_id id;\t \n\tunsigned int vcount;\t\t \n\tunsigned int count;\t\t \n\tunsigned short gpr[32];\t\t \n\tint value[32];\t\t\t \n\tint min;\t\t\t \n\tint max;\t\t\t \n\tunsigned int translation;\t \n\tconst unsigned int *tlv;\n};\n\n \nstruct snd_emu10k1_fx8010_control_old_gpr {\n\tstruct emu10k1_ctl_elem_id id;\n\tunsigned int vcount;\n\tunsigned int count;\n\tunsigned short gpr[32];\n\tunsigned int value[32];\n\tunsigned int min;\n\tunsigned int max;\n\tunsigned int translation;\n};\n\nstruct snd_emu10k1_fx8010_code {\n\tchar name[128];\n\n\t__EMU10K1_DECLARE_BITMAP(gpr_valid, 0x200);  \n\t__u32 *gpr_map;\t\t\t \n\n\tunsigned int gpr_add_control_count;  \n\tstruct snd_emu10k1_fx8010_control_gpr *gpr_add_controls;  \n\n\tunsigned int gpr_del_control_count;  \n\tstruct emu10k1_ctl_elem_id *gpr_del_controls;  \n\n\tunsigned int gpr_list_control_count;  \n\tunsigned int gpr_list_control_total;  \n\tstruct snd_emu10k1_fx8010_control_gpr *gpr_list_controls;  \n\n\t__EMU10K1_DECLARE_BITMAP(tram_valid, 0x100);  \n\t__u32 *tram_data_map;\t\t   \n\t__u32 *tram_addr_map;\t\t   \n\n\t__EMU10K1_DECLARE_BITMAP(code_valid, 1024);  \n\t__u32 *code;\t\t\t   \n};\n\nstruct snd_emu10k1_fx8010_tram {\n\tunsigned int address;\t\t \n\tunsigned int size;\t\t \n\tunsigned int *samples;\t\t \n\t\t\t\t\t \n};\n\nstruct snd_emu10k1_fx8010_pcm_rec {\n\tunsigned int substream;\t\t \n\tunsigned int res1;\t\t \n\tunsigned int channels;\t\t \n\tunsigned int tram_start;\t \n\tunsigned int buffer_size;\t \n\tunsigned short gpr_size;\t\t \n\tunsigned short gpr_ptr;\t\t \n\tunsigned short gpr_count;\t \n\tunsigned short gpr_tmpcount;\t \n\tunsigned short gpr_trigger;\t \n\tunsigned short gpr_running;\t \n\tunsigned char pad;\t\t \n\tunsigned char etram[32];\t \n\tunsigned int res2;\t\t \n};\n\n#define SNDRV_EMU10K1_VERSION\t\tSNDRV_PROTOCOL_VERSION(1, 0, 1)\n\n#define SNDRV_EMU10K1_IOCTL_INFO\t_IOR ('H', 0x10, struct snd_emu10k1_fx8010_info)\n#define SNDRV_EMU10K1_IOCTL_CODE_POKE\t_IOW ('H', 0x11, struct snd_emu10k1_fx8010_code)\n#define SNDRV_EMU10K1_IOCTL_CODE_PEEK\t_IOWR('H', 0x12, struct snd_emu10k1_fx8010_code)\n#define SNDRV_EMU10K1_IOCTL_TRAM_SETUP\t_IOW ('H', 0x20, int)\n#define SNDRV_EMU10K1_IOCTL_TRAM_POKE\t_IOW ('H', 0x21, struct snd_emu10k1_fx8010_tram)\n#define SNDRV_EMU10K1_IOCTL_TRAM_PEEK\t_IOWR('H', 0x22, struct snd_emu10k1_fx8010_tram)\n#define SNDRV_EMU10K1_IOCTL_PCM_POKE\t_IOW ('H', 0x30, struct snd_emu10k1_fx8010_pcm_rec)\n#define SNDRV_EMU10K1_IOCTL_PCM_PEEK\t_IOWR('H', 0x31, struct snd_emu10k1_fx8010_pcm_rec)\n#define SNDRV_EMU10K1_IOCTL_PVERSION\t_IOR ('H', 0x40, int)\n#define SNDRV_EMU10K1_IOCTL_STOP\t_IO  ('H', 0x80)\n#define SNDRV_EMU10K1_IOCTL_CONTINUE\t_IO  ('H', 0x81)\n#define SNDRV_EMU10K1_IOCTL_ZERO_TRAM_COUNTER _IO ('H', 0x82)\n#define SNDRV_EMU10K1_IOCTL_SINGLE_STEP\t_IOW ('H', 0x83, int)\n#define SNDRV_EMU10K1_IOCTL_DBG_READ\t_IOR ('H', 0x84, int)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}