Analysis & Synthesis report for uartEx
Sun Feb 21 15:02:50 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                              ;
+-----------------------------+-------------------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Feb 21 15:02:50 2021                           ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition ;
; Revision Name               ; uartEx                                                      ;
; Top-level Entity Name       ; MyComputer_Verilog                                          ;
; Family                      ; Cyclone V                                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                                   ;
; Total registers             ; N/A until Partition Merge                                   ;
; Total pins                  ; N/A until Partition Merge                                   ;
; Total virtual pins          ; N/A until Partition Merge                                   ;
; Total block memory bits     ; N/A until Partition Merge                                   ;
; Total PLLs                  ; N/A until Partition Merge                                   ;
; Total DLLs                  ; N/A until Partition Merge                                   ;
+-----------------------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; MyComputer_Verilog ; uartEx             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition
    Info: Processing started: Sun Feb 21 15:00:27 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uartEx -c uartEx
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "CPEN391_Computer.qsys"
Info (12250): 2021.02.21.15:00:43 Progress: Loading CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys
Info (12250): 2021.02.21.15:00:44 Progress: Reading input file
Info (12250): 2021.02.21.15:00:44 Progress: Adding ARM_A9_HPS [altera_hps 19.1]
Info (12250): 2021.02.21.15:00:45 Progress: Parameterizing module ARM_A9_HPS
Info (12250): 2021.02.21.15:00:45 Progress: Adding HEX0_1 [altera_avalon_pio 19.1]
Info (12250): 2021.02.21.15:00:45 Progress: Parameterizing module HEX0_1
Info (12250): 2021.02.21.15:00:45 Progress: Adding HEX2_3 [altera_avalon_pio 19.1]
Info (12250): 2021.02.21.15:00:45 Progress: Parameterizing module HEX2_3
Info (12250): 2021.02.21.15:00:45 Progress: Adding HEX4_5 [altera_avalon_pio 19.1]
Info (12250): 2021.02.21.15:00:45 Progress: Parameterizing module HEX4_5
Info (12250): 2021.02.21.15:00:45 Progress: Adding IO_Bridge [altera_up_avalon_to_external_bus_bridge 18.0]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module IO_Bridge
Info (12250): 2021.02.21.15:00:46 Progress: Adding Interval_Timer [altera_avalon_timer 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module Interval_Timer
Info (12250): 2021.02.21.15:00:46 Progress: Adding JTAG_To_FPGA_Bridge [altera_jtag_avalon_master 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module JTAG_To_FPGA_Bridge
Info (12250): 2021.02.21.15:00:46 Progress: Adding JTAG_To_HPS_Bridge [altera_jtag_avalon_master 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module JTAG_To_HPS_Bridge
Info (12250): 2021.02.21.15:00:46 Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module JTAG_UART_for_ARM_0
Info (12250): 2021.02.21.15:00:46 Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module JTAG_UART_for_ARM_1
Info (12250): 2021.02.21.15:00:46 Progress: Adding LCD_0 [altera_avalon_pio 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module LCD_0
Info (12250): 2021.02.21.15:00:46 Progress: Adding LEDS [altera_avalon_pio 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module LEDS
Info (12250): 2021.02.21.15:00:46 Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module Onchip_SRAM
Info (12250): 2021.02.21.15:00:46 Progress: Adding PushButtons [altera_avalon_pio 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module PushButtons
Info (12250): 2021.02.21.15:00:46 Progress: Adding SDRAM [altera_avalon_new_sdram_controller 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module SDRAM
Info (12250): 2021.02.21.15:00:46 Progress: Adding Slider_Switches [altera_avalon_pio 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module Slider_Switches
Info (12250): 2021.02.21.15:00:46 Progress: Adding SysID [altera_avalon_sysid_qsys 19.1]
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module SysID
Info (12250): 2021.02.21.15:00:46 Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 17.1]
Warning (12251): Altera_up_avalon_sys_sdram_pll: Catalog mismatch; expected v18.0 but found v17.1
Info (12250): 2021.02.21.15:00:46 Progress: Parameterizing module System_PLL
Info (12250): 2021.02.21.15:00:46 Progress: Adding bit_flipper_0 [bit_flipper 1.0]
Info (12250): 2021.02.21.15:00:47 Progress: Parameterizing module bit_flipper_0
Info (12250): 2021.02.21.15:00:47 Progress: Building connections
Info (12250): 2021.02.21.15:00:47 Progress: Parameterizing connections
Info (12250): 2021.02.21.15:00:47 Progress: Validating
Info (12250): 2021.02.21.15:01:03 Progress: Done reading input file
Info (12250): CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): CPEN391_Computer.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): CPEN391_Computer.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning (12251): CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated.
Info (12250): CPEN391_Computer.System_PLL: Refclk Freq: 50.0
Warning (12251): CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info (12250): CPEN391_Computer: Generating CPEN391_Computer "CPEN391_Computer" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning (12251): ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning (12251): ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning (12251): ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning (12251): ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info (12250): ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info (12250): ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning (12251): ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): ARM_A9_HPS: "CPEN391_Computer" instantiated altera_hps "ARM_A9_HPS"
Info (12250): HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'
Info (12250): HEX0_1:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0002_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0002_HEX0_1_gen//CPEN391_Computer_HEX0_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'
Info (12250): HEX0_1: "CPEN391_Computer" instantiated altera_avalon_pio "HEX0_1"
Info (12250): IO_Bridge: Starting Generation of Avalon to External Bus Bridge
Info (12250): IO_Bridge: "CPEN391_Computer" instantiated altera_up_avalon_to_external_bus_bridge "IO_Bridge"
Info (12250): Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'
Info (12250): Interval_Timer:   Generation command is [exec C:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0004_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0004_Interval_Timer_gen//CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'
Info (12250): Interval_Timer: "CPEN391_Computer" instantiated altera_avalon_timer "Interval_Timer"
Info (12250): JTAG_To_FPGA_Bridge: "CPEN391_Computer" instantiated altera_jtag_avalon_master "JTAG_To_FPGA_Bridge"
Info (12250): JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'
Info (12250): JTAG_UART_for_ARM_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0005_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0005_JTAG_UART_for_ARM_0_gen//CPEN391_Computer_JTAG_UART_for_ARM_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'
Info (12250): JTAG_UART_for_ARM_0: "CPEN391_Computer" instantiated altera_avalon_jtag_uart "JTAG_UART_for_ARM_0"
Info (12250): LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'
Info (12250): LCD_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0006_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0006_LCD_0_gen//CPEN391_Computer_LCD_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'
Info (12250): LCD_0: "CPEN391_Computer" instantiated altera_avalon_pio "LCD_0"
Info (12250): LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'
Info (12250): LEDS:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0007_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0007_LEDS_gen//CPEN391_Computer_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'
Info (12250): LEDS: "CPEN391_Computer" instantiated altera_avalon_pio "LEDS"
Info (12250): Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'
Info (12250): Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0008_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0008_Onchip_SRAM_gen//CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'
Info (12250): Onchip_SRAM: "CPEN391_Computer" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info (12250): PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'
Info (12250): PushButtons:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0009_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0009_PushButtons_gen//CPEN391_Computer_PushButtons_component_configuration.pl  --do_build_sim=0  ]
Info (12250): PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'
Info (12250): PushButtons: "CPEN391_Computer" instantiated altera_avalon_pio "PushButtons"
Info (12250): SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'
Info (12250): SDRAM:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0010_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0010_SDRAM_gen//CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'
Info (12250): SDRAM: "CPEN391_Computer" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info (12250): Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'
Info (12250): Slider_Switches:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0011_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0011_Slider_Switches_gen//CPEN391_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'
Info (12250): Slider_Switches: "CPEN391_Computer" instantiated altera_avalon_pio "Slider_Switches"
Info (12250): SysID: "CPEN391_Computer" instantiated altera_avalon_sysid_qsys "SysID"
Info (12250): System_PLL: "CPEN391_Computer" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info (12250): Bit_flipper_0: "CPEN391_Computer" instantiated bit_flipper "bit_flipper_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "CPEN391_Computer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Mm_interconnect_1: "CPEN391_Computer" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "CPEN391_Computer" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_mapper_001: "CPEN391_Computer" instantiated altera_irq_mapper "irq_mapper_001"
Info (12250): Rst_controller: "CPEN391_Computer" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info (12250): Jtag_phy_embedded_in_jtag_master: "JTAG_To_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "JTAG_To_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "JTAG_To_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "JTAG_To_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info (12250): Sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info (12250): Reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): JTAG_To_FPGA_Bridge_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "JTAG_To_FPGA_Bridge_master_translator"
Info (12250): SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info (12250): ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info (12250): JTAG_To_FPGA_Bridge_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "JTAG_To_FPGA_Bridge_master_agent"
Info (12250): SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Router_018: "mm_interconnect_0" instantiated altera_merlin_router "router_018"
Info (12250): ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_st_pipeline_base.v
Info (12250): SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_st_pipeline_stage.sv
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_013: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_013"
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_013: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_013"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv
Info (12250): ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter"
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_address_alignment.sv
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of "{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command "{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/harme/AppData/Local/Temp/alt8679_8194447731103617053.dir/0004_seq_gen/hps_AC_ROM.hex
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
Error (12252): Border: Execution of script generate_hps_sdram.tcl failed
Error (12252): Border: 2021.02.21.15:02:20 Info:
Error (12252): Border: ********************************************************************************************************************
Error (12252): Border: 
Error (12252): Border: Use qsys-generate for a simpler command-line interface for generating IP.
Error (12252): Border: 
Error (12252): Border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error (12252): Border: 
Error (12252): Border: ********************************************************************************************************************
Warning (12251): Ignored parameter assignment device=5CSEMA5F31C6
Warning (12251): Ignored parameter assignment extended_family_support=true
Warning (12251): Hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning (12251): Hps_sdram.seq: This module has no ports or interfaces
Warning (12251): Hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
Warning (12251): Hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
Warning (12251): Hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
Warning (12251): Hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
Warning (12251): Hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
Info (12250): Hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for QUARTUS_SYNTH
Info (12250): Pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Info (12250): P0: Generating clock pair generator
Info (12250): P0: Generating hps_sdram_p0_altdqdqs
Info (12250): P0:
Info (12250): P0: *****************************
Info (12250): P0:
Info (12250): P0: Remember to run the hps_sdram_p0_pin_assignments.tcl
Info (12250): P0: script after running Synthesis and before Fitting.
Info (12250): P0:
Info (12250): P0: *****************************
Info (12250): P0:
Info (12250): P0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error (12252): Border: 2021.02.21.15:02:42 Error: seq: Error during execution of "{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error (12252): Border: 2021.02.21.15:02:42 Error: seq: Execution of command "{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error (12252): Border: 2021.02.21.15:02:42 Error: seq: child process exited abnormally
Error (12252): Border: 2021.02.21.15:02:42 Error: seq: add_fileset_file: No such file C:/Users/harme/AppData/Local/Temp/alt8679_8194447731103617053.dir/0004_seq_gen/hps_AC_ROM.hex
Error (12252): Border: while executing
Error (12252): Border: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error (12252): Border: ("foreach" body line 4)
Error (12252): Border: invoked from within
Error (12252): Border: "foreach file_pathname $return_files_sw {
Error (12252): Border:         _dprint 1 "Preparing to add $file_pathname"
Error (12252): Border:         set file_name [file tail $file_pathname]
Error (12252): Border:         add_fileset_file $..."
Error (12252): Border: (procedure "generate_sw" line 18)
Error (12252): Border: invoked from within
Error (12252): Border: "generate_sw $name $fileset"
Error (12252): Border: ("if" then script line 4)
Error (12252): Border: invoked from within
Error (12252): Border: "if {[string compare -nocase $fileset QUARTUS_SYNTH] == 0} {
Error (12252): Border:         set top_level_file "altera_mem_if_hhp_qseq_synth_top.v"
Error (12252): Border:         add_fileset_file $top_level_fi..."
Error (12252): Border: (procedure "generate_files" line 4)
Error (12252): Border: invoked from within
Error (12252): Border: "generate_files $name QUARTUS_SYNTH"
Error (12252): Border: (procedure "generate_synth" line 3)
Error (12252): Border: invoked from within
Error (12252): Border: "generate_synth altera_mem_if_hhp_qseq_synth_top"
Info (12250): Seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
Error (12252): Border: 2021.02.21.15:02:42 Error: Generation stopped, 3 or more modules remaining
Info (12250): Hps_sdram: Done "hps_sdram" with 7 modules, 33 files
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Error (12252): Generation stopped, 2 or more modules remaining
Info (12250): CPEN391_Computer: Done "CPEN391_Computer" with 71 modules, 129 files
Info (12249): Finished elaborating Platform Designer system entity "CPEN391_Computer.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd
    Info (12022): Found design unit 1: gh_shift_reg_se_sl-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd Line: 33
    Info (12023): Found entity 1: gh_shift_reg_se_sl File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_pl_sl.vhd
    Info (12022): Found design unit 1: gh_shift_reg_PL_sl-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_sl.vhd Line: 34
    Info (12023): Found entity 1: gh_shift_reg_PL_sl File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_sl.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd
    Info (12022): Found design unit 1: gh_register_ce-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd Line: 33
    Info (12023): Found entity 1: gh_register_ce File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd
    Info (12022): Found design unit 1: gh_jkff-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd Line: 33
    Info (12023): Found entity 1: gh_jkff File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_decode_3to8.vhd
    Info (12022): Found design unit 1: gh_decode_3to8-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_3to8.vhd Line: 31
    Info (12023): Found entity 1: gh_decode_3to8 File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_3to8.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_parity_gen_serial.vhd
    Info (12022): Found design unit 1: gh_parity_gen_Serial-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_parity_gen_Serial.vhd Line: 31
    Info (12023): Found entity 1: gh_parity_gen_Serial File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_parity_gen_Serial.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_gray2binary.vhd
    Info (12022): Found design unit 1: gh_gray2binary-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_gray2binary.vhd Line: 28
    Info (12023): Found entity 1: gh_gray2binary File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_gray2binary.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_edge_det_xcd.vhd
    Info (12022): Found design unit 1: gh_edge_det_XCD-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det_XCD.vhd Line: 35
    Info (12023): Found entity 1: gh_edge_det_XCD File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det_XCD.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_edge_det.vhd
    Info (12022): Found design unit 1: gh_edge_det-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det.vhd Line: 37
    Info (12023): Found entity 1: gh_edge_det File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_binary2gray.vhd
    Info (12022): Found design unit 1: gh_binary2gray-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_binary2gray.vhd Line: 28
    Info (12023): Found entity 1: gh_binary2gray File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_binary2gray.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_baud_rate_gen.vhd
    Info (12022): Found design unit 1: gh_baud_rate_gen-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd Line: 38
    Info (12023): Found entity 1: gh_baud_rate_gen File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd
    Info (12022): Found design unit 1: gh_counter_integer_down-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd Line: 32
    Info (12023): Found entity 1: gh_counter_integer_down File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd
    Info (12022): Found design unit 1: gh_counter_down_ce_ld_tc-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd Line: 38
    Info (12023): Found entity 1: gh_counter_down_ce_ld_tc File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd
    Info (12022): Found design unit 1: gh_counter_down_ce_ld-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd Line: 34
    Info (12023): Found entity 1: gh_counter_down_ce_ld File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/videoramframebuffer.vhd
    Info (12022): Found design unit 1: videoramframebuffer-SYN File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd Line: 60
    Info (12023): Found entity 1: VideoRamFrameBuffer File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vgadatamux_verilog.v
    Info (12023): Found entity 1: VGADataMux_Verilog File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux_Verilog.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vgadatamux.vhd
    Info (12022): Found design unit 1: VGADataMux-a File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux.vhd Line: 16
    Info (12023): Found entity 1: VGADataMux File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vga_clock_gen.vhd
    Info (12022): Found design unit 1: VGA_CLOCK_GEN-rtl File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd Line: 20
    Info (12023): Found entity 1: VGA_CLOCK_GEN File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vga_clock_gen/vga_clock_gen_0002.v
    Info (12023): Found entity 1: VGA_CLOCK_GEN_0002 File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/tristateoutput.vhd
    Info (12022): Found design unit 1: TriStateOutput-rtl File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd Line: 14
    Info (12023): Found entity 1: TriStateOutput File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/ramaddressmapper_verilog.v
    Info (12023): Found entity 1: RamAddressMapper_Verilog File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper_Verilog.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/ramaddressmapper.vhd
    Info (12022): Found design unit 1: RamAddressMapper-behavioural File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper.vhd Line: 15
    Info (12023): Found entity 1: RamAddressMapper File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/mycomputer_verilog.v
    Info (12023): Found entity 1: MyComputer_Verilog File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/mycomputer.vhd
    Info (12022): Found design unit 1: MyComputer-RTL File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer.vhd Line: 147
    Info (12023): Found entity 1: MyComputer File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/lcd_controller.vhd
    Info (12022): Found design unit 1: LCD_Controller-bhvr File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/LCD_Controller.vhd Line: 24
    Info (12023): Found entity 1: LCD_Controller File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/LCD_Controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/latch3bit.vhd
    Info (12022): Found design unit 1: Latch3Bit-bhvr File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/Latch3Bit.vhd Line: 19
    Info (12023): Found entity 1: Latch3Bit File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/Latch3Bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/hexto7segmentdisplay.vhd
    Info (12022): Found design unit 1: HexTo7SegmentDisplay-bhvr File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd Line: 15
    Info (12023): Found entity 1: HexTo7SegmentDisplay File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicslcd_controller_verilog.v
    Info (12023): Found entity 1: GraphicsLCD_Controller_Verilog File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller_verilog.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicslcd_controller.vhd
    Info (12022): Found design unit 1: GraphicsLCD_Controller-FSM File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller.vhd Line: 27
    Info (12023): Found entity 1: GraphicsLCD_Controller File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicsframebuffermemory.bdf
    Info (12023): Found entity 1: GraphicsFrameBufferMemory
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicscontroller_verilog.v
    Info (12023): Found entity 1: GraphicsController_Verilog File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicscontroller.vhd
    Info (12022): Found design unit 1: GraphicsController-bhvr File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController.vhd Line: 53
    Info (12023): Found entity 1: GraphicsController File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphics_and_video_controller.bdf
    Info (12023): Found entity 1: Graphics_and_Video_Controller
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/gpio_port_connections.bdf
    Info (12023): Found entity 1: GPIO_Port_Connections
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/colourpallette_2portram.vhd
    Info (12022): Found design unit 1: colourpallette_2portram-SYN File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd Line: 57
    Info (12023): Found entity 1: ColourPallette_2PortRam File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/bit_flipper.vhd
    Info (12022): Found design unit 1: bit_flipper-rtl File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/bit_flipper.vhd Line: 17
    Info (12023): Found entity 1: bit_flipper File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/bit_flipper.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/onchipserialio.bdf
    Info (12023): Found entity 1: OnChipSerialIO
Info (12021): Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/serialiodecoder.v
    Info (12023): Found entity 1: SerialIODecoder File: D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/SerialIODecoder.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_tx_8bit.vhd
    Info (12022): Found design unit 1: gh_uart_Tx_8bit-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_Tx_8bit.vhd Line: 44
    Info (12023): Found entity 1: gh_uart_Tx_8bit File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_Tx_8bit.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_rx_8bit.vhd
    Info (12022): Found design unit 1: gh_uart_Rx_8bit-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_Rx_8bit.vhd Line: 40
    Info (12023): Found entity 1: gh_uart_Rx_8bit File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_Rx_8bit.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_16550_wb_wrapper.vhd
    Info (12022): Found design unit 1: gh_uart_16550_wb_wrapper-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd Line: 57
    Info (12023): Found entity 1: gh_uart_16550_wb_wrapper File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_16550_amba_apb_wrapper.vhd
    Info (12022): Found design unit 1: gh_uart_16550_AMBA_APB_wrapper-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd Line: 56
    Info (12023): Found entity 1: gh_uart_16550_AMBA_APB_wrapper File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_16550.vhd
    Info (12022): Found design unit 1: gh_uart_16550-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550.vhd Line: 75
    Info (12023): Found entity 1: gh_uart_16550 File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_fifo_async16_sr.vhd
    Info (12022): Found design unit 1: gh_fifo_async16_sr-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_fifo_async16_sr.vhd Line: 39
    Info (12023): Found entity 1: gh_fifo_async16_sr File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_fifo_async16_sr.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_fifo_async16_rcsr_wf.vhd
    Info (12022): Found design unit 1: gh_fifo_async16_rcsr_wf-a File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd Line: 44
    Info (12023): Found entity 1: gh_fifo_async16_rcsr_wf File: D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/cpen391_computer.v
    Info (12023): Found entity 1: CPEN391_Computer File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/cpen391_computer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps.v
    Info (12023): Found entity 1: CPEN391_Computer_ARM_A9_HPS File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: CPEN391_Computer_ARM_A9_HPS_fpga_interfaces File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io.v
    Info (12023): Found entity 1: CPEN391_Computer_ARM_A9_HPS_hps_io File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv
    Info (12023): Found entity 1: CPEN391_Computer_ARM_A9_HPS_hps_io_border File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_hex0_1.v
    Info (12023): Found entity 1: CPEN391_Computer_HEX0_1 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_hex0_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_io_bridge.v
    Info (12023): Found entity 1: CPEN391_Computer_IO_Bridge File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_io_bridge.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_interval_timer.v
    Info (12023): Found entity 1: CPEN391_Computer_Interval_Timer File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_interval_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge.v
    Info (12023): Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv
    Info (12023): Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv
    Info (12023): Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv
    Info (12023): Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv Line: 60
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v
    Info (12023): Found entity 1: CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_w File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v Line: 21
    Info (12023): Found entity 2: CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v Line: 78
    Info (12023): Found entity 3: CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_r File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v Line: 164
    Info (12023): Found entity 4: CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v Line: 243
    Info (12023): Found entity 5: CPEN391_Computer_JTAG_UART_for_ARM_0 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_lcd_0.v
    Info (12023): Found entity 1: CPEN391_Computer_LCD_0 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_lcd_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_leds.v
    Info (12023): Found entity 1: CPEN391_Computer_LEDS File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_leds.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_onchip_sram.v
    Info (12023): Found entity 1: CPEN391_Computer_Onchip_SRAM File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_onchip_sram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_pushbuttons.v
    Info (12023): Found entity 1: CPEN391_Computer_PushButtons File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_pushbuttons.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v
    Info (12023): Found entity 1: CPEN391_Computer_SDRAM_input_efifo_module File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v Line: 21
    Info (12023): Found entity 2: CPEN391_Computer_SDRAM File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v
    Info (12023): Found entity 1: CPEN391_Computer_SDRAM_test_component_ram_module File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: CPEN391_Computer_SDRAM_test_component File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_slider_switches.v
    Info (12023): Found entity 1: CPEN391_Computer_Slider_Switches File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_slider_switches.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_sysid.v
    Info (12023): Found entity 1: CPEN391_Computer_SysID File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_system_pll.v
    Info (12023): Found entity 1: CPEN391_Computer_System_PLL File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_system_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_system_pll_sys_pll.v
    Info (12023): Found entity 1: CPEN391_Computer_System_PLL_sys_pll File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_system_pll_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper.sv
    Info (12023): Found entity 1: CPEN391_Computer_irq_mapper File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper_001.sv
    Info (12023): Found entity 1: CPEN391_Computer_irq_mapper_001 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0.v
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_demux File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_demux_002 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_001 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_013 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_router_default_decode File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: CPEN391_Computer_mm_interconnect_0_router File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_router_002_default_decode File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: CPEN391_Computer_mm_interconnect_0_router_002 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_router_003_default_decode File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: CPEN391_Computer_mm_interconnect_0_router_003 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_router_005_default_decode File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: CPEN391_Computer_mm_interconnect_0_router_005 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_router_006_default_decode File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: CPEN391_Computer_mm_interconnect_0_router_006 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_router_007_default_decode File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: CPEN391_Computer_mm_interconnect_0_router_007 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_router_008_default_decode File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: CPEN391_Computer_mm_interconnect_0_router_008 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_router_018_default_decode File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv Line: 45
    Info (12023): Found entity 2: CPEN391_Computer_mm_interconnect_0_router_018 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_001 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_013 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_mux File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_mux_002 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1.v
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_1 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_1_cmd_demux File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_1_cmd_mux File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_1_router_default_decode File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: CPEN391_Computer_mm_interconnect_1_router File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_1_router_001_default_decode File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: CPEN391_Computer_mm_interconnect_1_router_001 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_1_rsp_demux File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: CPEN391_Computer_mm_interconnect_1_rsp_mux File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/bit_flipper.v
    Info (12023): Found entity 1: bit_flipper File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/bit_flipper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_pll.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_pll.sv Line: 168
Warning (10037): Verilog HDL or VHDL warning at cpen391_computer_sdram.v(318): conditional expression evaluates to a constant File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at cpen391_computer_sdram.v(328): conditional expression evaluates to a constant File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at cpen391_computer_sdram.v(338): conditional expression evaluates to a constant File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at cpen391_computer_sdram.v(682): conditional expression evaluates to a constant File: D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v Line: 682
Info (12127): Elaborating entity "MyComputer_Verilog" for the top level hierarchy
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/output_files/uartEx.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 43 errors, 27 warnings
    Error: Peak virtual memory: 4877 megabytes
    Error: Processing ended: Sun Feb 21 15:02:51 2021
    Error: Elapsed time: 00:02:24
    Error: Total CPU time (on all processors): 00:03:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/output_files/uartEx.map.smsg.


