# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:34 on Sep 03,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:12:34 on Sep 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:35 on Sep 03,2022
# vcom -reportprogress 300 -work work ./a.c-IRAM.vhd 
# ** Error: (vcom-7) Failed to open design unit file "./a.c-IRAM.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:12:35 on Sep 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:16 on Sep 03,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:13:17 on Sep 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:17 on Sep 03,2022
# vcom -reportprogress 300 -work work ./a.b.a.a-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 18:13:17 on Sep 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:17 on Sep 03,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:13:17 on Sep 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:17 on Sep 03,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 18:13:17 on Sep 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:17 on Sep 03,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:13:17 on Sep 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:17 on Sep 03,2022
# vcom -reportprogress 300 -work work a.b.a-IF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity DLX_IF_tb
# -- Compiling architecture structure of DLX_IF_tb
# End time: 18:13:17 on Sep 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.dlx_if_tb 
# Start time: 18:13:17 on Sep 03,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mytypes
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dlx_if_tb(structure)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_if_tb/mem
run 50 ns
# Causality operation skipped due to absence of debug database file
# End time: 18:15:46 on Sep 03,2022, Elapsed time: 0:02:29
# Errors: 0, Warnings: 17
