Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: out_da_data.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "out_da_data.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "out_da_data"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : out_da_data
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/rom.v" in library work
Compiling verilog file "src/sin_dds.v" in library work
Module <rom> compiled
Compiling verilog file "src/wave_add.v" in library work
Module <sin_dds> compiled
Compiling verilog file "src/radix_fir_65.v" in library work
Module <wave_add> compiled
Compiling verilog file "src/fir/hdec_8_Verilog.v" in library work
Module <radix_fir_65> compiled
Compiling verilog file "src/fir/hdec_7_Verilog.v" in library work
Module <hdec_8_Verilog> compiled
Compiling verilog file "src/fir/hdec_6_Verilog.v" in library work
Module <hdec_7_Verilog> compiled
Compiling verilog file "src/fir/hdec_5_Verilog.v" in library work
Module <hdec_6_Verilog> compiled
Compiling verilog file "src/fir/hdec_4_Verilog.v" in library work
Module <hdec_5_Verilog> compiled
Compiling verilog file "src/fir/hdec_3_Verilog.v" in library work
Module <hdec_4_Verilog> compiled
Compiling verilog file "src/fir/hdec_2_Verilog.v" in library work
Module <hdec_3_Verilog> compiled
Compiling verilog file "src/fir/hdec_1_Verilog.v" in library work
Module <hdec_2_Verilog> compiled
Compiling verilog file "src/polypase_fir.v" in library work
Module <hdec_1_Verilog> compiled
Compiling verilog file "src/interpolation.v" in library work
Module <polypase_fir> compiled
WARNING:HDLCompilers:38 - "src/interpolation.v" line 6 Macro 'FIR_OUT_SIZE' redefined
Compiling verilog file "src/decimation.v" in library work
Module <interpolation> compiled
WARNING:HDLCompilers:38 - "src/decimation.v" line 6 Macro 'FIR_OUT_SIZE' redefined
Compiling verilog file "src/data_fir.v" in library work
Module <decimation> compiled
WARNING:HDLCompilers:38 - "src/data_fir.v" line 6 Macro 'FIR_OUT_SIZE' redefined
Compiling verilog file "out_da_data.v" in library work
Module <data_fir> compiled
Module <out_da_data> compiled
No errors in compilation
Analysis of file <"out_da_data.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <out_da_data> in library <work>.

Analyzing hierarchy for module <data_fir> in library <work>.

Analyzing hierarchy for module <polypase_fir> in library <work>.

Analyzing hierarchy for module <decimation> in library <work>.

Analyzing hierarchy for module <interpolation> in library <work>.

Analyzing hierarchy for module <wave_add> in library <work> with parameters.
	aword1 = "001"
	aword2 = "001"
	fword1 = "0000001000"
	fword2 = "0000101001"
	pword1 = "0000000000"
	pword2 = "0000000000"

Analyzing hierarchy for module <radix_fir_65> in library <work> with parameters.
	word_size_in = "00000000000000000000000000001000"
	word_size_out = "00000000000000000000000000010111"

Analyzing hierarchy for module <hdec_1_Verilog> in library <work> with parameters.
	word_size_in = "00000000000000000000000000001000"
	word_size_out = "00000000000000000000000000010100"

Analyzing hierarchy for module <hdec_2_Verilog> in library <work> with parameters.
	word_size_in = "00000000000000000000000000001000"
	word_size_out = "00000000000000000000000000010100"

Analyzing hierarchy for module <hdec_3_Verilog> in library <work> with parameters.
	word_size_in = "00000000000000000000000000001000"
	word_size_out = "00000000000000000000000000010100"

Analyzing hierarchy for module <hdec_4_Verilog> in library <work> with parameters.
	word_size_in = "00000000000000000000000000001000"
	word_size_out = "00000000000000000000000000010100"

Analyzing hierarchy for module <hdec_5_Verilog> in library <work> with parameters.
	word_size_in = "00000000000000000000000000001000"
	word_size_out = "00000000000000000000000000010100"

Analyzing hierarchy for module <hdec_6_Verilog> in library <work> with parameters.
	word_size_in = "00000000000000000000000000001000"
	word_size_out = "00000000000000000000000000010100"

Analyzing hierarchy for module <hdec_7_Verilog> in library <work> with parameters.
	word_size_in = "00000000000000000000000000001000"
	word_size_out = "00000000000000000000000000010100"

Analyzing hierarchy for module <hdec_8_Verilog> in library <work> with parameters.
	word_size_in = "00000000000000000000000000001000"
	word_size_out = "00000000000000000000000000010100"

Analyzing hierarchy for module <sin_dds> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <out_da_data>.
Module <out_da_data> is correct for synthesis.
 
Analyzing module <data_fir> in library <work>.
Module <data_fir> is correct for synthesis.
 
Analyzing module <wave_add> in library <work>.
	aword1 = 3'b001
	aword2 = 3'b001
	fword1 = 10'b0000001000
	fword2 = 10'b0000101001
	pword1 = 10'b0000000000
	pword2 = 10'b0000000000
Module <wave_add> is correct for synthesis.
 
Analyzing module <sin_dds> in library <work>.
Module <sin_dds> is correct for synthesis.
 
Analyzing module <radix_fir_65> in library <work>.
	word_size_in = 32'sb00000000000000000000000000001000
	word_size_out = 32'sb00000000000000000000000000010111
	Enabling task <reset_reg>.
	Enabling task <init_reg>.
Module <radix_fir_65> is correct for synthesis.
 
Analyzing module <polypase_fir> in library <work>.
Module <polypase_fir> is correct for synthesis.
 
Analyzing module <hdec_1_Verilog> in library <work>.
	word_size_in = 32'sb00000000000000000000000000001000
	word_size_out = 32'sb00000000000000000000000000010100
	Enabling task <reset_reg>.
	Enabling task <init_reg>.
Module <hdec_1_Verilog> is correct for synthesis.
 
Analyzing module <hdec_2_Verilog> in library <work>.
	word_size_in = 32'sb00000000000000000000000000001000
	word_size_out = 32'sb00000000000000000000000000010100
	Enabling task <reset_reg>.
	Enabling task <init_reg>.
Module <hdec_2_Verilog> is correct for synthesis.
 
Analyzing module <hdec_3_Verilog> in library <work>.
	word_size_in = 32'sb00000000000000000000000000001000
	word_size_out = 32'sb00000000000000000000000000010100
	Enabling task <reset_reg>.
	Enabling task <init_reg>.
Module <hdec_3_Verilog> is correct for synthesis.
 
Analyzing module <hdec_4_Verilog> in library <work>.
	word_size_in = 32'sb00000000000000000000000000001000
	word_size_out = 32'sb00000000000000000000000000010100
	Enabling task <reset_reg>.
	Enabling task <init_reg>.
Module <hdec_4_Verilog> is correct for synthesis.
 
Analyzing module <hdec_5_Verilog> in library <work>.
	word_size_in = 32'sb00000000000000000000000000001000
	word_size_out = 32'sb00000000000000000000000000010100
	Enabling task <reset_reg>.
	Enabling task <init_reg>.
Module <hdec_5_Verilog> is correct for synthesis.
 
Analyzing module <hdec_6_Verilog> in library <work>.
	word_size_in = 32'sb00000000000000000000000000001000
	word_size_out = 32'sb00000000000000000000000000010100
	Enabling task <reset_reg>.
	Enabling task <init_reg>.
Module <hdec_6_Verilog> is correct for synthesis.
 
Analyzing module <hdec_7_Verilog> in library <work>.
	word_size_in = 32'sb00000000000000000000000000001000
	word_size_out = 32'sb00000000000000000000000000010100
	Enabling task <reset_reg>.
	Enabling task <init_reg>.
Module <hdec_7_Verilog> is correct for synthesis.
 
Analyzing module <hdec_8_Verilog> in library <work>.
	word_size_in = 32'sb00000000000000000000000000001000
	word_size_out = 32'sb00000000000000000000000000010100
	Enabling task <reset_reg>.
	Enabling task <init_reg>.
Module <hdec_8_Verilog> is correct for synthesis.
 
Analyzing module <decimation> in library <work>.
Module <decimation> is correct for synthesis.
 
Analyzing module <interpolation> in library <work>.
Module <interpolation> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <radix_fir_65>.
    Related source file is "src/radix_fir_65.v".
    Found 23-bit register for signal <Y>.
    Found 23-bit register for signal <MAC_0>.
    Found 23-bit adder for signal <MAC_0$add0000> created at line 318.
    Found 22-bit register for signal <MAC_1>.
    Found 22-bit adder for signal <MAC_1$add0000> created at line 319.
    Found 22-bit register for signal <MAC_10>.
    Found 22-bit adder for signal <MAC_10$add0000> created at line 328.
    Found 22-bit register for signal <MAC_11>.
    Found 22-bit adder for signal <MAC_11$add0000> created at line 329.
    Found 22-bit register for signal <MAC_12>.
    Found 22-bit adder for signal <MAC_12$add0000> created at line 330.
    Found 22-bit register for signal <MAC_13>.
    Found 22-bit adder for signal <MAC_13$add0000> created at line 331.
    Found 22-bit register for signal <MAC_14>.
    Found 22-bit adder for signal <MAC_14$add0000> created at line 332.
    Found 22-bit register for signal <MAC_15>.
    Found 22-bit adder for signal <MAC_15$add0000> created at line 333.
    Found 22-bit register for signal <MAC_16>.
    Found 22-bit adder for signal <MAC_16$add0000> created at line 334.
    Found 22-bit register for signal <MAC_17>.
    Found 22-bit adder for signal <MAC_17$add0000> created at line 335.
    Found 22-bit register for signal <MAC_18>.
    Found 22-bit adder for signal <MAC_18$add0000> created at line 336.
    Found 22-bit register for signal <MAC_19>.
    Found 22-bit adder for signal <MAC_19$add0000> created at line 337.
    Found 22-bit register for signal <MAC_2>.
    Found 22-bit adder for signal <MAC_2$add0000> created at line 320.
    Found 22-bit register for signal <MAC_20>.
    Found 22-bit adder for signal <MAC_20$add0000> created at line 338.
    Found 22-bit register for signal <MAC_21>.
    Found 22-bit adder for signal <MAC_21$add0000> created at line 339.
    Found 22-bit register for signal <MAC_22>.
    Found 22-bit adder for signal <MAC_22$add0000> created at line 340.
    Found 22-bit register for signal <MAC_23>.
    Found 22-bit adder for signal <MAC_23$add0000> created at line 341.
    Found 22-bit register for signal <MAC_24>.
    Found 22-bit adder for signal <MAC_24$add0000> created at line 342.
    Found 22-bit register for signal <MAC_25>.
    Found 22-bit adder for signal <MAC_25$add0000> created at line 343.
    Found 22-bit register for signal <MAC_26>.
    Found 22-bit adder for signal <MAC_26$add0000> created at line 344.
    Found 22-bit register for signal <MAC_27>.
    Found 22-bit adder for signal <MAC_27$add0000> created at line 345.
    Found 22-bit register for signal <MAC_28>.
    Found 22-bit adder for signal <MAC_28$add0000> created at line 346.
    Found 22-bit register for signal <MAC_29>.
    Found 22-bit adder for signal <MAC_29$add0000> created at line 347.
    Found 22-bit register for signal <MAC_3>.
    Found 22-bit adder for signal <MAC_3$add0000> created at line 321.
    Found 22-bit register for signal <MAC_30>.
    Found 22-bit adder for signal <MAC_30$add0000> created at line 348.
    Found 22-bit register for signal <MAC_31>.
    Found 22-bit adder for signal <MAC_31$add0000> created at line 349.
    Found 22-bit register for signal <MAC_32>.
    Found 22-bit adder for signal <MAC_32$add0000> created at line 350.
    Found 21-bit register for signal <MAC_33>.
    Found 21-bit adder for signal <MAC_33$add0000> created at line 351.
    Found 21-bit register for signal <MAC_34>.
    Found 21-bit adder for signal <MAC_34$add0000> created at line 352.
    Found 21-bit register for signal <MAC_35>.
    Found 21-bit adder for signal <MAC_35$add0000> created at line 353.
    Found 21-bit register for signal <MAC_36>.
    Found 21-bit adder for signal <MAC_36$add0000> created at line 354.
    Found 21-bit register for signal <MAC_37>.
    Found 21-bit adder for signal <MAC_37$add0000> created at line 355.
    Found 21-bit register for signal <MAC_38>.
    Found 21-bit adder for signal <MAC_38$add0000> created at line 356.
    Found 21-bit register for signal <MAC_39>.
    Found 21-bit adder for signal <MAC_39$add0000> created at line 357.
    Found 22-bit register for signal <MAC_4>.
    Found 22-bit adder for signal <MAC_4$add0000> created at line 322.
    Found 21-bit register for signal <MAC_40>.
    Found 21-bit adder for signal <MAC_40$add0000> created at line 358.
    Found 21-bit register for signal <MAC_41>.
    Found 21-bit adder for signal <MAC_41$add0000> created at line 359.
    Found 21-bit register for signal <MAC_42>.
    Found 21-bit adder for signal <MAC_42$add0000> created at line 360.
    Found 21-bit register for signal <MAC_43>.
    Found 21-bit adder for signal <MAC_43$add0000> created at line 361.
    Found 21-bit register for signal <MAC_44>.
    Found 21-bit adder for signal <MAC_44$add0000> created at line 362.
    Found 21-bit register for signal <MAC_45>.
    Found 21-bit adder for signal <MAC_45$add0000> created at line 363.
    Found 20-bit register for signal <MAC_46>.
    Found 20-bit adder for signal <MAC_46$add0000> created at line 364.
    Found 20-bit register for signal <MAC_47>.
    Found 20-bit adder for signal <MAC_47$add0000> created at line 365.
    Found 20-bit register for signal <MAC_48>.
    Found 20-bit adder for signal <MAC_48$add0000> created at line 366.
    Found 20-bit register for signal <MAC_49>.
    Found 20-bit adder for signal <MAC_49$add0000> created at line 367.
    Found 22-bit register for signal <MAC_5>.
    Found 22-bit adder for signal <MAC_5$add0000> created at line 323.
    Found 20-bit register for signal <MAC_50>.
    Found 20-bit adder for signal <MAC_50$add0000> created at line 368.
    Found 20-bit register for signal <MAC_51>.
    Found 20-bit adder for signal <MAC_51$add0000> created at line 369.
    Found 20-bit register for signal <MAC_52>.
    Found 20-bit adder for signal <MAC_52$add0000> created at line 370.
    Found 20-bit register for signal <MAC_53>.
    Found 20-bit adder for signal <MAC_53$add0000> created at line 371.
    Found 19-bit register for signal <MAC_54>.
    Found 19-bit adder for signal <MAC_54$add0000> created at line 372.
    Found 19-bit register for signal <MAC_55>.
    Found 19-bit adder for signal <MAC_55$add0000> created at line 373.
    Found 19-bit register for signal <MAC_56>.
    Found 19-bit adder for signal <MAC_56$add0000> created at line 374.
    Found 19-bit register for signal <MAC_57>.
    Found 19-bit adder for signal <MAC_57$add0000> created at line 375.
    Found 19-bit register for signal <MAC_58>.
    Found 19-bit adder for signal <MAC_58$add0000> created at line 376.
    Found 19-bit register for signal <MAC_59>.
    Found 19-bit adder for signal <MAC_59$add0000> created at line 377.
    Found 22-bit register for signal <MAC_6>.
    Found 22-bit adder for signal <MAC_6$add0000> created at line 324.
    Found 19-bit register for signal <MAC_60>.
    Found 19-bit adder for signal <MAC_60$add0000> created at line 378.
    Found 18-bit register for signal <MAC_61>.
    Found 18-bit adder for signal <MAC_61$add0000> created at line 379.
    Found 18-bit register for signal <MAC_62>.
    Found 18-bit adder for signal <MAC_62$add0000> created at line 380.
    Found 18-bit register for signal <MAC_63>.
    Found 18-bit adder for signal <MAC_63$add0000> created at line 381.
    Found 15-bit register for signal <MAC_64>.
    Found 22-bit register for signal <MAC_7>.
    Found 22-bit adder for signal <MAC_7$add0000> created at line 325.
    Found 22-bit register for signal <MAC_8>.
    Found 22-bit adder for signal <MAC_8$add0000> created at line 326.
    Found 22-bit register for signal <MAC_9>.
    Found 22-bit adder for signal <MAC_9$add0000> created at line 327.
    Found 16-bit adder for signal <x105>.
    Found 16-bit adder for signal <x110>.
    Found 16-bit subtractor for signal <x116>.
    Found 16-bit adder for signal <x121>.
    Found 16-bit adder for signal <x126>.
    Found 17-bit adder for signal <x130>.
    Found 17-bit adder for signal <x135>.
    Found 17-bit adder for signal <x139>.
    Found 17-bit subtractor for signal <x139$addsub0000> created at line 95.
    Found 17-bit adder for signal <x139$sub0000> created at line 95.
    Found 17-bit subtractor for signal <x144>.
    Found 17-bit adder for signal <x148>.
    Found 17-bit adder for signal <x151>.
    Found 17-bit subtractor for signal <x151$addsub0000> created at line 98.
    Found 17-bit adder for signal <x155>.
    Found 17-bit subtractor for signal <x158>.
    Found 17-bit adder for signal <x161>.
    Found 17-bit adder for signal <x163>.
    Found 17-bit adder for signal <x165>.
    Found 17-bit adder for signal <x167>.
    Found 17-bit adder for signal <x168>.
    Found 17-bit adder for signal <x169>.
    Found 17-bit adder for signal <x169$addsub0000> created at line 106.
    Found 17-bit subtractor for signal <x169$addsub0001> created at line 106.
    Found 17-bit adder for signal <x170>.
    Found 11-bit adder for signal <x3>.
    Found 12-bit adder for signal <x5>.
    Found 16-bit adder for signal <x66>.
    Found 16-bit adder for signal <x67>.
    Found 12-bit subtractor for signal <x7>.
    Found 16-bit adder for signal <x73>.
    Found 16-bit adder for signal <x73$sub0000> created at line 82.
    Found 16-bit adder for signal <x78>.
    Found 16-bit adder for signal <x83>.
    Found 16-bit adder for signal <x89>.
    Found 16-bit adder for signal <x94>.
    Found 16-bit adder for signal <x94$sub0000> created at line 86.
    Found 16-bit subtractor for signal <x95>.
    Found 16-bit adder for signal <x99>.
    Found 15-bit subtractor for signal <x_58>.
    Summary:
	inferred 1385 D-type flip-flop(s).
	inferred 104 Adder/Subtractor(s).
Unit <radix_fir_65> synthesized.


Synthesizing Unit <hdec_1_Verilog>.
    Related source file is "src/fir/hdec_1_Verilog.v".
    Found 20-bit register for signal <Y>.
    Found 20-bit register for signal <MAC_0>.
    Found 20-bit adder for signal <MAC_0$add0000> created at line 140.
    Found 20-bit register for signal <MAC_1>.
    Found 20-bit adder for signal <MAC_1$add0000> created at line 141.
    Found 19-bit register for signal <MAC_10>.
    Found 19-bit adder for signal <MAC_10$add0000> created at line 150.
    Found 19-bit register for signal <MAC_11>.
    Found 19-bit adder for signal <MAC_11$add0000> created at line 151.
    Found 18-bit register for signal <MAC_12>.
    Found 18-bit adder for signal <MAC_12$add0000> created at line 152.
    Found 17-bit register for signal <MAC_13>.
    Found 17-bit adder for signal <MAC_13$add0000> created at line 153.
    Found 16-bit register for signal <MAC_14>.
    Found 16-bit adder for signal <MAC_14$add0000> created at line 154.
    Found 16-bit register for signal <MAC_15>.
    Found 16-bit adder for signal <MAC_15$add0000> created at line 155.
    Found 15-bit register for signal <MAC_16>.
    Found 15-bit adder for signal <MAC_16$add0000> created at line 156.
    Found 14-bit register for signal <MAC_17>.
    Found 14-bit adder for signal <MAC_17$add0000> created at line 157.
    Found 13-bit register for signal <MAC_18>.
    Found 13-bit adder for signal <MAC_18$add0000> created at line 158.
    Found 12-bit register for signal <MAC_19>.
    Found 12-bit adder for signal <MAC_19$add0000> created at line 159.
    Found 20-bit register for signal <MAC_2>.
    Found 20-bit adder for signal <MAC_2$add0000> created at line 142.
    Found 10-bit register for signal <MAC_20>.
    Found 20-bit register for signal <MAC_3>.
    Found 20-bit adder for signal <MAC_3$add0000> created at line 143.
    Found 20-bit register for signal <MAC_4>.
    Found 20-bit adder for signal <MAC_4$add0000> created at line 144.
    Found 20-bit register for signal <MAC_5>.
    Found 20-bit adder for signal <MAC_5$add0000> created at line 145.
    Found 20-bit register for signal <MAC_6>.
    Found 20-bit adder for signal <MAC_6$add0000> created at line 146.
    Found 20-bit register for signal <MAC_7>.
    Found 20-bit adder for signal <MAC_7$add0000> created at line 147.
    Found 19-bit register for signal <MAC_8>.
    Found 19-bit adder for signal <MAC_8$add0000> created at line 148.
    Found 19-bit register for signal <MAC_9>.
    Found 19-bit adder for signal <MAC_9$add0000> created at line 149.
    Found 17-bit adder for signal <x161>.
    Found 17-bit subtractor for signal <x161$addsub0000> created at line 60.
    Found 17-bit subtractor for signal <x244>.
    Found 11-bit adder for signal <x3>.
    Found 12-bit subtractor for signal <x5>.
    Found 15-bit adder for signal <x51>.
    Found 13-bit adder for signal <x9>.
    Found 10-bit adder for signal <x_1>.
    Found 13-bit subtractor for signal <x_15>.
    Found 14-bit subtractor for signal <x_22>.
    Found 14-bit adder for signal <x_22$addsub0000> created at line 58.
    Found 15-bit adder for signal <x_36>.
    Found 12-bit adder for signal <x_4>.
    Summary:
	inferred 387 D-type flip-flop(s).
	inferred  33 Adder/Subtractor(s).
Unit <hdec_1_Verilog> synthesized.


Synthesizing Unit <hdec_2_Verilog>.
    Related source file is "src/fir/hdec_2_Verilog.v".
    Found 20-bit register for signal <Y>.
    Found 20-bit register for signal <MAC_0>.
    Found 20-bit adder for signal <MAC_0$add0000> created at line 161.
    Found 20-bit register for signal <MAC_1>.
    Found 19-bit register for signal <MAC_10>.
    Found 19-bit adder for signal <MAC_10$add0000> created at line 171.
    Found 19-bit register for signal <MAC_11>.
    Found 19-bit adder for signal <MAC_11$add0000> created at line 172.
    Found 18-bit register for signal <MAC_12>.
    Found 18-bit adder for signal <MAC_12$add0000> created at line 173.
    Found 17-bit register for signal <MAC_13>.
    Found 17-bit adder for signal <MAC_13$add0000> created at line 174.
    Found 16-bit register for signal <MAC_14>.
    Found 16-bit adder for signal <MAC_14$add0000> created at line 175.
    Found 16-bit register for signal <MAC_15>.
    Found 16-bit adder for signal <MAC_15$add0000> created at line 176.
    Found 14-bit register for signal <MAC_16>.
    Found 14-bit adder for signal <MAC_16$add0000> created at line 177.
    Found 14-bit register for signal <MAC_17>.
    Found 14-bit adder for signal <MAC_17$add0000> created at line 178.
    Found 13-bit register for signal <MAC_18>.
    Found 13-bit adder for signal <MAC_18$add0000> created at line 179.
    Found 12-bit register for signal <MAC_19>.
    Found 12-bit adder for signal <MAC_19$add0000> created at line 180.
    Found 20-bit register for signal <MAC_2>.
    Found 20-bit adder for signal <MAC_2$add0000> created at line 163.
    Found 10-bit register for signal <MAC_20>.
    Found 20-bit register for signal <MAC_3>.
    Found 20-bit adder for signal <MAC_3$add0000> created at line 164.
    Found 20-bit register for signal <MAC_4>.
    Found 20-bit adder for signal <MAC_4$add0000> created at line 165.
    Found 20-bit register for signal <MAC_5>.
    Found 20-bit adder for signal <MAC_5$add0000> created at line 166.
    Found 20-bit register for signal <MAC_6>.
    Found 20-bit adder for signal <MAC_6$add0000> created at line 167.
    Found 19-bit register for signal <MAC_7>.
    Found 19-bit adder for signal <MAC_7$add0000> created at line 168.
    Found 19-bit register for signal <MAC_8>.
    Found 19-bit adder for signal <MAC_8$add0000> created at line 169.
    Found 19-bit register for signal <MAC_9>.
    Found 19-bit adder for signal <MAC_9$add0000> created at line 170.
    Found 17-bit adder for signal <x147>.
    Found 17-bit subtractor for signal <x174>.
    Found 14-bit adder for signal <x19>.
    Found 17-bit subtractor for signal <x237>.
    Found 17-bit subtractor for signal <x249>.
    Found 11-bit adder for signal <x3>.
    Found 15-bit adder for signal <x35>.
    Found 15-bit adder for signal <x39>.
    Found 15-bit adder for signal <x41>.
    Found 12-bit subtractor for signal <x7>.
    Found 13-bit adder for signal <x9>.
    Found 10-bit adder for signal <x_1>.
    Found 13-bit adder for signal <x_12>.
    Found 14-bit adder for signal <x_16>.
    Found 14-bit subtractor for signal <x_19>.
    Found 14-bit adder for signal <x_19$addsub0000> created at line 70.
    Found 14-bit subtractor for signal <x_27>.
    Found 14-bit adder for signal <x_27$addsub0000> created at line 79.
    Found 15-bit subtractor for signal <x_35>.
    Found 15-bit adder for signal <x_35$addsub0000> created at line 80.
    Found 15-bit subtractor for signal <x_37>.
    Found 15-bit adder for signal <x_37$addsub0000> created at line 71.
    Summary:
	inferred 385 D-type flip-flop(s).
	inferred  41 Adder/Subtractor(s).
Unit <hdec_2_Verilog> synthesized.


Synthesizing Unit <hdec_3_Verilog>.
    Related source file is "src/fir/hdec_3_Verilog.v".
    Found 20-bit register for signal <Y>.
    Found 20-bit register for signal <MAC_0>.
    Found 20-bit adder for signal <MAC_0$add0000> created at line 156.
    Found 20-bit register for signal <MAC_1>.
    Found 19-bit register for signal <MAC_10>.
    Found 19-bit adder for signal <MAC_10$add0000> created at line 166.
    Found 18-bit register for signal <MAC_11>.
    Found 18-bit adder for signal <MAC_11$add0000> created at line 167.
    Found 17-bit register for signal <MAC_12>.
    Found 17-bit adder for signal <MAC_12$add0000> created at line 168.
    Found 16-bit register for signal <MAC_13>.
    Found 16-bit adder for signal <MAC_13$add0000> created at line 169.
    Found 16-bit register for signal <MAC_14>.
    Found 16-bit adder for signal <MAC_14$add0000> created at line 170.
    Found 15-bit register for signal <MAC_15>.
    Found 15-bit adder for signal <MAC_15$add0000> created at line 171.
    Found 14-bit register for signal <MAC_16>.
    Found 14-bit adder for signal <MAC_16$add0000> created at line 172.
    Found 14-bit register for signal <MAC_17>.
    Found 14-bit adder for signal <MAC_17$add0000> created at line 173.
    Found 13-bit register for signal <MAC_18>.
    Found 13-bit adder for signal <MAC_18$add0000> created at line 174.
    Found 11-bit register for signal <MAC_19>.
    Found 11-bit adder for signal <MAC_19$add0000> created at line 175.
    Found 20-bit register for signal <MAC_2>.
    Found 20-bit adder for signal <MAC_2$add0000> created at line 158.
    Found 10-bit register for signal <MAC_20>.
    Found 20-bit register for signal <MAC_3>.
    Found 20-bit adder for signal <MAC_3$add0000> created at line 159.
    Found 20-bit register for signal <MAC_4>.
    Found 20-bit adder for signal <MAC_4$add0000> created at line 160.
    Found 20-bit register for signal <MAC_5>.
    Found 20-bit adder for signal <MAC_5$add0000> created at line 161.
    Found 20-bit register for signal <MAC_6>.
    Found 20-bit adder for signal <MAC_6$add0000> created at line 162.
    Found 19-bit register for signal <MAC_7>.
    Found 19-bit adder for signal <MAC_7$add0000> created at line 163.
    Found 19-bit register for signal <MAC_8>.
    Found 19-bit adder for signal <MAC_8$add0000> created at line 164.
    Found 19-bit register for signal <MAC_9>.
    Found 19-bit adder for signal <MAC_9$add0000> created at line 165.
    Found 17-bit adder for signal <x133>.
    Found 17-bit subtractor for signal <x187>.
    Found 17-bit adder for signal <x229>.
    Found 17-bit subtractor for signal <x253>.
    Found 14-bit subtractor for signal <x27>.
    Found 11-bit adder for signal <x3>.
    Found 12-bit adder for signal <x5>.
    Found 12-bit subtractor for signal <x7>.
    Found 16-bit subtractor for signal <x77>.
    Found 13-bit subtractor for signal <x9>.
    Found 10-bit adder for signal <x_1>.
    Found 14-bit subtractor for signal <x_22>.
    Found 14-bit subtractor for signal <x_31>.
    Found 15-bit subtractor for signal <x_33>.
    Found 15-bit adder for signal <x_33$addsub0000> created at line 74.
    Found 15-bit subtractor for signal <x_37>.
    Found 15-bit adder for signal <x_37$addsub0000> created at line 65.
    Found 13-bit subtractor for signal <x_9>.
    Summary:
	inferred 380 D-type flip-flop(s).
	inferred  37 Adder/Subtractor(s).
Unit <hdec_3_Verilog> synthesized.


Synthesizing Unit <hdec_4_Verilog>.
    Related source file is "src/fir/hdec_4_Verilog.v".
    Found 20-bit register for signal <Y>.
    Found 20-bit register for signal <MAC_0>.
    Found 20-bit adder for signal <MAC_0$add0000> created at line 158.
    Found 20-bit register for signal <MAC_1>.
    Found 19-bit register for signal <MAC_10>.
    Found 19-bit adder for signal <MAC_10$add0000> created at line 168.
    Found 18-bit register for signal <MAC_11>.
    Found 18-bit adder for signal <MAC_11$add0000> created at line 169.
    Found 17-bit register for signal <MAC_12>.
    Found 17-bit adder for signal <MAC_12$add0000> created at line 170.
    Found 16-bit register for signal <MAC_13>.
    Found 16-bit adder for signal <MAC_13$add0000> created at line 171.
    Found 16-bit register for signal <MAC_14>.
    Found 16-bit adder for signal <MAC_14$add0000> created at line 172.
    Found 15-bit register for signal <MAC_15>.
    Found 15-bit adder for signal <MAC_15$add0000> created at line 173.
    Found 14-bit register for signal <MAC_16>.
    Found 14-bit adder for signal <MAC_16$add0000> created at line 174.
    Found 14-bit register for signal <MAC_17>.
    Found 14-bit adder for signal <MAC_17$add0000> created at line 175.
    Found 13-bit register for signal <MAC_18>.
    Found 13-bit adder for signal <MAC_18$add0000> created at line 176.
    Found 11-bit register for signal <MAC_19>.
    Found 11-bit adder for signal <MAC_19$add0000> created at line 177.
    Found 20-bit register for signal <MAC_2>.
    Found 20-bit adder for signal <MAC_2$add0000> created at line 160.
    Found 10-bit register for signal <MAC_20>.
    Found 20-bit register for signal <MAC_3>.
    Found 20-bit adder for signal <MAC_3$add0000> created at line 161.
    Found 20-bit register for signal <MAC_4>.
    Found 20-bit adder for signal <MAC_4$add0000> created at line 162.
    Found 20-bit register for signal <MAC_5>.
    Found 20-bit adder for signal <MAC_5$add0000> created at line 163.
    Found 20-bit register for signal <MAC_6>.
    Found 20-bit adder for signal <MAC_6$add0000> created at line 164.
    Found 19-bit register for signal <MAC_7>.
    Found 19-bit adder for signal <MAC_7$add0000> created at line 165.
    Found 19-bit register for signal <MAC_8>.
    Found 19-bit adder for signal <MAC_8$add0000> created at line 166.
    Found 19-bit register for signal <MAC_9>.
    Found 19-bit adder for signal <MAC_9$add0000> created at line 167.
    Found 16-bit adder for signal <x119>.
    Found 14-bit adder for signal <x17>.
    Found 17-bit adder for signal <x199>.
    Found 17-bit adder for signal <x220>.
    Found 17-bit subtractor for signal <x255>.
    Found 11-bit adder for signal <x3>.
    Found 12-bit adder for signal <x5>.
    Found 12-bit subtractor for signal <x7>.
    Found 13-bit subtractor for signal <x9>.
    Found 16-bit subtractor for signal <x91>.
    Found 10-bit adder for signal <x_1>.
    Found 11-bit adder for signal <x_2>.
    Found 14-bit subtractor for signal <x_25>.
    Found 14-bit subtractor for signal <x_30>.
    Found 15-bit adder for signal <x_34>.
    Found 15-bit subtractor for signal <x_37>.
    Found 15-bit adder for signal <x_37$addsub0000> created at line 66.
    Found 12-bit adder for signal <x_6>.
    Summary:
	inferred 380 D-type flip-flop(s).
	inferred  37 Adder/Subtractor(s).
Unit <hdec_4_Verilog> synthesized.


Synthesizing Unit <hdec_5_Verilog>.
    Related source file is "src/fir/hdec_5_Verilog.v".
    Found 20-bit register for signal <Y>.
    Found 20-bit register for signal <MAC_0>.
    Found 20-bit adder for signal <MAC_0$add0000> created at line 135.
    Found 20-bit register for signal <MAC_1>.
    Found 20-bit adder for signal <MAC_1$add0000> created at line 136.
    Found 19-bit register for signal <MAC_10>.
    Found 19-bit adder for signal <MAC_10$add0000> created at line 145.
    Found 18-bit register for signal <MAC_11>.
    Found 18-bit adder for signal <MAC_11$add0000> created at line 146.
    Found 17-bit register for signal <MAC_12>.
    Found 17-bit adder for signal <MAC_12$add0000> created at line 147.
    Found 16-bit register for signal <MAC_13>.
    Found 16-bit adder for signal <MAC_13$add0000> created at line 148.
    Found 16-bit register for signal <MAC_14>.
    Found 16-bit adder for signal <MAC_14$add0000> created at line 149.
    Found 15-bit register for signal <MAC_15>.
    Found 15-bit adder for signal <MAC_15$add0000> created at line 150.
    Found 14-bit register for signal <MAC_16>.
    Found 14-bit adder for signal <MAC_16$add0000> created at line 151.
    Found 14-bit register for signal <MAC_17>.
    Found 14-bit adder for signal <MAC_17$add0000> created at line 152.
    Found 13-bit register for signal <MAC_18>.
    Found 13-bit adder for signal <MAC_18$add0000> created at line 153.
    Found 11-bit register for signal <MAC_19>.
    Found 11-bit adder for signal <MAC_19$add0000> created at line 154.
    Found 20-bit register for signal <MAC_2>.
    Found 20-bit adder for signal <MAC_2$add0000> created at line 137.
    Found 10-bit register for signal <MAC_20>.
    Found 20-bit register for signal <MAC_3>.
    Found 20-bit adder for signal <MAC_3$add0000> created at line 138.
    Found 20-bit register for signal <MAC_4>.
    Found 20-bit adder for signal <MAC_4$add0000> created at line 139.
    Found 20-bit register for signal <MAC_5>.
    Found 20-bit adder for signal <MAC_5$add0000> created at line 140.
    Found 19-bit register for signal <MAC_6>.
    Found 19-bit adder for signal <MAC_6$add0000> created at line 141.
    Found 19-bit register for signal <MAC_7>.
    Found 19-bit adder for signal <MAC_7$add0000> created at line 142.
    Found 19-bit register for signal <MAC_8>.
    Found 19-bit adder for signal <MAC_8$add0000> created at line 143.
    Found 19-bit register for signal <MAC_9>.
    Found 19-bit adder for signal <MAC_9$add0000> created at line 144.
    Found 16-bit subtractor for signal <x105>.
    Found 12-bit subtractor for signal <x7>.
    Found 13-bit subtractor for signal <x9>.
    Found 10-bit adder for signal <x_1>.
    Found 14-bit adder for signal <x_28>.
    Found 15-bit adder for signal <x_36>.
    Found 12-bit adder for signal <x_4>.
    Summary:
	inferred 379 D-type flip-flop(s).
	inferred  27 Adder/Subtractor(s).
Unit <hdec_5_Verilog> synthesized.


Synthesizing Unit <hdec_6_Verilog>.
    Related source file is "src/fir/hdec_6_Verilog.v".
    Found 20-bit register for signal <Y>.
    Found 20-bit register for signal <MAC_0>.
    Found 20-bit adder for signal <MAC_0$add0000> created at line 158.
    Found 20-bit register for signal <MAC_1>.
    Found 20-bit adder for signal <MAC_1$add0000> created at line 159.
    Found 19-bit register for signal <MAC_10>.
    Found 19-bit adder for signal <MAC_10$add0000> created at line 168.
    Found 18-bit register for signal <MAC_11>.
    Found 18-bit adder for signal <MAC_11$add0000> created at line 169.
    Found 17-bit register for signal <MAC_12>.
    Found 17-bit adder for signal <MAC_12$add0000> created at line 170.
    Found 16-bit register for signal <MAC_13>.
    Found 16-bit adder for signal <MAC_13$add0000> created at line 171.
    Found 16-bit register for signal <MAC_14>.
    Found 16-bit adder for signal <MAC_14$add0000> created at line 172.
    Found 15-bit register for signal <MAC_15>.
    Found 15-bit adder for signal <MAC_15$add0000> created at line 173.
    Found 14-bit register for signal <MAC_16>.
    Found 14-bit adder for signal <MAC_16$add0000> created at line 174.
    Found 14-bit register for signal <MAC_17>.
    Found 14-bit adder for signal <MAC_17$add0000> created at line 175.
    Found 12-bit register for signal <MAC_18>.
    Found 12-bit adder for signal <MAC_18$add0000> created at line 176.
    Found 10-bit register for signal <MAC_19>.
    Found 20-bit register for signal <MAC_2>.
    Found 20-bit adder for signal <MAC_2$add0000> created at line 160.
    Found 10-bit register for signal <MAC_20>.
    Found 20-bit register for signal <MAC_3>.
    Found 20-bit adder for signal <MAC_3$add0000> created at line 161.
    Found 20-bit register for signal <MAC_4>.
    Found 20-bit adder for signal <MAC_4$add0000> created at line 162.
    Found 20-bit register for signal <MAC_5>.
    Found 20-bit adder for signal <MAC_5$add0000> created at line 163.
    Found 19-bit register for signal <MAC_6>.
    Found 19-bit adder for signal <MAC_6$add0000> created at line 164.
    Found 19-bit register for signal <MAC_7>.
    Found 19-bit adder for signal <MAC_7$add0000> created at line 165.
    Found 19-bit register for signal <MAC_8>.
    Found 19-bit adder for signal <MAC_8$add0000> created at line 166.
    Found 19-bit register for signal <MAC_9>.
    Found 19-bit adder for signal <MAC_9$add0000> created at line 167.
    Found 16-bit adder for signal <x119>.
    Found 14-bit adder for signal <x17>.
    Found 17-bit adder for signal <x199>.
    Found 17-bit adder for signal <x220>.
    Found 17-bit subtractor for signal <x255>.
    Found 11-bit adder for signal <x3>.
    Found 12-bit adder for signal <x5>.
    Found 12-bit subtractor for signal <x7>.
    Found 13-bit subtractor for signal <x9>.
    Found 16-bit subtractor for signal <x91>.
    Found 10-bit adder for signal <x_1>.
    Found 11-bit adder for signal <x_2>.
    Found 14-bit subtractor for signal <x_25>.
    Found 14-bit subtractor for signal <x_30>.
    Found 15-bit adder for signal <x_34>.
    Found 15-bit subtractor for signal <x_37>.
    Found 15-bit adder for signal <x_37$addsub0000> created at line 75.
    Found 12-bit adder for signal <x_6>.
    Summary:
	inferred 377 D-type flip-flop(s).
	inferred  37 Adder/Subtractor(s).
Unit <hdec_6_Verilog> synthesized.


Synthesizing Unit <hdec_7_Verilog>.
    Related source file is "src/fir/hdec_7_Verilog.v".
    Found 20-bit register for signal <Y>.
    Found 20-bit register for signal <MAC_0>.
    Found 20-bit adder for signal <MAC_0$add0000> created at line 156.
    Found 20-bit register for signal <MAC_1>.
    Found 20-bit adder for signal <MAC_1$add0000> created at line 157.
    Found 19-bit register for signal <MAC_10>.
    Found 19-bit adder for signal <MAC_10$add0000> created at line 166.
    Found 18-bit register for signal <MAC_11>.
    Found 18-bit adder for signal <MAC_11$add0000> created at line 167.
    Found 17-bit register for signal <MAC_12>.
    Found 17-bit adder for signal <MAC_12$add0000> created at line 168.
    Found 16-bit register for signal <MAC_13>.
    Found 16-bit adder for signal <MAC_13$add0000> created at line 169.
    Found 16-bit register for signal <MAC_14>.
    Found 16-bit adder for signal <MAC_14$add0000> created at line 170.
    Found 15-bit register for signal <MAC_15>.
    Found 15-bit adder for signal <MAC_15$add0000> created at line 171.
    Found 14-bit register for signal <MAC_16>.
    Found 14-bit adder for signal <MAC_16$add0000> created at line 172.
    Found 13-bit register for signal <MAC_17>.
    Found 13-bit adder for signal <MAC_17$add0000> created at line 173.
    Found 12-bit register for signal <MAC_18>.
    Found 12-bit adder for signal <MAC_18$add0000> created at line 174.
    Found 10-bit register for signal <MAC_19>.
    Found 20-bit register for signal <MAC_2>.
    Found 20-bit adder for signal <MAC_2$add0000> created at line 158.
    Found 10-bit register for signal <MAC_20>.
    Found 20-bit register for signal <MAC_3>.
    Found 20-bit adder for signal <MAC_3$add0000> created at line 159.
    Found 20-bit register for signal <MAC_4>.
    Found 20-bit adder for signal <MAC_4$add0000> created at line 160.
    Found 20-bit register for signal <MAC_5>.
    Found 20-bit adder for signal <MAC_5$add0000> created at line 161.
    Found 19-bit register for signal <MAC_6>.
    Found 19-bit adder for signal <MAC_6$add0000> created at line 162.
    Found 19-bit register for signal <MAC_7>.
    Found 19-bit adder for signal <MAC_7$add0000> created at line 163.
    Found 19-bit register for signal <MAC_8>.
    Found 19-bit adder for signal <MAC_8$add0000> created at line 164.
    Found 19-bit register for signal <MAC_9>.
    Found 19-bit adder for signal <MAC_9$add0000> created at line 165.
    Found 17-bit adder for signal <x133>.
    Found 17-bit subtractor for signal <x187>.
    Found 17-bit adder for signal <x229>.
    Found 17-bit subtractor for signal <x253>.
    Found 14-bit subtractor for signal <x27>.
    Found 11-bit adder for signal <x3>.
    Found 12-bit adder for signal <x5>.
    Found 12-bit subtractor for signal <x7>.
    Found 16-bit subtractor for signal <x77>.
    Found 13-bit subtractor for signal <x9>.
    Found 10-bit adder for signal <x_1>.
    Found 14-bit subtractor for signal <x_22>.
    Found 14-bit subtractor for signal <x_31>.
    Found 15-bit subtractor for signal <x_33>.
    Found 15-bit adder for signal <x_33$addsub0000> created at line 64.
    Found 15-bit subtractor for signal <x_37>.
    Found 15-bit adder for signal <x_37$addsub0000> created at line 72.
    Found 13-bit subtractor for signal <x_9>.
    Summary:
	inferred 376 D-type flip-flop(s).
	inferred  37 Adder/Subtractor(s).
Unit <hdec_7_Verilog> synthesized.


Synthesizing Unit <hdec_8_Verilog>.
    Related source file is "src/fir/hdec_8_Verilog.v".
    Found 20-bit register for signal <Y>.
    Found 20-bit register for signal <MAC_0>.
    Found 20-bit adder for signal <MAC_0$add0000> created at line 164.
    Found 20-bit register for signal <MAC_1>.
    Found 20-bit adder for signal <MAC_1$add0000> created at line 165.
    Found 19-bit register for signal <MAC_10>.
    Found 19-bit adder for signal <MAC_10$add0000> created at line 174.
    Found 18-bit register for signal <MAC_11>.
    Found 18-bit adder for signal <MAC_11$add0000> created at line 175.
    Found 17-bit register for signal <MAC_12>.
    Found 17-bit adder for signal <MAC_12$add0000> created at line 176.
    Found 16-bit register for signal <MAC_13>.
    Found 16-bit adder for signal <MAC_13$add0000> created at line 177.
    Found 16-bit register for signal <MAC_14>.
    Found 16-bit adder for signal <MAC_14$add0000> created at line 178.
    Found 15-bit register for signal <MAC_15>.
    Found 15-bit adder for signal <MAC_15$add0000> created at line 179.
    Found 14-bit register for signal <MAC_16>.
    Found 14-bit adder for signal <MAC_16$add0000> created at line 180.
    Found 13-bit register for signal <MAC_17>.
    Found 13-bit adder for signal <MAC_17$add0000> created at line 181.
    Found 12-bit register for signal <MAC_18>.
    Found 12-bit adder for signal <MAC_18$add0000> created at line 182.
    Found 10-bit register for signal <MAC_19>.
    Found 20-bit register for signal <MAC_2>.
    Found 20-bit adder for signal <MAC_2$add0000> created at line 166.
    Found 10-bit register for signal <MAC_20>.
    Found 20-bit register for signal <MAC_3>.
    Found 20-bit adder for signal <MAC_3$add0000> created at line 167.
    Found 20-bit register for signal <MAC_4>.
    Found 20-bit adder for signal <MAC_4$add0000> created at line 168.
    Found 20-bit register for signal <MAC_5>.
    Found 20-bit adder for signal <MAC_5$add0000> created at line 169.
    Found 20-bit register for signal <MAC_6>.
    Found 20-bit adder for signal <MAC_6$add0000> created at line 170.
    Found 19-bit register for signal <MAC_7>.
    Found 19-bit adder for signal <MAC_7$add0000> created at line 171.
    Found 19-bit register for signal <MAC_8>.
    Found 19-bit adder for signal <MAC_8$add0000> created at line 172.
    Found 19-bit register for signal <MAC_9>.
    Found 19-bit adder for signal <MAC_9$add0000> created at line 173.
    Found 17-bit adder for signal <x147>.
    Found 17-bit subtractor for signal <x174>.
    Found 14-bit adder for signal <x19>.
    Found 17-bit subtractor for signal <x237>.
    Found 17-bit subtractor for signal <x249>.
    Found 11-bit adder for signal <x3>.
    Found 15-bit adder for signal <x35>.
    Found 15-bit adder for signal <x39>.
    Found 15-bit adder for signal <x41>.
    Found 12-bit subtractor for signal <x7>.
    Found 13-bit adder for signal <x9>.
    Found 10-bit adder for signal <x_1>.
    Found 13-bit adder for signal <x_12>.
    Found 14-bit adder for signal <x_16>.
    Found 14-bit subtractor for signal <x_19>.
    Found 14-bit adder for signal <x_19$addsub0000> created at line 83.
    Found 14-bit subtractor for signal <x_27>.
    Found 14-bit adder for signal <x_27$addsub0000> created at line 74.
    Found 15-bit subtractor for signal <x_35>.
    Found 15-bit adder for signal <x_35$addsub0000> created at line 73.
    Found 15-bit subtractor for signal <x_37>.
    Found 15-bit adder for signal <x_37$addsub0000> created at line 82.
    Summary:
	inferred 377 D-type flip-flop(s).
	inferred  41 Adder/Subtractor(s).
Unit <hdec_8_Verilog> synthesized.


Synthesizing Unit <sin_dds>.
    Related source file is "src/sin_dds.v".
    Found 10-bit comparator equal for signal <data_change$cmp_eq0000> created at line 45.
    Found 10-bit up accumulator for signal <fre_add>.
    Found 10-bit register for signal <register1>.
    Found 10-bit register for signal <register2>.
    Found 10-bit register for signal <rom_addr>.
    Found 10-bit adder for signal <rom_addr$add0000> created at line 29.
    Summary:
	inferred   1 Accumulator(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <sin_dds> synthesized.


Synthesizing Unit <wave_add>.
    Related source file is "src/wave_add.v".
WARNING:Xst:646 - Signal <data_out2<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_out1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <data_out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <wave_add> synthesized.


Synthesizing Unit <data_fir>.
    Related source file is "src/data_fir.v".
WARNING:Xst:646 - Signal <fir_out_reg<11:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_change2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_change1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_change> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <data_out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <data_fir> synthesized.


Synthesizing Unit <polypase_fir>.
    Related source file is "src/polypase_fir.v".
WARNING:Xst:646 - Signal <fir_out_reg<11:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_change> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <data_out>.
    Found 8-bit register for signal <clks>.
    Found 3-bit up counter for signal <cnt>.
    Found 23-bit register for signal <fir_out_reg>.
    Found 23-bit adder for signal <fir_out_reg$add0000> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0000> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0001> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0002> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0003> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0004> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0005> created at line 136.
    Summary:
	inferred   1 Counter(s).
	inferred  31 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <polypase_fir> synthesized.


Synthesizing Unit <decimation>.
    Related source file is "src/decimation.v".
WARNING:Xst:646 - Signal <fir_out_reg<11:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_change> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <data_out>.
    Found 8-bit register for signal <clks>.
    Found 3-bit up counter for signal <cnt>.
    Found 23-bit register for signal <fir_out_reg>.
    Found 23-bit adder for signal <fir_out_reg$add0000> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0000> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0001> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0002> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0003> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0004> created at line 136.
    Found 23-bit adder for signal <fir_out_reg$addsub0005> created at line 136.
    Summary:
	inferred   1 Counter(s).
	inferred  31 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <decimation> synthesized.


Synthesizing Unit <interpolation>.
    Related source file is "src/interpolation.v".
WARNING:Xst:646 - Signal <fir_out_reg<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_change> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <data_out>.
    Found 23-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 124.
    Found 1-bit register for signal <clk_org>.
    Found 3-bit up counter for signal <cnt>.
    Found 23-bit register for signal <fir_out_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  23 Multiplexer(s).
Unit <interpolation> synthesized.


Synthesizing Unit <out_da_data>.
    Related source file is "out_da_data.v".
    Found 8-bit adder for signal <data_out_up1>.
    Found 8-bit adder for signal <data_out_up2>.
    Found 8-bit adder for signal <data_out_up3>.
    Found 8-bit adder for signal <data_out_up4>.
    Found 8-bit adder for signal <fir_out_up1>.
    Found 8-bit adder for signal <fir_out_up2>.
    Found 8-bit adder for signal <fir_out_up3>.
    Found 8-bit adder for signal <fir_out_up4>.
    Summary:
	inferred   8 Adder/Subtractor(s).
Unit <out_da_data> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1012
 10-bit adder                                          : 32
 11-bit adder                                          : 37
 12-bit adder                                          : 40
 12-bit subtractor                                     : 25
 13-bit adder                                          : 36
 13-bit subtractor                                     : 24
 14-bit adder                                          : 75
 14-bit subtractor                                     : 45
 15-bit adder                                          : 84
 15-bit subtractor                                     : 31
 16-bit adder                                          : 68
 16-bit subtractor                                     : 17
 17-bit adder                                          : 72
 17-bit subtractor                                     : 47
 18-bit adder                                          : 27
 19-bit adder                                          : 115
 20-bit adder                                          : 161
 21-bit adder                                          : 13
 22-bit adder                                          : 32
 23-bit adder                                          : 15
 8-bit adder                                           : 12
 8-bit subtractor                                      : 4
# Counters                                             : 3
 3-bit up counter                                      : 3
# Accumulators                                         : 8
 10-bit up accumulator                                 : 8
# Registers                                            : 638
 1-bit register                                        : 17
 10-bit register                                       : 57
 11-bit register                                       : 9
 12-bit register                                       : 15
 13-bit register                                       : 21
 14-bit register                                       : 39
 15-bit register                                       : 22
 16-bit register                                       : 48
 17-bit register                                       : 24
 18-bit register                                       : 27
 19-bit register                                       : 115
 20-bit register                                       : 194
 21-bit register                                       : 13
 22-bit register                                       : 32
 23-bit register                                       : 5
# Comparators                                          : 8
 10-bit comparator equal                               : 8
# Multiplexers                                         : 1
 23-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/rom.ngc>.
Loading core <rom> for timing and area information for instance <rom_inst1>.
WARNING:Xst:2677 - Node <MAC_0_0> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_1> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_2> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_3> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_4> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_5> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_6> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_7> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_8> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_9> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_10> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_11> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_20> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_21> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <MAC_0_22> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_0> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_1> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_2> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_3> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_4> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_5> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_6> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_7> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_8> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_9> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_10> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_11> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_20> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_21> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <Y_22> of sequential type is unconnected in block <fir1>.
WARNING:Xst:2677 - Node <fir_out_reg_0> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_1> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_2> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_3> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_4> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_5> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_6> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_7> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_8> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_9> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_10> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_11> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_20> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_21> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_22> of sequential type is unconnected in block <fir2>.
WARNING:Xst:2677 - Node <fir_out_reg_0> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_1> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_2> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_3> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_4> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_5> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_6> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_7> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_8> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_9> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_10> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_11> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_20> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_21> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_22> of sequential type is unconnected in block <fir3>.
WARNING:Xst:2677 - Node <fir_out_reg_0> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_1> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_2> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_3> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_4> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_5> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_6> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_7> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_8> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_9> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_18> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_19> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_20> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_21> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_22> of sequential type is unconnected in block <fir4>.
WARNING:Xst:2677 - Node <fir_out_reg_0> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_1> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_2> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_3> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_4> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_5> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_6> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_7> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_8> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_9> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_10> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_11> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_20> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_21> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_22> of sequential type is unconnected in block <polypase_fir>.
WARNING:Xst:2677 - Node <fir_out_reg_0> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_1> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_2> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_3> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_4> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_5> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_6> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_7> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_8> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_9> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_10> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_11> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_20> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_21> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_22> of sequential type is unconnected in block <decimation>.
WARNING:Xst:2677 - Node <fir_out_reg_0> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_1> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_2> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_3> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_4> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_5> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_6> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_7> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_8> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_9> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_18> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_19> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_20> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_21> of sequential type is unconnected in block <interpolation>.
WARNING:Xst:2677 - Node <fir_out_reg_22> of sequential type is unconnected in block <interpolation>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1012
 10-bit adder                                          : 32
 11-bit adder                                          : 37
 12-bit adder                                          : 40
 12-bit subtractor                                     : 25
 13-bit adder                                          : 36
 13-bit subtractor                                     : 24
 14-bit adder                                          : 75
 14-bit subtractor                                     : 45
 15-bit adder                                          : 84
 15-bit subtractor                                     : 31
 16-bit adder                                          : 68
 16-bit subtractor                                     : 17
 17-bit adder                                          : 72
 17-bit subtractor                                     : 47
 18-bit adder                                          : 27
 19-bit adder                                          : 115
 20-bit adder                                          : 161
 21-bit adder                                          : 13
 22-bit adder                                          : 32
 23-bit adder                                          : 15
 8-bit adder                                           : 12
 8-bit subtractor                                      : 4
# Counters                                             : 3
 3-bit up counter                                      : 3
# Accumulators                                         : 8
 10-bit up accumulator                                 : 8
# Registers                                            : 10789
 Flip-Flops                                            : 10789
# Comparators                                          : 8
 10-bit comparator equal                               : 8
# Multiplexers                                         : 1
 23-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register2_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register2_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register2_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register2_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register2_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register2_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register2_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register2_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register2_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register2_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register1_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register1_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register1_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register1_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register1_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register1_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register1_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register1_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register1_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i2/register1_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register2_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register2_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register2_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register2_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register2_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register2_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register2_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register2_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register2_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register2_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register1_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register1_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register1_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register1_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register1_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register1_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register1_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register1_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register1_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/iadd1/i1/register1_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register2_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register2_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register2_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register2_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register2_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register2_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register2_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register2_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register2_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register2_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register1_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register1_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register1_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register1_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register1_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register1_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register1_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register1_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register1_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i2/register1_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register2_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register2_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register2_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register2_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register2_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register2_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register2_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register2_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register2_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register2_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register1_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register1_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register1_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register1_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register1_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register1_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register1_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register1_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register1_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir2/iadd2/i1/register1_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register2_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register2_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register2_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register2_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register2_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register2_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register2_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register2_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register2_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register2_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register1_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register1_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register1_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register1_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register1_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register1_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register1_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register1_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register1_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i2/register1_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register2_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register2_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register2_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register2_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register2_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register2_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register2_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register2_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register2_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register2_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register1_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register1_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register1_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register1_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register1_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register1_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register1_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register1_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register1_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir3/iadd2/i1/register1_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register2_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register2_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register2_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register2_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register2_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register2_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register2_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register2_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register2_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register2_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register1_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register1_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register1_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register1_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register1_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register1_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register1_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register1_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register1_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i2/register1_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register2_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register2_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register2_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register2_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register2_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register2_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register2_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register2_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register2_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register2_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register1_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register1_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register1_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register1_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register1_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register1_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register1_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register1_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register1_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/iadd2/i1/register1_0> of sequential type is unconnected in block <out_da_data>.
INFO:Xst:2146 - In block <out_da_data>, Accumulator <fir1/iadd1/i2/fre_add> <fir2/iadd2/i2/fre_add> <fir3/iadd2/i2/fre_add> are equivalent, XST will keep only <fir1/iadd1/i2/fre_add>.
INFO:Xst:2146 - In block <out_da_data>, Accumulator <fir1/iadd1/i1/fre_add> <fir2/iadd2/i1/fre_add> <fir3/iadd2/i1/fre_add> are equivalent, XST will keep only <fir1/iadd1/i1/fre_add>.
INFO:Xst:2146 - In block <out_da_data>, Counter <fir2/cnt> <fir3/cnt> <fir4/cnt> are equivalent, XST will keep only <fir2/cnt>.
WARNING:Xst:1710 - FF/Latch <MAC_64_0> (without init value) has a constant value of 0 in block <radix_fir_65>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MAC_63_0> (without init value) has a constant value of 0 in block <radix_fir_65>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fir4/iadd2/i1/fre_add_2> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fir4/iadd2/i1/fre_add_1> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fir4/iadd2/i1/fre_add_0> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir1/iadd1/i1/fre_add_2> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir1/iadd1/i1/fre_add_1> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir1/iadd1/i1/fre_add_0> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir4/iadd2/i1/rom_addr_0> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir4/iadd2/i1/rom_addr_1> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir4/iadd2/i1/rom_addr_2> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir3/iadd2/i1/rom_addr_0> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir3/iadd2/i1/rom_addr_1> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir3/iadd2/i1/rom_addr_2> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/iadd2/i1/rom_addr_0> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/iadd2/i1/rom_addr_1> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/iadd2/i1/rom_addr_2> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir1/iadd1/i1/rom_addr_0> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir1/iadd1/i1/rom_addr_1> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir1/iadd1/i1/rom_addr_2> (without init value) has a constant value of 0 in block <out_da_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_1_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_1_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_18> of sequential type is unconnected in block <out_da_data>.
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram in unit U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram of type RAMB16_S18_S18 has been replaced by RAMB16
INFO:Xst:2261 - The FF/Latch <MAC_63_16> in Unit <radix_fir_65> is equivalent to the following FF/Latch, which will be removed : <MAC_63_17> 
INFO:Xst:2261 - The FF/Latch <fir3/hn2/MAC_19_10> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn2/MAC_19_11> 
INFO:Xst:2261 - The FF/Latch <fir4/hn2/MAC_15_14> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir4/hn2/MAC_15_15> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i1/rom_addr_4> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i1/rom_addr_4> <fir3/iadd2/i1/rom_addr_4> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i1/rom_addr_5> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i1/rom_addr_5> <fir3/iadd2/i1/rom_addr_5> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i1/rom_addr_6> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i1/rom_addr_6> <fir3/iadd2/i1/rom_addr_6> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i1/rom_addr_7> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i1/rom_addr_7> <fir3/iadd2/i1/rom_addr_7> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i1/rom_addr_8> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i1/rom_addr_8> <fir3/iadd2/i1/rom_addr_8> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i1/rom_addr_9> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i1/rom_addr_9> <fir3/iadd2/i1/rom_addr_9> 
INFO:Xst:2261 - The FF/Latch <fir3/hn8/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn8/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn2/MAC_19_10> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn2/MAC_19_11> 
INFO:Xst:2261 - The FF/Latch <fir3/hn7/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn7/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir3/hn6/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn6/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_18_10> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir4/hn8/MAC_18_11> 
INFO:Xst:2261 - The FF/Latch <fir3/hn5/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn5/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir3/hn2/MAC_15_14> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn2/MAC_15_15> 
INFO:Xst:2261 - The FF/Latch <fir3/hn4/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn4/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir3/hn3/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn3/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir3/hn3/MAC_18_11> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn3/MAC_18_12> 
INFO:Xst:2261 - The FF/Latch <fir3/hn2/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn2/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir3/hn1/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn1/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn2/MAC_15_14> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn2/MAC_15_15> 
INFO:Xst:2261 - The FF/Latch <fir2/hn3/MAC_18_11> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn3/MAC_18_12> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_20_1> in Unit <out_da_data> is equivalent to the following 7 FFs/Latches, which will be removed : <fir4/hn7/MAC_20_1> <fir4/hn6/MAC_20_1> <fir4/hn5/MAC_20_1> <fir4/hn4/MAC_20_1> <fir4/hn3/MAC_20_1> <fir4/hn2/MAC_20_1> <fir4/hn1/MAC_20_1> 
INFO:Xst:2261 - The FF/Latch <fir2/hn1/MAC_19_10> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn1/MAC_19_11> 
INFO:Xst:2261 - The FF/Latch <fir4/hn1/MAC_19_10> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir4/hn1/MAC_19_11> 
INFO:Xst:2261 - The FF/Latch <fir3/hn8/MAC_18_10> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn8/MAC_18_11> 
INFO:Xst:2261 - The FF/Latch <fir2/hn8/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn8/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn7/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn7/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn6/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn6/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn5/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn5/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn4/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn4/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn3/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn3/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn2/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn2/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i2/rom_addr_0> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i2/rom_addr_0> <fir3/iadd2/i2/rom_addr_0> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i2/rom_addr_3> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i2/rom_addr_3> <fir3/iadd2/i2/rom_addr_3> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i2/rom_addr_5> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i2/rom_addr_5> <fir3/iadd2/i2/rom_addr_5> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i2/rom_addr_1> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i2/rom_addr_1> <fir3/iadd2/i2/rom_addr_1> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i2/rom_addr_2> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i2/rom_addr_2> <fir3/iadd2/i2/rom_addr_2> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i2/rom_addr_4> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i2/rom_addr_4> <fir3/iadd2/i2/rom_addr_4> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i2/rom_addr_6> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i2/rom_addr_6> <fir3/iadd2/i2/rom_addr_6> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i2/rom_addr_7> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i2/rom_addr_7> <fir3/iadd2/i2/rom_addr_7> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i2/rom_addr_8> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i2/rom_addr_8> <fir3/iadd2/i2/rom_addr_8> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i2/rom_addr_9> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i2/rom_addr_9> <fir3/iadd2/i2/rom_addr_9> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_20_0> in Unit <out_da_data> is equivalent to the following 7 FFs/Latches, which will be removed : <fir4/hn7/MAC_20_0> <fir4/hn6/MAC_20_0> <fir4/hn5/MAC_20_0> <fir4/hn4/MAC_20_0> <fir4/hn3/MAC_20_0> <fir4/hn2/MAC_20_0> <fir4/hn1/MAC_20_0> 
INFO:Xst:2261 - The FF/Latch <fir4/hn2/MAC_19_10> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir4/hn2/MAC_19_11> 
INFO:Xst:2261 - The FF/Latch <fir3/hn1/MAC_19_10> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn1/MAC_19_11> 
INFO:Xst:2261 - The FF/Latch <fir4/hn3/MAC_18_11> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir4/hn3/MAC_18_12> 
INFO:Xst:2261 - The FF/Latch <fir2/hn8/MAC_18_10> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn8/MAC_18_11> 
INFO:Xst:2261 - The FF/Latch <fir2/hn1/MAC_20_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn1/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir1/iadd1/i1/rom_addr_3> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir2/iadd2/i1/rom_addr_3> <fir3/iadd2/i1/rom_addr_3> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_20_2> in Unit <out_da_data> is equivalent to the following 7 FFs/Latches, which will be removed : <fir4/hn7/MAC_20_2> <fir4/hn6/MAC_20_2> <fir4/hn5/MAC_20_2> <fir4/hn4/MAC_20_2> <fir4/hn3/MAC_20_2> <fir4/hn2/MAC_20_2> <fir4/hn1/MAC_20_2> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_20_3> in Unit <out_da_data> is equivalent to the following 7 FFs/Latches, which will be removed : <fir4/hn7/MAC_20_3> <fir4/hn6/MAC_20_3> <fir4/hn5/MAC_20_3> <fir4/hn4/MAC_20_3> <fir4/hn3/MAC_20_3> <fir4/hn2/MAC_20_3> <fir4/hn1/MAC_20_3> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_20_4> in Unit <out_da_data> is equivalent to the following 7 FFs/Latches, which will be removed : <fir4/hn7/MAC_20_4> <fir4/hn6/MAC_20_4> <fir4/hn5/MAC_20_4> <fir4/hn4/MAC_20_4> <fir4/hn3/MAC_20_4> <fir4/hn2/MAC_20_4> <fir4/hn1/MAC_20_4> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_20_5> in Unit <out_da_data> is equivalent to the following 7 FFs/Latches, which will be removed : <fir4/hn7/MAC_20_5> <fir4/hn6/MAC_20_5> <fir4/hn5/MAC_20_5> <fir4/hn4/MAC_20_5> <fir4/hn3/MAC_20_5> <fir4/hn2/MAC_20_5> <fir4/hn1/MAC_20_5> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_20_6> in Unit <out_da_data> is equivalent to the following 7 FFs/Latches, which will be removed : <fir4/hn7/MAC_20_6> <fir4/hn6/MAC_20_6> <fir4/hn5/MAC_20_6> <fir4/hn4/MAC_20_6> <fir4/hn3/MAC_20_6> <fir4/hn2/MAC_20_6> <fir4/hn1/MAC_20_6> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_20_7> in Unit <out_da_data> is equivalent to the following 7 FFs/Latches, which will be removed : <fir4/hn7/MAC_20_7> <fir4/hn6/MAC_20_7> <fir4/hn5/MAC_20_7> <fir4/hn4/MAC_20_7> <fir4/hn3/MAC_20_7> <fir4/hn2/MAC_20_7> <fir4/hn1/MAC_20_7> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_20_8> in Unit <out_da_data> is equivalent to the following 15 FFs/Latches, which will be removed : <fir4/hn8/MAC_20_9> <fir4/hn7/MAC_20_8> <fir4/hn7/MAC_20_9> <fir4/hn6/MAC_20_8> <fir4/hn6/MAC_20_9> <fir4/hn5/MAC_20_8> <fir4/hn5/MAC_20_9> <fir4/hn4/MAC_20_8> <fir4/hn4/MAC_20_9> <fir4/hn3/MAC_20_8> <fir4/hn3/MAC_20_9> <fir4/hn2/MAC_20_8> <fir4/hn2/MAC_20_9> <fir4/hn1/MAC_20_8> <fir4/hn1/MAC_20_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn6/MAC_19_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn6/MAC_19_9> 
INFO:Xst:2261 - The FF/Latch <fir3/hn6/MAC_19_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn6/MAC_19_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn7/MAC_19_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn7/MAC_19_9> 
INFO:Xst:2261 - The FF/Latch <fir3/hn7/MAC_19_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn7/MAC_19_9> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_19_0> in Unit <out_da_data> is equivalent to the following 5 FFs/Latches, which will be removed : <fir4/hn7/MAC_19_0> <fir4/hn6/MAC_19_0> <fir4/hn4/MAC_19_0> <fir4/hn3/MAC_19_0> <fir4/hn1/MAC_19_0> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_19_1> in Unit <out_da_data> is equivalent to the following 3 FFs/Latches, which will be removed : <fir4/hn7/MAC_19_1> <fir4/hn6/MAC_19_1> <fir4/hn1/MAC_19_1> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_19_2> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir4/hn7/MAC_19_2> <fir4/hn6/MAC_19_2> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_19_3> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir4/hn7/MAC_19_3> <fir4/hn6/MAC_19_3> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_19_4> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir4/hn7/MAC_19_4> <fir4/hn6/MAC_19_4> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_19_5> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir4/hn7/MAC_19_5> <fir4/hn6/MAC_19_5> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_19_6> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir4/hn7/MAC_19_6> <fir4/hn6/MAC_19_6> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_19_7> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir4/hn7/MAC_19_7> <fir4/hn6/MAC_19_7> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_19_8> in Unit <out_da_data> is equivalent to the following 5 FFs/Latches, which will be removed : <fir4/hn8/MAC_19_9> <fir4/hn7/MAC_19_8> <fir4/hn7/MAC_19_9> <fir4/hn6/MAC_19_8> <fir4/hn6/MAC_19_9> 
INFO:Xst:2261 - The FF/Latch <fir2/hn8/MAC_19_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir2/hn8/MAC_19_9> 
INFO:Xst:2261 - The FF/Latch <fir3/hn8/MAC_19_8> in Unit <out_da_data> is equivalent to the following FF/Latch, which will be removed : <fir3/hn8/MAC_19_9> 
INFO:Xst:2261 - The FF/Latch <fir4/hn8/MAC_18_0> in Unit <out_da_data> is equivalent to the following 2 FFs/Latches, which will be removed : <fir4/hn6/MAC_18_0> <fir4/hn3/MAC_18_0> 

Optimizing unit <out_da_data> ...
WARNING:Xst:2677 - Node <fir4/hn8/MAC_10_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_9_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_8_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_7_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_6_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_6_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_5_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_5_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_4_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_4_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_3_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_3_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_2_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_2_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_1_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_1_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/MAC_0_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn8/Y_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_10_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_9_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_8_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_7_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_6_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_5_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_5_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_4_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_4_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_3_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_3_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_2_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_2_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_1_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_1_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/MAC_0_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn7/Y_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_10_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_9_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_8_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_7_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_6_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_5_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_5_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_4_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_4_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_3_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_3_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_2_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_2_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_1_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_1_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/MAC_0_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn6/Y_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_10_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_9_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_8_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_7_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_6_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_5_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_5_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_4_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_4_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_3_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_3_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_2_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_2_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_1_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_1_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/MAC_0_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn5/Y_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_10_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_9_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_8_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_7_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_6_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_6_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_5_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_5_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_4_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_4_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_3_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_3_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_2_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_2_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_1_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_1_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/MAC_0_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn4/Y_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_10_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_9_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_8_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_7_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_6_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_6_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_5_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_5_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_4_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_4_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_3_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_3_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_2_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_2_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_1_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_1_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/MAC_0_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn3/Y_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_11_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_10_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_9_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_8_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_7_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_6_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_6_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_5_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_5_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_4_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_4_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_3_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_3_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_2_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_2_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_1_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_1_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/MAC_0_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn2/Y_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_11_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_10_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_9_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_8_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_7_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_7_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_6_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_6_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_5_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_5_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_4_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_4_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_3_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_3_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_2_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_2_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_1_18> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_1_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/MAC_0_19> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir4/hn1/Y_19> of sequential type is unconnected in block <out_da_data>.

Optimizing unit <radix_fir_65> ...
WARNING:Xst:2677 - Node <fir1/fir1/Y_22> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_11> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_10> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/Y_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_22> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_11> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_10> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_9> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_8> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_7> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_6> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_5> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_4> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_3> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_2> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_1> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_0_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_1_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_1_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_1_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_2_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_2_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_2_0> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_3_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_3_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_4_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_4_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_5_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_5_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_6_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_6_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_7_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_7_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_8_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_8_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_9_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_9_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_10_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_10_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_11_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_11_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_12_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_12_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_13_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_13_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_14_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_14_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_15_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_15_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_16_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_16_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_17_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_17_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_18_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_18_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_19_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_19_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_20_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_20_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_21_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_21_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_22_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_22_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_23_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_23_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_24_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_24_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_25_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_25_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_26_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_26_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_27_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_27_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_28_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_28_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_29_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_29_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_30_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_30_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_31_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_31_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_32_21> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_32_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_33_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_34_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_35_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_36_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_37_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_38_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_39_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_40_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_41_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_42_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_43_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_44_20> of sequential type is unconnected in block <out_da_data>.
WARNING:Xst:2677 - Node <fir1/fir1/MAC_45_20> of sequential type is unconnected in block <out_da_data>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block out_da_data, actual ratio is 92.

Final Macro Processing ...

Processing Unit <out_da_data> :
	Found 4-bit shift register for signal <fir2/hn8/MAC_11_0>.
	Found 5-bit shift register for signal <fir2/hn6/MAC_3_0>.
	Found 4-bit shift register for signal <fir2/hn5/MAC_14_0>.
	Found 4-bit shift register for signal <fir2/hn5/MAC_14_1>.
	Found 4-bit shift register for signal <fir2/hn5/MAC_9_0>.
	Found 4-bit shift register for signal <fir2/hn5/MAC_4_0>.
	Found 4-bit shift register for signal <fir2/hn5/MAC_4_1>.
	Found 5-bit shift register for signal <fir2/hn4/MAC_14_0>.
	Found 4-bit shift register for signal <fir2/hn2/MAC_7_0>.
	Found 4-bit shift register for signal <fir3/hn8/MAC_11_0>.
	Found 5-bit shift register for signal <fir3/hn6/MAC_3_0>.
	Found 4-bit shift register for signal <fir3/hn5/MAC_14_0>.
	Found 4-bit shift register for signal <fir3/hn5/MAC_14_1>.
	Found 4-bit shift register for signal <fir3/hn5/MAC_9_0>.
	Found 4-bit shift register for signal <fir3/hn5/MAC_4_0>.
	Found 4-bit shift register for signal <fir3/hn5/MAC_4_1>.
	Found 5-bit shift register for signal <fir3/hn4/MAC_14_0>.
	Found 4-bit shift register for signal <fir3/hn2/MAC_7_0>.
	Found 4-bit shift register for signal <fir4/hn8/MAC_11_0>.
	Found 5-bit shift register for signal <fir4/hn6/MAC_3_0>.
	Found 4-bit shift register for signal <fir4/hn5/MAC_14_0>.
	Found 4-bit shift register for signal <fir4/hn5/MAC_14_1>.
	Found 4-bit shift register for signal <fir4/hn5/MAC_9_0>.
	Found 4-bit shift register for signal <fir4/hn5/MAC_4_0>.
	Found 4-bit shift register for signal <fir4/hn5/MAC_4_1>.
	Found 5-bit shift register for signal <fir4/hn4/MAC_14_0>.
	Found 4-bit shift register for signal <fir4/hn2/MAC_7_0>.
	Found 4-bit shift register for signal <fir1/fir1/MAC_31_0>.
Unit <out_da_data> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9933
 Flip-Flops                                            : 9933
# Shift Registers                                      : 28
 4-bit shift register                                  : 22
 5-bit shift register                                  : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : out_da_data.ngr
Top Level Output File Name         : out_da_data
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 36972
#      BUF                         : 6
#      GND                         : 17
#      INV                         : 700
#      LUT1                        : 100
#      LUT2                        : 7959
#      LUT3                        : 1128
#      LUT4                        : 3131
#      LUT4_D                      : 4
#      MULT_AND                    : 18
#      MUXCY                       : 11579
#      MUXF5                       : 45
#      MUXF6                       : 8
#      VCC                         : 9
#      XORCY                       : 12268
# FlipFlops/Latches                : 10027
#      FD                          : 28
#      FDC                         : 9984
#      FDCE                        : 1
#      FDE                         : 14
# RAMS                             : 8
#      RAMB16                      : 8
# Shift Registers                  : 28
#      SRL16                       : 28
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 21
#      IBUF                        : 5
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                     7185  out of   7680    93%  
 Number of Slice Flip Flops:          10027  out of  15360    65%  
 Number of 4 input LUTs:              13050  out of  15360    84%  
    Number used as logic:             13022
    Number used as Shift registers:      28
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    173    12%  
 Number of BRAMs:                         8  out of     24    33%  
 Number of GCLKs:                         8  out of      8   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                                                                          | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk_in                             | IBUF+BUFG                                                                                                                                                                                      | 3957  |
fir1/iadd1/i2/rom_inst1/BU2/N0     | NONE(fir1/iadd1/i2/rom_inst1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
fir1/iadd1/i1/rom_inst1/BU2/N0     | NONE(fir1/iadd1/i1/rom_inst1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
fir2/iadd2/i2/rom_inst1/BU2/N0     | NONE(fir2/iadd2/i2/rom_inst1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
fir2/iadd2/i1/rom_inst1/BU2/N0     | NONE(fir2/iadd2/i1/rom_inst1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
fir2/clks_7                        | NONE(fir2/hn8/MAC_20_0)                                                                                                                                                                        | 376   |
fir2/clks_6                        | NONE(fir2/hn7/MAC_20_0)                                                                                                                                                                        | 374   |
fir2/clks_5                        | NONE(fir2/hn6/MAC_20_0)                                                                                                                                                                        | 377   |
fir2/clks_41                       | BUFG                                                                                                                                                                                           | 376   |
fir2/clks_31                       | BUFG                                                                                                                                                                                           | 381   |
fir2/clks_2                        | NONE(fir2/hn3/MAC_20_0)                                                                                                                                                                        | 378   |
fir2/clks_11                       | BUFG                                                                                                                                                                                           | 384   |
fir2/clks_01                       | BUFG                                                                                                                                                                                           | 385   |
fir3/iadd2/i2/rom_inst1/BU2/N0     | NONE(fir3/iadd2/i2/rom_inst1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
fir3/iadd2/i1/rom_inst1/BU2/N0     | NONE(fir3/iadd2/i1/rom_inst1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
fir3/clks_7                        | NONE(fir3/hn8/MAC_20_0)                                                                                                                                                                        | 376   |
fir3/clks_6                        | NONE(fir3/hn7/MAC_20_0)                                                                                                                                                                        | 374   |
fir3/clks_5                        | NONE(fir3/hn6/MAC_20_0)                                                                                                                                                                        | 377   |
fir3/clks_4                        | NONE(fir3/hn5/MAC_20_0)                                                                                                                                                                        | 376   |
fir3/clks_31                       | BUFG                                                                                                                                                                                           | 381   |
fir3/clks_2                        | NONE(fir3/hn3/MAC_20_0)                                                                                                                                                                        | 378   |
fir3/clks_11                       | BUFG                                                                                                                                                                                           | 384   |
fir3/clks_01                       | BUFG                                                                                                                                                                                           | 393   |
fir4/clk_org                       | NONE(fir4/iadd2/i2/rom_addr_9)                                                                                                                                                                 | 36    |
fir4/iadd2/i2/rom_inst1/BU2/N0     | NONE(fir4/iadd2/i2/rom_inst1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
fir4/iadd2/i1/rom_inst1/BU2/N0     | NONE(fir4/iadd2/i1/rom_inst1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------+---------------------------------------------+-------+
Control Signal                                                    | Buffer(FF name)                             | Load  |
------------------------------------------------------------------+---------------------------------------------+-------+
fir1/fir1/reset_inv661_INV_0_12(fir1/fir1/reset_inv661_INV_0_12:O)| NONE(fir1/fir1/reset_inv661_INV_0_12_shift1)| 481   |
fir1/fir1/reset_inv661_INV_0_18(fir1/fir1/reset_inv661_INV_0_18:O)| NONE(fir1/fir1/reset_inv661_INV_0_18_shift1)| 481   |
fir1/fir1/reset_inv661_INV_0_10(fir1/fir1/reset_inv661_INV_0_10:O)| NONE(fir1/fir1/reset_inv661_INV_0_10_shift1)| 478   |
fir1/fir1/reset_inv661_INV_0_13(fir1/fir1/reset_inv661_INV_0_13:O)| NONE(fir1/fir1/reset_inv661_INV_0_13_shift1)| 478   |
fir1/fir1/reset_inv661_INV_0_14(fir1/fir1/reset_inv661_INV_0_14:O)| NONE(fir1/fir1/reset_inv661_INV_0_14_shift1)| 478   |
fir1/fir1/reset_inv661_INV_0_19(fir1/fir1/reset_inv661_INV_0_19:O)| NONE(fir1/fir1/MAC_53_18)                   | 478   |
fir1/fir1/reset_inv661_INV_0_6(fir1/fir1/reset_inv661_INV_0_6:O)  | NONE(fir3/hn8/MAC_19_7)                     | 478   |
fir1/fir1/reset_inv661_INV_0_7(fir1/fir1/reset_inv661_INV_0_7:O)  | NONE(fir1/fir1/reset_inv661_INV_0_7_shift1) | 478   |
DA_reset_n_inv(fir1/fir1/reset_inv661_INV_0:O)                    | NONE(fir1/fir1/MAC_0_12)                    | 477   |
fir1/fir1/reset_inv661_INV_0_16(fir1/fir1/reset_inv661_INV_0_16:O)| NONE(fir1/fir1/reset_inv661_INV_0_16_shift1)| 477   |
fir1/fir1/reset_inv661_INV_0_8(fir1/fir1/reset_inv661_INV_0_8:O)  | NONE(fir1/fir1/reset_inv661_INV_0_8_shift1) | 477   |
fir1/fir1/reset_inv661_INV_0_11(fir1/fir1/reset_inv661_INV_0_11:O)| NONE(fir3/hn2/MAC_11_11)                    | 475   |
fir1/fir1/reset_inv661_INV_0_17(fir1/fir1/reset_inv661_INV_0_17:O)| NONE(fir2/hn2/MAC_2_11)                     | 475   |
fir1/fir1/reset_inv661_INV_0_20(fir1/fir1/reset_inv661_INV_0_20:O)| NONE(fir1/fir1/MAC_31_2)                    | 475   |
fir1/fir1/reset_inv661_INV_0_5(fir1/fir1/reset_inv661_INV_0_5:O)  | NONE(fir4/hn1/MAC_6_3)                      | 474   |
fir1/fir1/reset_inv661_INV_0_1(fir1/fir1/reset_inv661_INV_0_1:O)  | NONE(fir4/hn7/MAC_4_15)                     | 473   |
fir1/fir1/reset_inv661_INV_0_2(fir1/fir1/reset_inv661_INV_0_2:O)  | NONE(fir4/hn6/MAC_12_11)                    | 473   |
fir1/fir1/reset_inv661_INV_0_4(fir1/fir1/reset_inv661_INV_0_4:O)  | NONE(fir4/hn3/MAC_14_0)                     | 473   |
fir1/fir1/reset_inv661_INV_0_3(fir1/fir1/reset_inv661_INV_0_3:O)  | NONE(fir1/fir1/MAC_31_0)                    | 472   |
fir1/fir1/reset_inv661_INV_0_15(fir1/fir1/reset_inv661_INV_0_15:O)| NONE(fir1/fir1/reset_inv661_INV_0_15_shift1)| 467   |
fir1/fir1/reset_inv661_INV_0_9(fir1/fir1/reset_inv661_INV_0_9:O)  | NONE(fir1/fir1/reset_inv661_INV_0_9_shift1) | 467   |
------------------------------------------------------------------+---------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.520ns (Maximum Frequency: 117.371MHz)
   Minimum input arrival time before clock: 3.391ns
   Maximum output required time after clock: 11.049ns
   Maximum combinational path delay: 12.282ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 6.233ns (frequency: 160.436MHz)
  Total number of paths / destination ports: 62821 / 3970
-------------------------------------------------------------------------
Delay:               6.233ns (Levels of Logic = 11)
  Source:            fir4/hn3/MAC_13_7 (FF)
  Destination:       fir4/hn3/MAC_12_16 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: fir4/hn3/MAC_13_7 to fir4/hn3/MAC_12_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  fir4/hn3/MAC_13_7 (fir4/hn3/MAC_13_7)
     LUT3:I0->O            1   0.551   1.140  fir4/hn3/Madd_MAC_12_add0000C61 (fir4/hn3/Madd_MAC_12_add0000C6)
     LUT4:I0->O            1   0.551   0.000  fir4/hn3/Madd_MAC_12_add0000_Madd_lut<8> (fir4/hn3/Madd_MAC_12_add0000_Madd_lut<8>)
     MUXCY:S->O            1   0.500   0.000  fir4/hn3/Madd_MAC_12_add0000_Madd_cy<8> (fir4/hn3/Madd_MAC_12_add0000_Madd_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir4/hn3/Madd_MAC_12_add0000_Madd_cy<9> (fir4/hn3/Madd_MAC_12_add0000_Madd_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir4/hn3/Madd_MAC_12_add0000_Madd_cy<10> (fir4/hn3/Madd_MAC_12_add0000_Madd_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir4/hn3/Madd_MAC_12_add0000_Madd_cy<11> (fir4/hn3/Madd_MAC_12_add0000_Madd_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir4/hn3/Madd_MAC_12_add0000_Madd_cy<12> (fir4/hn3/Madd_MAC_12_add0000_Madd_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir4/hn3/Madd_MAC_12_add0000_Madd_cy<13> (fir4/hn3/Madd_MAC_12_add0000_Madd_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir4/hn3/Madd_MAC_12_add0000_Madd_cy<14> (fir4/hn3/Madd_MAC_12_add0000_Madd_cy<14>)
     MUXCY:CI->O           0   0.064   0.000  fir4/hn3/Madd_MAC_12_add0000_Madd_cy<15> (fir4/hn3/Madd_MAC_12_add0000_Madd_cy<15>)
     XORCY:CI->O           1   0.904   0.000  fir4/hn3/Madd_MAC_12_add0000_Madd_xor<16> (fir4/hn3/MAC_12_add0000<16>)
     FDC:D                     0.203          fir4/hn3/MAC_12_16
    ----------------------------------------
    Total                      6.233ns (3.877ns logic, 2.356ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir2/clks_7'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5657 / 366
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir2/hn8/MAC_7_0 (FF)
  Destination:       fir2/hn8/MAC_6_19 (FF)
  Source Clock:      fir2/clks_7 rising
  Destination Clock: fir2/clks_7 rising

  Data Path: fir2/hn8/MAC_7_0 to fir2/hn8/MAC_6_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir2/hn8/MAC_7_0 (fir2/hn8/MAC_7_0)
     LUT2:I0->O            1   0.551   0.000  fir2/hn8/Madd_MAC_6_add0000_lut<0> (fir2/hn8/Madd_MAC_6_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<0> (fir2/hn8/Madd_MAC_6_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<1> (fir2/hn8/Madd_MAC_6_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<2> (fir2/hn8/Madd_MAC_6_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<3> (fir2/hn8/Madd_MAC_6_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<4> (fir2/hn8/Madd_MAC_6_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<5> (fir2/hn8/Madd_MAC_6_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<6> (fir2/hn8/Madd_MAC_6_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<7> (fir2/hn8/Madd_MAC_6_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<8> (fir2/hn8/Madd_MAC_6_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<9> (fir2/hn8/Madd_MAC_6_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<10> (fir2/hn8/Madd_MAC_6_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<11> (fir2/hn8/Madd_MAC_6_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<12> (fir2/hn8/Madd_MAC_6_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<13> (fir2/hn8/Madd_MAC_6_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<14> (fir2/hn8/Madd_MAC_6_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<15> (fir2/hn8/Madd_MAC_6_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<16> (fir2/hn8/Madd_MAC_6_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<17> (fir2/hn8/Madd_MAC_6_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir2/hn8/Madd_MAC_6_add0000_cy<18> (fir2/hn8/Madd_MAC_6_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir2/hn8/Madd_MAC_6_add0000_xor<19> (fir2/hn8/MAC_6_add0000<19>)
     FDC:D                     0.203          fir2/hn8/MAC_6_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir2/clks_6'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5919 / 365
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir2/hn7/MAC_6_0 (FF)
  Destination:       fir2/hn7/MAC_5_19 (FF)
  Source Clock:      fir2/clks_6 rising
  Destination Clock: fir2/clks_6 rising

  Data Path: fir2/hn7/MAC_6_0 to fir2/hn7/MAC_5_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir2/hn7/MAC_6_0 (fir2/hn7/MAC_6_0)
     LUT2:I0->O            1   0.551   0.000  fir2/hn7/Madd_MAC_5_add0000_lut<0> (fir2/hn7/Madd_MAC_5_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<0> (fir2/hn7/Madd_MAC_5_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<1> (fir2/hn7/Madd_MAC_5_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<2> (fir2/hn7/Madd_MAC_5_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<3> (fir2/hn7/Madd_MAC_5_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<4> (fir2/hn7/Madd_MAC_5_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<5> (fir2/hn7/Madd_MAC_5_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<6> (fir2/hn7/Madd_MAC_5_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<7> (fir2/hn7/Madd_MAC_5_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<8> (fir2/hn7/Madd_MAC_5_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<9> (fir2/hn7/Madd_MAC_5_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<10> (fir2/hn7/Madd_MAC_5_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<11> (fir2/hn7/Madd_MAC_5_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<12> (fir2/hn7/Madd_MAC_5_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<13> (fir2/hn7/Madd_MAC_5_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<14> (fir2/hn7/Madd_MAC_5_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<15> (fir2/hn7/Madd_MAC_5_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<16> (fir2/hn7/Madd_MAC_5_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<17> (fir2/hn7/Madd_MAC_5_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir2/hn7/Madd_MAC_5_add0000_cy<18> (fir2/hn7/Madd_MAC_5_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir2/hn7/Madd_MAC_5_add0000_xor<19> (fir2/hn7/MAC_5_add0000<19>)
     FDC:D                     0.203          fir2/hn7/MAC_5_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir2/clks_5'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5742 / 367
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir2/hn6/MAC_3_0 (FF)
  Destination:       fir2/hn6/MAC_2_19 (FF)
  Source Clock:      fir2/clks_5 rising
  Destination Clock: fir2/clks_5 rising

  Data Path: fir2/hn6/MAC_3_0 to fir2/hn6/MAC_2_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir2/hn6/MAC_3_0 (fir2/hn6/MAC_3_0)
     LUT2:I0->O            1   0.551   0.000  fir2/hn6/Madd_MAC_2_add0000_lut<0> (fir2/hn6/Madd_MAC_2_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<0> (fir2/hn6/Madd_MAC_2_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<1> (fir2/hn6/Madd_MAC_2_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<2> (fir2/hn6/Madd_MAC_2_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<3> (fir2/hn6/Madd_MAC_2_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<4> (fir2/hn6/Madd_MAC_2_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<5> (fir2/hn6/Madd_MAC_2_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<6> (fir2/hn6/Madd_MAC_2_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<7> (fir2/hn6/Madd_MAC_2_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<8> (fir2/hn6/Madd_MAC_2_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<9> (fir2/hn6/Madd_MAC_2_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<10> (fir2/hn6/Madd_MAC_2_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<11> (fir2/hn6/Madd_MAC_2_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<12> (fir2/hn6/Madd_MAC_2_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<13> (fir2/hn6/Madd_MAC_2_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<14> (fir2/hn6/Madd_MAC_2_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<15> (fir2/hn6/Madd_MAC_2_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<16> (fir2/hn6/Madd_MAC_2_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<17> (fir2/hn6/Madd_MAC_2_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir2/hn6/Madd_MAC_2_add0000_cy<18> (fir2/hn6/Madd_MAC_2_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir2/hn6/Madd_MAC_2_add0000_xor<19> (fir2/hn6/MAC_2_add0000<19>)
     FDC:D                     0.203          fir2/hn6/MAC_2_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir2/clks_41'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5577 / 366
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir2/hn5/MAC_4_0 (FF)
  Destination:       fir2/hn5/MAC_3_19 (FF)
  Source Clock:      fir2/clks_41 rising
  Destination Clock: fir2/clks_41 rising

  Data Path: fir2/hn5/MAC_4_0 to fir2/hn5/MAC_3_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir2/hn5/MAC_4_0 (fir2/hn5/MAC_4_0)
     LUT2:I0->O            1   0.551   0.000  fir2/hn5/Madd_MAC_3_add0000_lut<0> (fir2/hn5/Madd_MAC_3_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<0> (fir2/hn5/Madd_MAC_3_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<1> (fir2/hn5/Madd_MAC_3_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<2> (fir2/hn5/Madd_MAC_3_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<3> (fir2/hn5/Madd_MAC_3_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<4> (fir2/hn5/Madd_MAC_3_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<5> (fir2/hn5/Madd_MAC_3_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<6> (fir2/hn5/Madd_MAC_3_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<7> (fir2/hn5/Madd_MAC_3_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<8> (fir2/hn5/Madd_MAC_3_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<9> (fir2/hn5/Madd_MAC_3_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<10> (fir2/hn5/Madd_MAC_3_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<11> (fir2/hn5/Madd_MAC_3_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<12> (fir2/hn5/Madd_MAC_3_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<13> (fir2/hn5/Madd_MAC_3_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<14> (fir2/hn5/Madd_MAC_3_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<15> (fir2/hn5/Madd_MAC_3_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<16> (fir2/hn5/Madd_MAC_3_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<17> (fir2/hn5/Madd_MAC_3_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir2/hn5/Madd_MAC_3_add0000_cy<18> (fir2/hn5/Madd_MAC_3_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir2/hn5/Madd_MAC_3_add0000_xor<19> (fir2/hn5/MAC_3_add0000<19>)
     FDC:D                     0.203          fir2/hn5/MAC_3_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir2/clks_31'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5602 / 371
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir2/hn4/MAC_7_0 (FF)
  Destination:       fir2/hn4/MAC_6_19 (FF)
  Source Clock:      fir2/clks_31 rising
  Destination Clock: fir2/clks_31 rising

  Data Path: fir2/hn4/MAC_7_0 to fir2/hn4/MAC_6_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir2/hn4/MAC_7_0 (fir2/hn4/MAC_7_0)
     LUT2:I0->O            1   0.551   0.000  fir2/hn4/Madd_MAC_6_add0000_lut<0> (fir2/hn4/Madd_MAC_6_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<0> (fir2/hn4/Madd_MAC_6_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<1> (fir2/hn4/Madd_MAC_6_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<2> (fir2/hn4/Madd_MAC_6_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<3> (fir2/hn4/Madd_MAC_6_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<4> (fir2/hn4/Madd_MAC_6_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<5> (fir2/hn4/Madd_MAC_6_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<6> (fir2/hn4/Madd_MAC_6_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<7> (fir2/hn4/Madd_MAC_6_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<8> (fir2/hn4/Madd_MAC_6_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<9> (fir2/hn4/Madd_MAC_6_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<10> (fir2/hn4/Madd_MAC_6_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<11> (fir2/hn4/Madd_MAC_6_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<12> (fir2/hn4/Madd_MAC_6_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<13> (fir2/hn4/Madd_MAC_6_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<14> (fir2/hn4/Madd_MAC_6_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<15> (fir2/hn4/Madd_MAC_6_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<16> (fir2/hn4/Madd_MAC_6_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<17> (fir2/hn4/Madd_MAC_6_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir2/hn4/Madd_MAC_6_add0000_cy<18> (fir2/hn4/Madd_MAC_6_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir2/hn4/Madd_MAC_6_add0000_xor<19> (fir2/hn4/MAC_6_add0000<19>)
     FDC:D                     0.203          fir2/hn4/MAC_6_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir2/clks_2'
  Clock period: 6.233ns (frequency: 160.436MHz)
  Total number of paths / destination ports: 5858 / 369
-------------------------------------------------------------------------
Delay:               6.233ns (Levels of Logic = 11)
  Source:            fir2/hn3/MAC_13_7 (FF)
  Destination:       fir2/hn3/MAC_12_16 (FF)
  Source Clock:      fir2/clks_2 rising
  Destination Clock: fir2/clks_2 rising

  Data Path: fir2/hn3/MAC_13_7 to fir2/hn3/MAC_12_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  fir2/hn3/MAC_13_7 (fir2/hn3/MAC_13_7)
     LUT3:I0->O            1   0.551   1.140  fir2/hn3/Madd_MAC_12_add0000C61 (fir2/hn3/Madd_MAC_12_add0000C6)
     LUT4:I0->O            1   0.551   0.000  fir2/hn3/Madd_MAC_12_add0000_Madd_lut<8> (fir2/hn3/Madd_MAC_12_add0000_Madd_lut<8>)
     MUXCY:S->O            1   0.500   0.000  fir2/hn3/Madd_MAC_12_add0000_Madd_cy<8> (fir2/hn3/Madd_MAC_12_add0000_Madd_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn3/Madd_MAC_12_add0000_Madd_cy<9> (fir2/hn3/Madd_MAC_12_add0000_Madd_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn3/Madd_MAC_12_add0000_Madd_cy<10> (fir2/hn3/Madd_MAC_12_add0000_Madd_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn3/Madd_MAC_12_add0000_Madd_cy<11> (fir2/hn3/Madd_MAC_12_add0000_Madd_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn3/Madd_MAC_12_add0000_Madd_cy<12> (fir2/hn3/Madd_MAC_12_add0000_Madd_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn3/Madd_MAC_12_add0000_Madd_cy<13> (fir2/hn3/Madd_MAC_12_add0000_Madd_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn3/Madd_MAC_12_add0000_Madd_cy<14> (fir2/hn3/Madd_MAC_12_add0000_Madd_cy<14>)
     MUXCY:CI->O           0   0.064   0.000  fir2/hn3/Madd_MAC_12_add0000_Madd_cy<15> (fir2/hn3/Madd_MAC_12_add0000_Madd_cy<15>)
     XORCY:CI->O           1   0.904   0.000  fir2/hn3/Madd_MAC_12_add0000_Madd_xor<16> (fir2/hn3/MAC_12_add0000<16>)
     FDC:D                     0.203          fir2/hn3/MAC_12_16
    ----------------------------------------
    Total                      6.233ns (3.877ns logic, 2.356ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir2/clks_11'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5519 / 374
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir2/hn2/MAC_7_0 (FF)
  Destination:       fir2/hn2/MAC_6_19 (FF)
  Source Clock:      fir2/clks_11 rising
  Destination Clock: fir2/clks_11 rising

  Data Path: fir2/hn2/MAC_7_0 to fir2/hn2/MAC_6_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir2/hn2/MAC_7_0 (fir2/hn2/MAC_7_0)
     LUT2:I0->O            1   0.551   0.000  fir2/hn2/Madd_MAC_6_add0000_lut<0> (fir2/hn2/Madd_MAC_6_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<0> (fir2/hn2/Madd_MAC_6_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<1> (fir2/hn2/Madd_MAC_6_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<2> (fir2/hn2/Madd_MAC_6_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<3> (fir2/hn2/Madd_MAC_6_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<4> (fir2/hn2/Madd_MAC_6_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<5> (fir2/hn2/Madd_MAC_6_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<6> (fir2/hn2/Madd_MAC_6_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<7> (fir2/hn2/Madd_MAC_6_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<8> (fir2/hn2/Madd_MAC_6_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<9> (fir2/hn2/Madd_MAC_6_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<10> (fir2/hn2/Madd_MAC_6_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<11> (fir2/hn2/Madd_MAC_6_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<12> (fir2/hn2/Madd_MAC_6_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<13> (fir2/hn2/Madd_MAC_6_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<14> (fir2/hn2/Madd_MAC_6_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<15> (fir2/hn2/Madd_MAC_6_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<16> (fir2/hn2/Madd_MAC_6_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<17> (fir2/hn2/Madd_MAC_6_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir2/hn2/Madd_MAC_6_add0000_cy<18> (fir2/hn2/Madd_MAC_6_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir2/hn2/Madd_MAC_6_add0000_xor<19> (fir2/hn2/MAC_6_add0000<19>)
     FDC:D                     0.203          fir2/hn2/MAC_6_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir2/clks_01'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5974 / 376
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir2/hn1/MAC_6_0 (FF)
  Destination:       fir2/hn1/MAC_5_19 (FF)
  Source Clock:      fir2/clks_01 rising
  Destination Clock: fir2/clks_01 rising

  Data Path: fir2/hn1/MAC_6_0 to fir2/hn1/MAC_5_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir2/hn1/MAC_6_0 (fir2/hn1/MAC_6_0)
     LUT2:I0->O            1   0.551   0.000  fir2/hn1/Madd_MAC_5_add0000_lut<0> (fir2/hn1/Madd_MAC_5_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<0> (fir2/hn1/Madd_MAC_5_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<1> (fir2/hn1/Madd_MAC_5_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<2> (fir2/hn1/Madd_MAC_5_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<3> (fir2/hn1/Madd_MAC_5_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<4> (fir2/hn1/Madd_MAC_5_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<5> (fir2/hn1/Madd_MAC_5_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<6> (fir2/hn1/Madd_MAC_5_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<7> (fir2/hn1/Madd_MAC_5_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<8> (fir2/hn1/Madd_MAC_5_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<9> (fir2/hn1/Madd_MAC_5_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<10> (fir2/hn1/Madd_MAC_5_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<11> (fir2/hn1/Madd_MAC_5_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<12> (fir2/hn1/Madd_MAC_5_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<13> (fir2/hn1/Madd_MAC_5_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<14> (fir2/hn1/Madd_MAC_5_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<15> (fir2/hn1/Madd_MAC_5_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<16> (fir2/hn1/Madd_MAC_5_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<17> (fir2/hn1/Madd_MAC_5_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir2/hn1/Madd_MAC_5_add0000_cy<18> (fir2/hn1/Madd_MAC_5_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir2/hn1/Madd_MAC_5_add0000_xor<19> (fir2/hn1/MAC_5_add0000<19>)
     FDC:D                     0.203          fir2/hn1/MAC_5_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir3/clks_7'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5657 / 366
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir3/hn8/MAC_7_0 (FF)
  Destination:       fir3/hn8/MAC_6_19 (FF)
  Source Clock:      fir3/clks_7 rising
  Destination Clock: fir3/clks_7 rising

  Data Path: fir3/hn8/MAC_7_0 to fir3/hn8/MAC_6_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir3/hn8/MAC_7_0 (fir3/hn8/MAC_7_0)
     LUT2:I0->O            1   0.551   0.000  fir3/hn8/Madd_MAC_6_add0000_lut<0> (fir3/hn8/Madd_MAC_6_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<0> (fir3/hn8/Madd_MAC_6_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<1> (fir3/hn8/Madd_MAC_6_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<2> (fir3/hn8/Madd_MAC_6_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<3> (fir3/hn8/Madd_MAC_6_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<4> (fir3/hn8/Madd_MAC_6_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<5> (fir3/hn8/Madd_MAC_6_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<6> (fir3/hn8/Madd_MAC_6_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<7> (fir3/hn8/Madd_MAC_6_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<8> (fir3/hn8/Madd_MAC_6_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<9> (fir3/hn8/Madd_MAC_6_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<10> (fir3/hn8/Madd_MAC_6_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<11> (fir3/hn8/Madd_MAC_6_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<12> (fir3/hn8/Madd_MAC_6_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<13> (fir3/hn8/Madd_MAC_6_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<14> (fir3/hn8/Madd_MAC_6_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<15> (fir3/hn8/Madd_MAC_6_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<16> (fir3/hn8/Madd_MAC_6_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<17> (fir3/hn8/Madd_MAC_6_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir3/hn8/Madd_MAC_6_add0000_cy<18> (fir3/hn8/Madd_MAC_6_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir3/hn8/Madd_MAC_6_add0000_xor<19> (fir3/hn8/MAC_6_add0000<19>)
     FDC:D                     0.203          fir3/hn8/MAC_6_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir3/clks_6'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5919 / 365
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir3/hn7/MAC_6_0 (FF)
  Destination:       fir3/hn7/MAC_5_19 (FF)
  Source Clock:      fir3/clks_6 rising
  Destination Clock: fir3/clks_6 rising

  Data Path: fir3/hn7/MAC_6_0 to fir3/hn7/MAC_5_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir3/hn7/MAC_6_0 (fir3/hn7/MAC_6_0)
     LUT2:I0->O            1   0.551   0.000  fir3/hn7/Madd_MAC_5_add0000_lut<0> (fir3/hn7/Madd_MAC_5_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<0> (fir3/hn7/Madd_MAC_5_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<1> (fir3/hn7/Madd_MAC_5_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<2> (fir3/hn7/Madd_MAC_5_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<3> (fir3/hn7/Madd_MAC_5_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<4> (fir3/hn7/Madd_MAC_5_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<5> (fir3/hn7/Madd_MAC_5_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<6> (fir3/hn7/Madd_MAC_5_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<7> (fir3/hn7/Madd_MAC_5_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<8> (fir3/hn7/Madd_MAC_5_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<9> (fir3/hn7/Madd_MAC_5_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<10> (fir3/hn7/Madd_MAC_5_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<11> (fir3/hn7/Madd_MAC_5_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<12> (fir3/hn7/Madd_MAC_5_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<13> (fir3/hn7/Madd_MAC_5_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<14> (fir3/hn7/Madd_MAC_5_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<15> (fir3/hn7/Madd_MAC_5_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<16> (fir3/hn7/Madd_MAC_5_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<17> (fir3/hn7/Madd_MAC_5_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir3/hn7/Madd_MAC_5_add0000_cy<18> (fir3/hn7/Madd_MAC_5_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir3/hn7/Madd_MAC_5_add0000_xor<19> (fir3/hn7/MAC_5_add0000<19>)
     FDC:D                     0.203          fir3/hn7/MAC_5_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir3/clks_5'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5742 / 367
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir3/hn6/MAC_3_0 (FF)
  Destination:       fir3/hn6/MAC_2_19 (FF)
  Source Clock:      fir3/clks_5 rising
  Destination Clock: fir3/clks_5 rising

  Data Path: fir3/hn6/MAC_3_0 to fir3/hn6/MAC_2_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir3/hn6/MAC_3_0 (fir3/hn6/MAC_3_0)
     LUT2:I0->O            1   0.551   0.000  fir3/hn6/Madd_MAC_2_add0000_lut<0> (fir3/hn6/Madd_MAC_2_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<0> (fir3/hn6/Madd_MAC_2_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<1> (fir3/hn6/Madd_MAC_2_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<2> (fir3/hn6/Madd_MAC_2_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<3> (fir3/hn6/Madd_MAC_2_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<4> (fir3/hn6/Madd_MAC_2_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<5> (fir3/hn6/Madd_MAC_2_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<6> (fir3/hn6/Madd_MAC_2_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<7> (fir3/hn6/Madd_MAC_2_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<8> (fir3/hn6/Madd_MAC_2_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<9> (fir3/hn6/Madd_MAC_2_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<10> (fir3/hn6/Madd_MAC_2_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<11> (fir3/hn6/Madd_MAC_2_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<12> (fir3/hn6/Madd_MAC_2_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<13> (fir3/hn6/Madd_MAC_2_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<14> (fir3/hn6/Madd_MAC_2_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<15> (fir3/hn6/Madd_MAC_2_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<16> (fir3/hn6/Madd_MAC_2_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<17> (fir3/hn6/Madd_MAC_2_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir3/hn6/Madd_MAC_2_add0000_cy<18> (fir3/hn6/Madd_MAC_2_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir3/hn6/Madd_MAC_2_add0000_xor<19> (fir3/hn6/MAC_2_add0000<19>)
     FDC:D                     0.203          fir3/hn6/MAC_2_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir3/clks_4'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5577 / 366
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir3/hn5/MAC_4_0 (FF)
  Destination:       fir3/hn5/MAC_3_19 (FF)
  Source Clock:      fir3/clks_4 rising
  Destination Clock: fir3/clks_4 rising

  Data Path: fir3/hn5/MAC_4_0 to fir3/hn5/MAC_3_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir3/hn5/MAC_4_0 (fir3/hn5/MAC_4_0)
     LUT2:I0->O            1   0.551   0.000  fir3/hn5/Madd_MAC_3_add0000_lut<0> (fir3/hn5/Madd_MAC_3_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<0> (fir3/hn5/Madd_MAC_3_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<1> (fir3/hn5/Madd_MAC_3_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<2> (fir3/hn5/Madd_MAC_3_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<3> (fir3/hn5/Madd_MAC_3_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<4> (fir3/hn5/Madd_MAC_3_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<5> (fir3/hn5/Madd_MAC_3_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<6> (fir3/hn5/Madd_MAC_3_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<7> (fir3/hn5/Madd_MAC_3_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<8> (fir3/hn5/Madd_MAC_3_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<9> (fir3/hn5/Madd_MAC_3_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<10> (fir3/hn5/Madd_MAC_3_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<11> (fir3/hn5/Madd_MAC_3_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<12> (fir3/hn5/Madd_MAC_3_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<13> (fir3/hn5/Madd_MAC_3_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<14> (fir3/hn5/Madd_MAC_3_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<15> (fir3/hn5/Madd_MAC_3_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<16> (fir3/hn5/Madd_MAC_3_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<17> (fir3/hn5/Madd_MAC_3_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir3/hn5/Madd_MAC_3_add0000_cy<18> (fir3/hn5/Madd_MAC_3_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir3/hn5/Madd_MAC_3_add0000_xor<19> (fir3/hn5/MAC_3_add0000<19>)
     FDC:D                     0.203          fir3/hn5/MAC_3_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir3/clks_31'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5602 / 371
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir3/hn4/MAC_7_0 (FF)
  Destination:       fir3/hn4/MAC_6_19 (FF)
  Source Clock:      fir3/clks_31 rising
  Destination Clock: fir3/clks_31 rising

  Data Path: fir3/hn4/MAC_7_0 to fir3/hn4/MAC_6_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir3/hn4/MAC_7_0 (fir3/hn4/MAC_7_0)
     LUT2:I0->O            1   0.551   0.000  fir3/hn4/Madd_MAC_6_add0000_lut<0> (fir3/hn4/Madd_MAC_6_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<0> (fir3/hn4/Madd_MAC_6_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<1> (fir3/hn4/Madd_MAC_6_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<2> (fir3/hn4/Madd_MAC_6_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<3> (fir3/hn4/Madd_MAC_6_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<4> (fir3/hn4/Madd_MAC_6_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<5> (fir3/hn4/Madd_MAC_6_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<6> (fir3/hn4/Madd_MAC_6_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<7> (fir3/hn4/Madd_MAC_6_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<8> (fir3/hn4/Madd_MAC_6_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<9> (fir3/hn4/Madd_MAC_6_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<10> (fir3/hn4/Madd_MAC_6_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<11> (fir3/hn4/Madd_MAC_6_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<12> (fir3/hn4/Madd_MAC_6_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<13> (fir3/hn4/Madd_MAC_6_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<14> (fir3/hn4/Madd_MAC_6_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<15> (fir3/hn4/Madd_MAC_6_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<16> (fir3/hn4/Madd_MAC_6_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<17> (fir3/hn4/Madd_MAC_6_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir3/hn4/Madd_MAC_6_add0000_cy<18> (fir3/hn4/Madd_MAC_6_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir3/hn4/Madd_MAC_6_add0000_xor<19> (fir3/hn4/MAC_6_add0000<19>)
     FDC:D                     0.203          fir3/hn4/MAC_6_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir3/clks_2'
  Clock period: 6.233ns (frequency: 160.436MHz)
  Total number of paths / destination ports: 5858 / 369
-------------------------------------------------------------------------
Delay:               6.233ns (Levels of Logic = 11)
  Source:            fir3/hn3/MAC_13_7 (FF)
  Destination:       fir3/hn3/MAC_12_16 (FF)
  Source Clock:      fir3/clks_2 rising
  Destination Clock: fir3/clks_2 rising

  Data Path: fir3/hn3/MAC_13_7 to fir3/hn3/MAC_12_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  fir3/hn3/MAC_13_7 (fir3/hn3/MAC_13_7)
     LUT3:I0->O            1   0.551   1.140  fir3/hn3/Madd_MAC_12_add0000C61 (fir3/hn3/Madd_MAC_12_add0000C6)
     LUT4:I0->O            1   0.551   0.000  fir3/hn3/Madd_MAC_12_add0000_Madd_lut<8> (fir3/hn3/Madd_MAC_12_add0000_Madd_lut<8>)
     MUXCY:S->O            1   0.500   0.000  fir3/hn3/Madd_MAC_12_add0000_Madd_cy<8> (fir3/hn3/Madd_MAC_12_add0000_Madd_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn3/Madd_MAC_12_add0000_Madd_cy<9> (fir3/hn3/Madd_MAC_12_add0000_Madd_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn3/Madd_MAC_12_add0000_Madd_cy<10> (fir3/hn3/Madd_MAC_12_add0000_Madd_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn3/Madd_MAC_12_add0000_Madd_cy<11> (fir3/hn3/Madd_MAC_12_add0000_Madd_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn3/Madd_MAC_12_add0000_Madd_cy<12> (fir3/hn3/Madd_MAC_12_add0000_Madd_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn3/Madd_MAC_12_add0000_Madd_cy<13> (fir3/hn3/Madd_MAC_12_add0000_Madd_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn3/Madd_MAC_12_add0000_Madd_cy<14> (fir3/hn3/Madd_MAC_12_add0000_Madd_cy<14>)
     MUXCY:CI->O           0   0.064   0.000  fir3/hn3/Madd_MAC_12_add0000_Madd_cy<15> (fir3/hn3/Madd_MAC_12_add0000_Madd_cy<15>)
     XORCY:CI->O           1   0.904   0.000  fir3/hn3/Madd_MAC_12_add0000_Madd_xor<16> (fir3/hn3/MAC_12_add0000<16>)
     FDC:D                     0.203          fir3/hn3/MAC_12_16
    ----------------------------------------
    Total                      6.233ns (3.877ns logic, 2.356ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir3/clks_11'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 5519 / 374
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            fir3/hn2/MAC_7_0 (FF)
  Destination:       fir3/hn2/MAC_6_19 (FF)
  Source Clock:      fir3/clks_11 rising
  Destination Clock: fir3/clks_11 rising

  Data Path: fir3/hn2/MAC_7_0 to fir3/hn2/MAC_6_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  fir3/hn2/MAC_7_0 (fir3/hn2/MAC_7_0)
     LUT2:I0->O            1   0.551   0.000  fir3/hn2/Madd_MAC_6_add0000_lut<0> (fir3/hn2/Madd_MAC_6_add0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<0> (fir3/hn2/Madd_MAC_6_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<1> (fir3/hn2/Madd_MAC_6_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<2> (fir3/hn2/Madd_MAC_6_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<3> (fir3/hn2/Madd_MAC_6_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<4> (fir3/hn2/Madd_MAC_6_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<5> (fir3/hn2/Madd_MAC_6_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<6> (fir3/hn2/Madd_MAC_6_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<7> (fir3/hn2/Madd_MAC_6_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<8> (fir3/hn2/Madd_MAC_6_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<9> (fir3/hn2/Madd_MAC_6_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<10> (fir3/hn2/Madd_MAC_6_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<11> (fir3/hn2/Madd_MAC_6_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<12> (fir3/hn2/Madd_MAC_6_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<13> (fir3/hn2/Madd_MAC_6_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<14> (fir3/hn2/Madd_MAC_6_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<15> (fir3/hn2/Madd_MAC_6_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<16> (fir3/hn2/Madd_MAC_6_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<17> (fir3/hn2/Madd_MAC_6_add0000_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  fir3/hn2/Madd_MAC_6_add0000_cy<18> (fir3/hn2/Madd_MAC_6_add0000_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir3/hn2/Madd_MAC_6_add0000_xor<19> (fir3/hn2/MAC_6_add0000<19>)
     FDC:D                     0.203          fir3/hn2/MAC_6_19
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir3/clks_01'
  Clock period: 8.520ns (frequency: 117.371MHz)
  Total number of paths / destination ports: 13622 / 384
-------------------------------------------------------------------------
Delay:               8.520ns (Levels of Logic = 7)
  Source:            fir3/hn1/Y_15 (FF)
  Destination:       fir3/fir_out_reg_19 (FF)
  Source Clock:      fir3/clks_01 rising
  Destination Clock: fir3/clks_01 rising

  Data Path: fir3/hn1/Y_15 to fir3/fir_out_reg_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   0.945  fir3/hn1/Y_15 (fir3/hn1/Y_15)
     LUT3:I2->O            1   0.551   0.827  fir3/Madd_fir_out_reg_addsub0001C141 (fir3/Madd_fir_out_reg_addsub0001C14)
     LUT4:I3->O            1   0.551   0.000  fir3/Madd_fir_out_reg_addsub0001_Madd_lut<16> (fir3/Madd_fir_out_reg_addsub0001_Madd_lut<16>)
     MUXCY:S->O            1   0.500   0.000  fir3/Madd_fir_out_reg_addsub0001_Madd_cy<16> (fir3/Madd_fir_out_reg_addsub0001_Madd_cy<16>)
     XORCY:CI->O           3   0.904   0.975  fir3/Madd_fir_out_reg_addsub0001_Madd_xor<17> (fir3/fir_out_reg_addsub0001<17>)
     LUT3:I2->O            0   0.551   0.000  fir3/Madd_fir_out_reg_add0000C161 (fir3/Madd_fir_out_reg_add0000C16)
     MUXCY:DI->O           0   0.889   0.000  fir3/Madd_fir_out_reg_add0000_Madd_cy<18> (fir3/Madd_fir_out_reg_add0000_Madd_cy<18>)
     XORCY:CI->O           1   0.904   0.000  fir3/Madd_fir_out_reg_add0000_Madd_xor<19> (fir3/fir_out_reg_add0000<19>)
     FDC:D                     0.203          fir3/fir_out_reg_19
    ----------------------------------------
    Total                      8.520ns (5.773ns logic, 2.747ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fir4/clk_org'
  Clock period: 6.013ns (frequency: 166.306MHz)
  Total number of paths / destination ports: 117 / 51
-------------------------------------------------------------------------
Delay:               6.013ns (Levels of Logic = 3)
  Source:            fir4/iadd2/i2/fre_add_3 (FF)
  Destination:       fir4/iadd2/i2/fre_add_9 (FF)
  Source Clock:      fir4/clk_org rising
  Destination Clock: fir4/clk_org rising

  Data Path: fir4/iadd2/i2/fre_add_3 to fir4/iadd2/i2/fre_add_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   1.246  fir4/iadd2/i2/fre_add_3 (fir4/iadd2/i2/fre_add_3)
     LUT4_D:I0->O          3   0.551   0.975  fir4/iadd2/i2/Maccum_fre_add_cy<3>11 (fir4/iadd2/i2/Maccum_fre_add_cy<3>)
     LUT4_D:I2->O          2   0.551   1.216  fir4/iadd2/i2/Maccum_fre_add_cy<6>11 (fir4/iadd2/i2/Maccum_fre_add_cy<6>)
     LUT4:I0->O            1   0.551   0.000  fir4/iadd2/i2/Maccum_fre_add_xor<9>11 (Result<9>2)
     FDC:D                     0.203          fir4/iadd2/i2/fre_add_9
    ----------------------------------------
    Total                      6.013ns (2.576ns logic, 3.437ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.391ns (Levels of Logic = 1)
  Source:            rst_n (PAD)
  Destination:       fir2/clks_7 (FF)
  Destination Clock: clk_in rising

  Data Path: rst_n to fir2/clks_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   0.821   1.968  rst_n_IBUF (DA_reset_n_OBUF)
     FDE:CE                    0.602          fir2/clks_1
    ----------------------------------------
    Total                      3.391ns (1.423ns logic, 1.968ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 26 / 9
-------------------------------------------------------------------------
Offset:              11.049ns (Levels of Logic = 3)
  Source:            fir4/clk_org (FF)
  Destination:       DA_clk (PAD)
  Source Clock:      clk_in rising

  Data Path: fir4/clk_org to DA_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            38   0.720   1.955  fir4/clk_org (fir4/clk_org)
     LUT4:I2->O            1   0.551   0.827  DA_clk41 (DA_clk41)
     LUT4:I3->O            1   0.551   0.801  DA_clk66 (DA_clk_OBUF)
     OBUF:I->O                 5.644          DA_clk_OBUF (DA_clk)
    ----------------------------------------
    Total                     11.049ns (7.466ns logic, 3.583ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fir3/clks_01'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.323ns (Levels of Logic = 4)
  Source:            fir3/fir_out_reg_19 (FF)
  Destination:       DA_value<13> (PAD)
  Source Clock:      fir3/clks_01 rising

  Data Path: fir3/fir_out_reg_19 to DA_value<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   0.869  fir3/fir_out_reg_19 (fir3/fir_out_reg_19)
     LUT3:I2->O            1   0.551   0.000  DA_value<13>141_F (N248)
     MUXF5:I0->O           1   0.360   0.827  DA_value<13>141 (DA_value<13>141)
     LUT4:I3->O            1   0.551   0.801  DA_value<13>1134 (DA_value_13_OBUF)
     OBUF:I->O                 5.644          DA_value_13_OBUF (DA_value<13>)
    ----------------------------------------
    Total                     10.323ns (7.826ns logic, 2.497ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 89 / 10
-------------------------------------------------------------------------
Delay:               12.282ns (Levels of Logic = 6)
  Source:            key<2> (PAD)
  Destination:       DA_value<12> (PAD)

  Data Path: key<2> to DA_value<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.821   2.198  key_2_IBUF (key_2_IBUF)
     LUT3:I0->O            1   0.551   0.000  DA_value<9>184_F (N250)
     MUXF5:I0->O           1   0.360   0.996  DA_value<9>184 (DA_value<9>184)
     LUT2:I1->O            1   0.551   0.000  DA_value<9>11222 (DA_value<9>11221)
     MUXF5:I0->O           1   0.360   0.801  DA_value<9>1122_f5 (DA_value_9_OBUF)
     OBUF:I->O                 5.644          DA_value_9_OBUF (DA_value<9>)
    ----------------------------------------
    Total                     12.282ns (8.287ns logic, 3.995ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================


Total REAL time to Xst completion: 181.00 secs
Total CPU time to Xst completion: 181.03 secs
 
--> 

Total memory usage is 639636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  746 (   0 filtered)
Number of infos    :   86 (   0 filtered)

