

================================================================
== Vivado HLS Report for 'next_set'
================================================================
* Date:           Sun Sep 24 19:15:42 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.140|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+
        |          |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name| min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- Loop 1  |    2|  8589934591|         2|          -|          -| 1 ~ 4294967295 |    no    |
        |- Loop 2  |    ?|           ?|         2|          -|          -|               ?|    no    |
        |- Loop 3  |    ?|           ?|         3|          -|          -|               ?|    no    |
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 2 4 
4 --> 5 
5 --> 4 6 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 11 [1/1] (1.66ns)   --->   "br label %1" [main.c:53]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 4.85>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_assign = phi i32 [ -2, %0 ], [ %j, %3 ]"   --->   Operation 12 'phi' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.43ns)   --->   "%icmp_ln53 = icmp eq i32 %i_assign, -1" [main.c:53]   --->   Operation 13 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4294967295, i64 2147483648) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %.loopexit.loopexit9, label %2" [main.c:53]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i32 %i_assign to i64" [main.c:53]   --->   Operation 16 'sext' 'sext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%permutations_addr = getelementptr inbounds [7 x i32]* @permutations, i64 0, i64 %sext_ln53" [main.c:53]   --->   Operation 17 'getelementptr' 'permutations_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.15ns)   --->   "%temp = load i32* %permutations_addr, align 4" [main.c:53]   --->   Operation 18 'load' 'temp' <Predicate = (!icmp_ln53)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_2 : Operation 19 [1/1] (2.70ns)   --->   "%add_ln53 = add nsw i32 %i_assign, 1" [main.c:53]   --->   Operation 19 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i32 %add_ln53 to i64" [main.c:53]   --->   Operation 20 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%permutations_addr_1 = getelementptr inbounds [7 x i32]* @permutations, i64 0, i64 %sext_ln53_1" [main.c:53]   --->   Operation 21 'getelementptr' 'permutations_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.15ns)   --->   "%permutations_load_1 = load i32* %permutations_addr_1, align 4" [main.c:53]   --->   Operation 22 'load' 'permutations_load_1' <Predicate = (!icmp_ln53)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_2 : Operation 23 [1/1] (1.66ns)   --->   "br label %.loopexit"   --->   Operation 23 'br' <Predicate = (icmp_ln53)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.59>
ST_3 : Operation 24 [1/2] (2.15ns)   --->   "%temp = load i32* %permutations_addr, align 4" [main.c:53]   --->   Operation 24 'load' 'temp' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_3 : Operation 25 [1/2] (2.15ns)   --->   "%permutations_load_1 = load i32* %permutations_addr_1, align 4" [main.c:53]   --->   Operation 25 'load' 'permutations_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_3 : Operation 26 [1/1] (2.43ns)   --->   "%icmp_ln53_1 = icmp slt i32 %temp, %permutations_load_1" [main.c:53]   --->   Operation 26 'icmp' 'icmp_ln53_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53_1, label %._crit_edge.preheader, label %3" [main.c:53]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.70ns)   --->   "%j = add nsw i32 %i_assign, -1" [main.c:53]   --->   Operation 28 'add' 'j' <Predicate = (!icmp_ln53_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [main.c:53]   --->   Operation 29 'br' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.66ns)   --->   "br label %._crit_edge" [main.c:56]   --->   Operation 30 'br' <Predicate = (icmp_ln53_1)> <Delay = 1.66>

State 4 <SV = 3> <Delay = 4.85>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%k_0_in = phi i32 [ %k, %._crit_edge ], [ 0, %._crit_edge.preheader ]"   --->   Operation 31 'phi' 'k_0_in' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.70ns)   --->   "%k = add nsw i32 %k_0_in, -1" [main.c:56]   --->   Operation 32 'add' 'k' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i32 %k to i64" [main.c:57]   --->   Operation 33 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%permutations_addr_2 = getelementptr inbounds [7 x i32]* @permutations, i64 0, i64 %sext_ln57" [main.c:57]   --->   Operation 34 'getelementptr' 'permutations_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (2.15ns)   --->   "%permutations_load_2 = load i32* %permutations_addr_2, align 4" [main.c:57]   --->   Operation 35 'load' 'permutations_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>

State 5 <SV = 4> <Delay = 4.59>
ST_5 : Operation 36 [1/2] (2.15ns)   --->   "%permutations_load_2 = load i32* %permutations_addr_2, align 4" [main.c:57]   --->   Operation 36 'load' 'permutations_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_5 : Operation 37 [1/1] (2.43ns)   --->   "%icmp_ln57 = icmp slt i32 %temp, %permutations_load_2" [main.c:57]   --->   Operation 37 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %4, label %._crit_edge" [main.c:57]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (2.15ns)   --->   "store i32 %permutations_load_2, i32* %permutations_addr, align 4" [main.c:47->main.c:58]   --->   Operation 39 'store' <Predicate = (icmp_ln57)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 40 [1/1] (2.15ns)   --->   "store i32 %temp, i32* %permutations_addr_2, align 4" [main.c:48->main.c:58]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_6 : Operation 41 [1/1] (1.66ns)   --->   "br label %5" [main.c:60]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 6> <Delay = 5.14>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%r = phi i32 [ -1, %4 ], [ %add_ln61, %6 ]" [main.c:59]   --->   Operation 42 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%l_0_in = phi i32 [ %i_assign, %4 ], [ %l, %6 ]"   --->   Operation 43 'phi' 'l_0_in' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (2.70ns)   --->   "%l = add nsw i32 %l_0_in, 1" [main.c:59]   --->   Operation 44 'add' 'l' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (2.43ns)   --->   "%icmp_ln60 = icmp slt i32 %l, %r" [main.c:60]   --->   Operation 45 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %6, label %.loopexit.loopexit" [main.c:60]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i32 %l to i64" [main.c:46->main.c:61]   --->   Operation 47 'sext' 'sext_ln46' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%permutations_addr_3 = getelementptr inbounds [7 x i32]* @permutations, i64 0, i64 %sext_ln46" [main.c:46->main.c:61]   --->   Operation 48 'getelementptr' 'permutations_addr_3' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (2.15ns)   --->   "%temp_1 = load i32* %permutations_addr_3, align 4" [main.c:46->main.c:61]   --->   Operation 49 'load' 'temp_1' <Predicate = (icmp_ln60)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i32 %r to i64" [main.c:47->main.c:61]   --->   Operation 50 'sext' 'sext_ln47' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%permutations_addr_4 = getelementptr inbounds [7 x i32]* @permutations, i64 0, i64 %sext_ln47" [main.c:47->main.c:61]   --->   Operation 51 'getelementptr' 'permutations_addr_4' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_7 : Operation 52 [2/2] (2.15ns)   --->   "%permutations_load = load i32* %permutations_addr_4, align 4" [main.c:47->main.c:61]   --->   Operation 52 'load' 'permutations_load' <Predicate = (icmp_ln60)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_7 : Operation 53 [1/1] (2.70ns)   --->   "%add_ln61 = add i32 %r, -1" [main.c:61]   --->   Operation 53 'add' 'add_ln61' <Predicate = (icmp_ln60)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (1.66ns)   --->   "br label %.loopexit"   --->   Operation 54 'br' <Predicate = (!icmp_ln60)> <Delay = 1.66>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 55 [1/2] (2.15ns)   --->   "%temp_1 = load i32* %permutations_addr_3, align 4" [main.c:46->main.c:61]   --->   Operation 55 'load' 'temp_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_8 : Operation 56 [1/2] (2.15ns)   --->   "%permutations_load = load i32* %permutations_addr_4, align 4" [main.c:47->main.c:61]   --->   Operation 56 'load' 'permutations_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_8 : Operation 57 [1/1] (2.15ns)   --->   "store i32 %permutations_load, i32* %permutations_addr_3, align 4" [main.c:47->main.c:61]   --->   Operation 57 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 58 [1/1] (2.15ns)   --->   "store i32 %temp_1, i32* %permutations_addr_4, align 4" [main.c:48->main.c:61]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "br label %5" [main.c:61]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %.loopexit.loopexit ], [ false, %.loopexit.loopexit9 ]"   --->   Operation 60 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "ret i1 %p_0" [main.c:63]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', main.c:53) [4]  (1.66 ns)

 <State 2>: 4.85ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', main.c:53) [4]  (0 ns)
	'add' operation ('add_ln53', main.c:53) [12]  (2.7 ns)
	'getelementptr' operation ('permutations_addr_1', main.c:53) [14]  (0 ns)
	'load' operation ('permutations_load_1', main.c:53) on array 'permutations' [15]  (2.15 ns)

 <State 3>: 4.59ns
The critical path consists of the following:
	'load' operation ('temp', main.c:53) on array 'permutations' [11]  (2.15 ns)
	'icmp' operation ('icmp_ln53_1', main.c:53) [16]  (2.44 ns)

 <State 4>: 4.85ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', main.c:56) [24]  (0 ns)
	'add' operation ('k', main.c:56) [25]  (2.7 ns)
	'getelementptr' operation ('permutations_addr_2', main.c:57) [27]  (0 ns)
	'load' operation ('permutations_load_2', main.c:57) on array 'permutations' [28]  (2.15 ns)

 <State 5>: 4.59ns
The critical path consists of the following:
	'load' operation ('permutations_load_2', main.c:57) on array 'permutations' [28]  (2.15 ns)
	'icmp' operation ('icmp_ln57', main.c:57) [29]  (2.44 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln48', main.c:48->main.c:58) of variable 'temp', main.c:53 on array 'permutations' [33]  (2.15 ns)

 <State 7>: 5.14ns
The critical path consists of the following:
	'phi' operation ('l') with incoming values : ('j', main.c:53) ('l', main.c:59) [37]  (0 ns)
	'add' operation ('l', main.c:59) [38]  (2.7 ns)
	'icmp' operation ('icmp_ln60', main.c:60) [39]  (2.44 ns)

 <State 8>: 4.3ns
The critical path consists of the following:
	'load' operation ('permutations_load', main.c:47->main.c:61) on array 'permutations' [47]  (2.15 ns)
	'store' operation ('store_ln47', main.c:47->main.c:61) of variable 'permutations_load', main.c:47->main.c:61 on array 'permutations' [48]  (2.15 ns)

 <State 9>: 2.15ns
The critical path consists of the following:
	'store' operation ('store_ln48', main.c:48->main.c:61) of variable 'temp', main.c:46->main.c:61 on array 'permutations' [49]  (2.15 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
