<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p292" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_292{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_292{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_292{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_292{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_292{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_292{left:69px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#t7_292{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_292{left:69px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t9_292{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ta_292{left:69px;bottom:946px;letter-spacing:-0.11px;}
#tb_292{left:154px;bottom:946px;letter-spacing:-0.1px;}
#tc_292{left:69px;bottom:922px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_292{left:69px;bottom:905px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_292{left:69px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_292{left:69px;bottom:864px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tg_292{left:69px;bottom:847px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#th_292{left:69px;bottom:830px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#ti_292{left:69px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_292{left:69px;bottom:797px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tk_292{left:69px;bottom:772px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_292{left:69px;bottom:755px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tm_292{left:69px;bottom:739px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tn_292{left:69px;bottom:680px;letter-spacing:0.14px;}
#to_292{left:151px;bottom:680px;letter-spacing:0.15px;word-spacing:-0.02px;}
#tp_292{left:69px;bottom:656px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tq_292{left:69px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tr_292{left:69px;bottom:622px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#ts_292{left:69px;bottom:596px;}
#tt_292{left:95px;bottom:600px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tu_292{left:95px;bottom:583px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_292{left:69px;bottom:556px;}
#tw_292{left:95px;bottom:560px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_292{left:95px;bottom:543px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_292{left:95px;bottom:526px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_292{left:95px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_292{left:95px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t11_292{left:69px;bottom:466px;}
#t12_292{left:95px;bottom:470px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t13_292{left:95px;bottom:453px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t14_292{left:69px;bottom:427px;}
#t15_292{left:95px;bottom:430px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_292{left:95px;bottom:405px;}
#t17_292{left:121px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_292{left:95px;bottom:381px;}
#t19_292{left:121px;bottom:381px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1a_292{left:69px;bottom:355px;}
#t1b_292{left:95px;bottom:358px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_292{left:95px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_292{left:69px;bottom:283px;letter-spacing:0.14px;}
#t1e_292{left:151px;bottom:283px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1f_292{left:69px;bottom:259px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1g_292{left:69px;bottom:242px;letter-spacing:-0.16px;word-spacing:-1.01px;}
#t1h_292{left:69px;bottom:225px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_292{left:117px;bottom:204px;letter-spacing:-0.14px;}
#t1j_292{left:200px;bottom:204px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1k_292{left:337px;bottom:204px;letter-spacing:-0.12px;}
#t1l_292{left:117px;bottom:185px;letter-spacing:-0.16px;}
#t1m_292{left:200px;bottom:185px;letter-spacing:-0.14px;}
#t1n_292{left:337px;bottom:185px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_292{left:117px;bottom:167px;letter-spacing:-0.12px;}
#t1p_292{left:200px;bottom:167px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1q_292{left:337px;bottom:167px;letter-spacing:-0.11px;}
#t1r_292{left:117px;bottom:149px;letter-spacing:-0.07px;}
#t1s_292{left:200px;bottom:149px;letter-spacing:-0.16px;word-spacing:0.02px;}

.s1_292{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_292{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_292{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_292{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_292{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_292{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_292{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts292" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg292Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg292" style="-webkit-user-select: none;"><object width="935" height="1210" data="292/292.svg" type="image/svg+xml" id="pdf292" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_292" class="t s1_292">11-24 </span><span id="t2_292" class="t s1_292">Vol. 1 </span>
<span id="t3_292" class="t s2_292">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_292" class="t s3_292">A move-instruction procedure that saves the contents of an XMM register to the stack is responsible for decre- </span>
<span id="t5_292" class="t s3_292">menting the value in the ESP register by 16. Likewise, a move-instruction procedure that loads an XMM register </span>
<span id="t6_292" class="t s3_292">from the stack needs also to increment the ESP register by 16. To avoid performance degradation when moving the </span>
<span id="t7_292" class="t s3_292">contents of XMM registers, use the appropriately typed move instructions. </span>
<span id="t8_292" class="t s3_292">Use the LDMXCSR and STMXCSR instructions to save and restore, respectively, the contents of the MXCSR register </span>
<span id="t9_292" class="t s3_292">on a procedure call and return. </span>
<span id="ta_292" class="t s4_292">11.6.10.3 </span><span id="tb_292" class="t s4_292">Caller-Save Recommendation for Procedure and Function Calls </span>
<span id="tc_292" class="t s3_292">When making procedure (or function) calls from SSE or SSE2 code, a caller-save convention is recommended for </span>
<span id="td_292" class="t s3_292">saving the state of the calling procedure. Using this convention, any register whose content must survive intact </span>
<span id="te_292" class="t s3_292">across a procedure call must be stored in memory by the calling procedure prior to executing the call. </span>
<span id="tf_292" class="t s3_292">The primary reason for using the caller-save convention is to prevent performance degradation. XMM registers can </span>
<span id="tg_292" class="t s3_292">contain packed or scalar double precision floating-point, packed single precision floating-point, and 128-bit packed </span>
<span id="th_292" class="t s3_292">integer data types. The called procedure has no way of knowing the data types in XMM registers following a call; so </span>
<span id="ti_292" class="t s3_292">it is unlikely to use the correctly typed move instruction to store the contents of XMM registers in memory or to </span>
<span id="tj_292" class="t s3_292">restore the contents of XMM registers from memory. </span>
<span id="tk_292" class="t s3_292">As described in Section 11.6.9, “Mixing Packed and Scalar Floating-Point and 128-Bit SIMD Integer Instructions </span>
<span id="tl_292" class="t s3_292">and Data,” executing a move instruction that does not match the type for the data being moved to/from XMM regis- </span>
<span id="tm_292" class="t s3_292">ters will be carried out correctly, but can lead to a greater instruction latency. </span>
<span id="tn_292" class="t s5_292">11.6.11 </span><span id="to_292" class="t s5_292">Updating Existing MMX Technology Routines Using 128-Bit SIMD Integer Instructions </span>
<span id="tp_292" class="t s3_292">Intel SSE2 extends all 64-bit MMX SIMD integer instructions to operate on 128-bit SIMD integers using XMM regis- </span>
<span id="tq_292" class="t s3_292">ters. The extended 128-bit SIMD integer instructions operate like the 64-bit SIMD integer instructions; this simpli- </span>
<span id="tr_292" class="t s3_292">fies the porting of MMX technology applications. However, there are considerations: </span>
<span id="ts_292" class="t s6_292">• </span><span id="tt_292" class="t s3_292">To take advantage of wider 128-bit SIMD integer instructions, MMX technology code must be recompiled to </span>
<span id="tu_292" class="t s3_292">reference the XMM registers instead of MMX registers. </span>
<span id="tv_292" class="t s6_292">• </span><span id="tw_292" class="t s3_292">Computation instructions that reference memory operands that are not aligned on 16-byte boundaries should </span>
<span id="tx_292" class="t s3_292">be replaced with an unaligned 128-bit load (MOVUDQ instruction) followed by a version of the same </span>
<span id="ty_292" class="t s3_292">computation operation that uses register instead of memory operands. Use of 128-bit packed integer </span>
<span id="tz_292" class="t s3_292">computation instructions with memory operands that are not 16-byte aligned results in a general protection </span>
<span id="t10_292" class="t s3_292">exception (#GP). </span>
<span id="t11_292" class="t s6_292">• </span><span id="t12_292" class="t s3_292">Extension of the PSHUFW instruction (shuffle word across 64-bit integer operand) across a full 128-bit operand </span>
<span id="t13_292" class="t s3_292">is emulated by a combination of the following instructions: PSHUFHW, PSHUFLW, and PSHUFD. </span>
<span id="t14_292" class="t s6_292">• </span><span id="t15_292" class="t s3_292">Use of the 64-bit shift by bit instructions (PSRLQ, PSLLQ) can be extended to 128 bits in either of two ways: </span>
<span id="t16_292" class="t s3_292">— </span><span id="t17_292" class="t s3_292">Use of PSRLQ and PSLLQ, along with masking logic operations. </span>
<span id="t18_292" class="t s3_292">— </span><span id="t19_292" class="t s3_292">Rewriting the code sequence to use PSRLDQ and PSLLDQ (shift double quadword operand by bytes) </span>
<span id="t1a_292" class="t s6_292">• </span><span id="t1b_292" class="t s3_292">Loop counters need to be updated, since each 128-bit SIMD integer instruction operates on twice the amount </span>
<span id="t1c_292" class="t s3_292">of data as its 64-bit SIMD integer counterpart. </span>
<span id="t1d_292" class="t s5_292">11.6.12 </span><span id="t1e_292" class="t s5_292">Branching on Arithmetic Operations </span>
<span id="t1f_292" class="t s3_292">There are no condition codes in SSE or SSE2 states. A packed-data comparison instruction generates a mask which </span>
<span id="t1g_292" class="t s3_292">can then be transferred to an integer register. The following code sequence provides an example of how to perform </span>
<span id="t1h_292" class="t s3_292">a conditional branch, based on the result of an Intel SSE2 arithmetic operation. </span>
<span id="t1i_292" class="t s7_292">cmppd </span><span id="t1j_292" class="t s7_292">XMM0, XMM1 </span><span id="t1k_292" class="t s7_292">; generates a mask in XMM0 </span>
<span id="t1l_292" class="t s7_292">movmskpd </span><span id="t1m_292" class="t s7_292">EAX, XMM0 </span><span id="t1n_292" class="t s7_292">; moves a 2 bit mask to eax </span>
<span id="t1o_292" class="t s7_292">test </span><span id="t1p_292" class="t s7_292">EAX, 0 </span><span id="t1q_292" class="t s7_292">; compare with desired result </span>
<span id="t1r_292" class="t s7_292">jne </span><span id="t1s_292" class="t s7_292">BRANCH TARGET </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
