LIBRARY IEEE;
use STD_LOGIC_1164.ALL;

ENTITY full_adderis PORT( 
    A, B, Cin: in std_logic;
    S, Cout: out std_logic
    );
END full_adder;

architecture bhr of full_adder is 
    Begin
    S <= A xor B xor Cin;
    Cout <= (A and B) or (Cin and (A xor B));
end bhr;