{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612027246416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612027246417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 30 17:20:46 2021 " "Processing started: Sat Jan 30 17:20:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612027246417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027246417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027246417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612027246938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1612027246938 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpu.qsys " "Elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027260574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:06 Progress: Loading qsys_system/cpu.qsys " "2021.01.30.17:21:06 Progress: Loading qsys_system/cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027266393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:06 Progress: Reading input file " "2021.01.30.17:21:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027266934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:07 Progress: Adding clk_0 \[clock_source 20.1\] " "2021.01.30.17:21:07 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027267128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:07 Progress: Parameterizing module clk_0 " "2021.01.30.17:21:07 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027267962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:07 Progress: Adding cpu \[altera_nios2_gen2 20.1\] " "2021.01.30.17:21:07 Progress: Adding cpu \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027267963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:08 Progress: Parameterizing module cpu " "2021.01.30.17:21:08 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027268527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:08 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\] " "2021.01.30.17:21:08 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027268531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:08 Progress: Parameterizing module jtag_uart " "2021.01.30.17:21:08 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027268617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:08 Progress: Adding sdram \[altera_avalon_new_sdram_controller 20.1\] " "2021.01.30.17:21:08 Progress: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027268622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:08 Progress: Parameterizing module sdram " "2021.01.30.17:21:08 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027268665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:08 Progress: Adding sys_clk_timer \[altera_avalon_timer 20.1\] " "2021.01.30.17:21:08 Progress: Adding sys_clk_timer \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027268699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:08 Progress: Parameterizing module sys_clk_timer " "2021.01.30.17:21:08 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027268810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:08 Progress: Adding sysid \[altera_avalon_sysid_qsys 20.1\] " "2021.01.30.17:21:08 Progress: Adding sysid \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027268812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:09 Progress: Parameterizing module sysid " "2021.01.30.17:21:09 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027269375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:09 Progress: Building connections " "2021.01.30.17:21:09 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027269376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:09 Progress: Parameterizing connections " "2021.01.30.17:21:09 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027269476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:09 Progress: Validating " "2021.01.30.17:21:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027269477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.01.30.17:21:10 Progress: Done reading input file " "2021.01.30.17:21:10 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027270421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027271365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Cpu.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027271377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027271378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.sysid: Time stamp will be automatically updated when this component is generated. " "Cpu.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027271379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH " "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027272630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027277790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'cpu_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'cpu_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027277806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=/tmp/alt8657_5971699556197549354.dir/0002_jtag_uart_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8657_5971699556197549354.dir/0002_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=/tmp/alt8657_5971699556197549354.dir/0002_jtag_uart_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8657_5971699556197549354.dir/0002_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027277806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'cpu_jtag_uart' " "Jtag_uart: Done RTL generation for module 'cpu_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'cpu_sdram' " "Sdram: Starting RTL generation for module 'cpu_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram --dir=/tmp/alt8657_5971699556197549354.dir/0003_sdram_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8657_5971699556197549354.dir/0003_sdram_gen//cpu_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram --dir=/tmp/alt8657_5971699556197549354.dir/0003_sdram_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8657_5971699556197549354.dir/0003_sdram_gen//cpu_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'cpu_sdram' " "Sdram: Done RTL generation for module 'cpu_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"cpu\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"cpu\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'cpu_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'cpu_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_sys_clk_timer --dir=/tmp/alt8657_5971699556197549354.dir/0004_sys_clk_timer_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8657_5971699556197549354.dir/0004_sys_clk_timer_gen//cpu_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_sys_clk_timer --dir=/tmp/alt8657_5971699556197549354.dir/0004_sys_clk_timer_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8657_5971699556197549354.dir/0004_sys_clk_timer_gen//cpu_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'cpu_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'cpu_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"cpu\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"cpu\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"cpu\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"cpu\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027278731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027279845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027279967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027280168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027280328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027280525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027281382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027281391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027281392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu_cpu_cpu' " "Cpu: Starting RTL generation for module 'cpu_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027281403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_cpu_cpu --dir=/tmp/alt8657_5971699556197549354.dir/0008_cpu_gen/ --quartus_bindir=/home/e2/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8657_5971699556197549354.dir/0008_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_cpu_cpu --dir=/tmp/alt8657_5971699556197549354.dir/0008_cpu_gen/ --quartus_bindir=/home/e2/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8657_5971699556197549354.dir/0008_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027281403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:21 (*) Starting Nios II generation " "Cpu: # 2021.01.30 17:21:21 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:21 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.01.30 17:21:21 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:21 (*)   Creating all objects for CPU " "Cpu: # 2021.01.30 17:21:21 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:21 (*)     Testbench " "Cpu: # 2021.01.30 17:21:21 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:22 (*)     Instruction decoding " "Cpu: # 2021.01.30 17:21:22 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:22 (*)       Instruction fields " "Cpu: # 2021.01.30 17:21:22 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:22 (*)       Instruction decodes " "Cpu: # 2021.01.30 17:21:22 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:22 (*)       Signals for RTL simulation waveforms " "Cpu: # 2021.01.30 17:21:22 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:22 (*)       Instruction controls " "Cpu: # 2021.01.30 17:21:22 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:22 (*)     Pipeline frontend " "Cpu: # 2021.01.30 17:21:22 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:22 (*)     Pipeline backend " "Cpu: # 2021.01.30 17:21:22 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:23 (*)   Generating RTL from CPU objects " "Cpu: # 2021.01.30 17:21:23 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:23 (*)   Creating plain-text RTL " "Cpu: # 2021.01.30 17:21:23 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.01.30 17:21:24 (*) Done Nios II generation " "Cpu: # 2021.01.30 17:21:24 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu_cpu_cpu' " "Cpu: Done RTL generation for module 'cpu_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done \"cpu\" with 35 modules, 62 files " "Cpu: Done \"cpu\" with 35 modules, 62 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027285975 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpu.qsys " "Finished elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027287296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.bdf" "" { Schematic "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/hello_world.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sdram " "Found entity 1: pll_sdram" {  } { { "pll_sdram.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/pll_sdram.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sdram/pll_sdram_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sdram/pll_sdram_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sdram_0002 " "Found entity 1: pll_sdram_0002" {  } { { "pll_sdram/pll_sdram_0002.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/pll_sdram/pll_sdram_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "db/ip/cpu/cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/cpu/submodules/altera_default_burst_converter.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/cpu/submodules/altera_incr_burst_converter.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/cpu/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287489 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287492 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287492 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287492 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287492 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287517 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "db/ip/cpu/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/cpu/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/cpu/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu " "Found entity 1: cpu_cpu" {  } { { "db/ip/cpu/submodules/cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_ic_data_module " "Found entity 1: cpu_cpu_cpu_ic_data_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_cpu_cpu_ic_tag_module " "Found entity 2: cpu_cpu_cpu_ic_tag_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_cpu_cpu_bht_module " "Found entity 3: cpu_cpu_cpu_bht_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_cpu_cpu_register_bank_a_module " "Found entity 4: cpu_cpu_cpu_register_bank_a_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_cpu_cpu_register_bank_b_module " "Found entity 5: cpu_cpu_cpu_register_bank_b_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_cpu_cpu_dc_tag_module " "Found entity 6: cpu_cpu_cpu_dc_tag_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_cpu_cpu_dc_data_module " "Found entity 7: cpu_cpu_cpu_dc_data_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_cpu_cpu_dc_victim_module " "Found entity 8: cpu_cpu_cpu_dc_victim_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_cpu_cpu_nios2_oci_debug " "Found entity 9: cpu_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_cpu_cpu_nios2_oci_break " "Found entity 10: cpu_cpu_cpu_nios2_oci_break" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_cpu_cpu_nios2_oci_xbrk " "Found entity 11: cpu_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_cpu_cpu_nios2_oci_dbrk " "Found entity 12: cpu_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_cpu_cpu_nios2_oci_itrace " "Found entity 13: cpu_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_cpu_cpu_nios2_oci_td_mode " "Found entity 14: cpu_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_cpu_cpu_nios2_oci_dtrace " "Found entity 15: cpu_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: cpu_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_cpu_cpu_nios2_oci_fifo " "Found entity 19: cpu_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_cpu_cpu_nios2_oci_pib " "Found entity 20: cpu_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_cpu_cpu_nios2_oci_im " "Found entity 21: cpu_cpu_cpu_nios2_oci_im" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_cpu_cpu_nios2_performance_monitors " "Found entity 22: cpu_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_cpu_cpu_nios2_avalon_reg " "Found entity 23: cpu_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_cpu_cpu_ociram_sp_ram_module " "Found entity 24: cpu_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_cpu_cpu_nios2_ocimem " "Found entity 25: cpu_cpu_cpu_nios2_ocimem" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_cpu_cpu_nios2_oci " "Found entity 26: cpu_cpu_cpu_nios2_oci" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_cpu_cpu " "Found entity 27: cpu_cpu_cpu" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_debug_slave_sysclk " "Found entity 1: cpu_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_debug_slave_tck " "Found entity 1: cpu_cpu_cpu_debug_slave_tck" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_debug_slave_wrapper " "Found entity 1: cpu_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_test_bench " "Found entity 1: cpu_cpu_cpu_test_bench" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "db/ip/cpu/submodules/cpu_irq_mapper.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_sim_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287862 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_scfifo_w " "Found entity 2: cpu_jtag_uart_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287862 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_sim_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287862 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_scfifo_r " "Found entity 4: cpu_jtag_uart_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287862 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart " "Found entity 5: cpu_jtag_uart" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: cpu_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287890 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287891 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_001 " "Found entity 2: cpu_mm_interconnect_0_router_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287892 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287895 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_004 " "Found entity 2: cpu_mm_interconnect_0_router_004" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612027287896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_006_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287896 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_006 " "Found entity 2: cpu_mm_interconnect_0_router_006" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux_002 " "Found entity 1: cpu_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_input_efifo_module " "Found entity 1: cpu_sdram_input_efifo_module" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287925 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_sdram " "Found entity 2: cpu_sdram" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sys_clk_timer " "Found entity 1: cpu_sys_clk_timer" {  } { { "db/ip/cpu/submodules/cpu_sys_clk_timer.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sysid " "Found entity 1: cpu_sysid" {  } { { "db/ip/cpu/submodules/cpu_sysid.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027287927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027287927 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(318) " "Verilog HDL or VHDL warning at cpu_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1612027287979 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(328) " "Verilog HDL or VHDL warning at cpu_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1612027287999 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(338) " "Verilog HDL or VHDL warning at cpu_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1612027287999 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(682) " "Verilog HDL or VHDL warning at cpu_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1612027288000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612027288173 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oLEDG\[7..0\] " "Pin \"oLEDG\[7..0\]\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1612027288174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst\"" {  } { { "hello_world.bdf" "inst" { Schematic "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/hello_world.bdf" { { 64 664 984 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu cpu:inst\|cpu_cpu:cpu " "Elaborating entity \"cpu_cpu\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\"" {  } { { "db/ip/cpu/cpu.v" "cpu" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu " "Elaborating entity \"cpu_cpu_cpu\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\"" {  } { { "db/ip/cpu/submodules/cpu_cpu.v" "cpu" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_test_bench cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_test_bench:the_cpu_cpu_cpu_test_bench " "Elaborating entity \"cpu_cpu_cpu_test_bench\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_test_bench:the_cpu_cpu_cpu_test_bench\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_test_bench" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 5925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_ic_data_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data " "Elaborating entity \"cpu_cpu_cpu_ic_data_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_ic_data" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 6927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288322 ""}  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027288322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027288399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027288399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_ic_tag_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag " "Elaborating entity \"cpu_cpu_cpu_ic_tag_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_ic_tag" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 6993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288469 ""}  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027288469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkc1 " "Found entity 1: altsyncram_rkc1" {  } { { "db/altsyncram_rkc1.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_rkc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027288555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027288555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkc1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated " "Elaborating entity \"altsyncram_rkc1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_bht_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht " "Elaborating entity \"cpu_cpu_cpu_bht_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_bht" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 7191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288587 ""}  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027288587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027288671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027288671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_register_bank_a_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a " "Elaborating entity \"cpu_cpu_cpu_register_bank_a_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_register_bank_a" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 8131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288735 ""}  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027288735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027288852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027288852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_register_bank_b_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b " "Elaborating entity \"cpu_cpu_cpu_register_bank_b_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_register_bank_b" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 8149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_dc_tag_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag " "Elaborating entity \"cpu_cpu_cpu_dc_tag_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_dc_tag" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 8986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027288917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027288922 ""}  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027288922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ltb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ltb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ltb1 " "Found entity 1: altsyncram_ltb1" {  } { { "db/altsyncram_ltb1.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_ltb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027288995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027288995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ltb1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ltb1:auto_generated " "Elaborating entity \"altsyncram_ltb1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ltb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_dc_data_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data " "Elaborating entity \"cpu_cpu_cpu_dc_data_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_dc_data" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 9052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289038 ""}  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027289038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027289124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027289124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_dc_victim_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim " "Elaborating entity \"cpu_cpu_cpu_dc_victim_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_dc_victim" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 9164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289165 ""}  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027289165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027289247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027289247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_nios2_rtl" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 9743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci " "Elaborating entity \"cpu_cpu_cpu_nios2_oci\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 10000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_debug cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_debug\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_debug" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289692 ""}  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027289692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_break cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_break\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_break" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_xbrk cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_xbrk" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_dbrk cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_dbrk" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_itrace cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_itrace:the_cpu_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_itrace\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_itrace:the_cpu_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_itrace" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_dtrace cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_dtrace" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_td_mode cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace\|cpu_cpu_cpu_nios2_oci_td_mode:cpu_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace\|cpu_cpu_cpu_nios2_oci_td_mode:cpu_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_fifo cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_fifo\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_fifo" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_fifo_cnt_inc cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_pib cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_pib:the_cpu_cpu_cpu_nios2_oci_pib " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_pib\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_pib:the_cpu_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_pib" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_im cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_im:the_cpu_cpu_cpu_nios2_oci_im " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_im\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_im:the_cpu_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_im" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_avalon_reg cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_cpu_cpu_nios2_avalon_reg\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_avalon_reg" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_ocimem cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem " "Elaborating entity \"cpu_cpu_cpu_nios2_ocimem\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_ocimem" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_ociram_sp_ram_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram " "Elaborating entity \"cpu_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_ociram_sp_ram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289826 ""}  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027289826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027289879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027289879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_debug_slave_wrapper cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"cpu_cpu_cpu_debug_slave_wrapper\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_debug_slave_wrapper" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_debug_slave_tck cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck " "Elaborating entity \"cpu_cpu_cpu_debug_slave_tck\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "the_cpu_cpu_cpu_debug_slave_tck" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_debug_slave_sysclk cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"cpu_cpu_cpu_debug_slave_sysclk\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "the_cpu_cpu_cpu_debug_slave_sysclk" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "cpu_cpu_cpu_debug_slave_phy" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027289968 ""}  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027289968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289970 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027289976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027290680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027290954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart cpu:inst\|cpu_jtag_uart:jtag_uart " "Elaborating entity \"cpu_jtag_uart\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\"" {  } { { "db/ip/cpu/cpu.v" "jtag_uart" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_scfifo_w cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w " "Elaborating entity \"cpu_jtag_uart_scfifo_w\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "the_cpu_jtag_uart_scfifo_w" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "wfifo" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027291264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027291264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027291264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027291264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027291264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027291264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027291264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027291264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027291264 ""}  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027291264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027291318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027291318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027291332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027291332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027291336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027291336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027291395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027291395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027291489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027291489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612027291641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027291641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_scfifo_r cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r " "Elaborating entity \"cpu_jtag_uart_scfifo_r\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "the_cpu_jtag_uart_scfifo_r" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027291655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "cpu_jtag_uart_alt_jtag_atlantic" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292170 ""}  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027292170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sdram cpu:inst\|cpu_sdram:sdram " "Elaborating entity \"cpu_sdram\" for hierarchy \"cpu:inst\|cpu_sdram:sdram\"" {  } { { "db/ip/cpu/cpu.v" "sdram" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sdram_input_efifo_module cpu:inst\|cpu_sdram:sdram\|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module " "Elaborating entity \"cpu_sdram_input_efifo_module\" for hierarchy \"cpu:inst\|cpu_sdram:sdram\|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module\"" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "the_cpu_sdram_input_efifo_module" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sys_clk_timer cpu:inst\|cpu_sys_clk_timer:sys_clk_timer " "Elaborating entity \"cpu_sys_clk_timer\" for hierarchy \"cpu:inst\|cpu_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/cpu/cpu.v" "sys_clk_timer" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sysid cpu:inst\|cpu_sysid:sysid " "Elaborating entity \"cpu_sysid\" for hierarchy \"cpu:inst\|cpu_sysid:sysid\"" {  } { { "db/ip/cpu/cpu.v" "sysid" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_mm_interconnect_0\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpu/cpu.v" "mm_interconnect_0" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router " "Elaborating entity \"cpu_mm_interconnect_0_router\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_default_decode cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpu_mm_interconnect_0_router_001\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_001" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001_default_decode cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu_mm_interconnect_0_router_002\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002_default_decode cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_004 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"cpu_mm_interconnect_0_router_004\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_004" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_004_default_decode cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_004_default_decode\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_006 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"cpu_mm_interconnect_0_router_006\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_006" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_006_default_decode cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_006:router_006\|cpu_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_006_default_decode\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_006:router_006\|cpu_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux_001 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux_002 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux_002\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux_002 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux_002\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux_001 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292666 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612027292670 "|hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612027292670 "|hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612027292670 "|hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_004 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_irq_mapper cpu:inst\|cpu_irq_mapper:irq_mapper " "Elaborating entity \"cpu_irq_mapper\" for hierarchy \"cpu:inst\|cpu_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpu/cpu.v" "irq_mapper" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpu/cpu.v" "rst_controller" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sdram pll_sdram:inst3 " "Elaborating entity \"pll_sdram\" for hierarchy \"pll_sdram:inst3\"" {  } { { "hello_world.bdf" "inst3" { Schematic "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/hello_world.bdf" { { -80 376 536 64 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sdram_0002 pll_sdram:inst3\|pll_sdram_0002:pll_sdram_inst " "Elaborating entity \"pll_sdram_0002\" for hierarchy \"pll_sdram:inst3\|pll_sdram_0002:pll_sdram_inst\"" {  } { { "pll_sdram.v" "pll_sdram_inst" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/pll_sdram.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_sdram:inst3\|pll_sdram_0002:pll_sdram_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_sdram:inst3\|pll_sdram_0002:pll_sdram_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_sdram/pll_sdram_0002.v" "altera_pll_i" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/pll_sdram/pll_sdram_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292777 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1612027292801 ""}
{ "Error" "ESGN_WRONG_WYS_FAMILY" "general\[0\].gpll " "WYSIWYG primitive \"general\[0\].gpll\" is not compatible with the current device family" {  } { { "altera_pll.v" "general\[0\].gpll" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 12024 "WYSIWYG primitive \"%1!s!\" is not compatible with the current device family" 0 0 "Analysis & Synthesis" 0 -1 1612027292824 ""}
{ "Error" "ESGN_WRONG_WYS_FAMILY" "general\[1\].gpll " "WYSIWYG primitive \"general\[1\].gpll\" is not compatible with the current device family" {  } { { "altera_pll.v" "general\[1\].gpll" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 12024 "WYSIWYG primitive \"%1!s!\" is not compatible with the current device family" 0 0 "Analysis & Synthesis" 0 -1 1612027292829 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pll_sdram:inst3\|pll_sdram_0002:pll_sdram_inst\|altera_pll:altera_pll_i " "Can't elaborate user hierarchy \"pll_sdram:inst3\|pll_sdram_0002:pll_sdram_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_sdram/pll_sdram_0002.v" "altera_pll_i" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/pll_sdram/pll_sdram_0002.v" 88 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sdram:inst3\|pll_sdram_0002:pll_sdram_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_sdram:inst3\|pll_sdram_0002:pll_sdram_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_sdram/pll_sdram_0002.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/pll_sdram/pll_sdram_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612027292831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sdram:inst3\|pll_sdram_0002:pll_sdram_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_sdram:inst3\|pll_sdram_0002:pll_sdram_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -2500 ps " "Parameter \"phase_shift1\" = \"-2500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612027292831 ""}  } { { "pll_sdram/pll_sdram_0002.v" "" { Text "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/pll_sdram/pll_sdram_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612027292831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/e2/Documents/DSD_Material_Students/jtag-uart-test/hello_world.map.smsg " "Generated suppressed messages file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/hello_world.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027293225 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612027293912 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 30 17:21:33 2021 " "Processing ended: Sat Jan 30 17:21:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612027293912 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612027293912 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612027293912 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027293912 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612027294095 ""}
