0.7
2020.2
Oct 19 2021
03:16:22
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/AESL_automem_data_in.v,1670746272,systemVerilog,,,,AESL_automem_data_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/AESL_automem_data_out1.v,1670746272,systemVerilog,,,,AESL_automem_data_out1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/AESL_automem_data_out2.v,1670746272,systemVerilog,,,,AESL_automem_data_out2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/csv_file_dump.svh,1670746272,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/dataflow_monitor.sv,1670746272,systemVerilog,D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/nodf_module_interface.svh;D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/seq_loop_interface.svh,,D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/dump_file_agent.svh;D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/csv_file_dump.svh;D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/sample_agent.svh;D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/loop_sample_agent.svh;D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/sample_manager.svh;D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/nodf_module_interface.svh;D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/nodf_module_monitor.svh;D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/seq_loop_interface.svh;D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/seq_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/dump_file_agent.svh,1670746272,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/fifo_para.vh,1670746272,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/foo_m.autotb.v,1670746272,systemVerilog,,,D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/fifo_para.vh,apatb_foo_m_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/foo_m.v,1670746260,systemVerilog,,,,foo_m,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/foo_m_mul_32s_32s_32_5_1.v,1670746260,systemVerilog,,,,foo_m_mul_32s_32s_32_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/foo_m_mul_32s_6ns_32_5_1.v,1670746260,systemVerilog,,,,foo_m_mul_32s_6ns_32_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/foo_m_temp1_RAM_AUTO_1R1W.v,1670746260,systemVerilog,,,,foo_m_temp1_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/loop_sample_agent.svh,1670746272,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/nodf_module_interface.svh,1670746272,verilog,,,,nodf_module_intf,,,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/nodf_module_monitor.svh,1670746272,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/sample_agent.svh,1670746272,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/sample_manager.svh,1670746272,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/seq_loop_interface.svh,1670746272,verilog,,,,seq_loop_intf,,,,,,,,
D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/seq_loop_monitor.svh,1670746272,verilog,,,,,,,,,,,,
