{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    input logic load,\n    input logic [9:0] data,\n    output logic tc\n);\n    logic [9:0] counter;\n\n    // Synchronous reset and counter logic\n    always @(posedge clk) begin\n        if (reset) begin\n            counter <= 10'b0;\n            tc <= 1'b0;\n        end else if (load) begin\n            if (data != 10'b0) begin\n                counter <= data;\n                tc <= 1'b0;\n            end else begin\n                counter <= 10'b0;\n                tc <= 1'b1;\n            end\n        end else if (counter != 10'b0) begin\n            counter <= counter - 1'b1;\n            tc <= (counter == 10'b1) ? 1'b1 : 1'b0;\n        end\n    end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}