#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Feb 24 16:04:28 2017
# Process ID: 15224
# Current directory: C:/sam_work/git/digilent/Arty-Z7-20-base/proj/Arty_Z7_20.runs/Arty_Z7_20_xadc_wiz_0_0_synth_1
# Command line: vivado.exe -log Arty_Z7_20_xadc_wiz_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Arty_Z7_20_xadc_wiz_0_0.tcl
# Log file: C:/sam_work/git/digilent/Arty-Z7-20-base/proj/Arty_Z7_20.runs/Arty_Z7_20_xadc_wiz_0_0_synth_1/Arty_Z7_20_xadc_wiz_0_0.vds
# Journal file: C:/sam_work/git/digilent/Arty-Z7-20-base/proj/Arty_Z7_20.runs/Arty_Z7_20_xadc_wiz_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/sbobrowicz/AppData/Roaming/Xilinx/Vivado/init.tcl'
source Arty_Z7_20_xadc_wiz_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 374.867 ; gain = 165.230
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/Arty_Z7_20_xadc_wiz_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_axi_xadc' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/Arty_Z7_20_xadc_wiz_0_0_axi_xadc.vhd:256]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_axi_lite_ipif' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_slave_attachment' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_address_decoder' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized0' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized0' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized1' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized1' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized2' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized2' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized3' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized3' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized4' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized4' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized5' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized5' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized6' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized6' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized7' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized7' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized8' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized8' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized9' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized9' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized10' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized10' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized11' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized11' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized12' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized12' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized13' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized13' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized14' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized14' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized15' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized15' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized16' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized16' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized17' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized17' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized18' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized18' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized19' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized19' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized20' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized20' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized21' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized21' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized22' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized22' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized23' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized23' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized24' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized24' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized25' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_pselect_f__parameterized25' (1#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_address_decoder' (2#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_slave_attachment' (3#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_axi_lite_ipif' (4#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_xadc_core_drp' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/Arty_Z7_20_xadc_wiz_0_0_xadc_core_drp.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_xadc_core_drp' (5#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/Arty_Z7_20_xadc_wiz_0_0_xadc_core_drp.vhd:204]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_soft_reset' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_soft_reset' (6#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_interrupt_control' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_interrupt_control' (7#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/Arty_Z7_20_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0_axi_xadc' (8#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/Arty_Z7_20_xadc_wiz_0_0_axi_xadc.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_xadc_wiz_0_0' (9#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_xadc_wiz_0_0/Arty_Z7_20_xadc_wiz_0_0.vhd:120]
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 445.066 ; gain = 235.430
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 445.066 ; gain = 235.430
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 735.418 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 735.418 ; gain = 525.781
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 735.418 ; gain = 525.781

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    37|
|3     |LUT3 |    23|
|4     |LUT4 |    21|
|5     |LUT5 |    50|
|6     |LUT6 |    63|
|7     |XADC |     1|
|8     |FDRE |   205|
|9     |FDSE |    30|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 735.418 ; gain = 525.781
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 735.418 ; gain = 440.262
