;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #12, @200
	SUB #12, @200
	SUB @121, 106
	SUB @-127, 100
	SLT 221, 100
	CMP -207, <-120
	ADD 210, 60
	SLT #270, <0
	SUB 20, @12
	JMP -1, @-20
	CMP 300, 90
	SUB -207, <-120
	JMN @12, #200
	JMN @12, #200
	SUB 20, @12
	ADD @421, 906
	JMZ 12, #10
	SUB #22, @10
	MOV -7, <-20
	SUB @129, 103
	SLT #270, <0
	CMP -1, <1
	SUB @121, 106
	SUB -207, <-120
	CMP @127, 106
	ADD #270, <0
	SPL 0, <-12
	SUB -207, <-120
	SUB @127, 106
	MOV -7, <-20
	ADD #270, <0
	SUB @127, 106
	SUB #22, @10
	ADD #270, <0
	CMP -207, <-120
	SUB @127, 106
	SUB @-127, 100
	MOV -1, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 20, @12
	MOV -7, <-20
	ADD 210, 60
