Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 26 15:43:39 2019
| Host         : phoenix8899 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file Synth_Top_control_sets_placed.rpt
| Design       : Synth_Top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|     13 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           10 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              13 |            3 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | T1/direction_i_2_n_0  |                1 |              2 |
|  clk_IBUF_BUFG | db1/E[0]      |                       |                2 |              4 |
|  clk_IBUF_BUFG | dclk          | T1/direction_i_2_n_0  |                3 |             13 |
|  clk_IBUF_BUFG | db1/count     | db1/count[31]_i_1_n_0 |                8 |             31 |
|  clk_IBUF_BUFG |               | clear                 |                8 |             32 |
|  clk_IBUF_BUFG |               |                       |               10 |             33 |
+----------------+---------------+-----------------------+------------------+----------------+


