

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Sun May 24 23:13:17 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        project
* Solution:       store
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_epoch  |        ?|        ?|         5|          1|          1|     ?|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_num_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_num)"   --->   Operation 12 'read' 'data_num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sink_V_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %sink_V)"   --->   Operation 13 'read' 'sink_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sink_V1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %sink_V_read, i32 6, i32 63)"   --->   Operation 14 'partselect' 'sink_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = zext i58 %sink_V1 to i64"   --->   Operation 15 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sink_addr = getelementptr i512* %sink, i64 %empty"   --->   Operation 16 'getelementptr' 'sink_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %sink), !map !48"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i513* %source_3_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str31, i32 0, i32 0, [1 x i8]* @p_str32, [1 x i8]* @p_str33, [1 x i8]* @p_str34, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str35, [1 x i8]* @p_str36)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i513* %source_2_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str26, [1 x i8]* @p_str27, [1 x i8]* @p_str28, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str29, [1 x i8]* @p_str30)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i513* %source_1_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str20, [1 x i8]* @p_str21, [1 x i8]* @p_str22, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str23, [1 x i8]* @p_str24)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i513* %source_0_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str15, [1 x i8]* @p_str16, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str18)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %source_3_peek_val), !map !52"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %source_3_fifo_V), !map !59"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %source_2_peek_val), !map !66"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %source_2_fifo_V), !map !73"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %source_1_peek_val), !map !80"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %source_1_fifo_V), !map !87"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %source_0_peek_val), !map !94"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %source_0_fifo_V), !map !101"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %data_num), !map !108"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @store_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %sink, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [7 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:38]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.91ns)   --->   "%sink_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %sink_addr, i32 %data_num_read)" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 33 'writereq' 'sink_addr_wr_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "br label %1" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:51]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %0 ], [ %i, %store_epoch_begin ]"   --->   Operation 35 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i31 %i_0 to i32" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:51]   --->   Operation 36 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln51 = icmp slt i32 %zext_ln51, %data_num_read" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:51]   --->   Operation 37 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.66ns)   --->   "%i = add i31 %i_0, 1" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:51]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %store_epoch_begin, label %2" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:51]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_ap_uint_MD_512_OD_AC_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 40 'specregionbegin' 'rbegin1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.45ns)   --->   "%tmp = call i513 @_ssdm_op_Read.ap_fifo.volatile.i513P(i513* %source_0_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:83->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 41 'read' 'tmp' <Predicate = (icmp_ln51)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 513> <Depth = 0> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i513 %tmp to i512" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:83->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 42 'trunc' 'trunc_ln83' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_ap_uint_MD_512_OD_AC_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 43 'specregionbegin' 'rbegin2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.45ns)   --->   "%tmp_1 = call i513 @_ssdm_op_Read.ap_fifo.volatile.i513P(i513* %source_1_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:83->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 44 'read' 'tmp_1' <Predicate = (icmp_ln51)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 513> <Depth = 0> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i513 %tmp_1 to i512" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:83->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 45 'trunc' 'trunc_ln83_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_ap_uint_MD_512_OD_AC_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 46 'specregionbegin' 'rbegin3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.45ns)   --->   "%tmp_2 = call i513 @_ssdm_op_Read.ap_fifo.volatile.i513P(i513* %source_2_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:83->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 47 'read' 'tmp_2' <Predicate = (icmp_ln51)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 513> <Depth = 0> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln83_2 = trunc i513 %tmp_2 to i512" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:83->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 48 'trunc' 'trunc_ln83_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_ap_uint_MD_512_OD_AC_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 49 'specregionbegin' 'rbegin4' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.45ns)   --->   "%tmp_3 = call i513 @_ssdm_op_Read.ap_fifo.volatile.i513P(i513* %source_3_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:83->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 50 'read' 'tmp_3' <Predicate = (icmp_ln51)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 513> <Depth = 0> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln83_3 = trunc i513 %tmp_3 to i512" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:83->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 51 'trunc' 'trunc_ln83_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.16ns)   --->   "%add_ln209 = add i512 %trunc_ln83, %trunc_ln83_1" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 52 'add' 'add_ln209' <Predicate = (icmp_ln51)> <Delay = 1.16> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str1) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:82->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 53 'speclatency' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%rend112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_ap_uint_MD_512_OD_AC_OD_KD_KD_read_OC_region_str, i32 %rbegin1) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 54 'specregionend' 'rend112' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str1) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:82->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 55 'speclatency' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%rend110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_ap_uint_MD_512_OD_AC_OD_KD_KD_read_OC_region_str, i32 %rbegin2) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 56 'specregionend' 'rend110' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str1) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:82->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 57 'speclatency' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%rend108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_ap_uint_MD_512_OD_AC_OD_KD_KD_read_OC_region_str, i32 %rbegin3) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 58 'specregionend' 'rend108' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str1) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:82->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 59 'speclatency' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%rend106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_ap_uint_MD_512_OD_AC_OD_KD_KD_read_OC_region_str, i32 %rbegin4) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 60 'specregionend' 'rend106' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (1.16ns)   --->   "%add_ln209 = add i512 %trunc_ln83, %trunc_ln83_1" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 61 'add' 'add_ln209' <Predicate = (icmp_ln51)> <Delay = 1.16> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.38>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_1 = add i512 %trunc_ln83_3, %trunc_ln83_2" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 62 'add' 'add_ln209_1' <Predicate = (icmp_ln51)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.19> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (2.38ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i512 %add_ln209, %add_ln209_1" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 63 'add' 'add_ln209_2' <Predicate = (icmp_ln51)> <Delay = 2.38> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.19> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:52]   --->   Operation 64 'specloopname' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:52]   --->   Operation 65 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:53]   --->   Operation 66 'specpipeline' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:54]   --->   Operation 67 'specpipeline' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %sink_addr, i512 %add_ln209_2, i64 -1)" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 68 'write' <Predicate = (icmp_ln51)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_4)" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:56]   --->   Operation 69 'specregionend' 'empty_4' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:51]   --->   Operation 70 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 2.91>
ST_7 : Operation 71 [5/5] (2.91ns)   --->   "%sink_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %sink_addr)" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 71 'writeresp' 'sink_addr_wr_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 3> <Delay = 2.91>
ST_8 : Operation 72 [4/5] (2.91ns)   --->   "%sink_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %sink_addr)" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 72 'writeresp' 'sink_addr_wr_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 4> <Delay = 2.91>
ST_9 : Operation 73 [3/5] (2.91ns)   --->   "%sink_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %sink_addr)" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 73 'writeresp' 'sink_addr_wr_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 5> <Delay = 2.91>
ST_10 : Operation 74 [2/5] (2.91ns)   --->   "%sink_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %sink_addr)" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 74 'writeresp' 'sink_addr_wr_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 6> <Delay = 2.91>
ST_11 : Operation 75 [1/5] (2.91ns)   --->   "%sink_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %sink_addr)" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55]   --->   Operation 75 'writeresp' 'sink_addr_wr_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:57]   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.91ns
The critical path consists of the following:
	wire read on port 'data_num' [12]  (0 ns)
	bus request on port 'sink' (/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [33]  (2.91 ns)

 <State 2>: 0.859ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:51) [36]  (0 ns)
	'icmp' operation ('icmp_ln51', /home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:51) [38]  (0.859 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	fifo read on port 'source_0_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:83->/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [48]  (1.46 ns)
	'add' operation ('add_ln209', /home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [66]  (1.17 ns)

 <State 4>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln209', /home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [66]  (1.17 ns)

 <State 5>: 2.38ns
The critical path consists of the following:
	'add' operation ('add_ln209_1', /home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [67]  (0 ns)
	'add' operation ('add_ln209_2', /home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [68]  (2.38 ns)

 <State 6>: 2.91ns
The critical path consists of the following:
	bus write on port 'sink' (/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [69]  (2.91 ns)

 <State 7>: 2.91ns
The critical path consists of the following:
	bus access on port 'sink' (/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [73]  (2.91 ns)

 <State 8>: 2.91ns
The critical path consists of the following:
	bus access on port 'sink' (/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [73]  (2.91 ns)

 <State 9>: 2.91ns
The critical path consists of the following:
	bus access on port 'sink' (/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [73]  (2.91 ns)

 <State 10>: 2.91ns
The critical path consists of the following:
	bus access on port 'sink' (/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [73]  (2.91 ns)

 <State 11>: 2.91ns
The critical path consists of the following:
	bus access on port 'sink' (/home/einsx7/pr/application/soda_U250/orig/dac_iter3/tlpc_result/cpp/store.cpp:55) [73]  (2.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
