

================================================================
== Vitis HLS Report for 'rendering_Pipeline_COLORING_FB'
================================================================
* Date:           Fri Aug  2 01:51:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rendering
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COLORING_FB  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|      89|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      89|    120|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln241_fu_118_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln241_fu_112_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  79|          64|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |  14|          3|   31|         93|
    |i_fu_38                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  41|          9|   64|        159|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln241_reg_165                 |  31|   0|   31|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_38                           |  31|   0|   31|          0|
    |pixels_color_load_reg_185         |   6|   0|    6|          0|
    |pixels_x_load_reg_190             |   8|   0|    8|          0|
    |pixels_y_load_reg_195             |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  89|   0|   89|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB|  return value|
|pixel_cntr_reload      |   in|   32|     ap_none|               pixel_cntr_reload|        scalar|
|pixels_color_address0  |  out|    9|   ap_memory|                    pixels_color|         array|
|pixels_color_ce0       |  out|    1|   ap_memory|                    pixels_color|         array|
|pixels_color_q0        |   in|    6|   ap_memory|                    pixels_color|         array|
|pixels_x_address0      |  out|    9|   ap_memory|                        pixels_x|         array|
|pixels_x_ce0           |  out|    1|   ap_memory|                        pixels_x|         array|
|pixels_x_q0            |   in|    8|   ap_memory|                        pixels_x|         array|
|pixels_y_address0      |  out|    9|   ap_memory|                        pixels_y|         array|
|pixels_y_ce0           |  out|    1|   ap_memory|                        pixels_y|         array|
|pixels_y_q0            |   in|    8|   ap_memory|                        pixels_y|         array|
|output_r_address0      |  out|   16|   ap_memory|                        output_r|         array|
|output_r_ce0           |  out|    1|   ap_memory|                        output_r|         array|
|output_r_we0           |  out|    1|   ap_memory|                        output_r|         array|
|output_r_d0            |  out|    8|   ap_memory|                        output_r|         array|
+-----------------------+-----+-----+------------+--------------------------------+--------------+

