Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8dcf889087a34478bab1c0124bd4be54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_sd_behav xil_defaultlib.test_sd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sd_init
Compiling module xil_defaultlib.sd_read16
Compiling module xil_defaultlib.sd_model
Compiling module xil_defaultlib.test_sd
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_sd_behav
