	component myhardware is
		port (
			clk_clk                 : in  std_logic                     := 'X';             -- clk
			hex0_export             : out std_logic_vector(6 downto 0);                     -- export
			hex1_export             : out std_logic_vector(6 downto 0);                     -- export
			hex2_export             : out std_logic_vector(6 downto 0);                     -- export
			hex3_export             : out std_logic_vector(6 downto 0);                     -- export
			hex4_export             : out std_logic_vector(6 downto 0);                     -- export
			hex5_export             : out std_logic_vector(6 downto 0);                     -- export
			leds_export             : out std_logic_vector(9 downto 0);                     -- export
			meu_display_con_buttons : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- con_buttons
			meu_display_con_hex_out : out std_logic_vector(41 downto 0);                    -- con_hex_out
			meu_display_chave       : in  std_logic                     := 'X';             -- chave
			reset_reset_n           : in  std_logic                     := 'X';             -- reset_n
			spi_0_MISO              : in  std_logic                     := 'X';             -- MISO
			spi_0_MOSI              : out std_logic;                                        -- MOSI
			spi_0_SCLK              : out std_logic;                                        -- SCLK
			spi_0_SS_n              : out std_logic;                                        -- SS_n
			uart_0_rxd              : in  std_logic                     := 'X';             -- rxd
			uart_0_txd              : out std_logic                                         -- txd
		);
	end component myhardware;

