{"id":["109258445621757446"],"username":["jangray"],"acct":["jangray"],"display_name":["Jan Gray"],"locked":[false],"bot":[false],"group":[false],"created_at":["2022-10-30"],"note":["<p>computing with FPGAs; former Microsoft dev tools architect; co-chair RISC-V Soft CPU SIG; driving RISC-V composable extensions standardization so we can all build on each other&#39;s good work; <a href=\"https://mastodon.social/tags/FPGA\" class=\"mention hashtag\" rel=\"tag\">#<span>FPGA<\/span><\/a> <a href=\"https://mastodon.social/tags/RISCV\" class=\"mention hashtag\" rel=\"tag\">#<span>RISCV<\/span><\/a> manycore accelerator overlays ðŸ‡¨ðŸ‡¦ ðŸ‡ºðŸ‡¸<\/p>"],"url":["https://mastodon.social/@jangray"],"avatar":["https://files.mastodon.social/accounts/avatars/109/258/445/621/757/446/original/8b138956eefbcfe7.jpg"],"avatar_static":["https://files.mastodon.social/accounts/avatars/109/258/445/621/757/446/original/8b138956eefbcfe7.jpg"],"header":["https://files.mastodon.social/accounts/headers/109/258/445/621/757/446/original/1302af1194fc4dc9.png"],"header_static":["https://files.mastodon.social/accounts/headers/109/258/445/621/757/446/original/1302af1194fc4dc9.png"],"followers_count":[650],"following_count":[530],"statuses_count":[430],"fields":[{"name":"FPGA CPU News","value":"<a href=\"https://fpga.org\" target=\"_blank\" rel=\"nofollow noopener noreferrer me\" translate=\"no\"><span class=\"invisible\">https://<\/span><span class=\"\">fpga.org<\/span><span class=\"invisible\"><\/span><\/a>","verified_at":"2023-06-21T02:54:34.967+00:00"},{"name":"Ancient FPGA CPU News","value":"<a href=\"http://fpgacpu.org\" target=\"_blank\" rel=\"nofollow noopener noreferrer me\" translate=\"no\"><span class=\"invisible\">http://<\/span><span class=\"\">fpgacpu.org<\/span><span class=\"invisible\"><\/span><\/a>"},{"name":"GRVI Phalanx kilocore RISC-V RV64I FPGA overlays","value":"<a href=\"https://fpga.org/2019/08/19/2grvi-phalanx-at-hot-chips-31-2019/\" target=\"_blank\" rel=\"nofollow noopener noreferrer me\" translate=\"no\"><span class=\"invisible\">https://<\/span><span class=\"ellipsis\">fpga.org/2019/08/19/2grvi-phal<\/span><span class=\"invisible\">anx-at-hot-chips-31-2019/<\/span><\/a>","verified_at":"2023-06-21T02:55:13.362+00:00"},{"name":"Composable Custom Extensions for RISC-V","value":"<a href=\"https://github.com/grayresearch/cx\" target=\"_blank\" rel=\"nofollow noopener noreferrer me\" translate=\"no\"><span class=\"invisible\">https://<\/span><span class=\"\">github.com/grayresearch/cx<\/span><span class=\"invisible\"><\/span><\/a>"}],"emojis":[],"discoverable":[false]}
