// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "12/09/2021 04:01:20"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          Cursor
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module Cursor_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clk;
reg [1:0] move;
reg rst_n;
reg [12:0] s;
// wires                                               
wire [5:0] Addr;

// assign statements (if any)                          
Cursor i1 (
// port map - connection between master ports and signals/registers   
	.Addr(Addr),
	.clk(clk),
	.move(move),
	.rst_n(rst_n),
	.s(s)
);
initial 
begin 
#1000000 $finish;
end 

// clk
always
begin
	clk = 1'b0;
	clk = #10000 1'b1;
	#10000;
end 

// rst_n
initial
begin
	rst_n = 1'b1;
end 
// move[ 1 ]
initial
begin
	move[1] = 1'b0;
	move[1] = #200000 1'b1;
	move[1] = #30000 1'b0;
	move[1] = #180000 1'b1;
	move[1] = #70000 1'b0;
end 
// move[ 0 ]
initial
begin
	move[0] = 1'b0;
	move[0] = #140000 1'b1;
	move[0] = #40000 1'b0;
	move[0] = #70000 1'b1;
	move[0] = #30000 1'b0;
	move[0] = #60000 1'b1;
	move[0] = #70000 1'b0;
end 
// s[ 12 ]
initial
begin
	s[12] = 1'b0;
end 
// s[ 11 ]
initial
begin
	s[11] = 1'b0;
	s[11] = #160000 1'b1;
	s[11] = #20000 1'b0;
	s[11] = #30000 1'b1;
	s[11] = #20000 1'b0;
	s[11] = #30000 1'b1;
	s[11] = #20000 1'b0;
	s[11] = #20000 1'b1;
	s[11] = #20000 1'b0;
end 
// s[ 10 ]
initial
begin
	s[10] = 1'b0;
	s[10] = #140000 1'b1;
	s[10] = #20000 1'b0;
end 
// s[ 9 ]
initial
begin
	s[9] = 1'b0;
	s[9] = #120000 1'b1;
	s[9] = #20000 1'b0;
end 
// s[ 8 ]
initial
begin
	s[8] = 1'b1;
	s[8] = #120000 1'b0;
	s[8] = #220000 1'b1;
	s[8] = #140000 1'b0;
end 
// s[ 7 ]
initial
begin
	s[7] = 1'b0;
end 
// s[ 6 ]
initial
begin
	s[6] = 1'b0;
end 
// s[ 5 ]
initial
begin
	s[5] = 1'b0;
end 
// s[ 4 ]
initial
begin
	s[4] = 1'b0;
end 
// s[ 3 ]
initial
begin
	s[3] = 1'b0;
end 
// s[ 2 ]
initial
begin
	s[2] = 1'b0;
end 
// s[ 1 ]
initial
begin
	s[1] = 1'b0;
end 
// s[ 0 ]
initial
begin
	s[0] = 1'b0;
end 
endmodule

