// Seed: 3848363409
module module_0 ();
  uwire id_1 = -1;
  assign id_1 = 1 ? 1 : -1;
  wire id_2;
endmodule
module module_1 (
    id_1
);
  inout reg id_1;
  module_0 modCall_1 ();
  always @(id_1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_1 = id_1;
      if (1'b0) begin : LABEL_2
        id_1 <= id_1;
      end
    end else if (-1 | 1) begin : LABEL_3
      id_1 = 1;
    end
  end
endmodule
module module_2 (
    input  wand id_0,
    output tri1 id_1,
    output tri1 id_2,
    input  tri1 id_3
);
  logic id_5;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
