<<<<<<< HEAD
// File auto-generated by Padrick 0.1.0.post0.dev51+g806b078.dirty
=======
// File auto-generated by Padrick unknown
>>>>>>> d61477d7 (Updated padframe with QSPI OT signals and bootselet signals)
module alsaqr_periph_padframe_periphs_pads
  import pkg_alsaqr_periph_padframe::*;
  import pkg_internal_alsaqr_periph_padframe_periphs::*;
(
 // Dynamic Pad control signals, these signals are controlled by the multiplexer in the correpsongin pad_controller module
  input mux_to_pads_t mux_to_pads_i,
  output pads_to_mux_t pads_to_mux_o,
  // Landing Pads
<<<<<<< HEAD
  inout wire logic pad_a_00_pad,
  inout wire logic pad_a_01_pad,
  inout wire logic pad_a_02_pad,
  inout wire logic pad_a_03_pad,
  inout wire logic pad_a_04_pad,
  inout wire logic pad_a_05_pad,
  inout wire logic pad_a_06_pad,
  inout wire logic pad_a_07_pad,
  inout wire logic pad_a_08_pad,
  inout wire logic pad_a_09_pad,
  inout wire logic pad_a_10_pad,
  inout wire logic pad_a_11_pad,
  inout wire logic pad_a_12_pad,
  inout wire logic pad_a_13_pad,
  inout wire logic pad_a_14_pad,
  inout wire logic pad_a_15_pad,
  inout wire logic pad_a_16_pad,
  inout wire logic pad_a_17_pad,
  inout wire logic pad_a_18_pad,
  inout wire logic pad_a_19_pad,
  inout wire logic pad_a_20_pad,
  inout wire logic pad_a_21_pad,
  inout wire logic pad_a_22_pad,
  inout wire logic pad_a_23_pad,
  inout wire logic pad_a_24_pad,
  inout wire logic pad_a_25_pad,
  inout wire logic pad_a_26_pad,
  inout wire logic pad_a_27_pad,
  inout wire logic pad_a_28_pad,
  inout wire logic pad_a_29_pad,
  inout wire logic pad_a_30_pad,
  inout wire logic pad_a_31_pad,
  inout wire logic pad_a_32_pad,
  inout wire logic pad_a_33_pad,
  inout wire logic pad_a_34_pad,
  inout wire logic pad_a_35_pad,
  inout wire logic pad_a_36_pad,
  inout wire logic pad_a_37_pad,
  inout wire logic pad_a_38_pad,
  inout wire logic pad_a_39_pad,
  inout wire logic pad_a_40_pad,
  inout wire logic pad_a_41_pad,
  inout wire logic pad_a_42_pad,
  inout wire logic pad_a_43_pad,
  inout wire logic pad_a_44_pad,
  inout wire logic pad_a_45_pad,
  inout wire logic pad_a_46_pad,
  inout wire logic pad_a_47_pad,
  inout wire logic pad_a_48_pad,
  inout wire logic pad_a_49_pad,
  inout wire logic pad_a_50_pad,
  inout wire logic pad_a_51_pad,
  inout wire logic pad_a_52_pad,
  inout wire logic pad_a_53_pad,
  inout wire logic pad_a_54_pad,
  inout wire logic pad_a_55_pad,
  inout wire logic pad_a_56_pad,
  inout wire logic pad_a_57_pad,
  inout wire logic pad_a_58_pad,
  inout wire logic pad_a_59_pad,
  inout wire logic pad_a_60_pad,
  inout wire logic pad_a_61_pad,
  inout wire logic pad_a_62_pad,
  inout wire logic pad_a_63_pad,
  inout wire logic pad_a_64_pad,
  inout wire logic pad_a_65_pad,
  inout wire logic pad_a_66_pad,
  inout wire logic pad_a_67_pad,
  inout wire logic pad_a_68_pad,
  inout wire logic pad_a_69_pad,
  inout wire logic pad_a_70_pad,
  inout wire logic pad_a_71_pad,
  inout wire logic pad_a_72_pad,
  inout wire logic pad_a_73_pad,
  inout wire logic pad_a_74_pad,
  inout wire logic pad_a_75_pad,
  inout wire logic pad_a_76_pad,
  inout wire logic pad_a_77_pad,
  inout wire logic pad_a_78_pad,
  inout wire logic pad_a_79_pad,
  inout wire logic pad_a_80_pad,
  inout wire logic pad_a_81_pad,
  inout wire logic pad_a_82_pad,
  inout wire logic pad_a_83_pad,
  inout wire logic pad_a_84_pad,
  inout wire logic pad_a_85_pad,
  inout wire logic pad_a_86_pad,
  inout wire logic pad_a_87_pad,
  inout wire logic pad_a_88_pad,
  inout wire logic pad_a_89_pad,
  inout wire logic pad_a_90_pad,
  inout wire logic pad_a_91_pad,
  inout wire logic pad_a_92_pad,
  inout wire logic pad_b_00_pad,
  inout wire logic pad_b_01_pad,
  inout wire logic pad_b_02_pad,
  inout wire logic pad_b_03_pad,
  inout wire logic pad_b_04_pad,
  inout wire logic pad_b_05_pad,
  inout wire logic pad_b_06_pad,
  inout wire logic pad_b_07_pad,
  inout wire logic pad_b_08_pad,
  inout wire logic pad_b_09_pad,
  inout wire logic pad_b_10_pad,
  inout wire logic pad_b_11_pad,
  inout wire logic pad_b_12_pad,
  inout wire logic pad_b_13_pad,
  inout wire logic pad_b_14_pad,
  inout wire logic pad_b_15_pad,
  inout wire logic pad_b_16_pad,
  inout wire logic pad_b_17_pad,
  inout wire logic pad_b_18_pad,
  inout wire logic pad_b_19_pad,
  inout wire logic pad_b_20_pad,
  inout wire logic pad_b_21_pad,
  inout wire logic pad_b_22_pad,
  inout wire logic pad_b_23_pad,
  inout wire logic pad_b_24_pad,
  inout wire logic pad_b_25_pad,
  inout wire logic pad_b_26_pad,
  inout wire logic pad_b_27_pad,
  inout wire logic pad_b_28_pad,
  inout wire logic pad_b_29_pad,
  inout wire logic pad_b_30_pad,
  inout wire logic pad_b_31_pad,
  inout wire logic pad_b_32_pad,
  inout wire logic pad_b_33_pad,
  inout wire logic pad_b_34_pad,
  inout wire logic pad_b_35_pad,
  inout wire logic pad_b_36_pad,
  inout wire logic pad_b_37_pad,
  inout wire logic pad_b_38_pad,
  inout wire logic pad_b_39_pad,
  inout wire logic pad_b_40_pad,
  inout wire logic pad_b_41_pad,
  inout wire logic pad_b_42_pad,
  inout wire logic pad_b_43_pad,
  inout wire logic pad_b_44_pad,
  inout wire logic pad_b_45_pad,
  inout wire logic pad_b_46_pad,
  inout wire logic pad_b_47_pad,
  inout wire logic pad_b_48_pad,
  inout wire logic pad_b_49_pad,
  inout wire logic pad_b_50_pad,
  inout wire logic pad_b_51_pad,
  inout wire logic pad_b_52_pad,
  inout wire logic pad_b_53_pad,
  inout wire logic pad_b_54_pad,
  inout wire logic pad_b_55_pad,
  inout wire logic pad_b_56_pad,
  inout wire logic pad_b_57_pad,
  inout wire logic pad_b_58_pad,
  inout wire logic pad_b_59_pad,
  inout wire logic pad_b_60_pad,
  inout wire logic pad_b_61_pad,
  inout wire logic pad_b_62_pad,
  inout wire logic pad_b_63_pad,
  inout wire logic pad_b_64_pad,
  inout wire logic pad_ot_qspi_00_pad,
  inout wire logic pad_ot_qspi_01_pad,
  inout wire logic pad_ot_qspi_02_pad,
  inout wire logic pad_ot_qspi_03_pad,
  inout wire logic pad_ot_qspi_04_pad,
  inout wire logic pad_ot_qspi_05_pad,
  inout wire logic pad_linux_qspi_00_pad,
  inout wire logic pad_linux_qspi_01_pad,
  inout wire logic pad_linux_qspi_02_pad,
  inout wire logic pad_linux_qspi_03_pad,
  inout wire logic pad_linux_qspi_04_pad,
  inout wire logic pad_linux_qspi_05_pad
=======
  inout wire logic pad_pad_gpio_b_00_pad,
  inout wire logic pad_pad_gpio_b_01_pad,
  inout wire logic pad_pad_gpio_b_02_pad,
  inout wire logic pad_pad_gpio_b_03_pad,
  inout wire logic pad_pad_gpio_b_04_pad,
  inout wire logic pad_pad_gpio_b_05_pad,
  inout wire logic pad_pad_gpio_b_06_pad,
  inout wire logic pad_pad_gpio_b_07_pad,
  inout wire logic pad_pad_gpio_b_08_pad,
  inout wire logic pad_pad_gpio_b_09_pad,
  inout wire logic pad_pad_gpio_b_10_pad,
  inout wire logic pad_pad_gpio_b_11_pad,
  inout wire logic pad_pad_gpio_b_12_pad,
  inout wire logic pad_pad_gpio_b_13_pad,
  inout wire logic pad_pad_gpio_b_14_pad,
  inout wire logic pad_pad_gpio_b_15_pad,
  inout wire logic pad_pad_gpio_b_16_pad,
  inout wire logic pad_pad_gpio_b_17_pad,
  inout wire logic pad_pad_gpio_b_18_pad,
  inout wire logic pad_pad_gpio_b_19_pad,
  inout wire logic pad_pad_gpio_b_20_pad,
  inout wire logic pad_pad_gpio_b_21_pad,
  inout wire logic pad_pad_gpio_b_22_pad,
  inout wire logic pad_pad_gpio_b_23_pad,
  inout wire logic pad_pad_gpio_b_24_pad,
  inout wire logic pad_pad_gpio_b_25_pad,
  inout wire logic pad_pad_gpio_b_26_pad,
  inout wire logic pad_pad_gpio_b_27_pad,
  inout wire logic pad_pad_gpio_b_28_pad,
  inout wire logic pad_pad_gpio_b_29_pad,
  inout wire logic pad_pad_gpio_b_30_pad,
  inout wire logic pad_pad_gpio_b_31_pad,
  inout wire logic pad_pad_gpio_b_32_pad,
  inout wire logic pad_pad_gpio_b_33_pad,
  inout wire logic pad_pad_gpio_b_34_pad,
  inout wire logic pad_pad_gpio_b_35_pad,
  inout wire logic pad_pad_gpio_b_36_pad,
  inout wire logic pad_pad_gpio_b_37_pad,
  inout wire logic pad_pad_gpio_b_38_pad,
  inout wire logic pad_pad_gpio_b_39_pad,
  inout wire logic pad_pad_gpio_b_40_pad,
  inout wire logic pad_pad_gpio_b_41_pad,
  inout wire logic pad_pad_gpio_b_42_pad,
  inout wire logic pad_pad_gpio_b_43_pad,
  inout wire logic pad_pad_gpio_b_44_pad,
  inout wire logic pad_pad_gpio_b_45_pad,
  inout wire logic pad_pad_gpio_b_46_pad,
  inout wire logic pad_pad_gpio_b_47_pad,
  inout wire logic pad_pad_gpio_b_48_pad,
  inout wire logic pad_pad_gpio_b_49_pad,
  inout wire logic pad_pad_gpio_b_50_pad,
  inout wire logic pad_pad_gpio_b_51_pad,
  inout wire logic pad_pad_gpio_b_52_pad,
  inout wire logic pad_pad_gpio_b_53_pad,
  inout wire logic pad_pad_gpio_b_54_pad,
  inout wire logic pad_pad_gpio_b_55_pad,
  inout wire logic pad_pad_gpio_b_56_pad,
  inout wire logic pad_pad_gpio_b_57_pad,
  inout wire logic pad_pad_gpio_c_00_pad,
  inout wire logic pad_pad_gpio_c_01_pad,
  inout wire logic pad_pad_gpio_c_02_pad,
  inout wire logic pad_pad_gpio_c_03_pad,
  inout wire logic pad_pad_gpio_d_00_pad,
  inout wire logic pad_pad_gpio_d_01_pad,
  inout wire logic pad_pad_gpio_d_02_pad,
  inout wire logic pad_pad_gpio_d_03_pad,
  inout wire logic pad_pad_gpio_d_04_pad,
  inout wire logic pad_pad_gpio_d_05_pad,
  inout wire logic pad_pad_gpio_d_06_pad,
  inout wire logic pad_pad_gpio_d_07_pad,
  inout wire logic pad_pad_gpio_d_08_pad,
  inout wire logic pad_pad_gpio_d_09_pad,
  inout wire logic pad_pad_gpio_d_10_pad,
  inout wire logic pad_pad_gpio_e_00_pad,
  inout wire logic pad_pad_gpio_e_01_pad,
  inout wire logic pad_pad_gpio_e_02_pad,
  inout wire logic pad_pad_gpio_e_03_pad,
  inout wire logic pad_pad_gpio_e_04_pad,
  inout wire logic pad_pad_gpio_e_05_pad,
  inout wire logic pad_pad_gpio_e_06_pad,
  inout wire logic pad_pad_gpio_e_07_pad,
  inout wire logic pad_pad_gpio_e_08_pad,
  inout wire logic pad_pad_gpio_e_09_pad,
  inout wire logic pad_pad_gpio_e_10_pad,
  inout wire logic pad_pad_gpio_e_11_pad,
  inout wire logic pad_pad_gpio_e_12_pad,
  inout wire logic pad_pad_gpio_f_00_pad,
  inout wire logic pad_pad_gpio_f_01_pad,
  inout wire logic pad_pad_gpio_f_02_pad,
  inout wire logic pad_pad_gpio_f_03_pad,
  inout wire logic pad_pad_gpio_f_04_pad,
  inout wire logic pad_pad_gpio_f_05_pad,
  inout wire logic pad_pad_gpio_f_06_pad,
  inout wire logic pad_pad_gpio_f_07_pad,
  inout wire logic pad_pad_gpio_f_08_pad,
  inout wire logic pad_pad_gpio_f_09_pad,
  inout wire logic pad_pad_gpio_f_10_pad,
  inout wire logic pad_pad_gpio_f_11_pad,
  inout wire logic pad_pad_gpio_f_12_pad,
  inout wire logic pad_pad_gpio_f_13_pad,
  inout wire logic pad_pad_gpio_f_14_pad,
  inout wire logic pad_pad_gpio_f_15_pad,
  inout wire logic pad_pad_gpio_f_16_pad,
  inout wire logic pad_pad_gpio_f_17_pad,
  inout wire logic pad_pad_gpio_f_18_pad,
  inout wire logic pad_pad_gpio_f_19_pad,
  inout wire logic pad_pad_gpio_f_20_pad,
  inout wire logic pad_pad_gpio_f_21_pad,
  inout wire logic pad_pad_gpio_f_22_pad,
  inout wire logic pad_pad_gpio_pwm0_pad,
  inout wire logic pad_pad_gpio_pwm1_pad,
  inout wire logic pad_pad_gpio_pwm2_pad,
  inout wire logic pad_pad_gpio_pwm3_pad,
  inout wire logic pad_pad_gpio_pwm4_pad,
  inout wire logic pad_pad_gpio_pwm5_pad,
  inout wire logic pad_pad_gpio_pwm6_pad,
  inout wire logic pad_pad_gpio_pwm7_pad
>>>>>>> d61477d7 (Updated padframe with QSPI OT signals and bootselet signals)
  );

   // Pad instantiations
   wire PWROK_S, IOPWROK_S, BIAS_S, RETC_S;
  
  `ifdef TARGET_ASIC
  IN22FDX_GPIO18_10M19S40PI_PWRDET_TIE_H i_pwrdet (
    .RETCOUT (RETC_S),
    .PWROKOUT (PWROK_S),
    .IOPWROKOUT (IOPWROK_S),
    .RETCIN(1'b0),
    .BIAS(BIAS_S)
  );
  `endif
   pad_alsaqr i_a_00 (
    .OEN(mux_to_pads_i.a_00.oen),
    .I(mux_to_pads_i.a_00.chip2pad),
    .O(pads_to_mux_o.a_00.pad2chip),
    .PUEN(mux_to_pads_i.a_00.puen),
    .PAD(pad_a_00_pad),
    .DRV(mux_to_pads_i.a_00.drv),
    .SLW(mux_to_pads_i.a_00.slw),
    .SMT(mux_to_pads_i.a_00.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_01 (
    .OEN(mux_to_pads_i.a_01.oen),
    .I(mux_to_pads_i.a_01.chip2pad),
    .O(pads_to_mux_o.a_01.pad2chip),
    .PUEN(mux_to_pads_i.a_01.puen),
    .PAD(pad_a_01_pad),
    .DRV(mux_to_pads_i.a_01.drv),
    .SLW(mux_to_pads_i.a_01.slw),
    .SMT(mux_to_pads_i.a_01.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_02 (
    .OEN(mux_to_pads_i.a_02.oen),
    .I(mux_to_pads_i.a_02.chip2pad),
    .O(pads_to_mux_o.a_02.pad2chip),
    .PUEN(mux_to_pads_i.a_02.puen),
    .PAD(pad_a_02_pad),
    .DRV(mux_to_pads_i.a_02.drv),
    .SLW(mux_to_pads_i.a_02.slw),
    .SMT(mux_to_pads_i.a_02.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_03 (
    .OEN(mux_to_pads_i.a_03.oen),
    .I(mux_to_pads_i.a_03.chip2pad),
    .O(pads_to_mux_o.a_03.pad2chip),
    .PUEN(mux_to_pads_i.a_03.puen),
    .PAD(pad_a_03_pad),
    .DRV(mux_to_pads_i.a_03.drv),
    .SLW(mux_to_pads_i.a_03.slw),
    .SMT(mux_to_pads_i.a_03.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_04 (
    .OEN(mux_to_pads_i.a_04.oen),
    .I(mux_to_pads_i.a_04.chip2pad),
    .O(pads_to_mux_o.a_04.pad2chip),
    .PUEN(mux_to_pads_i.a_04.puen),
    .PAD(pad_a_04_pad),
    .DRV(mux_to_pads_i.a_04.drv),
    .SLW(mux_to_pads_i.a_04.slw),
    .SMT(mux_to_pads_i.a_04.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_05 (
    .OEN(mux_to_pads_i.a_05.oen),
    .I(mux_to_pads_i.a_05.chip2pad),
    .O(pads_to_mux_o.a_05.pad2chip),
    .PUEN(mux_to_pads_i.a_05.puen),
    .PAD(pad_a_05_pad),
    .DRV(mux_to_pads_i.a_05.drv),
    .SLW(mux_to_pads_i.a_05.slw),
    .SMT(mux_to_pads_i.a_05.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_06 (
    .OEN(mux_to_pads_i.a_06.oen),
    .I(mux_to_pads_i.a_06.chip2pad),
    .O(pads_to_mux_o.a_06.pad2chip),
    .PUEN(mux_to_pads_i.a_06.puen),
    .PAD(pad_a_06_pad),
    .DRV(mux_to_pads_i.a_06.drv),
    .SLW(mux_to_pads_i.a_06.slw),
    .SMT(mux_to_pads_i.a_06.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_07 (
    .OEN(mux_to_pads_i.a_07.oen),
    .I(mux_to_pads_i.a_07.chip2pad),
    .O(pads_to_mux_o.a_07.pad2chip),
    .PUEN(mux_to_pads_i.a_07.puen),
    .PAD(pad_a_07_pad),
    .DRV(mux_to_pads_i.a_07.drv),
    .SLW(mux_to_pads_i.a_07.slw),
    .SMT(mux_to_pads_i.a_07.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_08 (
    .OEN(mux_to_pads_i.a_08.oen),
    .I(mux_to_pads_i.a_08.chip2pad),
    .O(pads_to_mux_o.a_08.pad2chip),
    .PUEN(mux_to_pads_i.a_08.puen),
    .PAD(pad_a_08_pad),
    .DRV(mux_to_pads_i.a_08.drv),
    .SLW(mux_to_pads_i.a_08.slw),
    .SMT(mux_to_pads_i.a_08.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_09 (
    .OEN(mux_to_pads_i.a_09.oen),
    .I(mux_to_pads_i.a_09.chip2pad),
    .O(pads_to_mux_o.a_09.pad2chip),
    .PUEN(mux_to_pads_i.a_09.puen),
    .PAD(pad_a_09_pad),
    .DRV(mux_to_pads_i.a_09.drv),
    .SLW(mux_to_pads_i.a_09.slw),
    .SMT(mux_to_pads_i.a_09.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_10 (
    .OEN(mux_to_pads_i.a_10.oen),
    .I(mux_to_pads_i.a_10.chip2pad),
    .O(pads_to_mux_o.a_10.pad2chip),
    .PUEN(mux_to_pads_i.a_10.puen),
    .PAD(pad_a_10_pad),
    .DRV(mux_to_pads_i.a_10.drv),
    .SLW(mux_to_pads_i.a_10.slw),
    .SMT(mux_to_pads_i.a_10.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_11 (
    .OEN(mux_to_pads_i.a_11.oen),
    .I(mux_to_pads_i.a_11.chip2pad),
    .O(pads_to_mux_o.a_11.pad2chip),
    .PUEN(mux_to_pads_i.a_11.puen),
    .PAD(pad_a_11_pad),
    .DRV(mux_to_pads_i.a_11.drv),
    .SLW(mux_to_pads_i.a_11.slw),
    .SMT(mux_to_pads_i.a_11.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_12 (
    .OEN(mux_to_pads_i.a_12.oen),
    .I(mux_to_pads_i.a_12.chip2pad),
    .O(pads_to_mux_o.a_12.pad2chip),
    .PUEN(mux_to_pads_i.a_12.puen),
    .PAD(pad_a_12_pad),
    .DRV(mux_to_pads_i.a_12.drv),
    .SLW(mux_to_pads_i.a_12.slw),
    .SMT(mux_to_pads_i.a_12.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_13 (
    .OEN(mux_to_pads_i.a_13.oen),
    .I(mux_to_pads_i.a_13.chip2pad),
    .O(pads_to_mux_o.a_13.pad2chip),
    .PUEN(mux_to_pads_i.a_13.puen),
    .PAD(pad_a_13_pad),
    .DRV(mux_to_pads_i.a_13.drv),
    .SLW(mux_to_pads_i.a_13.slw),
    .SMT(mux_to_pads_i.a_13.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_14 (
    .OEN(mux_to_pads_i.a_14.oen),
    .I(mux_to_pads_i.a_14.chip2pad),
    .O(pads_to_mux_o.a_14.pad2chip),
    .PUEN(mux_to_pads_i.a_14.puen),
    .PAD(pad_a_14_pad),
    .DRV(mux_to_pads_i.a_14.drv),
    .SLW(mux_to_pads_i.a_14.slw),
    .SMT(mux_to_pads_i.a_14.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_15 (
    .OEN(mux_to_pads_i.a_15.oen),
    .I(mux_to_pads_i.a_15.chip2pad),
    .O(pads_to_mux_o.a_15.pad2chip),
    .PUEN(mux_to_pads_i.a_15.puen),
    .PAD(pad_a_15_pad),
    .DRV(mux_to_pads_i.a_15.drv),
    .SLW(mux_to_pads_i.a_15.slw),
    .SMT(mux_to_pads_i.a_15.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_16 (
    .OEN(mux_to_pads_i.a_16.oen),
    .I(mux_to_pads_i.a_16.chip2pad),
    .O(pads_to_mux_o.a_16.pad2chip),
    .PUEN(mux_to_pads_i.a_16.puen),
    .PAD(pad_a_16_pad),
    .DRV(mux_to_pads_i.a_16.drv),
    .SLW(mux_to_pads_i.a_16.slw),
    .SMT(mux_to_pads_i.a_16.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_17 (
    .OEN(mux_to_pads_i.a_17.oen),
    .I(mux_to_pads_i.a_17.chip2pad),
    .O(pads_to_mux_o.a_17.pad2chip),
    .PUEN(mux_to_pads_i.a_17.puen),
    .PAD(pad_a_17_pad),
    .DRV(mux_to_pads_i.a_17.drv),
    .SLW(mux_to_pads_i.a_17.slw),
    .SMT(mux_to_pads_i.a_17.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_18 (
    .OEN(mux_to_pads_i.a_18.oen),
    .I(mux_to_pads_i.a_18.chip2pad),
    .O(pads_to_mux_o.a_18.pad2chip),
    .PUEN(mux_to_pads_i.a_18.puen),
    .PAD(pad_a_18_pad),
    .DRV(mux_to_pads_i.a_18.drv),
    .SLW(mux_to_pads_i.a_18.slw),
    .SMT(mux_to_pads_i.a_18.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_19 (
    .OEN(mux_to_pads_i.a_19.oen),
    .I(mux_to_pads_i.a_19.chip2pad),
    .O(pads_to_mux_o.a_19.pad2chip),
    .PUEN(mux_to_pads_i.a_19.puen),
    .PAD(pad_a_19_pad),
    .DRV(mux_to_pads_i.a_19.drv),
    .SLW(mux_to_pads_i.a_19.slw),
    .SMT(mux_to_pads_i.a_19.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_20 (
    .OEN(mux_to_pads_i.a_20.oen),
    .I(mux_to_pads_i.a_20.chip2pad),
    .O(pads_to_mux_o.a_20.pad2chip),
    .PUEN(mux_to_pads_i.a_20.puen),
    .PAD(pad_a_20_pad),
    .DRV(mux_to_pads_i.a_20.drv),
    .SLW(mux_to_pads_i.a_20.slw),
    .SMT(mux_to_pads_i.a_20.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_21 (
    .OEN(mux_to_pads_i.a_21.oen),
    .I(mux_to_pads_i.a_21.chip2pad),
    .O(pads_to_mux_o.a_21.pad2chip),
    .PUEN(mux_to_pads_i.a_21.puen),
    .PAD(pad_a_21_pad),
    .DRV(mux_to_pads_i.a_21.drv),
    .SLW(mux_to_pads_i.a_21.slw),
    .SMT(mux_to_pads_i.a_21.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_22 (
    .OEN(mux_to_pads_i.a_22.oen),
    .I(mux_to_pads_i.a_22.chip2pad),
    .O(pads_to_mux_o.a_22.pad2chip),
    .PUEN(mux_to_pads_i.a_22.puen),
    .PAD(pad_a_22_pad),
    .DRV(mux_to_pads_i.a_22.drv),
    .SLW(mux_to_pads_i.a_22.slw),
    .SMT(mux_to_pads_i.a_22.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_23 (
    .OEN(mux_to_pads_i.a_23.oen),
    .I(mux_to_pads_i.a_23.chip2pad),
    .O(pads_to_mux_o.a_23.pad2chip),
    .PUEN(mux_to_pads_i.a_23.puen),
    .PAD(pad_a_23_pad),
    .DRV(mux_to_pads_i.a_23.drv),
    .SLW(mux_to_pads_i.a_23.slw),
    .SMT(mux_to_pads_i.a_23.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_24 (
    .OEN(mux_to_pads_i.a_24.oen),
    .I(mux_to_pads_i.a_24.chip2pad),
    .O(pads_to_mux_o.a_24.pad2chip),
    .PUEN(mux_to_pads_i.a_24.puen),
    .PAD(pad_a_24_pad),
    .DRV(mux_to_pads_i.a_24.drv),
    .SLW(mux_to_pads_i.a_24.slw),
    .SMT(mux_to_pads_i.a_24.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_25 (
    .OEN(mux_to_pads_i.a_25.oen),
    .I(mux_to_pads_i.a_25.chip2pad),
    .O(pads_to_mux_o.a_25.pad2chip),
    .PUEN(mux_to_pads_i.a_25.puen),
    .PAD(pad_a_25_pad),
    .DRV(mux_to_pads_i.a_25.drv),
    .SLW(mux_to_pads_i.a_25.slw),
    .SMT(mux_to_pads_i.a_25.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_26 (
    .OEN(mux_to_pads_i.a_26.oen),
    .I(mux_to_pads_i.a_26.chip2pad),
    .O(pads_to_mux_o.a_26.pad2chip),
    .PUEN(mux_to_pads_i.a_26.puen),
    .PAD(pad_a_26_pad),
    .DRV(mux_to_pads_i.a_26.drv),
    .SLW(mux_to_pads_i.a_26.slw),
    .SMT(mux_to_pads_i.a_26.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_27 (
    .OEN(mux_to_pads_i.a_27.oen),
    .I(mux_to_pads_i.a_27.chip2pad),
    .O(pads_to_mux_o.a_27.pad2chip),
    .PUEN(mux_to_pads_i.a_27.puen),
    .PAD(pad_a_27_pad),
    .DRV(mux_to_pads_i.a_27.drv),
    .SLW(mux_to_pads_i.a_27.slw),
    .SMT(mux_to_pads_i.a_27.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_28 (
    .OEN(mux_to_pads_i.a_28.oen),
    .I(mux_to_pads_i.a_28.chip2pad),
    .O(pads_to_mux_o.a_28.pad2chip),
    .PUEN(mux_to_pads_i.a_28.puen),
    .PAD(pad_a_28_pad),
    .DRV(mux_to_pads_i.a_28.drv),
    .SLW(mux_to_pads_i.a_28.slw),
    .SMT(mux_to_pads_i.a_28.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_29 (
    .OEN(mux_to_pads_i.a_29.oen),
    .I(mux_to_pads_i.a_29.chip2pad),
    .O(pads_to_mux_o.a_29.pad2chip),
    .PUEN(mux_to_pads_i.a_29.puen),
    .PAD(pad_a_29_pad),
    .DRV(mux_to_pads_i.a_29.drv),
    .SLW(mux_to_pads_i.a_29.slw),
    .SMT(mux_to_pads_i.a_29.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_30 (
    .OEN(mux_to_pads_i.a_30.oen),
    .I(mux_to_pads_i.a_30.chip2pad),
    .O(pads_to_mux_o.a_30.pad2chip),
    .PUEN(mux_to_pads_i.a_30.puen),
    .PAD(pad_a_30_pad),
    .DRV(mux_to_pads_i.a_30.drv),
    .SLW(mux_to_pads_i.a_30.slw),
    .SMT(mux_to_pads_i.a_30.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_31 (
    .OEN(mux_to_pads_i.a_31.oen),
    .I(mux_to_pads_i.a_31.chip2pad),
    .O(pads_to_mux_o.a_31.pad2chip),
    .PUEN(mux_to_pads_i.a_31.puen),
    .PAD(pad_a_31_pad),
    .DRV(mux_to_pads_i.a_31.drv),
    .SLW(mux_to_pads_i.a_31.slw),
    .SMT(mux_to_pads_i.a_31.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_32 (
    .OEN(mux_to_pads_i.a_32.oen),
    .I(mux_to_pads_i.a_32.chip2pad),
    .O(pads_to_mux_o.a_32.pad2chip),
    .PUEN(mux_to_pads_i.a_32.puen),
    .PAD(pad_a_32_pad),
    .DRV(mux_to_pads_i.a_32.drv),
    .SLW(mux_to_pads_i.a_32.slw),
    .SMT(mux_to_pads_i.a_32.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_33 (
    .OEN(mux_to_pads_i.a_33.oen),
    .I(mux_to_pads_i.a_33.chip2pad),
    .O(pads_to_mux_o.a_33.pad2chip),
    .PUEN(mux_to_pads_i.a_33.puen),
    .PAD(pad_a_33_pad),
    .DRV(mux_to_pads_i.a_33.drv),
    .SLW(mux_to_pads_i.a_33.slw),
    .SMT(mux_to_pads_i.a_33.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_34 (
    .OEN(mux_to_pads_i.a_34.oen),
    .I(mux_to_pads_i.a_34.chip2pad),
    .O(pads_to_mux_o.a_34.pad2chip),
    .PUEN(mux_to_pads_i.a_34.puen),
    .PAD(pad_a_34_pad),
    .DRV(mux_to_pads_i.a_34.drv),
    .SLW(mux_to_pads_i.a_34.slw),
    .SMT(mux_to_pads_i.a_34.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_35 (
    .OEN(mux_to_pads_i.a_35.oen),
    .I(mux_to_pads_i.a_35.chip2pad),
    .O(pads_to_mux_o.a_35.pad2chip),
    .PUEN(mux_to_pads_i.a_35.puen),
    .PAD(pad_a_35_pad),
    .DRV(mux_to_pads_i.a_35.drv),
    .SLW(mux_to_pads_i.a_35.slw),
    .SMT(mux_to_pads_i.a_35.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_36 (
    .OEN(mux_to_pads_i.a_36.oen),
    .I(mux_to_pads_i.a_36.chip2pad),
    .O(pads_to_mux_o.a_36.pad2chip),
    .PUEN(mux_to_pads_i.a_36.puen),
    .PAD(pad_a_36_pad),
    .DRV(mux_to_pads_i.a_36.drv),
    .SLW(mux_to_pads_i.a_36.slw),
    .SMT(mux_to_pads_i.a_36.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_37 (
    .OEN(mux_to_pads_i.a_37.oen),
    .I(mux_to_pads_i.a_37.chip2pad),
    .O(pads_to_mux_o.a_37.pad2chip),
    .PUEN(mux_to_pads_i.a_37.puen),
    .PAD(pad_a_37_pad),
    .DRV(mux_to_pads_i.a_37.drv),
    .SLW(mux_to_pads_i.a_37.slw),
    .SMT(mux_to_pads_i.a_37.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_38 (
    .OEN(mux_to_pads_i.a_38.oen),
    .I(mux_to_pads_i.a_38.chip2pad),
    .O(pads_to_mux_o.a_38.pad2chip),
    .PUEN(mux_to_pads_i.a_38.puen),
    .PAD(pad_a_38_pad),
    .DRV(mux_to_pads_i.a_38.drv),
    .SLW(mux_to_pads_i.a_38.slw),
    .SMT(mux_to_pads_i.a_38.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_39 (
    .OEN(mux_to_pads_i.a_39.oen),
    .I(mux_to_pads_i.a_39.chip2pad),
    .O(pads_to_mux_o.a_39.pad2chip),
    .PUEN(mux_to_pads_i.a_39.puen),
    .PAD(pad_a_39_pad),
    .DRV(mux_to_pads_i.a_39.drv),
    .SLW(mux_to_pads_i.a_39.slw),
    .SMT(mux_to_pads_i.a_39.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_40 (
    .OEN(mux_to_pads_i.a_40.oen),
    .I(mux_to_pads_i.a_40.chip2pad),
    .O(pads_to_mux_o.a_40.pad2chip),
    .PUEN(mux_to_pads_i.a_40.puen),
    .PAD(pad_a_40_pad),
    .DRV(mux_to_pads_i.a_40.drv),
    .SLW(mux_to_pads_i.a_40.slw),
    .SMT(mux_to_pads_i.a_40.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_41 (
    .OEN(mux_to_pads_i.a_41.oen),
    .I(mux_to_pads_i.a_41.chip2pad),
    .O(pads_to_mux_o.a_41.pad2chip),
    .PUEN(mux_to_pads_i.a_41.puen),
    .PAD(pad_a_41_pad),
    .DRV(mux_to_pads_i.a_41.drv),
    .SLW(mux_to_pads_i.a_41.slw),
    .SMT(mux_to_pads_i.a_41.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_42 (
    .OEN(mux_to_pads_i.a_42.oen),
    .I(mux_to_pads_i.a_42.chip2pad),
    .O(pads_to_mux_o.a_42.pad2chip),
    .PUEN(mux_to_pads_i.a_42.puen),
    .PAD(pad_a_42_pad),
    .DRV(mux_to_pads_i.a_42.drv),
    .SLW(mux_to_pads_i.a_42.slw),
    .SMT(mux_to_pads_i.a_42.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_43 (
    .OEN(mux_to_pads_i.a_43.oen),
    .I(mux_to_pads_i.a_43.chip2pad),
    .O(pads_to_mux_o.a_43.pad2chip),
    .PUEN(mux_to_pads_i.a_43.puen),
    .PAD(pad_a_43_pad),
    .DRV(mux_to_pads_i.a_43.drv),
    .SLW(mux_to_pads_i.a_43.slw),
    .SMT(mux_to_pads_i.a_43.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_44 (
    .OEN(mux_to_pads_i.a_44.oen),
    .I(mux_to_pads_i.a_44.chip2pad),
    .O(pads_to_mux_o.a_44.pad2chip),
    .PUEN(mux_to_pads_i.a_44.puen),
    .PAD(pad_a_44_pad),
    .DRV(mux_to_pads_i.a_44.drv),
    .SLW(mux_to_pads_i.a_44.slw),
    .SMT(mux_to_pads_i.a_44.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_45 (
    .OEN(mux_to_pads_i.a_45.oen),
    .I(mux_to_pads_i.a_45.chip2pad),
    .O(pads_to_mux_o.a_45.pad2chip),
    .PUEN(mux_to_pads_i.a_45.puen),
    .PAD(pad_a_45_pad),
    .DRV(mux_to_pads_i.a_45.drv),
    .SLW(mux_to_pads_i.a_45.slw),
    .SMT(mux_to_pads_i.a_45.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_46 (
    .OEN(mux_to_pads_i.a_46.oen),
    .I(mux_to_pads_i.a_46.chip2pad),
    .O(pads_to_mux_o.a_46.pad2chip),
    .PUEN(mux_to_pads_i.a_46.puen),
    .PAD(pad_a_46_pad),
    .DRV(mux_to_pads_i.a_46.drv),
    .SLW(mux_to_pads_i.a_46.slw),
    .SMT(mux_to_pads_i.a_46.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_47 (
    .OEN(mux_to_pads_i.a_47.oen),
    .I(mux_to_pads_i.a_47.chip2pad),
    .O(pads_to_mux_o.a_47.pad2chip),
    .PUEN(mux_to_pads_i.a_47.puen),
    .PAD(pad_a_47_pad),
    .DRV(mux_to_pads_i.a_47.drv),
    .SLW(mux_to_pads_i.a_47.slw),
    .SMT(mux_to_pads_i.a_47.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_48 (
    .OEN(mux_to_pads_i.a_48.oen),
    .I(mux_to_pads_i.a_48.chip2pad),
    .O(pads_to_mux_o.a_48.pad2chip),
    .PUEN(mux_to_pads_i.a_48.puen),
    .PAD(pad_a_48_pad),
    .DRV(mux_to_pads_i.a_48.drv),
    .SLW(mux_to_pads_i.a_48.slw),
    .SMT(mux_to_pads_i.a_48.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_49 (
    .OEN(mux_to_pads_i.a_49.oen),
    .I(mux_to_pads_i.a_49.chip2pad),
    .O(pads_to_mux_o.a_49.pad2chip),
    .PUEN(mux_to_pads_i.a_49.puen),
    .PAD(pad_a_49_pad),
    .DRV(mux_to_pads_i.a_49.drv),
    .SLW(mux_to_pads_i.a_49.slw),
    .SMT(mux_to_pads_i.a_49.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_50 (
    .OEN(mux_to_pads_i.a_50.oen),
    .I(mux_to_pads_i.a_50.chip2pad),
    .O(pads_to_mux_o.a_50.pad2chip),
    .PUEN(mux_to_pads_i.a_50.puen),
    .PAD(pad_a_50_pad),
    .DRV(mux_to_pads_i.a_50.drv),
    .SLW(mux_to_pads_i.a_50.slw),
    .SMT(mux_to_pads_i.a_50.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_51 (
    .OEN(mux_to_pads_i.a_51.oen),
    .I(mux_to_pads_i.a_51.chip2pad),
    .O(pads_to_mux_o.a_51.pad2chip),
    .PUEN(mux_to_pads_i.a_51.puen),
    .PAD(pad_a_51_pad),
    .DRV(mux_to_pads_i.a_51.drv),
    .SLW(mux_to_pads_i.a_51.slw),
    .SMT(mux_to_pads_i.a_51.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_52 (
    .OEN(mux_to_pads_i.a_52.oen),
    .I(mux_to_pads_i.a_52.chip2pad),
    .O(pads_to_mux_o.a_52.pad2chip),
    .PUEN(mux_to_pads_i.a_52.puen),
    .PAD(pad_a_52_pad),
    .DRV(mux_to_pads_i.a_52.drv),
    .SLW(mux_to_pads_i.a_52.slw),
    .SMT(mux_to_pads_i.a_52.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_53 (
    .OEN(mux_to_pads_i.a_53.oen),
    .I(mux_to_pads_i.a_53.chip2pad),
    .O(pads_to_mux_o.a_53.pad2chip),
    .PUEN(mux_to_pads_i.a_53.puen),
    .PAD(pad_a_53_pad),
    .DRV(mux_to_pads_i.a_53.drv),
    .SLW(mux_to_pads_i.a_53.slw),
    .SMT(mux_to_pads_i.a_53.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_54 (
    .OEN(mux_to_pads_i.a_54.oen),
    .I(mux_to_pads_i.a_54.chip2pad),
    .O(pads_to_mux_o.a_54.pad2chip),
    .PUEN(mux_to_pads_i.a_54.puen),
    .PAD(pad_a_54_pad),
    .DRV(mux_to_pads_i.a_54.drv),
    .SLW(mux_to_pads_i.a_54.slw),
    .SMT(mux_to_pads_i.a_54.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_55 (
    .OEN(mux_to_pads_i.a_55.oen),
    .I(mux_to_pads_i.a_55.chip2pad),
    .O(pads_to_mux_o.a_55.pad2chip),
    .PUEN(mux_to_pads_i.a_55.puen),
    .PAD(pad_a_55_pad),
    .DRV(mux_to_pads_i.a_55.drv),
    .SLW(mux_to_pads_i.a_55.slw),
    .SMT(mux_to_pads_i.a_55.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_56 (
    .OEN(mux_to_pads_i.a_56.oen),
    .I(mux_to_pads_i.a_56.chip2pad),
    .O(pads_to_mux_o.a_56.pad2chip),
    .PUEN(mux_to_pads_i.a_56.puen),
    .PAD(pad_a_56_pad),
    .DRV(mux_to_pads_i.a_56.drv),
    .SLW(mux_to_pads_i.a_56.slw),
    .SMT(mux_to_pads_i.a_56.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_57 (
    .OEN(mux_to_pads_i.a_57.oen),
    .I(mux_to_pads_i.a_57.chip2pad),
    .O(pads_to_mux_o.a_57.pad2chip),
    .PUEN(mux_to_pads_i.a_57.puen),
    .PAD(pad_a_57_pad),
    .DRV(mux_to_pads_i.a_57.drv),
    .SLW(mux_to_pads_i.a_57.slw),
    .SMT(mux_to_pads_i.a_57.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_58 (
    .OEN(mux_to_pads_i.a_58.oen),
    .I(mux_to_pads_i.a_58.chip2pad),
    .O(pads_to_mux_o.a_58.pad2chip),
    .PUEN(mux_to_pads_i.a_58.puen),
    .PAD(pad_a_58_pad),
    .DRV(mux_to_pads_i.a_58.drv),
    .SLW(mux_to_pads_i.a_58.slw),
    .SMT(mux_to_pads_i.a_58.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_59 (
    .OEN(mux_to_pads_i.a_59.oen),
    .I(mux_to_pads_i.a_59.chip2pad),
    .O(pads_to_mux_o.a_59.pad2chip),
    .PUEN(mux_to_pads_i.a_59.puen),
    .PAD(pad_a_59_pad),
    .DRV(mux_to_pads_i.a_59.drv),
    .SLW(mux_to_pads_i.a_59.slw),
    .SMT(mux_to_pads_i.a_59.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_60 (
    .OEN(mux_to_pads_i.a_60.oen),
    .I(mux_to_pads_i.a_60.chip2pad),
    .O(pads_to_mux_o.a_60.pad2chip),
    .PUEN(mux_to_pads_i.a_60.puen),
    .PAD(pad_a_60_pad),
    .DRV(mux_to_pads_i.a_60.drv),
    .SLW(mux_to_pads_i.a_60.slw),
    .SMT(mux_to_pads_i.a_60.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_61 (
    .OEN(mux_to_pads_i.a_61.oen),
    .I(mux_to_pads_i.a_61.chip2pad),
    .O(pads_to_mux_o.a_61.pad2chip),
    .PUEN(mux_to_pads_i.a_61.puen),
    .PAD(pad_a_61_pad),
    .DRV(mux_to_pads_i.a_61.drv),
    .SLW(mux_to_pads_i.a_61.slw),
    .SMT(mux_to_pads_i.a_61.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_62 (
    .OEN(mux_to_pads_i.a_62.oen),
    .I(mux_to_pads_i.a_62.chip2pad),
    .O(pads_to_mux_o.a_62.pad2chip),
    .PUEN(mux_to_pads_i.a_62.puen),
    .PAD(pad_a_62_pad),
    .DRV(mux_to_pads_i.a_62.drv),
    .SLW(mux_to_pads_i.a_62.slw),
    .SMT(mux_to_pads_i.a_62.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_63 (
    .OEN(mux_to_pads_i.a_63.oen),
    .I(mux_to_pads_i.a_63.chip2pad),
    .O(pads_to_mux_o.a_63.pad2chip),
    .PUEN(mux_to_pads_i.a_63.puen),
    .PAD(pad_a_63_pad),
    .DRV(mux_to_pads_i.a_63.drv),
    .SLW(mux_to_pads_i.a_63.slw),
    .SMT(mux_to_pads_i.a_63.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_64 (
    .OEN(mux_to_pads_i.a_64.oen),
    .I(mux_to_pads_i.a_64.chip2pad),
    .O(pads_to_mux_o.a_64.pad2chip),
    .PUEN(mux_to_pads_i.a_64.puen),
    .PAD(pad_a_64_pad),
    .DRV(mux_to_pads_i.a_64.drv),
    .SLW(mux_to_pads_i.a_64.slw),
    .SMT(mux_to_pads_i.a_64.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_65 (
    .OEN(mux_to_pads_i.a_65.oen),
    .I(mux_to_pads_i.a_65.chip2pad),
    .O(pads_to_mux_o.a_65.pad2chip),
    .PUEN(mux_to_pads_i.a_65.puen),
    .PAD(pad_a_65_pad),
    .DRV(mux_to_pads_i.a_65.drv),
    .SLW(mux_to_pads_i.a_65.slw),
    .SMT(mux_to_pads_i.a_65.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_66 (
    .OEN(mux_to_pads_i.a_66.oen),
    .I(mux_to_pads_i.a_66.chip2pad),
    .O(pads_to_mux_o.a_66.pad2chip),
    .PUEN(mux_to_pads_i.a_66.puen),
    .PAD(pad_a_66_pad),
    .DRV(mux_to_pads_i.a_66.drv),
    .SLW(mux_to_pads_i.a_66.slw),
    .SMT(mux_to_pads_i.a_66.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_67 (
    .OEN(mux_to_pads_i.a_67.oen),
    .I(mux_to_pads_i.a_67.chip2pad),
    .O(pads_to_mux_o.a_67.pad2chip),
    .PUEN(mux_to_pads_i.a_67.puen),
    .PAD(pad_a_67_pad),
    .DRV(mux_to_pads_i.a_67.drv),
    .SLW(mux_to_pads_i.a_67.slw),
    .SMT(mux_to_pads_i.a_67.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_68 (
    .OEN(mux_to_pads_i.a_68.oen),
    .I(mux_to_pads_i.a_68.chip2pad),
    .O(pads_to_mux_o.a_68.pad2chip),
    .PUEN(mux_to_pads_i.a_68.puen),
    .PAD(pad_a_68_pad),
    .DRV(mux_to_pads_i.a_68.drv),
    .SLW(mux_to_pads_i.a_68.slw),
    .SMT(mux_to_pads_i.a_68.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_69 (
    .OEN(mux_to_pads_i.a_69.oen),
    .I(mux_to_pads_i.a_69.chip2pad),
    .O(pads_to_mux_o.a_69.pad2chip),
    .PUEN(mux_to_pads_i.a_69.puen),
    .PAD(pad_a_69_pad),
    .DRV(mux_to_pads_i.a_69.drv),
    .SLW(mux_to_pads_i.a_69.slw),
    .SMT(mux_to_pads_i.a_69.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_70 (
    .OEN(mux_to_pads_i.a_70.oen),
    .I(mux_to_pads_i.a_70.chip2pad),
    .O(pads_to_mux_o.a_70.pad2chip),
    .PUEN(mux_to_pads_i.a_70.puen),
    .PAD(pad_a_70_pad),
    .DRV(mux_to_pads_i.a_70.drv),
    .SLW(mux_to_pads_i.a_70.slw),
    .SMT(mux_to_pads_i.a_70.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_71 (
    .OEN(mux_to_pads_i.a_71.oen),
    .I(mux_to_pads_i.a_71.chip2pad),
    .O(pads_to_mux_o.a_71.pad2chip),
    .PUEN(mux_to_pads_i.a_71.puen),
    .PAD(pad_a_71_pad),
    .DRV(mux_to_pads_i.a_71.drv),
    .SLW(mux_to_pads_i.a_71.slw),
    .SMT(mux_to_pads_i.a_71.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_72 (
    .OEN(mux_to_pads_i.a_72.oen),
    .I(mux_to_pads_i.a_72.chip2pad),
    .O(pads_to_mux_o.a_72.pad2chip),
    .PUEN(mux_to_pads_i.a_72.puen),
    .PAD(pad_a_72_pad),
    .DRV(mux_to_pads_i.a_72.drv),
    .SLW(mux_to_pads_i.a_72.slw),
    .SMT(mux_to_pads_i.a_72.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_73 (
    .OEN(mux_to_pads_i.a_73.oen),
    .I(mux_to_pads_i.a_73.chip2pad),
    .O(pads_to_mux_o.a_73.pad2chip),
    .PUEN(mux_to_pads_i.a_73.puen),
    .PAD(pad_a_73_pad),
    .DRV(mux_to_pads_i.a_73.drv),
    .SLW(mux_to_pads_i.a_73.slw),
    .SMT(mux_to_pads_i.a_73.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_74 (
    .OEN(mux_to_pads_i.a_74.oen),
    .I(mux_to_pads_i.a_74.chip2pad),
    .O(pads_to_mux_o.a_74.pad2chip),
    .PUEN(mux_to_pads_i.a_74.puen),
    .PAD(pad_a_74_pad),
    .DRV(mux_to_pads_i.a_74.drv),
    .SLW(mux_to_pads_i.a_74.slw),
    .SMT(mux_to_pads_i.a_74.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_75 (
    .OEN(mux_to_pads_i.a_75.oen),
    .I(mux_to_pads_i.a_75.chip2pad),
    .O(pads_to_mux_o.a_75.pad2chip),
    .PUEN(mux_to_pads_i.a_75.puen),
    .PAD(pad_a_75_pad),
    .DRV(mux_to_pads_i.a_75.drv),
    .SLW(mux_to_pads_i.a_75.slw),
    .SMT(mux_to_pads_i.a_75.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_76 (
    .OEN(mux_to_pads_i.a_76.oen),
    .I(mux_to_pads_i.a_76.chip2pad),
    .O(pads_to_mux_o.a_76.pad2chip),
    .PUEN(mux_to_pads_i.a_76.puen),
    .PAD(pad_a_76_pad),
    .DRV(mux_to_pads_i.a_76.drv),
    .SLW(mux_to_pads_i.a_76.slw),
    .SMT(mux_to_pads_i.a_76.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_77 (
    .OEN(mux_to_pads_i.a_77.oen),
    .I(mux_to_pads_i.a_77.chip2pad),
    .O(pads_to_mux_o.a_77.pad2chip),
    .PUEN(mux_to_pads_i.a_77.puen),
    .PAD(pad_a_77_pad),
    .DRV(mux_to_pads_i.a_77.drv),
    .SLW(mux_to_pads_i.a_77.slw),
    .SMT(mux_to_pads_i.a_77.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_78 (
    .OEN(mux_to_pads_i.a_78.oen),
    .I(mux_to_pads_i.a_78.chip2pad),
    .O(pads_to_mux_o.a_78.pad2chip),
    .PUEN(mux_to_pads_i.a_78.puen),
    .PAD(pad_a_78_pad),
    .DRV(mux_to_pads_i.a_78.drv),
    .SLW(mux_to_pads_i.a_78.slw),
    .SMT(mux_to_pads_i.a_78.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_79 (
    .OEN(mux_to_pads_i.a_79.oen),
    .I(mux_to_pads_i.a_79.chip2pad),
    .O(pads_to_mux_o.a_79.pad2chip),
    .PUEN(mux_to_pads_i.a_79.puen),
    .PAD(pad_a_79_pad),
    .DRV(mux_to_pads_i.a_79.drv),
    .SLW(mux_to_pads_i.a_79.slw),
    .SMT(mux_to_pads_i.a_79.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_80 (
    .OEN(mux_to_pads_i.a_80.oen),
    .I(mux_to_pads_i.a_80.chip2pad),
    .O(pads_to_mux_o.a_80.pad2chip),
    .PUEN(mux_to_pads_i.a_80.puen),
    .PAD(pad_a_80_pad),
    .DRV(mux_to_pads_i.a_80.drv),
    .SLW(mux_to_pads_i.a_80.slw),
    .SMT(mux_to_pads_i.a_80.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_81 (
    .OEN(mux_to_pads_i.a_81.oen),
    .I(mux_to_pads_i.a_81.chip2pad),
    .O(pads_to_mux_o.a_81.pad2chip),
    .PUEN(mux_to_pads_i.a_81.puen),
    .PAD(pad_a_81_pad),
    .DRV(mux_to_pads_i.a_81.drv),
    .SLW(mux_to_pads_i.a_81.slw),
    .SMT(mux_to_pads_i.a_81.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_82 (
    .OEN(mux_to_pads_i.a_82.oen),
    .I(mux_to_pads_i.a_82.chip2pad),
    .O(pads_to_mux_o.a_82.pad2chip),
    .PUEN(mux_to_pads_i.a_82.puen),
    .PAD(pad_a_82_pad),
    .DRV(mux_to_pads_i.a_82.drv),
    .SLW(mux_to_pads_i.a_82.slw),
    .SMT(mux_to_pads_i.a_82.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_83 (
    .OEN(mux_to_pads_i.a_83.oen),
    .I(mux_to_pads_i.a_83.chip2pad),
    .O(pads_to_mux_o.a_83.pad2chip),
    .PUEN(mux_to_pads_i.a_83.puen),
    .PAD(pad_a_83_pad),
    .DRV(mux_to_pads_i.a_83.drv),
    .SLW(mux_to_pads_i.a_83.slw),
    .SMT(mux_to_pads_i.a_83.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_84 (
    .OEN(mux_to_pads_i.a_84.oen),
    .I(mux_to_pads_i.a_84.chip2pad),
    .O(pads_to_mux_o.a_84.pad2chip),
    .PUEN(mux_to_pads_i.a_84.puen),
    .PAD(pad_a_84_pad),
    .DRV(mux_to_pads_i.a_84.drv),
    .SLW(mux_to_pads_i.a_84.slw),
    .SMT(mux_to_pads_i.a_84.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_85 (
    .OEN(mux_to_pads_i.a_85.oen),
    .I(mux_to_pads_i.a_85.chip2pad),
    .O(pads_to_mux_o.a_85.pad2chip),
    .PUEN(mux_to_pads_i.a_85.puen),
    .PAD(pad_a_85_pad),
    .DRV(mux_to_pads_i.a_85.drv),
    .SLW(mux_to_pads_i.a_85.slw),
    .SMT(mux_to_pads_i.a_85.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_86 (
    .OEN(mux_to_pads_i.a_86.oen),
    .I(mux_to_pads_i.a_86.chip2pad),
    .O(pads_to_mux_o.a_86.pad2chip),
    .PUEN(mux_to_pads_i.a_86.puen),
    .PAD(pad_a_86_pad),
    .DRV(mux_to_pads_i.a_86.drv),
    .SLW(mux_to_pads_i.a_86.slw),
    .SMT(mux_to_pads_i.a_86.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_87 (
    .OEN(mux_to_pads_i.a_87.oen),
    .I(mux_to_pads_i.a_87.chip2pad),
    .O(pads_to_mux_o.a_87.pad2chip),
    .PUEN(mux_to_pads_i.a_87.puen),
    .PAD(pad_a_87_pad),
    .DRV(mux_to_pads_i.a_87.drv),
    .SLW(mux_to_pads_i.a_87.slw),
    .SMT(mux_to_pads_i.a_87.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_88 (
    .OEN(mux_to_pads_i.a_88.oen),
    .I(mux_to_pads_i.a_88.chip2pad),
    .O(pads_to_mux_o.a_88.pad2chip),
    .PUEN(mux_to_pads_i.a_88.puen),
    .PAD(pad_a_88_pad),
    .DRV(mux_to_pads_i.a_88.drv),
    .SLW(mux_to_pads_i.a_88.slw),
    .SMT(mux_to_pads_i.a_88.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_89 (
    .OEN(mux_to_pads_i.a_89.oen),
    .I(mux_to_pads_i.a_89.chip2pad),
    .O(pads_to_mux_o.a_89.pad2chip),
    .PUEN(mux_to_pads_i.a_89.puen),
    .PAD(pad_a_89_pad),
    .DRV(mux_to_pads_i.a_89.drv),
    .SLW(mux_to_pads_i.a_89.slw),
    .SMT(mux_to_pads_i.a_89.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_90 (
    .OEN(mux_to_pads_i.a_90.oen),
    .I(mux_to_pads_i.a_90.chip2pad),
    .O(pads_to_mux_o.a_90.pad2chip),
    .PUEN(mux_to_pads_i.a_90.puen),
    .PAD(pad_a_90_pad),
    .DRV(mux_to_pads_i.a_90.drv),
    .SLW(mux_to_pads_i.a_90.slw),
    .SMT(mux_to_pads_i.a_90.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_91 (
    .OEN(mux_to_pads_i.a_91.oen),
    .I(mux_to_pads_i.a_91.chip2pad),
    .O(pads_to_mux_o.a_91.pad2chip),
    .PUEN(mux_to_pads_i.a_91.puen),
    .PAD(pad_a_91_pad),
    .DRV(mux_to_pads_i.a_91.drv),
    .SLW(mux_to_pads_i.a_91.slw),
    .SMT(mux_to_pads_i.a_91.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_a_92 (
    .OEN(mux_to_pads_i.a_92.oen),
    .I(mux_to_pads_i.a_92.chip2pad),
    .O(pads_to_mux_o.a_92.pad2chip),
    .PUEN(mux_to_pads_i.a_92.puen),
    .PAD(pad_a_92_pad),
    .DRV(mux_to_pads_i.a_92.drv),
    .SLW(mux_to_pads_i.a_92.slw),
    .SMT(mux_to_pads_i.a_92.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_00 (
    .OEN(mux_to_pads_i.b_00.oen),
    .I(mux_to_pads_i.b_00.chip2pad),
    .O(pads_to_mux_o.b_00.pad2chip),
    .PUEN(mux_to_pads_i.b_00.puen),
    .PAD(pad_b_00_pad),
    .DRV(mux_to_pads_i.b_00.drv),
    .SLW(mux_to_pads_i.b_00.slw),
    .SMT(mux_to_pads_i.b_00.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_01 (
    .OEN(mux_to_pads_i.b_01.oen),
    .I(mux_to_pads_i.b_01.chip2pad),
    .O(pads_to_mux_o.b_01.pad2chip),
    .PUEN(mux_to_pads_i.b_01.puen),
    .PAD(pad_b_01_pad),
    .DRV(mux_to_pads_i.b_01.drv),
    .SLW(mux_to_pads_i.b_01.slw),
    .SMT(mux_to_pads_i.b_01.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_02 (
    .OEN(mux_to_pads_i.b_02.oen),
    .I(mux_to_pads_i.b_02.chip2pad),
    .O(pads_to_mux_o.b_02.pad2chip),
    .PUEN(mux_to_pads_i.b_02.puen),
    .PAD(pad_b_02_pad),
    .DRV(mux_to_pads_i.b_02.drv),
    .SLW(mux_to_pads_i.b_02.slw),
    .SMT(mux_to_pads_i.b_02.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_03 (
    .OEN(mux_to_pads_i.b_03.oen),
    .I(mux_to_pads_i.b_03.chip2pad),
    .O(pads_to_mux_o.b_03.pad2chip),
    .PUEN(mux_to_pads_i.b_03.puen),
    .PAD(pad_b_03_pad),
    .DRV(mux_to_pads_i.b_03.drv),
    .SLW(mux_to_pads_i.b_03.slw),
    .SMT(mux_to_pads_i.b_03.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_04 (
    .OEN(mux_to_pads_i.b_04.oen),
    .I(mux_to_pads_i.b_04.chip2pad),
    .O(pads_to_mux_o.b_04.pad2chip),
    .PUEN(mux_to_pads_i.b_04.puen),
    .PAD(pad_b_04_pad),
    .DRV(mux_to_pads_i.b_04.drv),
    .SLW(mux_to_pads_i.b_04.slw),
    .SMT(mux_to_pads_i.b_04.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_05 (
    .OEN(mux_to_pads_i.b_05.oen),
    .I(mux_to_pads_i.b_05.chip2pad),
    .O(pads_to_mux_o.b_05.pad2chip),
    .PUEN(mux_to_pads_i.b_05.puen),
    .PAD(pad_b_05_pad),
    .DRV(mux_to_pads_i.b_05.drv),
    .SLW(mux_to_pads_i.b_05.slw),
    .SMT(mux_to_pads_i.b_05.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_06 (
    .OEN(mux_to_pads_i.b_06.oen),
    .I(mux_to_pads_i.b_06.chip2pad),
    .O(pads_to_mux_o.b_06.pad2chip),
    .PUEN(mux_to_pads_i.b_06.puen),
    .PAD(pad_b_06_pad),
    .DRV(mux_to_pads_i.b_06.drv),
    .SLW(mux_to_pads_i.b_06.slw),
    .SMT(mux_to_pads_i.b_06.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_07 (
    .OEN(mux_to_pads_i.b_07.oen),
    .I(mux_to_pads_i.b_07.chip2pad),
    .O(pads_to_mux_o.b_07.pad2chip),
    .PUEN(mux_to_pads_i.b_07.puen),
    .PAD(pad_b_07_pad),
    .DRV(mux_to_pads_i.b_07.drv),
    .SLW(mux_to_pads_i.b_07.slw),
    .SMT(mux_to_pads_i.b_07.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_08 (
    .OEN(mux_to_pads_i.b_08.oen),
    .I(mux_to_pads_i.b_08.chip2pad),
    .O(pads_to_mux_o.b_08.pad2chip),
    .PUEN(mux_to_pads_i.b_08.puen),
    .PAD(pad_b_08_pad),
    .DRV(mux_to_pads_i.b_08.drv),
    .SLW(mux_to_pads_i.b_08.slw),
    .SMT(mux_to_pads_i.b_08.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_09 (
    .OEN(mux_to_pads_i.b_09.oen),
    .I(mux_to_pads_i.b_09.chip2pad),
    .O(pads_to_mux_o.b_09.pad2chip),
    .PUEN(mux_to_pads_i.b_09.puen),
    .PAD(pad_b_09_pad),
    .DRV(mux_to_pads_i.b_09.drv),
    .SLW(mux_to_pads_i.b_09.slw),
    .SMT(mux_to_pads_i.b_09.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
<<<<<<< HEAD
   pad_alsaqr i_b_10 (
    .OEN(mux_to_pads_i.b_10.oen),
    .I(mux_to_pads_i.b_10.chip2pad),
    .O(pads_to_mux_o.b_10.pad2chip),
    .PUEN(mux_to_pads_i.b_10.puen),
    .PAD(pad_b_10_pad),
    .DRV(mux_to_pads_i.b_10.drv),
    .SLW(mux_to_pads_i.b_10.slw),
    .SMT(mux_to_pads_i.b_10.smt),
=======
   pad_alsaqr i_pad_gpio_f_17 (
    .OEN(mux_to_pads_i.pad_gpio_f_17.oen),
    .I(mux_to_pads_i.pad_gpio_f_17.chip2pad),
    .O(pads_to_mux_o.pad_gpio_f_17.pad2chip),
    .PUEN(mux_to_pads_i.pad_gpio_f_17.puen),
    .PAD(pad_pad_gpio_f_17_pad),
    .DRV(mux_to_pads_i.pad_gpio_f_17.drv),
    .SLW(mux_to_pads_i.pad_gpio_f_17.slw),
    .SMT(mux_to_pads_i.pad_gpio_f_17.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_pad_gpio_f_18 (
    .OEN(mux_to_pads_i.pad_gpio_f_18.oen),
    .I(mux_to_pads_i.pad_gpio_f_18.chip2pad),
    .O(pads_to_mux_o.pad_gpio_f_18.pad2chip),
    .PUEN(mux_to_pads_i.pad_gpio_f_18.puen),
    .PAD(pad_pad_gpio_f_18_pad),
    .DRV(mux_to_pads_i.pad_gpio_f_18.drv),
    .SLW(mux_to_pads_i.pad_gpio_f_18.slw),
    .SMT(mux_to_pads_i.pad_gpio_f_18.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_pad_gpio_f_19 (
    .OEN(mux_to_pads_i.pad_gpio_f_19.oen),
    .I(mux_to_pads_i.pad_gpio_f_19.chip2pad),
    .O(pads_to_mux_o.pad_gpio_f_19.pad2chip),
    .PUEN(mux_to_pads_i.pad_gpio_f_19.puen),
    .PAD(pad_pad_gpio_f_19_pad),
    .DRV(mux_to_pads_i.pad_gpio_f_19.drv),
    .SLW(mux_to_pads_i.pad_gpio_f_19.slw),
    .SMT(mux_to_pads_i.pad_gpio_f_19.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_pad_gpio_f_20 (
    .OEN(mux_to_pads_i.pad_gpio_f_20.oen),
    .I(mux_to_pads_i.pad_gpio_f_20.chip2pad),
    .O(pads_to_mux_o.pad_gpio_f_20.pad2chip),
    .PUEN(mux_to_pads_i.pad_gpio_f_20.puen),
    .PAD(pad_pad_gpio_f_20_pad),
    .DRV(mux_to_pads_i.pad_gpio_f_20.drv),
    .SLW(mux_to_pads_i.pad_gpio_f_20.slw),
    .SMT(mux_to_pads_i.pad_gpio_f_20.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_pad_gpio_f_21 (
    .OEN(mux_to_pads_i.pad_gpio_f_21.oen),
    .I(mux_to_pads_i.pad_gpio_f_21.chip2pad),
    .O(pads_to_mux_o.pad_gpio_f_21.pad2chip),
    .PUEN(mux_to_pads_i.pad_gpio_f_21.puen),
    .PAD(pad_pad_gpio_f_21_pad),
    .DRV(mux_to_pads_i.pad_gpio_f_21.drv),
    .SLW(mux_to_pads_i.pad_gpio_f_21.slw),
    .SMT(mux_to_pads_i.pad_gpio_f_21.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_pad_gpio_f_22 (
    .OEN(mux_to_pads_i.pad_gpio_f_22.oen),
    .I(mux_to_pads_i.pad_gpio_f_22.chip2pad),
    .O(pads_to_mux_o.pad_gpio_f_22.pad2chip),
    .PUEN(mux_to_pads_i.pad_gpio_f_22.puen),
    .PAD(pad_pad_gpio_f_22_pad),
    .DRV(mux_to_pads_i.pad_gpio_f_22.drv),
    .SLW(mux_to_pads_i.pad_gpio_f_22.slw),
    .SMT(mux_to_pads_i.pad_gpio_f_22.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_pad_gpio_pwm0 (
    .OEN(mux_to_pads_i.pad_gpio_pwm0.oen),
    .I(mux_to_pads_i.pad_gpio_pwm0.chip2pad),
    .O(pads_to_mux_o.pad_gpio_pwm0.pad2chip),
    .PUEN(mux_to_pads_i.pad_gpio_pwm0.puen),
    .PAD(pad_pad_gpio_pwm0_pad),
    .DRV(mux_to_pads_i.pad_gpio_pwm0.drv),
    .SLW(mux_to_pads_i.pad_gpio_pwm0.slw),
    .SMT(mux_to_pads_i.pad_gpio_pwm0.smt),
>>>>>>> d61477d7 (Updated padframe with QSPI OT signals and bootselet signals)
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_11 (
    .OEN(mux_to_pads_i.b_11.oen),
    .I(mux_to_pads_i.b_11.chip2pad),
    .O(pads_to_mux_o.b_11.pad2chip),
    .PUEN(mux_to_pads_i.b_11.puen),
    .PAD(pad_b_11_pad),
    .DRV(mux_to_pads_i.b_11.drv),
    .SLW(mux_to_pads_i.b_11.slw),
    .SMT(mux_to_pads_i.b_11.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_12 (
    .OEN(mux_to_pads_i.b_12.oen),
    .I(mux_to_pads_i.b_12.chip2pad),
    .O(pads_to_mux_o.b_12.pad2chip),
    .PUEN(mux_to_pads_i.b_12.puen),
    .PAD(pad_b_12_pad),
    .DRV(mux_to_pads_i.b_12.drv),
    .SLW(mux_to_pads_i.b_12.slw),
    .SMT(mux_to_pads_i.b_12.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_13 (
    .OEN(mux_to_pads_i.b_13.oen),
    .I(mux_to_pads_i.b_13.chip2pad),
    .O(pads_to_mux_o.b_13.pad2chip),
    .PUEN(mux_to_pads_i.b_13.puen),
    .PAD(pad_b_13_pad),
    .DRV(mux_to_pads_i.b_13.drv),
    .SLW(mux_to_pads_i.b_13.slw),
    .SMT(mux_to_pads_i.b_13.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_14 (
    .OEN(mux_to_pads_i.b_14.oen),
    .I(mux_to_pads_i.b_14.chip2pad),
    .O(pads_to_mux_o.b_14.pad2chip),
    .PUEN(mux_to_pads_i.b_14.puen),
    .PAD(pad_b_14_pad),
    .DRV(mux_to_pads_i.b_14.drv),
    .SLW(mux_to_pads_i.b_14.slw),
    .SMT(mux_to_pads_i.b_14.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_15 (
    .OEN(mux_to_pads_i.b_15.oen),
    .I(mux_to_pads_i.b_15.chip2pad),
    .O(pads_to_mux_o.b_15.pad2chip),
    .PUEN(mux_to_pads_i.b_15.puen),
    .PAD(pad_b_15_pad),
    .DRV(mux_to_pads_i.b_15.drv),
    .SLW(mux_to_pads_i.b_15.slw),
    .SMT(mux_to_pads_i.b_15.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_16 (
    .OEN(mux_to_pads_i.b_16.oen),
    .I(mux_to_pads_i.b_16.chip2pad),
    .O(pads_to_mux_o.b_16.pad2chip),
    .PUEN(mux_to_pads_i.b_16.puen),
    .PAD(pad_b_16_pad),
    .DRV(mux_to_pads_i.b_16.drv),
    .SLW(mux_to_pads_i.b_16.slw),
    .SMT(mux_to_pads_i.b_16.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_17 (
    .OEN(mux_to_pads_i.b_17.oen),
    .I(mux_to_pads_i.b_17.chip2pad),
    .O(pads_to_mux_o.b_17.pad2chip),
    .PUEN(mux_to_pads_i.b_17.puen),
    .PAD(pad_b_17_pad),
    .DRV(mux_to_pads_i.b_17.drv),
    .SLW(mux_to_pads_i.b_17.slw),
    .SMT(mux_to_pads_i.b_17.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_18 (
    .OEN(mux_to_pads_i.b_18.oen),
    .I(mux_to_pads_i.b_18.chip2pad),
    .O(pads_to_mux_o.b_18.pad2chip),
    .PUEN(mux_to_pads_i.b_18.puen),
    .PAD(pad_b_18_pad),
    .DRV(mux_to_pads_i.b_18.drv),
    .SLW(mux_to_pads_i.b_18.slw),
    .SMT(mux_to_pads_i.b_18.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_19 (
    .OEN(mux_to_pads_i.b_19.oen),
    .I(mux_to_pads_i.b_19.chip2pad),
    .O(pads_to_mux_o.b_19.pad2chip),
    .PUEN(mux_to_pads_i.b_19.puen),
    .PAD(pad_b_19_pad),
    .DRV(mux_to_pads_i.b_19.drv),
    .SLW(mux_to_pads_i.b_19.slw),
    .SMT(mux_to_pads_i.b_19.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_20 (
    .OEN(mux_to_pads_i.b_20.oen),
    .I(mux_to_pads_i.b_20.chip2pad),
    .O(pads_to_mux_o.b_20.pad2chip),
    .PUEN(mux_to_pads_i.b_20.puen),
    .PAD(pad_b_20_pad),
    .DRV(mux_to_pads_i.b_20.drv),
    .SLW(mux_to_pads_i.b_20.slw),
    .SMT(mux_to_pads_i.b_20.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_21 (
    .OEN(mux_to_pads_i.b_21.oen),
    .I(mux_to_pads_i.b_21.chip2pad),
    .O(pads_to_mux_o.b_21.pad2chip),
    .PUEN(mux_to_pads_i.b_21.puen),
    .PAD(pad_b_21_pad),
    .DRV(mux_to_pads_i.b_21.drv),
    .SLW(mux_to_pads_i.b_21.slw),
    .SMT(mux_to_pads_i.b_21.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_22 (
    .OEN(mux_to_pads_i.b_22.oen),
    .I(mux_to_pads_i.b_22.chip2pad),
    .O(pads_to_mux_o.b_22.pad2chip),
    .PUEN(mux_to_pads_i.b_22.puen),
    .PAD(pad_b_22_pad),
    .DRV(mux_to_pads_i.b_22.drv),
    .SLW(mux_to_pads_i.b_22.slw),
    .SMT(mux_to_pads_i.b_22.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_23 (
    .OEN(mux_to_pads_i.b_23.oen),
    .I(mux_to_pads_i.b_23.chip2pad),
    .O(pads_to_mux_o.b_23.pad2chip),
    .PUEN(mux_to_pads_i.b_23.puen),
    .PAD(pad_b_23_pad),
    .DRV(mux_to_pads_i.b_23.drv),
    .SLW(mux_to_pads_i.b_23.slw),
    .SMT(mux_to_pads_i.b_23.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_24 (
    .OEN(mux_to_pads_i.b_24.oen),
    .I(mux_to_pads_i.b_24.chip2pad),
    .O(pads_to_mux_o.b_24.pad2chip),
    .PUEN(mux_to_pads_i.b_24.puen),
    .PAD(pad_b_24_pad),
    .DRV(mux_to_pads_i.b_24.drv),
    .SLW(mux_to_pads_i.b_24.slw),
    .SMT(mux_to_pads_i.b_24.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_25 (
    .OEN(mux_to_pads_i.b_25.oen),
    .I(mux_to_pads_i.b_25.chip2pad),
    .O(pads_to_mux_o.b_25.pad2chip),
    .PUEN(mux_to_pads_i.b_25.puen),
    .PAD(pad_b_25_pad),
    .DRV(mux_to_pads_i.b_25.drv),
    .SLW(mux_to_pads_i.b_25.slw),
    .SMT(mux_to_pads_i.b_25.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_26 (
    .OEN(mux_to_pads_i.b_26.oen),
    .I(mux_to_pads_i.b_26.chip2pad),
    .O(pads_to_mux_o.b_26.pad2chip),
    .PUEN(mux_to_pads_i.b_26.puen),
    .PAD(pad_b_26_pad),
    .DRV(mux_to_pads_i.b_26.drv),
    .SLW(mux_to_pads_i.b_26.slw),
    .SMT(mux_to_pads_i.b_26.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_27 (
    .OEN(mux_to_pads_i.b_27.oen),
    .I(mux_to_pads_i.b_27.chip2pad),
    .O(pads_to_mux_o.b_27.pad2chip),
    .PUEN(mux_to_pads_i.b_27.puen),
    .PAD(pad_b_27_pad),
    .DRV(mux_to_pads_i.b_27.drv),
    .SLW(mux_to_pads_i.b_27.slw),
    .SMT(mux_to_pads_i.b_27.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_28 (
    .OEN(mux_to_pads_i.b_28.oen),
    .I(mux_to_pads_i.b_28.chip2pad),
    .O(pads_to_mux_o.b_28.pad2chip),
    .PUEN(mux_to_pads_i.b_28.puen),
    .PAD(pad_b_28_pad),
    .DRV(mux_to_pads_i.b_28.drv),
    .SLW(mux_to_pads_i.b_28.slw),
    .SMT(mux_to_pads_i.b_28.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_29 (
    .OEN(mux_to_pads_i.b_29.oen),
    .I(mux_to_pads_i.b_29.chip2pad),
    .O(pads_to_mux_o.b_29.pad2chip),
    .PUEN(mux_to_pads_i.b_29.puen),
    .PAD(pad_b_29_pad),
    .DRV(mux_to_pads_i.b_29.drv),
    .SLW(mux_to_pads_i.b_29.slw),
    .SMT(mux_to_pads_i.b_29.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_30 (
    .OEN(mux_to_pads_i.b_30.oen),
    .I(mux_to_pads_i.b_30.chip2pad),
    .O(pads_to_mux_o.b_30.pad2chip),
    .PUEN(mux_to_pads_i.b_30.puen),
    .PAD(pad_b_30_pad),
    .DRV(mux_to_pads_i.b_30.drv),
    .SLW(mux_to_pads_i.b_30.slw),
    .SMT(mux_to_pads_i.b_30.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_31 (
    .OEN(mux_to_pads_i.b_31.oen),
    .I(mux_to_pads_i.b_31.chip2pad),
    .O(pads_to_mux_o.b_31.pad2chip),
    .PUEN(mux_to_pads_i.b_31.puen),
    .PAD(pad_b_31_pad),
    .DRV(mux_to_pads_i.b_31.drv),
    .SLW(mux_to_pads_i.b_31.slw),
    .SMT(mux_to_pads_i.b_31.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_32 (
    .OEN(mux_to_pads_i.b_32.oen),
    .I(mux_to_pads_i.b_32.chip2pad),
    .O(pads_to_mux_o.b_32.pad2chip),
    .PUEN(mux_to_pads_i.b_32.puen),
    .PAD(pad_b_32_pad),
    .DRV(mux_to_pads_i.b_32.drv),
    .SLW(mux_to_pads_i.b_32.slw),
    .SMT(mux_to_pads_i.b_32.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_33 (
    .OEN(mux_to_pads_i.b_33.oen),
    .I(mux_to_pads_i.b_33.chip2pad),
    .O(pads_to_mux_o.b_33.pad2chip),
    .PUEN(mux_to_pads_i.b_33.puen),
    .PAD(pad_b_33_pad),
    .DRV(mux_to_pads_i.b_33.drv),
    .SLW(mux_to_pads_i.b_33.slw),
    .SMT(mux_to_pads_i.b_33.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_34 (
    .OEN(mux_to_pads_i.b_34.oen),
    .I(mux_to_pads_i.b_34.chip2pad),
    .O(pads_to_mux_o.b_34.pad2chip),
    .PUEN(mux_to_pads_i.b_34.puen),
    .PAD(pad_b_34_pad),
    .DRV(mux_to_pads_i.b_34.drv),
    .SLW(mux_to_pads_i.b_34.slw),
    .SMT(mux_to_pads_i.b_34.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_35 (
    .OEN(mux_to_pads_i.b_35.oen),
    .I(mux_to_pads_i.b_35.chip2pad),
    .O(pads_to_mux_o.b_35.pad2chip),
    .PUEN(mux_to_pads_i.b_35.puen),
    .PAD(pad_b_35_pad),
    .DRV(mux_to_pads_i.b_35.drv),
    .SLW(mux_to_pads_i.b_35.slw),
    .SMT(mux_to_pads_i.b_35.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_36 (
    .OEN(mux_to_pads_i.b_36.oen),
    .I(mux_to_pads_i.b_36.chip2pad),
    .O(pads_to_mux_o.b_36.pad2chip),
    .PUEN(mux_to_pads_i.b_36.puen),
    .PAD(pad_b_36_pad),
    .DRV(mux_to_pads_i.b_36.drv),
    .SLW(mux_to_pads_i.b_36.slw),
    .SMT(mux_to_pads_i.b_36.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_37 (
    .OEN(mux_to_pads_i.b_37.oen),
    .I(mux_to_pads_i.b_37.chip2pad),
    .O(pads_to_mux_o.b_37.pad2chip),
    .PUEN(mux_to_pads_i.b_37.puen),
    .PAD(pad_b_37_pad),
    .DRV(mux_to_pads_i.b_37.drv),
    .SLW(mux_to_pads_i.b_37.slw),
    .SMT(mux_to_pads_i.b_37.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_38 (
    .OEN(mux_to_pads_i.b_38.oen),
    .I(mux_to_pads_i.b_38.chip2pad),
    .O(pads_to_mux_o.b_38.pad2chip),
    .PUEN(mux_to_pads_i.b_38.puen),
    .PAD(pad_b_38_pad),
    .DRV(mux_to_pads_i.b_38.drv),
    .SLW(mux_to_pads_i.b_38.slw),
    .SMT(mux_to_pads_i.b_38.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_39 (
    .OEN(mux_to_pads_i.b_39.oen),
    .I(mux_to_pads_i.b_39.chip2pad),
    .O(pads_to_mux_o.b_39.pad2chip),
    .PUEN(mux_to_pads_i.b_39.puen),
    .PAD(pad_b_39_pad),
    .DRV(mux_to_pads_i.b_39.drv),
    .SLW(mux_to_pads_i.b_39.slw),
    .SMT(mux_to_pads_i.b_39.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_40 (
    .OEN(mux_to_pads_i.b_40.oen),
    .I(mux_to_pads_i.b_40.chip2pad),
    .O(pads_to_mux_o.b_40.pad2chip),
    .PUEN(mux_to_pads_i.b_40.puen),
    .PAD(pad_b_40_pad),
    .DRV(mux_to_pads_i.b_40.drv),
    .SLW(mux_to_pads_i.b_40.slw),
    .SMT(mux_to_pads_i.b_40.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_41 (
    .OEN(mux_to_pads_i.b_41.oen),
    .I(mux_to_pads_i.b_41.chip2pad),
    .O(pads_to_mux_o.b_41.pad2chip),
    .PUEN(mux_to_pads_i.b_41.puen),
    .PAD(pad_b_41_pad),
    .DRV(mux_to_pads_i.b_41.drv),
    .SLW(mux_to_pads_i.b_41.slw),
    .SMT(mux_to_pads_i.b_41.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_42 (
    .OEN(mux_to_pads_i.b_42.oen),
    .I(mux_to_pads_i.b_42.chip2pad),
    .O(pads_to_mux_o.b_42.pad2chip),
    .PUEN(mux_to_pads_i.b_42.puen),
    .PAD(pad_b_42_pad),
    .DRV(mux_to_pads_i.b_42.drv),
    .SLW(mux_to_pads_i.b_42.slw),
    .SMT(mux_to_pads_i.b_42.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_43 (
    .OEN(mux_to_pads_i.b_43.oen),
    .I(mux_to_pads_i.b_43.chip2pad),
    .O(pads_to_mux_o.b_43.pad2chip),
    .PUEN(mux_to_pads_i.b_43.puen),
    .PAD(pad_b_43_pad),
    .DRV(mux_to_pads_i.b_43.drv),
    .SLW(mux_to_pads_i.b_43.slw),
    .SMT(mux_to_pads_i.b_43.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_44 (
    .OEN(mux_to_pads_i.b_44.oen),
    .I(mux_to_pads_i.b_44.chip2pad),
    .O(pads_to_mux_o.b_44.pad2chip),
    .PUEN(mux_to_pads_i.b_44.puen),
    .PAD(pad_b_44_pad),
    .DRV(mux_to_pads_i.b_44.drv),
    .SLW(mux_to_pads_i.b_44.slw),
    .SMT(mux_to_pads_i.b_44.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_45 (
    .OEN(mux_to_pads_i.b_45.oen),
    .I(mux_to_pads_i.b_45.chip2pad),
    .O(pads_to_mux_o.b_45.pad2chip),
    .PUEN(mux_to_pads_i.b_45.puen),
    .PAD(pad_b_45_pad),
    .DRV(mux_to_pads_i.b_45.drv),
    .SLW(mux_to_pads_i.b_45.slw),
    .SMT(mux_to_pads_i.b_45.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_46 (
    .OEN(mux_to_pads_i.b_46.oen),
    .I(mux_to_pads_i.b_46.chip2pad),
    .O(pads_to_mux_o.b_46.pad2chip),
    .PUEN(mux_to_pads_i.b_46.puen),
    .PAD(pad_b_46_pad),
    .DRV(mux_to_pads_i.b_46.drv),
    .SLW(mux_to_pads_i.b_46.slw),
    .SMT(mux_to_pads_i.b_46.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_47 (
    .OEN(mux_to_pads_i.b_47.oen),
    .I(mux_to_pads_i.b_47.chip2pad),
    .O(pads_to_mux_o.b_47.pad2chip),
    .PUEN(mux_to_pads_i.b_47.puen),
    .PAD(pad_b_47_pad),
    .DRV(mux_to_pads_i.b_47.drv),
    .SLW(mux_to_pads_i.b_47.slw),
    .SMT(mux_to_pads_i.b_47.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_48 (
    .OEN(mux_to_pads_i.b_48.oen),
    .I(mux_to_pads_i.b_48.chip2pad),
    .O(pads_to_mux_o.b_48.pad2chip),
    .PUEN(mux_to_pads_i.b_48.puen),
    .PAD(pad_b_48_pad),
    .DRV(mux_to_pads_i.b_48.drv),
    .SLW(mux_to_pads_i.b_48.slw),
    .SMT(mux_to_pads_i.b_48.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_49 (
    .OEN(mux_to_pads_i.b_49.oen),
    .I(mux_to_pads_i.b_49.chip2pad),
    .O(pads_to_mux_o.b_49.pad2chip),
    .PUEN(mux_to_pads_i.b_49.puen),
    .PAD(pad_b_49_pad),
    .DRV(mux_to_pads_i.b_49.drv),
    .SLW(mux_to_pads_i.b_49.slw),
    .SMT(mux_to_pads_i.b_49.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_50 (
    .OEN(mux_to_pads_i.b_50.oen),
    .I(mux_to_pads_i.b_50.chip2pad),
    .O(pads_to_mux_o.b_50.pad2chip),
    .PUEN(mux_to_pads_i.b_50.puen),
    .PAD(pad_b_50_pad),
    .DRV(mux_to_pads_i.b_50.drv),
    .SLW(mux_to_pads_i.b_50.slw),
    .SMT(mux_to_pads_i.b_50.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_51 (
    .OEN(mux_to_pads_i.b_51.oen),
    .I(mux_to_pads_i.b_51.chip2pad),
    .O(pads_to_mux_o.b_51.pad2chip),
    .PUEN(mux_to_pads_i.b_51.puen),
    .PAD(pad_b_51_pad),
    .DRV(mux_to_pads_i.b_51.drv),
    .SLW(mux_to_pads_i.b_51.slw),
    .SMT(mux_to_pads_i.b_51.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_52 (
    .OEN(mux_to_pads_i.b_52.oen),
    .I(mux_to_pads_i.b_52.chip2pad),
    .O(pads_to_mux_o.b_52.pad2chip),
    .PUEN(mux_to_pads_i.b_52.puen),
    .PAD(pad_b_52_pad),
    .DRV(mux_to_pads_i.b_52.drv),
    .SLW(mux_to_pads_i.b_52.slw),
    .SMT(mux_to_pads_i.b_52.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_53 (
    .OEN(mux_to_pads_i.b_53.oen),
    .I(mux_to_pads_i.b_53.chip2pad),
    .O(pads_to_mux_o.b_53.pad2chip),
    .PUEN(mux_to_pads_i.b_53.puen),
    .PAD(pad_b_53_pad),
    .DRV(mux_to_pads_i.b_53.drv),
    .SLW(mux_to_pads_i.b_53.slw),
    .SMT(mux_to_pads_i.b_53.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_54 (
    .OEN(mux_to_pads_i.b_54.oen),
    .I(mux_to_pads_i.b_54.chip2pad),
    .O(pads_to_mux_o.b_54.pad2chip),
    .PUEN(mux_to_pads_i.b_54.puen),
    .PAD(pad_b_54_pad),
    .DRV(mux_to_pads_i.b_54.drv),
    .SLW(mux_to_pads_i.b_54.slw),
    .SMT(mux_to_pads_i.b_54.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_55 (
    .OEN(mux_to_pads_i.b_55.oen),
    .I(mux_to_pads_i.b_55.chip2pad),
    .O(pads_to_mux_o.b_55.pad2chip),
    .PUEN(mux_to_pads_i.b_55.puen),
    .PAD(pad_b_55_pad),
    .DRV(mux_to_pads_i.b_55.drv),
    .SLW(mux_to_pads_i.b_55.slw),
    .SMT(mux_to_pads_i.b_55.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_56 (
    .OEN(mux_to_pads_i.b_56.oen),
    .I(mux_to_pads_i.b_56.chip2pad),
    .O(pads_to_mux_o.b_56.pad2chip),
    .PUEN(mux_to_pads_i.b_56.puen),
    .PAD(pad_b_56_pad),
    .DRV(mux_to_pads_i.b_56.drv),
    .SLW(mux_to_pads_i.b_56.slw),
    .SMT(mux_to_pads_i.b_56.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_57 (
    .OEN(mux_to_pads_i.b_57.oen),
    .I(mux_to_pads_i.b_57.chip2pad),
    .O(pads_to_mux_o.b_57.pad2chip),
    .PUEN(mux_to_pads_i.b_57.puen),
    .PAD(pad_b_57_pad),
    .DRV(mux_to_pads_i.b_57.drv),
    .SLW(mux_to_pads_i.b_57.slw),
    .SMT(mux_to_pads_i.b_57.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_58 (
    .OEN(mux_to_pads_i.b_58.oen),
    .I(mux_to_pads_i.b_58.chip2pad),
    .O(pads_to_mux_o.b_58.pad2chip),
    .PUEN(mux_to_pads_i.b_58.puen),
    .PAD(pad_b_58_pad),
    .DRV(mux_to_pads_i.b_58.drv),
    .SLW(mux_to_pads_i.b_58.slw),
    .SMT(mux_to_pads_i.b_58.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_59 (
    .OEN(mux_to_pads_i.b_59.oen),
    .I(mux_to_pads_i.b_59.chip2pad),
    .O(pads_to_mux_o.b_59.pad2chip),
    .PUEN(mux_to_pads_i.b_59.puen),
    .PAD(pad_b_59_pad),
    .DRV(mux_to_pads_i.b_59.drv),
    .SLW(mux_to_pads_i.b_59.slw),
    .SMT(mux_to_pads_i.b_59.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_60 (
    .OEN(mux_to_pads_i.b_60.oen),
    .I(mux_to_pads_i.b_60.chip2pad),
    .O(pads_to_mux_o.b_60.pad2chip),
    .PUEN(mux_to_pads_i.b_60.puen),
    .PAD(pad_b_60_pad),
    .DRV(mux_to_pads_i.b_60.drv),
    .SLW(mux_to_pads_i.b_60.slw),
    .SMT(mux_to_pads_i.b_60.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_61 (
    .OEN(mux_to_pads_i.b_61.oen),
    .I(mux_to_pads_i.b_61.chip2pad),
    .O(pads_to_mux_o.b_61.pad2chip),
    .PUEN(mux_to_pads_i.b_61.puen),
    .PAD(pad_b_61_pad),
    .DRV(mux_to_pads_i.b_61.drv),
    .SLW(mux_to_pads_i.b_61.slw),
    .SMT(mux_to_pads_i.b_61.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_62 (
    .OEN(mux_to_pads_i.b_62.oen),
    .I(mux_to_pads_i.b_62.chip2pad),
    .O(pads_to_mux_o.b_62.pad2chip),
    .PUEN(mux_to_pads_i.b_62.puen),
    .PAD(pad_b_62_pad),
    .DRV(mux_to_pads_i.b_62.drv),
    .SLW(mux_to_pads_i.b_62.slw),
    .SMT(mux_to_pads_i.b_62.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_63 (
    .OEN(mux_to_pads_i.b_63.oen),
    .I(mux_to_pads_i.b_63.chip2pad),
    .O(pads_to_mux_o.b_63.pad2chip),
    .PUEN(mux_to_pads_i.b_63.puen),
    .PAD(pad_b_63_pad),
    .DRV(mux_to_pads_i.b_63.drv),
    .SLW(mux_to_pads_i.b_63.slw),
    .SMT(mux_to_pads_i.b_63.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_b_64 (
    .OEN(mux_to_pads_i.b_64.oen),
    .I(mux_to_pads_i.b_64.chip2pad),
    .O(pads_to_mux_o.b_64.pad2chip),
    .PUEN(mux_to_pads_i.b_64.puen),
    .PAD(pad_b_64_pad),
    .DRV(mux_to_pads_i.b_64.drv),
    .SLW(mux_to_pads_i.b_64.slw),
    .SMT(mux_to_pads_i.b_64.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_ot_qspi_00 (
    .OEN(mux_to_pads_i.ot_qspi_00.oen),
    .I(mux_to_pads_i.ot_qspi_00.chip2pad),
    .O(pads_to_mux_o.ot_qspi_00.pad2chip),
    .PUEN(mux_to_pads_i.ot_qspi_00.puen),
    .PAD(pad_ot_qspi_00_pad),
    .DRV(mux_to_pads_i.ot_qspi_00.drv),
    .SLW(mux_to_pads_i.ot_qspi_00.slw),
    .SMT(mux_to_pads_i.ot_qspi_00.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_ot_qspi_01 (
    .OEN(mux_to_pads_i.ot_qspi_01.oen),
    .I(mux_to_pads_i.ot_qspi_01.chip2pad),
    .O(pads_to_mux_o.ot_qspi_01.pad2chip),
    .PUEN(mux_to_pads_i.ot_qspi_01.puen),
    .PAD(pad_ot_qspi_01_pad),
    .DRV(mux_to_pads_i.ot_qspi_01.drv),
    .SLW(mux_to_pads_i.ot_qspi_01.slw),
    .SMT(mux_to_pads_i.ot_qspi_01.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_ot_qspi_02 (
    .OEN(mux_to_pads_i.ot_qspi_02.oen),
    .I(mux_to_pads_i.ot_qspi_02.chip2pad),
    .O(pads_to_mux_o.ot_qspi_02.pad2chip),
    .PUEN(mux_to_pads_i.ot_qspi_02.puen),
    .PAD(pad_ot_qspi_02_pad),
    .DRV(mux_to_pads_i.ot_qspi_02.drv),
    .SLW(mux_to_pads_i.ot_qspi_02.slw),
    .SMT(mux_to_pads_i.ot_qspi_02.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_ot_qspi_03 (
    .OEN(mux_to_pads_i.ot_qspi_03.oen),
    .I(mux_to_pads_i.ot_qspi_03.chip2pad),
    .O(pads_to_mux_o.ot_qspi_03.pad2chip),
    .PUEN(mux_to_pads_i.ot_qspi_03.puen),
    .PAD(pad_ot_qspi_03_pad),
    .DRV(mux_to_pads_i.ot_qspi_03.drv),
    .SLW(mux_to_pads_i.ot_qspi_03.slw),
    .SMT(mux_to_pads_i.ot_qspi_03.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_ot_qspi_04 (
    .OEN(mux_to_pads_i.ot_qspi_04.oen),
    .I(mux_to_pads_i.ot_qspi_04.chip2pad),
    .O(pads_to_mux_o.ot_qspi_04.pad2chip),
    .PUEN(mux_to_pads_i.ot_qspi_04.puen),
    .PAD(pad_ot_qspi_04_pad),
    .DRV(mux_to_pads_i.ot_qspi_04.drv),
    .SLW(mux_to_pads_i.ot_qspi_04.slw),
    .SMT(mux_to_pads_i.ot_qspi_04.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_ot_qspi_05 (
    .OEN(mux_to_pads_i.ot_qspi_05.oen),
    .I(mux_to_pads_i.ot_qspi_05.chip2pad),
    .O(pads_to_mux_o.ot_qspi_05.pad2chip),
    .PUEN(mux_to_pads_i.ot_qspi_05.puen),
    .PAD(pad_ot_qspi_05_pad),
    .DRV(mux_to_pads_i.ot_qspi_05.drv),
    .SLW(mux_to_pads_i.ot_qspi_05.slw),
    .SMT(mux_to_pads_i.ot_qspi_05.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_linux_qspi_00 (
    .OEN(mux_to_pads_i.linux_qspi_00.oen),
    .I(mux_to_pads_i.linux_qspi_00.chip2pad),
    .O(pads_to_mux_o.linux_qspi_00.pad2chip),
    .PUEN(mux_to_pads_i.linux_qspi_00.puen),
    .PAD(pad_linux_qspi_00_pad),
    .DRV(mux_to_pads_i.linux_qspi_00.drv),
    .SLW(mux_to_pads_i.linux_qspi_00.slw),
    .SMT(mux_to_pads_i.linux_qspi_00.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_linux_qspi_01 (
    .OEN(mux_to_pads_i.linux_qspi_01.oen),
    .I(mux_to_pads_i.linux_qspi_01.chip2pad),
    .O(pads_to_mux_o.linux_qspi_01.pad2chip),
    .PUEN(mux_to_pads_i.linux_qspi_01.puen),
    .PAD(pad_linux_qspi_01_pad),
    .DRV(mux_to_pads_i.linux_qspi_01.drv),
    .SLW(mux_to_pads_i.linux_qspi_01.slw),
    .SMT(mux_to_pads_i.linux_qspi_01.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_linux_qspi_02 (
    .OEN(mux_to_pads_i.linux_qspi_02.oen),
    .I(mux_to_pads_i.linux_qspi_02.chip2pad),
    .O(pads_to_mux_o.linux_qspi_02.pad2chip),
    .PUEN(mux_to_pads_i.linux_qspi_02.puen),
    .PAD(pad_linux_qspi_02_pad),
    .DRV(mux_to_pads_i.linux_qspi_02.drv),
    .SLW(mux_to_pads_i.linux_qspi_02.slw),
    .SMT(mux_to_pads_i.linux_qspi_02.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_linux_qspi_03 (
    .OEN(mux_to_pads_i.linux_qspi_03.oen),
    .I(mux_to_pads_i.linux_qspi_03.chip2pad),
    .O(pads_to_mux_o.linux_qspi_03.pad2chip),
    .PUEN(mux_to_pads_i.linux_qspi_03.puen),
    .PAD(pad_linux_qspi_03_pad),
    .DRV(mux_to_pads_i.linux_qspi_03.drv),
    .SLW(mux_to_pads_i.linux_qspi_03.slw),
    .SMT(mux_to_pads_i.linux_qspi_03.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_linux_qspi_04 (
    .OEN(mux_to_pads_i.linux_qspi_04.oen),
    .I(mux_to_pads_i.linux_qspi_04.chip2pad),
    .O(pads_to_mux_o.linux_qspi_04.pad2chip),
    .PUEN(mux_to_pads_i.linux_qspi_04.puen),
    .PAD(pad_linux_qspi_04_pad),
    .DRV(mux_to_pads_i.linux_qspi_04.drv),
    .SLW(mux_to_pads_i.linux_qspi_04.slw),
    .SMT(mux_to_pads_i.linux_qspi_04.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );
   pad_alsaqr i_linux_qspi_05 (
    .OEN(mux_to_pads_i.linux_qspi_05.oen),
    .I(mux_to_pads_i.linux_qspi_05.chip2pad),
    .O(pads_to_mux_o.linux_qspi_05.pad2chip),
    .PUEN(mux_to_pads_i.linux_qspi_05.puen),
    .PAD(pad_linux_qspi_05_pad),
    .DRV(mux_to_pads_i.linux_qspi_05.drv),
    .SLW(mux_to_pads_i.linux_qspi_05.slw),
    .SMT(mux_to_pads_i.linux_qspi_05.smt),
    .PWROK(PWROK_S),
    .IOPWROK(IOPWROK_S),
    .BIAS(BIAS_S),
    .RETC(RETC_S)
  );

endmodule : alsaqr_periph_padframe_periphs_pads
