#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1283f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1252320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1259a90 .functor NOT 1, L_0x12afcc0, C4<0>, C4<0>, C4<0>;
L_0x12afaa0 .functor XOR 2, L_0x12af940, L_0x12afa00, C4<00>, C4<00>;
L_0x12afbb0 .functor XOR 2, L_0x12afaa0, L_0x12afb10, C4<00>, C4<00>;
v0x12ac3a0_0 .net *"_ivl_10", 1 0, L_0x12afb10;  1 drivers
v0x12ac4a0_0 .net *"_ivl_12", 1 0, L_0x12afbb0;  1 drivers
v0x12ac580_0 .net *"_ivl_2", 1 0, L_0x12af880;  1 drivers
v0x12ac640_0 .net *"_ivl_4", 1 0, L_0x12af940;  1 drivers
v0x12ac720_0 .net *"_ivl_6", 1 0, L_0x12afa00;  1 drivers
v0x12ac850_0 .net *"_ivl_8", 1 0, L_0x12afaa0;  1 drivers
v0x12ac930_0 .net "a", 0 0, v0x12aa2e0_0;  1 drivers
v0x12ac9d0_0 .net "b", 0 0, v0x12aa380_0;  1 drivers
v0x12aca70_0 .net "c", 0 0, v0x12aa420_0;  1 drivers
v0x12acb10_0 .var "clk", 0 0;
v0x12acbb0_0 .net "d", 0 0, v0x12aa560_0;  1 drivers
v0x12acc50_0 .net "out_pos_dut", 0 0, L_0x12af6f0;  1 drivers
v0x12accf0_0 .net "out_pos_ref", 0 0, L_0x12ae330;  1 drivers
v0x12acd90_0 .net "out_sop_dut", 0 0, L_0x12aeba0;  1 drivers
v0x12ace30_0 .net "out_sop_ref", 0 0, L_0x1285450;  1 drivers
v0x12aced0_0 .var/2u "stats1", 223 0;
v0x12acf70_0 .var/2u "strobe", 0 0;
v0x12ad120_0 .net "tb_match", 0 0, L_0x12afcc0;  1 drivers
v0x12ad1f0_0 .net "tb_mismatch", 0 0, L_0x1259a90;  1 drivers
v0x12ad290_0 .net "wavedrom_enable", 0 0, v0x12aa830_0;  1 drivers
v0x12ad360_0 .net "wavedrom_title", 511 0, v0x12aa8d0_0;  1 drivers
L_0x12af880 .concat [ 1 1 0 0], L_0x12ae330, L_0x1285450;
L_0x12af940 .concat [ 1 1 0 0], L_0x12ae330, L_0x1285450;
L_0x12afa00 .concat [ 1 1 0 0], L_0x12af6f0, L_0x12aeba0;
L_0x12afb10 .concat [ 1 1 0 0], L_0x12ae330, L_0x1285450;
L_0x12afcc0 .cmp/eeq 2, L_0x12af880, L_0x12afbb0;
S_0x12567c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1252320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1259e70 .functor AND 1, v0x12aa420_0, v0x12aa560_0, C4<1>, C4<1>;
L_0x125a250 .functor NOT 1, v0x12aa2e0_0, C4<0>, C4<0>, C4<0>;
L_0x125a630 .functor NOT 1, v0x12aa380_0, C4<0>, C4<0>, C4<0>;
L_0x125a8b0 .functor AND 1, L_0x125a250, L_0x125a630, C4<1>, C4<1>;
L_0x1271990 .functor AND 1, L_0x125a8b0, v0x12aa420_0, C4<1>, C4<1>;
L_0x1285450 .functor OR 1, L_0x1259e70, L_0x1271990, C4<0>, C4<0>;
L_0x12ad7b0 .functor NOT 1, v0x12aa380_0, C4<0>, C4<0>, C4<0>;
L_0x12ad820 .functor OR 1, L_0x12ad7b0, v0x12aa560_0, C4<0>, C4<0>;
L_0x12ad930 .functor AND 1, v0x12aa420_0, L_0x12ad820, C4<1>, C4<1>;
L_0x12ad9f0 .functor NOT 1, v0x12aa2e0_0, C4<0>, C4<0>, C4<0>;
L_0x12adac0 .functor OR 1, L_0x12ad9f0, v0x12aa380_0, C4<0>, C4<0>;
L_0x12adb30 .functor AND 1, L_0x12ad930, L_0x12adac0, C4<1>, C4<1>;
L_0x12adcb0 .functor NOT 1, v0x12aa380_0, C4<0>, C4<0>, C4<0>;
L_0x12add20 .functor OR 1, L_0x12adcb0, v0x12aa560_0, C4<0>, C4<0>;
L_0x12adc40 .functor AND 1, v0x12aa420_0, L_0x12add20, C4<1>, C4<1>;
L_0x12adeb0 .functor NOT 1, v0x12aa2e0_0, C4<0>, C4<0>, C4<0>;
L_0x12adfb0 .functor OR 1, L_0x12adeb0, v0x12aa560_0, C4<0>, C4<0>;
L_0x12ae070 .functor AND 1, L_0x12adc40, L_0x12adfb0, C4<1>, C4<1>;
L_0x12ae220 .functor XNOR 1, L_0x12adb30, L_0x12ae070, C4<0>, C4<0>;
v0x12593c0_0 .net *"_ivl_0", 0 0, L_0x1259e70;  1 drivers
v0x12597c0_0 .net *"_ivl_12", 0 0, L_0x12ad7b0;  1 drivers
v0x1259ba0_0 .net *"_ivl_14", 0 0, L_0x12ad820;  1 drivers
v0x1259f80_0 .net *"_ivl_16", 0 0, L_0x12ad930;  1 drivers
v0x125a360_0 .net *"_ivl_18", 0 0, L_0x12ad9f0;  1 drivers
v0x125a740_0 .net *"_ivl_2", 0 0, L_0x125a250;  1 drivers
v0x125a9c0_0 .net *"_ivl_20", 0 0, L_0x12adac0;  1 drivers
v0x12a8850_0 .net *"_ivl_24", 0 0, L_0x12adcb0;  1 drivers
v0x12a8930_0 .net *"_ivl_26", 0 0, L_0x12add20;  1 drivers
v0x12a8a10_0 .net *"_ivl_28", 0 0, L_0x12adc40;  1 drivers
v0x12a8af0_0 .net *"_ivl_30", 0 0, L_0x12adeb0;  1 drivers
v0x12a8bd0_0 .net *"_ivl_32", 0 0, L_0x12adfb0;  1 drivers
v0x12a8cb0_0 .net *"_ivl_36", 0 0, L_0x12ae220;  1 drivers
L_0x7fa786357018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12a8d70_0 .net *"_ivl_38", 0 0, L_0x7fa786357018;  1 drivers
v0x12a8e50_0 .net *"_ivl_4", 0 0, L_0x125a630;  1 drivers
v0x12a8f30_0 .net *"_ivl_6", 0 0, L_0x125a8b0;  1 drivers
v0x12a9010_0 .net *"_ivl_8", 0 0, L_0x1271990;  1 drivers
v0x12a90f0_0 .net "a", 0 0, v0x12aa2e0_0;  alias, 1 drivers
v0x12a91b0_0 .net "b", 0 0, v0x12aa380_0;  alias, 1 drivers
v0x12a9270_0 .net "c", 0 0, v0x12aa420_0;  alias, 1 drivers
v0x12a9330_0 .net "d", 0 0, v0x12aa560_0;  alias, 1 drivers
v0x12a93f0_0 .net "out_pos", 0 0, L_0x12ae330;  alias, 1 drivers
v0x12a94b0_0 .net "out_sop", 0 0, L_0x1285450;  alias, 1 drivers
v0x12a9570_0 .net "pos0", 0 0, L_0x12adb30;  1 drivers
v0x12a9630_0 .net "pos1", 0 0, L_0x12ae070;  1 drivers
L_0x12ae330 .functor MUXZ 1, L_0x7fa786357018, L_0x12adb30, L_0x12ae220, C4<>;
S_0x12a97b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1252320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12aa2e0_0 .var "a", 0 0;
v0x12aa380_0 .var "b", 0 0;
v0x12aa420_0 .var "c", 0 0;
v0x12aa4c0_0 .net "clk", 0 0, v0x12acb10_0;  1 drivers
v0x12aa560_0 .var "d", 0 0;
v0x12aa650_0 .var/2u "fail", 0 0;
v0x12aa6f0_0 .var/2u "fail1", 0 0;
v0x12aa790_0 .net "tb_match", 0 0, L_0x12afcc0;  alias, 1 drivers
v0x12aa830_0 .var "wavedrom_enable", 0 0;
v0x12aa8d0_0 .var "wavedrom_title", 511 0;
E_0x1265350/0 .event negedge, v0x12aa4c0_0;
E_0x1265350/1 .event posedge, v0x12aa4c0_0;
E_0x1265350 .event/or E_0x1265350/0, E_0x1265350/1;
S_0x12a9ae0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12a97b0;
 .timescale -12 -12;
v0x12a9d20_0 .var/2s "i", 31 0;
E_0x12651f0 .event posedge, v0x12aa4c0_0;
S_0x12a9e20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12a97b0;
 .timescale -12 -12;
v0x12aa020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12aa100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12a97b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12aaab0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1252320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12ae4e0 .functor AND 1, v0x12aa420_0, v0x12aa560_0, C4<1>, C4<1>;
L_0x12ae790 .functor NOT 1, v0x12aa2e0_0, C4<0>, C4<0>, C4<0>;
L_0x12ae820 .functor NOT 1, v0x12aa380_0, C4<0>, C4<0>, C4<0>;
L_0x12ae9a0 .functor AND 1, L_0x12ae790, L_0x12ae820, C4<1>, C4<1>;
L_0x12aeae0 .functor AND 1, L_0x12ae9a0, v0x12aa420_0, C4<1>, C4<1>;
L_0x12aeba0 .functor OR 1, L_0x12ae4e0, L_0x12aeae0, C4<0>, C4<0>;
L_0x12aed40 .functor NOT 1, v0x12aa380_0, C4<0>, C4<0>, C4<0>;
L_0x12aedb0 .functor OR 1, L_0x12aed40, v0x12aa560_0, C4<0>, C4<0>;
L_0x12aeec0 .functor AND 1, v0x12aa420_0, L_0x12aedb0, C4<1>, C4<1>;
L_0x12aef80 .functor NOT 1, v0x12aa2e0_0, C4<0>, C4<0>, C4<0>;
L_0x12af160 .functor OR 1, L_0x12aef80, v0x12aa380_0, C4<0>, C4<0>;
L_0x12af1d0 .functor AND 1, L_0x12aeec0, L_0x12af160, C4<1>, C4<1>;
L_0x12af350 .functor NOT 1, v0x12aa2e0_0, C4<0>, C4<0>, C4<0>;
L_0x12af3c0 .functor OR 1, L_0x12af350, v0x12aa560_0, C4<0>, C4<0>;
L_0x12af2e0 .functor AND 1, v0x12aa420_0, L_0x12af3c0, C4<1>, C4<1>;
L_0x12af550 .functor XNOR 1, L_0x12af1d0, L_0x12af2e0, C4<0>, C4<0>;
v0x12aac70_0 .net *"_ivl_12", 0 0, L_0x12aed40;  1 drivers
v0x12aad50_0 .net *"_ivl_14", 0 0, L_0x12aedb0;  1 drivers
v0x12aae30_0 .net *"_ivl_16", 0 0, L_0x12aeec0;  1 drivers
v0x12aaf20_0 .net *"_ivl_18", 0 0, L_0x12aef80;  1 drivers
v0x12ab000_0 .net *"_ivl_2", 0 0, L_0x12ae790;  1 drivers
v0x12ab130_0 .net *"_ivl_20", 0 0, L_0x12af160;  1 drivers
v0x12ab210_0 .net *"_ivl_24", 0 0, L_0x12af350;  1 drivers
v0x12ab2f0_0 .net *"_ivl_26", 0 0, L_0x12af3c0;  1 drivers
v0x12ab3d0_0 .net *"_ivl_30", 0 0, L_0x12af550;  1 drivers
L_0x7fa786357060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12ab520_0 .net *"_ivl_32", 0 0, L_0x7fa786357060;  1 drivers
v0x12ab600_0 .net *"_ivl_4", 0 0, L_0x12ae820;  1 drivers
v0x12ab6e0_0 .net *"_ivl_6", 0 0, L_0x12ae9a0;  1 drivers
v0x12ab7c0_0 .net "a", 0 0, v0x12aa2e0_0;  alias, 1 drivers
v0x12ab860_0 .net "b", 0 0, v0x12aa380_0;  alias, 1 drivers
v0x12ab950_0 .net "c", 0 0, v0x12aa420_0;  alias, 1 drivers
v0x12aba40_0 .net "d", 0 0, v0x12aa560_0;  alias, 1 drivers
v0x12abb30_0 .net "out_pos", 0 0, L_0x12af6f0;  alias, 1 drivers
v0x12abd00_0 .net "out_sop", 0 0, L_0x12aeba0;  alias, 1 drivers
v0x12abdc0_0 .net "pos0", 0 0, L_0x12af1d0;  1 drivers
v0x12abe80_0 .net "pos1", 0 0, L_0x12af2e0;  1 drivers
v0x12abf40_0 .net "sop_term1", 0 0, L_0x12ae4e0;  1 drivers
v0x12ac000_0 .net "sop_term2", 0 0, L_0x12aeae0;  1 drivers
L_0x12af6f0 .functor MUXZ 1, L_0x7fa786357060, L_0x12af1d0, L_0x12af550, C4<>;
S_0x12ac180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1252320;
 .timescale -12 -12;
E_0x124e9f0 .event anyedge, v0x12acf70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12acf70_0;
    %nor/r;
    %assign/vec4 v0x12acf70_0, 0;
    %wait E_0x124e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12a97b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12aa650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12aa6f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12a97b0;
T_4 ;
    %wait E_0x1265350;
    %load/vec4 v0x12aa790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12aa650_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12a97b0;
T_5 ;
    %wait E_0x12651f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %wait E_0x12651f0;
    %load/vec4 v0x12aa650_0;
    %store/vec4 v0x12aa6f0_0, 0, 1;
    %fork t_1, S_0x12a9ae0;
    %jmp t_0;
    .scope S_0x12a9ae0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12a9d20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12a9d20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12651f0;
    %load/vec4 v0x12a9d20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12a9d20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12a9d20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12a97b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1265350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12aa560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aa380_0, 0;
    %assign/vec4 v0x12aa2e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12aa650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12aa6f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1252320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12acb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12acf70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1252320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x12acb10_0;
    %inv;
    %store/vec4 v0x12acb10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1252320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12aa4c0_0, v0x12ad1f0_0, v0x12ac930_0, v0x12ac9d0_0, v0x12aca70_0, v0x12acbb0_0, v0x12ace30_0, v0x12acd90_0, v0x12accf0_0, v0x12acc50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1252320;
T_9 ;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1252320;
T_10 ;
    %wait E_0x1265350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12aced0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12aced0_0, 4, 32;
    %load/vec4 v0x12ad120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12aced0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12aced0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12aced0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x12ace30_0;
    %load/vec4 v0x12ace30_0;
    %load/vec4 v0x12acd90_0;
    %xor;
    %load/vec4 v0x12ace30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12aced0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12aced0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x12accf0_0;
    %load/vec4 v0x12accf0_0;
    %load/vec4 v0x12acc50_0;
    %xor;
    %load/vec4 v0x12accf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12aced0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x12aced0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12aced0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/machine/ece241_2013_q2/iter4/response0/top_module.sv";
