#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0092B1E8 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v009826C0_0 .var "CLK", 0 0;
v00982E50_0 .var "INSTRUCTION", 31 0;
v009830B8_0 .net "PC", 31 0, v00982AE0_0; 1 drivers
v00982980_0 .var "RESET", 0 0;
v00982F00 .array "instr_mem", 1023 0, 7 0;
E_0094C018 .event edge, v00981220_0;
S_0092B518 .scope module, "mycpu" "cpu" 2 48, 2 81, S_0092B1E8;
 .timescale 0 0;
v00981D20_0 .net "AndOut", 0 0, L_00983C40; 1 drivers
v009819B0_0 .net "BRANCHto", 31 0, L_00983588; 1 drivers
v00981BC0_0 .net "BUSYWAIT", 0 0, v0092C740_0; 1 drivers
v00981A08_0 .net "CLK", 0 0, v009826C0_0; 1 drivers
v00981A60_0 .var "DESTINATION", 2 0;
RS_0094FFFC .resolv tri, L_00983428, L_009831C0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v00981B10_0 .net8 "EXTENDED", 31 0, RS_0094FFFC; 2 drivers
v00981B68_0 .net "INSTRUCTION", 31 0, v00982E50_0; 1 drivers
v00981DD0_0 .net "NEGATIVE", 7 0, L_00983320; 1 drivers
v00981C18_0 .net "NEXT", 31 0, L_00982F58; 1 drivers
v00981C70_0 .net "OUT1", 7 0, L_00982190; 1 drivers
v00981CC8_0 .net "OUT2", 7 0, L_00982388; 1 drivers
v00981D78_0 .net "OUT3", 7 0, v00981900_0; 1 drivers
v00983060_0 .net "OUT4", 7 0, v00981068_0; 1 drivers
v00982B38_0 .net "OUT5", 7 0, v0092CA58_0; 1 drivers
v00982AE0_0 .var "PC", 31 0;
v009828D0_0 .net "PCNEXT", 31 0, v0097EF50_0; 1 drivers
v00982FB0_0 .net "READDATA", 7 0, v0097EEA0_0; 1 drivers
v00982C40_0 .net "RESET", 0 0, v00982980_0; 1 drivers
v00983008_0 .net "RESULT", 7 0, v0097FD10_0; 1 drivers
v00982A30_0 .var "SEL", 2 0;
v00982B90_0 .net "SHIFTED", 31 0, L_00983530; 1 drivers
v00983168_0 .var "SOURCE1", 2 0;
v00982C98_0 .var "SOURCE2", 2 0;
v00982DF8_0 .var "WRITE", 0 0;
v00982CF0_0 .net "Zero", 0 0, v0097FDC0_0; 1 drivers
v00982A88_0 .var "isBRANCH", 0 0;
v00982878_0 .var "isIMMEDIATE", 0 0;
v00982BE8_0 .var "isJUMP", 0 0;
v00982D48_0 .var "isMem", 0 0;
v00982DA0_0 .var "isNEGATIVE", 0 0;
v00982770_0 .net "orOut", 0 0, L_009838C0; 1 drivers
v00982EA8_0 .var "readFromMem", 0 0;
v009829D8_0 .var "writeToMem", 0 0;
E_0094BC58 .event edge, v00981B68_0;
L_00983638 .part v00982E50_0, 0, 8;
L_009834D8 .part v00982E50_0, 16, 8;
S_0092AE30 .scope module, "a1" "pc_adder" 2 96, 2 321, S_0092B518;
 .timescale 0 0;
v00981220_0 .alias "IN", 31 0, v009830B8_0;
v00981AB8_0 .alias "OUT", 31 0, v00981C18_0;
v00981E28_0 .net *"_s0", 31 0, C4<00000000000000000000000000000100>; 1 drivers
L_00982F58 .delay (1,1,1) L_00982F58/d;
L_00982F58/d .arith/sum 32, v00982AE0_0, C4<00000000000000000000000000000100>;
S_0092AC98 .scope module, "a2" "reg_file" 2 97, 2 459, S_0092B518;
 .timescale 0 0;
L_00982190/d .functor BUFZ 8, L_00983110, C4<00000000>, C4<00000000>, C4<00000000>;
L_00982190 .delay (2,2,2) L_00982190/d;
L_00982388/d .functor BUFZ 8, L_00982718, C4<00000000>, C4<00000000>, C4<00000000>;
L_00982388 .delay (2,2,2) L_00982388/d;
v00981010_0 .alias "CLK", 0 0, v00981A08_0;
v00981748_0 .alias "IN", 7 0, v00982B38_0;
v009816F0_0 .net "INADDRESS", 2 0, v00981A60_0; 1 drivers
v00981328_0 .alias "OUT1", 7 0, v00981C70_0;
v00981958_0 .net "OUT1ADDRESS", 2 0, v00983168_0; 1 drivers
v00980EB0_0 .alias "OUT2", 7 0, v00981CC8_0;
v00981538_0 .net "OUT2ADDRESS", 2 0, v00982C98_0; 1 drivers
v00980F08_0 .alias "RESET", 0 0, v00982C40_0;
v00980FB8 .array "Registers", 7 0, 7 0;
v00981118_0 .net "WRITE", 0 0, v00982DF8_0; 1 drivers
v00981170_0 .net *"_s0", 7 0, L_00983110; 1 drivers
v009811C8_0 .net *"_s4", 7 0, L_00982718; 1 drivers
v009813D8_0 .var/i "i", 31 0;
L_00983110 .array/port v00980FB8, v00983168_0;
L_00982718 .array/port v00980FB8, v00982C98_0;
S_0092AC10 .scope module, "t1" "twosCompliment" 2 98, 2 284, S_0092B518;
 .timescale 0 0;
L_00982238 .functor NOT 9, L_009827C8, C4<000000000>, C4<000000000>, C4<000000000>;
v009817A0_0 .alias "DATA", 7 0, v00981CC8_0;
v00981380_0 .alias "OUT", 7 0, v00981DD0_0;
v009815E8_0 .net *"_s0", 8 0, L_009827C8; 1 drivers
v00981640_0 .net *"_s10", 22 0, C4<00000000000000000000000>; 1 drivers
v00981850_0 .net *"_s11", 31 0, L_00982820; 1 drivers
v009812D0_0 .net *"_s12", 31 0, L_00982928; 1 drivers
v00981430_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v009810C0_0 .net *"_s4", 8 0, L_00982238; 1 drivers
v009818A8_0 .net *"_s6", 31 0, C4<00000000000000000000000000000001>; 1 drivers
L_009827C8 .concat [ 8 1 0 0], L_00982388, C4<0>;
L_00982820 .concat [ 9 23 0 0], L_00982238, C4<00000000000000000000000>;
L_00982928 .arith/sum 32, L_00982820, C4<00000000000000000000000000000001>;
L_00983320 .delay (1,1,1) L_00983320/d;
L_00983320/d .part L_00982928, 0, 8;
S_0092AB00 .scope module, "m1" "selectMUX" 2 99, 2 351, S_0092B518;
 .timescale 0 0;
v00981590_0 .alias "IN1", 7 0, v00981DD0_0;
v009817F8_0 .alias "IN2", 7 0, v00981CC8_0;
v00981900_0 .var "OUT", 7 0;
v00981488_0 .net "SELECT", 0 0, v00982DA0_0; 1 drivers
E_0094BFB8 .event edge, v00981488_0, v00981590_0, v009817F8_0;
S_0092AA78 .scope module, "m2" "selectMUX" 2 100, 2 351, S_0092B518;
 .timescale 0 0;
v009814E0_0 .net "IN1", 7 0, L_00983638; 1 drivers
v00980F60_0 .alias "IN2", 7 0, v00981D78_0;
v00981068_0 .var "OUT", 7 0;
v00981698_0 .net "SELECT", 0 0, v00982878_0; 1 drivers
E_0094BF78 .event edge, v00981698_0, v009814E0_0, v00980F60_0;
S_0092ADA8 .scope module, "a3" "alu" 2 101, 2 495, S_0092B518;
 .timescale 0 0;
v0097FD68_0 .alias "DATA1", 7 0, v00981C70_0;
v0097FE18_0 .alias/s "DATA2", 7 0, v00983060_0;
v0097FD10_0 .var/s "RESULT", 7 0;
v0097FAA8_0 .net "SELECT", 2 0, v00982A30_0; 1 drivers
v0097FDC0_0 .var "ZERO", 0 0;
v0097FB58_0 .net "a", 7 0, L_009822A8; 1 drivers
v0097FBB0_0 .net "b", 7 0, L_00983378; 1 drivers
v0097FC60_0 .net "c", 7 0, L_009825F0; 1 drivers
v00981278_0 .net "d", 7 0, L_009825B8; 1 drivers
E_0094BE38 .event edge, v0097FAA8_0, v0097F210_0, v0097F6E0_0;
E_0094BD18 .event edge, v0097F9F8_0;
S_0092AF40 .scope module, "ins1" "FORWARD" 2 508, 2 534, S_0092ADA8;
 .timescale 0 0;
L_009822A8/d .functor BUFZ 8, v00981068_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_009822A8 .delay (1,1,1) L_009822A8/d;
v0097FCB8_0 .alias "DATA", 7 0, v00983060_0;
v0097FA50_0 .alias "OUT", 7 0, v0097FB58_0;
S_0092A9F0 .scope module, "ins2" "ADD" 2 509, 2 545, S_0092ADA8;
 .timescale 0 0;
v0097FC08_0 .alias "DATA1", 7 0, v00981C70_0;
v0097FB00_0 .alias "DATA2", 7 0, v00983060_0;
v0097F9F8_0 .alias "OUT", 7 0, v0097FBB0_0;
L_00983378 .delay (2,2,2) L_00983378/d;
L_00983378/d .arith/sum 8, L_00982190, v00981068_0;
S_0092AEB8 .scope module, "ins5" "AND" 2 510, 2 557, S_0092ADA8;
 .timescale 0 0;
L_009825F0/d .functor AND 8, L_00982190, v00981068_0, C4<11111111>, C4<11111111>;
L_009825F0 .delay (1,1,1) L_009825F0/d;
v0097F688_0 .alias "DATA1", 7 0, v00981C70_0;
v0097F8F0_0 .alias "DATA2", 7 0, v00983060_0;
v0097F9A0_0 .alias "OUT", 7 0, v0097FC60_0;
S_0092AB88 .scope module, "ins6" "OR" 2 511, 2 568, S_0092ADA8;
 .timescale 0 0;
L_009825B8/d .functor OR 8, L_00982190, v00981068_0, C4<00000000>, C4<00000000>;
L_009825B8 .delay (1,1,1) L_009825B8/d;
v0097F7E8_0 .alias "DATA1", 7 0, v00981C70_0;
v0097F210_0 .alias "DATA2", 7 0, v00983060_0;
v0097F580_0 .alias "OUT", 7 0, v00981278_0;
S_0092A6C0 .scope module, "a4" "and_gate" 2 102, 2 294, S_0092B518;
 .timescale 0 0;
L_00983C40 .functor AND 1, v0097FDC0_0, v00982A88_0, C4<1>, C4<1>;
v0097F0B0_0 .alias "IN1", 0 0, v00982CF0_0;
v0097F478_0 .net "IN2", 0 0, v00982A88_0; 1 drivers
v0097F108_0 .alias "OUT", 0 0, v00981D20_0;
S_0092A7D0 .scope module, "o1" "or_gate" 2 103, 2 303, S_0092B518;
 .timescale 0 0;
L_009838C0 .functor OR 1, L_00983C40, v00982BE8_0, C4<0>, C4<0>;
v0097F3C8_0 .alias "IN1", 0 0, v00981D20_0;
v0097F898_0 .net "IN2", 0 0, v00982BE8_0; 1 drivers
v0097F528_0 .alias "OUT", 0 0, v00982770_0;
S_0092A638 .scope module, "s1" "sign_exteded" 2 104, 2 330, S_0092B518;
 .timescale 0 0;
L_009838F8 .functor BUFZ 8, L_009834D8, C4<00000000>, C4<00000000>, C4<00000000>;
v0097F000_0 .net "IN", 7 0, L_009834D8; 1 drivers
v0097F790_0 .alias "OUT", 31 0, v00981B10_0;
v0097F370_0 .net *"_s3", 7 0, L_009838F8; 1 drivers
v0097F058_0 .net *"_s7", 0 0, L_009833D0; 1 drivers
v0097F5D8_0 .net *"_s8", 23 0, L_00983480; 1 drivers
L_00983428 .part/pv L_009838F8, 0, 8, 32;
L_009831C0 .part/pv L_00983480, 8, 24, 32;
L_009833D0 .part L_009834D8, 7, 1;
LS_00983480_0_0 .concat [ 1 1 1 1], L_009833D0, L_009833D0, L_009833D0, L_009833D0;
LS_00983480_0_4 .concat [ 1 1 1 1], L_009833D0, L_009833D0, L_009833D0, L_009833D0;
LS_00983480_0_8 .concat [ 1 1 1 1], L_009833D0, L_009833D0, L_009833D0, L_009833D0;
LS_00983480_0_12 .concat [ 1 1 1 1], L_009833D0, L_009833D0, L_009833D0, L_009833D0;
LS_00983480_0_16 .concat [ 1 1 1 1], L_009833D0, L_009833D0, L_009833D0, L_009833D0;
LS_00983480_0_20 .concat [ 1 1 1 1], L_009833D0, L_009833D0, L_009833D0, L_009833D0;
LS_00983480_1_0 .concat [ 4 4 4 4], LS_00983480_0_0, LS_00983480_0_4, LS_00983480_0_8, LS_00983480_0_12;
LS_00983480_1_4 .concat [ 4 4 0 0], LS_00983480_0_16, LS_00983480_0_20;
L_00983480 .concat [ 16 8 0 0], LS_00983480_1_0, LS_00983480_1_4;
S_0092B6B0 .scope module, "s2" "shift" 2 105, 2 341, S_0092B518;
 .timescale 0 0;
v0097EEF8_0 .alias/s "IN", 31 0, v00981B10_0;
v0097EFA8_0 .alias/s "OUT", 31 0, v00982B90_0;
v0097F738_0 .net *"_s2", 29 0, L_00983218; 1 drivers
v0097F1B8_0 .net *"_s4", 1 0, C4<00>; 1 drivers
L_00983218 .part RS_0094FFFC, 0, 30;
L_00983530 .concat [ 2 30 0 0], C4<00>, L_00983218;
S_0092B5A0 .scope module, "b1" "branch_adder" 2 106, 2 312, S_0092B518;
 .timescale 0 0;
v0097F4D0_0 .alias "offset", 31 0, v00982B90_0;
v0097F160_0 .alias "out", 31 0, v009819B0_0;
v0097F420_0 .alias "pcNext", 31 0, v00981C18_0;
L_00983588 .delay (2,2,2) L_00983588/d;
L_00983588/d .arith/sum 32, L_00982F58, L_00983530;
S_0092B628 .scope module, "m3" "PCmux" 2 107, 2 365, S_0092B518;
 .timescale 0 0;
v0097F318_0 .alias "IN1", 31 0, v009819B0_0;
v0097F840_0 .alias "IN2", 31 0, v00981C18_0;
v0097EF50_0 .var "OUT", 31 0;
v0097F948_0 .alias "SELECT", 0 0, v00982770_0;
E_0094BDF8 .event edge, v0097F948_0, v0097F318_0, v0097F840_0;
S_0092A858 .scope module, "memory" "data_memory" 2 108, 2 391, S_0092B518;
 .timescale 0 0;
v0092CB08_0 .var *"_s3", 7 0; Local signal
v0092CB60_0 .var *"_s4", 7 0; Local signal
v0092CC68_0 .alias "address", 7 0, v00983008_0;
v0092C740_0 .var "busywait", 0 0;
v0092CCC0_0 .alias "clock", 0 0, v00981A08_0;
v0092CD18_0 .var/i "i", 31 0;
v0092CD70 .array "memory_array", 0 255, 7 0;
v0092C638_0 .net "read", 0 0, v00982EA8_0; 1 drivers
v0092C690_0 .var "readaccess", 0 0;
v0097EEA0_0 .var "readdata", 7 0;
v0097F268_0 .alias "reset", 0 0, v00982C40_0;
v0097F2C0_0 .net "write", 0 0, v009829D8_0; 1 drivers
v0097F630_0 .var "writeaccess", 0 0;
v0097F6E0_0 .alias "writedata", 7 0, v00981C70_0;
E_0094BFF8 .event posedge, v0097F268_0;
E_0094BFD8 .event posedge, v0092CCC0_0;
E_0094BD98 .event edge, v0097F2C0_0, v0092C638_0;
S_0092A968 .scope module, "m4" "selectMUX" 2 109, 2 351, S_0092B518;
 .timescale 0 0;
v0092CBB8_0 .alias "IN1", 7 0, v00982FB0_0;
v0092C950_0 .alias "IN2", 7 0, v00983008_0;
v0092CA58_0 .var "OUT", 7 0;
v0092C9A8_0 .net "SELECT", 0 0, v00982D48_0; 1 drivers
E_0094BDD8 .event edge, v0092C9A8_0, v0092CBB8_0, v0092C950_0;
    .scope S_0092AC98;
T_0 ;
    %wait E_0094BFD8;
    %load/v 8, v00981118_0, 1;
    %load/v 9, v00980F08_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %load/v 8, v00981748_0, 8;
    %ix/getv 3, v009816F0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00980FB8, 0, 8;
t_0 ;
T_0.0 ;
    %load/v 8, v00980F08_0, 1;
    %jmp/0xz  T_0.2, 8;
    %delay 1, 0;
    %set/v v009813D8_0, 0, 32;
T_0.4 ;
    %load/v 8, v009813D8_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_0.5, 5;
    %ix/getv/s 3, v009813D8_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00980FB8, 0, 0;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v009813D8_0, 32;
    %set/v v009813D8_0, 8, 32;
    %jmp T_0.4;
T_0.5 ;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0092AB00;
T_1 ;
    %wait E_0094BFB8;
    %load/v 8, v00981488_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/v 8, v00981590_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00981900_0, 0, 8;
    %jmp T_1.2;
T_1.1 ;
    %load/v 8, v009817F8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00981900_0, 0, 8;
    %jmp T_1.2;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0092AA78;
T_2 ;
    %wait E_0094BF78;
    %load/v 8, v00981698_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/v 8, v009814E0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00981068_0, 0, 8;
    %jmp T_2.2;
T_2.1 ;
    %load/v 8, v00980F60_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00981068_0, 0, 8;
    %jmp T_2.2;
T_2.2 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0092ADA8;
T_3 ;
    %wait E_0094BD18;
    %load/v 8, v0097FBB0_0, 8;
    %mov 16, 0, 1;
    %cmpi/u 8, 0, 9;
    %jmp/0xz  T_3.0, 4;
    %set/v v0097FDC0_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %set/v v0097FDC0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0092ADA8;
T_4 ;
    %wait E_0094BE38;
    %load/v 8, v0097FAA8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_4.3, 6;
    %cassign/v v0097FD10_0, 0, 8;
    %jmp T_4.5;
T_4.0 ;
    %load/v 8, v0097FB58_0, 8;
    %cassign/v v0097FD10_0, 8, 8;
    %cassign/link v0097FD10_0, v0097FB58_0;
    %jmp T_4.5;
T_4.1 ;
    %load/v 16, v0097FBB0_0, 8;
    %cassign/v v0097FD10_0, 16, 8;
    %cassign/link v0097FD10_0, v0097FBB0_0;
    %jmp T_4.5;
T_4.2 ;
    %load/v 24, v0097FC60_0, 8;
    %cassign/v v0097FD10_0, 24, 8;
    %cassign/link v0097FD10_0, v0097FC60_0;
    %jmp T_4.5;
T_4.3 ;
    %load/v 32, v00981278_0, 8;
    %cassign/v v0097FD10_0, 32, 8;
    %cassign/link v0097FD10_0, v00981278_0;
    %jmp T_4.5;
T_4.5 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0092A638;
T_5 ;
    %end;
    .thread T_5;
    .scope S_0092B628;
T_6 ;
    %wait E_0094BDF8;
    %load/v 40, v0097F948_0, 1;
    %cmpi/u 40, 1, 1;
    %jmp/1 T_6.0, 6;
    %cmpi/u 40, 0, 1;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/v 40, v0097F318_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0097EF50_0, 0, 40;
    %jmp T_6.2;
T_6.1 ;
    %load/v 40, v0097F840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0097EF50_0, 0, 40;
    %jmp T_6.2;
T_6.2 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0092A858;
T_7 ;
    %wait E_0094BD98;
    %load/v 40, v0092C638_0, 1;
    %load/v 41, v0097F2C0_0, 1;
    %or 40, 41, 1;
    %jmp/0  T_7.0, 40;
    %mov 41, 1, 1;
    %jmp/1  T_7.2, 40;
T_7.0 ; End of true expr.
    %jmp/0  T_7.1, 40;
 ; End of false expr.
    %blend  41, 0, 1; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 41, 0, 1; Return false value
T_7.2 ;
    %set/v v0092C740_0, 41, 1;
    %load/v 40, v0092C638_0, 1;
    %load/v 41, v0097F2C0_0, 1;
    %inv 41, 1;
    %and 40, 41, 1;
    %jmp/0  T_7.3, 40;
    %mov 41, 1, 1;
    %jmp/1  T_7.5, 40;
T_7.3 ; End of true expr.
    %jmp/0  T_7.4, 40;
 ; End of false expr.
    %blend  41, 0, 1; Condition unknown.
    %jmp  T_7.5;
T_7.4 ;
    %mov 41, 0, 1; Return false value
T_7.5 ;
    %set/v v0092C690_0, 41, 1;
    %load/v 40, v0092C638_0, 1;
    %inv 40, 1;
    %load/v 41, v0097F2C0_0, 1;
    %and 40, 41, 1;
    %jmp/0  T_7.6, 40;
    %mov 41, 1, 1;
    %jmp/1  T_7.8, 40;
T_7.6 ; End of true expr.
    %jmp/0  T_7.7, 40;
 ; End of false expr.
    %blend  41, 0, 1; Condition unknown.
    %jmp  T_7.8;
T_7.7 ;
    %mov 41, 0, 1; Return false value
T_7.8 ;
    %set/v v0097F630_0, 41, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0092A858;
T_8 ;
    %wait E_0094BFD8;
    %load/v 40, v0092C690_0, 1;
    %jmp/0xz  T_8.0, 40;
    %ix/getv 3, v0092CC68_0;
    %load/av 40, v0092CD70, 8;
    %set/v v0092CB08_0, 40, 8;
    %movi 40, 40, 7;
    %ix/get 0, 40, 7;
    %delayx 0;
    %load/v 40, v0092CB08_0, 8;
    %set/v v0097EEA0_0, 40, 8;
    %set/v v0092C740_0, 0, 1;
    %set/v v0092C690_0, 0, 1;
T_8.0 ;
    %load/v 40, v0097F630_0, 1;
    %jmp/0xz  T_8.2, 40;
    %load/v 40, v0097F6E0_0, 8;
    %set/v v0092CB60_0, 40, 8;
    %movi 40, 40, 7;
    %ix/get 0, 40, 7;
    %delayx 0;
    %load/v 40, v0092CB60_0, 8;
    %ix/getv 3, v0092CC68_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0092CD70, 40, 8;
t_2 ;
    %set/v v0092C740_0, 0, 1;
    %set/v v0097F630_0, 0, 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0092A858;
T_9 ;
    %wait E_0094BFF8;
    %load/v 40, v0097F268_0, 1;
    %jmp/0xz  T_9.0, 40;
    %set/v v0092CD18_0, 0, 32;
T_9.2 ;
    %load/v 40, v0092CD18_0, 32;
   %cmpi/s 40, 256, 32;
    %jmp/0xz T_9.3, 5;
    %ix/getv/s 3, v0092CD18_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0092CD70, 0, 8;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 40, v0092CD18_0, 32;
    %set/v v0092CD18_0, 40, 32;
    %jmp T_9.2;
T_9.3 ;
    %set/v v0092C740_0, 0, 1;
    %set/v v0092C690_0, 0, 1;
    %set/v v0097F630_0, 0, 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0092A968;
T_10 ;
    %wait E_0094BDD8;
    %load/v 40, v0092C9A8_0, 1;
    %cmpi/u 40, 1, 1;
    %jmp/1 T_10.0, 6;
    %cmpi/u 40, 0, 1;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/v 40, v0092CBB8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0092CA58_0, 0, 40;
    %jmp T_10.2;
T_10.1 ;
    %load/v 40, v0092C950_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0092CA58_0, 0, 40;
    %jmp T_10.2;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0092B518;
T_11 ;
    %wait E_0094BFD8;
    %load/v 40, v00981BC0_0, 1;
    %jmp/0xz  T_11.0, 40;
    %delay 40, 0;
    %load/v 40, v009828D0_0, 32;
    %set/v v00982AE0_0, 40, 32;
    %jmp T_11.1;
T_11.0 ;
    %delay 1, 0;
    %load/v 40, v009828D0_0, 32;
    %set/v v00982AE0_0, 40, 32;
    %load/v 40, v00982C40_0, 1;
    %jmp/0xz  T_11.2, 40;
    %set/v v00982AE0_0, 0, 32;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0092B518;
T_12 ;
    %wait E_0094BC58;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.0, 4;
    %load/x1p 40, v00981B68_0, 3;
    %jmp T_12.1;
T_12.0 ;
    %mov 40, 2, 3;
T_12.1 ;
; Save base=40 wid=3 in lookaside.
    %set/v v00981A60_0, 40, 3;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 40, v00981B68_0, 3;
    %jmp T_12.3;
T_12.2 ;
    %mov 40, 2, 3;
T_12.3 ;
; Save base=40 wid=3 in lookaside.
    %set/v v00983168_0, 40, 3;
    %load/v 40, v00981B68_0, 3; Only need 3 of 32 bits
; Save base=40 wid=3 in lookaside.
    %set/v v00982C98_0, 40, 3;
    %delay 1, 0;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.4, 4;
    %load/x1p 40, v00981B68_0, 8;
    %jmp T_12.5;
T_12.4 ;
    %mov 40, 2, 8;
T_12.5 ;
; Save base=40 wid=8 in lookaside.
    %cmpi/u 40, 0, 8;
    %jmp/1 T_12.6, 6;
    %cmpi/u 40, 1, 8;
    %jmp/1 T_12.7, 6;
    %cmpi/u 40, 2, 8;
    %jmp/1 T_12.8, 6;
    %cmpi/u 40, 3, 8;
    %jmp/1 T_12.9, 6;
    %cmpi/u 40, 4, 8;
    %jmp/1 T_12.10, 6;
    %cmpi/u 40, 5, 8;
    %jmp/1 T_12.11, 6;
    %cmpi/u 40, 6, 8;
    %jmp/1 T_12.12, 6;
    %cmpi/u 40, 7, 8;
    %jmp/1 T_12.13, 6;
    %cmpi/u 40, 8, 8;
    %jmp/1 T_12.14, 6;
    %cmpi/u 40, 9, 8;
    %jmp/1 T_12.15, 6;
    %cmpi/u 40, 10, 8;
    %jmp/1 T_12.16, 6;
    %cmpi/u 40, 11, 8;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.6 ;
    %set/v v00982DF8_0, 1, 1;
    %set/v v00982DA0_0, 0, 1;
    %set/v v00982878_0, 1, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 0, 1;
    %set/v v00982A30_0, 0, 3;
    %set/v v00982D48_0, 0, 1;
    %jmp T_12.18;
T_12.7 ;
    %set/v v00982DF8_0, 1, 1;
    %set/v v00982DA0_0, 0, 1;
    %set/v v00982878_0, 0, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 0, 1;
    %set/v v00982A30_0, 0, 3;
    %set/v v00982D48_0, 0, 1;
    %jmp T_12.18;
T_12.8 ;
    %set/v v00982DF8_0, 1, 1;
    %set/v v00982DA0_0, 0, 1;
    %set/v v00982878_0, 0, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 0, 1;
    %movi 40, 1, 3;
    %set/v v00982A30_0, 40, 3;
    %set/v v00982D48_0, 0, 1;
    %jmp T_12.18;
T_12.9 ;
    %set/v v00982DF8_0, 1, 1;
    %set/v v00982DA0_0, 1, 1;
    %set/v v00982878_0, 0, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 0, 1;
    %movi 40, 1, 3;
    %set/v v00982A30_0, 40, 3;
    %set/v v00982D48_0, 0, 1;
    %jmp T_12.18;
T_12.10 ;
    %set/v v00982DF8_0, 1, 1;
    %set/v v00982DA0_0, 0, 1;
    %set/v v00982878_0, 0, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 0, 1;
    %movi 40, 2, 3;
    %set/v v00982A30_0, 40, 3;
    %set/v v00982D48_0, 0, 1;
    %jmp T_12.18;
T_12.11 ;
    %set/v v00982DF8_0, 1, 1;
    %set/v v00982DA0_0, 0, 1;
    %set/v v00982878_0, 0, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 0, 1;
    %movi 40, 3, 3;
    %set/v v00982A30_0, 40, 3;
    %set/v v00982D48_0, 0, 1;
    %jmp T_12.18;
T_12.12 ;
    %set/v v00982DF8_0, 0, 1;
    %set/v v00982DA0_0, 0, 1;
    %set/v v00982878_0, 0, 1;
    %set/v v00982BE8_0, 1, 1;
    %set/v v00982A88_0, 0, 1;
    %set/v v00982A30_0, 0, 3;
    %set/v v00982D48_0, 0, 1;
    %jmp T_12.18;
T_12.13 ;
    %set/v v00982DF8_0, 0, 1;
    %set/v v00982DA0_0, 1, 1;
    %set/v v00982878_0, 0, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 1, 1;
    %movi 40, 1, 3;
    %set/v v00982A30_0, 40, 3;
    %set/v v00982D48_0, 0, 1;
    %jmp T_12.18;
T_12.14 ;
    %set/v v00982DF8_0, 1, 1;
    %set/v v00982DA0_0, 0, 1;
    %set/v v00982878_0, 0, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 0, 1;
    %set/v v00982A30_0, 0, 3;
    %set/v v00982D48_0, 1, 1;
    %set/v v00982EA8_0, 1, 1;
    %set/v v009829D8_0, 0, 1;
    %jmp T_12.18;
T_12.15 ;
    %set/v v00982DF8_0, 1, 1;
    %set/v v00982DA0_0, 0, 1;
    %set/v v00982878_0, 1, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 0, 1;
    %set/v v00982A30_0, 0, 3;
    %set/v v00982D48_0, 1, 1;
    %set/v v00982EA8_0, 1, 1;
    %set/v v009829D8_0, 0, 1;
    %jmp T_12.18;
T_12.16 ;
    %set/v v00982DF8_0, 0, 1;
    %set/v v00982DA0_0, 0, 1;
    %set/v v00982878_0, 0, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 0, 1;
    %set/v v00982A30_0, 0, 3;
    %set/v v00982D48_0, 0, 1;
    %set/v v00982EA8_0, 0, 1;
    %set/v v009829D8_0, 1, 1;
    %jmp T_12.18;
T_12.17 ;
    %set/v v00982DF8_0, 0, 1;
    %set/v v00982DA0_0, 0, 1;
    %set/v v00982878_0, 1, 1;
    %set/v v00982BE8_0, 0, 1;
    %set/v v00982A88_0, 0, 1;
    %set/v v00982A30_0, 0, 3;
    %set/v v00982D48_0, 0, 1;
    %set/v v00982EA8_0, 0, 1;
    %set/v v009829D8_0, 1, 1;
    %jmp T_12.18;
T_12.18 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0092B1E8;
T_13 ;
    %wait E_0094C018;
    %delay 2, 0;
    %ix/getv 3, v009830B8_0;
    %load/av 40, v00982F00, 8;
    %ix/load 0, 1, 0;
    %load/vp0 72, v009830B8_0, 32;
    %ix/get 3, 72, 32;
    %load/av 48, v00982F00, 8;
    %ix/load 0, 2, 0;
    %load/vp0 72, v009830B8_0, 32;
    %ix/get 3, 72, 32;
    %load/av 56, v00982F00, 8;
    %ix/load 0, 3, 0;
    %load/vp0 72, v009830B8_0, 32;
    %ix/get 3, 72, 32;
    %load/av 64, v00982F00, 8;
    %set/v v00982E50_0, 40, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0092B1E8;
T_14 ;
    %vpi_call 2 40 "$readmemb", "instr_mem.mem", v00982F00;
    %end;
    .thread T_14;
    .scope S_0092B1E8;
T_15 ;
    %vpi_call 2 54 "$dumpfile", "cpu_wavedata.vcd";
    %vpi_call 2 55 "$dumpvars", 1'sb0, S_0092B1E8;
    %set/v v009826C0_0, 0, 1;
    %set/v v00982980_0, 0, 1;
    %delay 2, 0;
    %set/v v00982980_0, 1, 1;
    %delay 4, 0;
    %set/v v00982980_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 69 "$finish";
    %end;
    .thread T_15;
    .scope S_0092B1E8;
T_16 ;
    %delay 4, 0;
    %load/v 40, v009826C0_0, 1;
    %inv 40, 1;
    %set/v v009826C0_0, 40, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpufinal.v";
