<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog>
        <logs message="ERROR: [HLS 200-70] Cannot find any design unit to elaborate.&#xA;Error in linking the design.&#xA;    while executing&#xA;&quot;source /media/kidre/Dati/GIT_TEST/IP_HLS_PROVA/WRITER_AXILITE/solution1/csynth.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /media/kidre/Dati/GIT_TEST/IP_HLS_PROVA/WRITER_AXILITE/solution1/csynth.tcl&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xA;    invoked from within&#xA;&quot;hls_proc $argv&quot;&#xA;" projectName="WRITER_AXILITE" solutionName="solution1" date="2020-09-02T09:56:36.821+0200"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-40] Cannot find source file axis_to_ddr_writer.cpp; skipping it." projectName="WRITER_AXILITE" solutionName="solution1" date="2020-09-02T09:56:36.805+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'axis_to_ddr_writer.cpp'" projectName="WRITER_AXILITE" solutionName="solution1" date="2020-09-02T09:56:36.583+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
