/* Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPM240T100) Path("L:/VHDL/Intel_FPGA_Projects/UART_Transmitter/output_files/") File("uart_tx.pof") MfrSpec(OpMask(7) SEC_Device(EPM240T100) Child_OpMask(2 7 7));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
