{"vcs1":{"timestamp_begin":1701292449.879426937, "rt":0.70, "ut":0.33, "st":0.30}}
{"vcselab":{"timestamp_begin":1701292450.676948601, "rt":0.91, "ut":0.57, "st":0.28}}
{"link":{"timestamp_begin":1701292451.647440013, "rt":0.54, "ut":0.18, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701292449.116700440}
{"VCS_COMP_START_TIME": 1701292449.116700440}
{"VCS_COMP_END_TIME": 1701292453.112022845}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 336940}}
{"stitch_vcselab": {"peak_mem": 222604}}
