{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453755286433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453755286433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 12:54:46 2016 " "Processing started: Mon Jan 25 12:54:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453755286433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453755286433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_core -c simple_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_core -c simple_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453755286434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1453755286668 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simple_core.sv(44) " "Verilog HDL information at simple_core.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "../src/simple_core.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_core.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1453755296854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/risanche/desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/risanche/desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_core " "Found entity 1: simple_core" {  } { { "../src/simple_core.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_core.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453755296856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453755296856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/risanche/desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/risanche/desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_file " "Found entity 1: simple_reg_file" {  } { { "../src/simple_reg_file.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_reg_file.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453755296857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453755296857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/risanche/desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/risanche/desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_imem " "Found entity 1: simple_imem" {  } { { "../src/simple_imem.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_imem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453755296859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453755296859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/risanche/desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/risanche/desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_definitions (SystemVerilog) " "Found design unit 1: simple_definitions (SystemVerilog)" {  } { { "../src/simple_definitions.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_definitions.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453755296860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453755296860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/risanche/desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/risanche/desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_alu " "Found entity 1: simple_alu" {  } { { "../src/simple_alu.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_alu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453755296861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453755296861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_result_valid simple_core.sv(90) " "Verilog HDL Implicit Net warning at simple_core.sv(90): created implicit net for \"alu_result_valid\"" {  } { { "../src/simple_core.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_core.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453755296862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_core " "Elaborating entity \"simple_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453755296883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_wen simple_core.sv(27) " "Verilog HDL or VHDL warning at simple_core.sv(27): object \"rf_wen\" assigned a value but never read" {  } { { "../src/simple_core.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_core.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1453755296883 "|simple_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 simple_core.sv(54) " "Verilog HDL assignment warning at simple_core.sv(54): truncated value with size 32 to match size of target (3)" {  } { { "../src/simple_core.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_core.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453755296884 "|simple_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_imem simple_imem:imem " "Elaborating entity \"simple_imem\" for hierarchy \"simple_imem:imem\"" {  } { { "../src/simple_core.sv" "imem" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_core.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453755296901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_reg_file simple_reg_file:rf " "Elaborating entity \"simple_reg_file\" for hierarchy \"simple_reg_file:rf\"" {  } { { "../src/simple_core.sv" "rf" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_core.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453755296903 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RF.data_a 0 simple_reg_file.sv(26) " "Net \"RF.data_a\" at simple_reg_file.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "../src/simple_reg_file.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_reg_file.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1453755296903 "|simple_core|simple_reg_file:rf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RF.waddr_a 0 simple_reg_file.sv(26) " "Net \"RF.waddr_a\" at simple_reg_file.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "../src/simple_reg_file.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_reg_file.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1453755296904 "|simple_core|simple_reg_file:rf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RF.we_a 0 simple_reg_file.sv(26) " "Net \"RF.we_a\" at simple_reg_file.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "../src/simple_reg_file.sv" "" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_reg_file.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1453755296904 "|simple_core|simple_reg_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_alu simple_alu:alu " "Elaborating entity \"simple_alu\" for hierarchy \"simple_alu:alu\"" {  } { { "../src/simple_core.sv" "alu" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_core.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453755296904 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_reg_file:rf\|RF " "RAM logic \"simple_reg_file:rf\|RF\" is uninferred due to inappropriate RAM size" {  } { { "../src/simple_reg_file.sv" "RF" { Text "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/src/simple_reg_file.sv" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1453755297155 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1453755297155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1453755297465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/prj/output_files/simple_core.map.smsg " "Generated suppressed messages file C:/Users/risanche/Desktop/ucsdcse141l-labs-368c70ae0b2b/lab2/simple_core/prj/output_files/simple_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1453755297808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453755297893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453755297893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453755297943 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453755297943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453755297943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453755297943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453755297969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 12:54:57 2016 " "Processing ended: Mon Jan 25 12:54:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453755297969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453755297969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453755297969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453755297969 ""}
