

#define SOC_PIC_NUM_INTERRUPTS 112
#define SOC_PIC_CTRL_ADDR 0x03000000
#define SOC_TMR_CTRL_ADDR 0x02000000
