
UART_DMA_407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000548c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  0800561c  0800561c  0001561c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058ac  080058ac  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  080058ac  080058ac  000158ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058b4  080058b4  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058b4  080058b4  000158b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080058b8  080058b8  000158b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080058bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          0000020c  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000029c  2000029c  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010c23  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000216b  00000000  00000000  00030ce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d40  00000000  00000000  00032e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c78  00000000  00000000  00033b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022056  00000000  00000000  00034808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000efb4  00000000  00000000  0005685e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc764  00000000  00000000  00065812  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00131f76  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003fec  00000000  00000000  00131fcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005604 	.word	0x08005604

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08005604 	.word	0x08005604

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96e 	b.w	8000594 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468c      	mov	ip, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f040 8083 	bne.w	80003e6 <__udivmoddi4+0x116>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d947      	bls.n	8000376 <__udivmoddi4+0xa6>
 80002e6:	fab2 f282 	clz	r2, r2
 80002ea:	b142      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ec:	f1c2 0020 	rsb	r0, r2, #32
 80002f0:	fa24 f000 	lsr.w	r0, r4, r0
 80002f4:	4091      	lsls	r1, r2
 80002f6:	4097      	lsls	r7, r2
 80002f8:	ea40 0c01 	orr.w	ip, r0, r1
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbbc f6f8 	udiv	r6, ip, r8
 8000308:	fa1f fe87 	uxth.w	lr, r7
 800030c:	fb08 c116 	mls	r1, r8, r6, ip
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb06 f10e 	mul.w	r1, r6, lr
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000322:	f080 8119 	bcs.w	8000558 <__udivmoddi4+0x288>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8116 	bls.w	8000558 <__udivmoddi4+0x288>
 800032c:	3e02      	subs	r6, #2
 800032e:	443b      	add	r3, r7
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0f8 	udiv	r0, r3, r8
 8000338:	fb08 3310 	mls	r3, r8, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fe0e 	mul.w	lr, r0, lr
 8000344:	45a6      	cmp	lr, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8105 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8102 	bls.w	800055c <__udivmoddi4+0x28c>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	2600      	movs	r6, #0
 8000366:	b11d      	cbz	r5, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c5 4300 	strd	r4, r3, [r5]
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xaa>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f282 	clz	r2, r2
 800037e:	2a00      	cmp	r2, #0
 8000380:	d150      	bne.n	8000424 <__udivmoddi4+0x154>
 8000382:	1bcb      	subs	r3, r1, r7
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	fa1f f887 	uxth.w	r8, r7
 800038c:	2601      	movs	r6, #1
 800038e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000392:	0c21      	lsrs	r1, r4, #16
 8000394:	fb0e 331c 	mls	r3, lr, ip, r3
 8000398:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800039c:	fb08 f30c 	mul.w	r3, r8, ip
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0xe2>
 80003ac:	428b      	cmp	r3, r1
 80003ae:	f200 80e9 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003b2:	4684      	mov	ip, r0
 80003b4:	1ac9      	subs	r1, r1, r3
 80003b6:	b2a3      	uxth	r3, r4
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003c4:	fb08 f800 	mul.w	r8, r8, r0
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	d907      	bls.n	80003dc <__udivmoddi4+0x10c>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x10a>
 80003d4:	45a0      	cmp	r8, r4
 80003d6:	f200 80d9 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003da:	4618      	mov	r0, r3
 80003dc:	eba4 0408 	sub.w	r4, r4, r8
 80003e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e4:	e7bf      	b.n	8000366 <__udivmoddi4+0x96>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x12e>
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	f000 80b1 	beq.w	8000552 <__udivmoddi4+0x282>
 80003f0:	2600      	movs	r6, #0
 80003f2:	e9c5 0100 	strd	r0, r1, [r5]
 80003f6:	4630      	mov	r0, r6
 80003f8:	4631      	mov	r1, r6
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f683 	clz	r6, r3
 8000402:	2e00      	cmp	r6, #0
 8000404:	d14a      	bne.n	800049c <__udivmoddi4+0x1cc>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0x140>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80b8 	bhi.w	8000580 <__udivmoddi4+0x2b0>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0103 	sbc.w	r1, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	468c      	mov	ip, r1
 800041a:	2d00      	cmp	r5, #0
 800041c:	d0a8      	beq.n	8000370 <__udivmoddi4+0xa0>
 800041e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000422:	e7a5      	b.n	8000370 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f603 	lsr.w	r6, r0, r3
 800042c:	4097      	lsls	r7, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000436:	40d9      	lsrs	r1, r3
 8000438:	4330      	orrs	r0, r6
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000440:	fa1f f887 	uxth.w	r8, r7
 8000444:	fb0e 1116 	mls	r1, lr, r6, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb06 f108 	mul.w	r1, r6, r8
 8000450:	4299      	cmp	r1, r3
 8000452:	fa04 f402 	lsl.w	r4, r4, r2
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x19c>
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	f106 3cff 	add.w	ip, r6, #4294967295
 800045e:	f080 808d 	bcs.w	800057c <__udivmoddi4+0x2ac>
 8000462:	4299      	cmp	r1, r3
 8000464:	f240 808a 	bls.w	800057c <__udivmoddi4+0x2ac>
 8000468:	3e02      	subs	r6, #2
 800046a:	443b      	add	r3, r7
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b281      	uxth	r1, r0
 8000470:	fbb3 f0fe 	udiv	r0, r3, lr
 8000474:	fb0e 3310 	mls	r3, lr, r0, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb00 f308 	mul.w	r3, r0, r8
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x1c4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f100 3cff 	add.w	ip, r0, #4294967295
 800048a:	d273      	bcs.n	8000574 <__udivmoddi4+0x2a4>
 800048c:	428b      	cmp	r3, r1
 800048e:	d971      	bls.n	8000574 <__udivmoddi4+0x2a4>
 8000490:	3802      	subs	r0, #2
 8000492:	4439      	add	r1, r7
 8000494:	1acb      	subs	r3, r1, r3
 8000496:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800049a:	e778      	b.n	800038e <__udivmoddi4+0xbe>
 800049c:	f1c6 0c20 	rsb	ip, r6, #32
 80004a0:	fa03 f406 	lsl.w	r4, r3, r6
 80004a4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004a8:	431c      	orrs	r4, r3
 80004aa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ae:	fa01 f306 	lsl.w	r3, r1, r6
 80004b2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ba:	431f      	orrs	r7, r3
 80004bc:	0c3b      	lsrs	r3, r7, #16
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fa1f f884 	uxth.w	r8, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ce:	fb09 fa08 	mul.w	sl, r9, r8
 80004d2:	458a      	cmp	sl, r1
 80004d4:	fa02 f206 	lsl.w	r2, r2, r6
 80004d8:	fa00 f306 	lsl.w	r3, r0, r6
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x220>
 80004de:	1861      	adds	r1, r4, r1
 80004e0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e4:	d248      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 80004e6:	458a      	cmp	sl, r1
 80004e8:	d946      	bls.n	8000578 <__udivmoddi4+0x2a8>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4421      	add	r1, r4
 80004f0:	eba1 010a 	sub.w	r1, r1, sl
 80004f4:	b2bf      	uxth	r7, r7
 80004f6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fa:	fb0e 1110 	mls	r1, lr, r0, r1
 80004fe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000502:	fb00 f808 	mul.w	r8, r0, r8
 8000506:	45b8      	cmp	r8, r7
 8000508:	d907      	bls.n	800051a <__udivmoddi4+0x24a>
 800050a:	19e7      	adds	r7, r4, r7
 800050c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000510:	d22e      	bcs.n	8000570 <__udivmoddi4+0x2a0>
 8000512:	45b8      	cmp	r8, r7
 8000514:	d92c      	bls.n	8000570 <__udivmoddi4+0x2a0>
 8000516:	3802      	subs	r0, #2
 8000518:	4427      	add	r7, r4
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	eba7 0708 	sub.w	r7, r7, r8
 8000522:	fba0 8902 	umull	r8, r9, r0, r2
 8000526:	454f      	cmp	r7, r9
 8000528:	46c6      	mov	lr, r8
 800052a:	4649      	mov	r1, r9
 800052c:	d31a      	bcc.n	8000564 <__udivmoddi4+0x294>
 800052e:	d017      	beq.n	8000560 <__udivmoddi4+0x290>
 8000530:	b15d      	cbz	r5, 800054a <__udivmoddi4+0x27a>
 8000532:	ebb3 020e 	subs.w	r2, r3, lr
 8000536:	eb67 0701 	sbc.w	r7, r7, r1
 800053a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800053e:	40f2      	lsrs	r2, r6
 8000540:	ea4c 0202 	orr.w	r2, ip, r2
 8000544:	40f7      	lsrs	r7, r6
 8000546:	e9c5 2700 	strd	r2, r7, [r5]
 800054a:	2600      	movs	r6, #0
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e70b      	b.n	8000370 <__udivmoddi4+0xa0>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e9      	b.n	8000330 <__udivmoddi4+0x60>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fd      	b.n	800035c <__udivmoddi4+0x8c>
 8000560:	4543      	cmp	r3, r8
 8000562:	d2e5      	bcs.n	8000530 <__udivmoddi4+0x260>
 8000564:	ebb8 0e02 	subs.w	lr, r8, r2
 8000568:	eb69 0104 	sbc.w	r1, r9, r4
 800056c:	3801      	subs	r0, #1
 800056e:	e7df      	b.n	8000530 <__udivmoddi4+0x260>
 8000570:	4608      	mov	r0, r1
 8000572:	e7d2      	b.n	800051a <__udivmoddi4+0x24a>
 8000574:	4660      	mov	r0, ip
 8000576:	e78d      	b.n	8000494 <__udivmoddi4+0x1c4>
 8000578:	4681      	mov	r9, r0
 800057a:	e7b9      	b.n	80004f0 <__udivmoddi4+0x220>
 800057c:	4666      	mov	r6, ip
 800057e:	e775      	b.n	800046c <__udivmoddi4+0x19c>
 8000580:	4630      	mov	r0, r6
 8000582:	e74a      	b.n	800041a <__udivmoddi4+0x14a>
 8000584:	f1ac 0c02 	sub.w	ip, ip, #2
 8000588:	4439      	add	r1, r7
 800058a:	e713      	b.n	80003b4 <__udivmoddi4+0xe4>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	e724      	b.n	80003dc <__udivmoddi4+0x10c>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059e:	f000 fe53 	bl	8001248 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a2:	f000 f997 	bl	80008d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a6:	f000 fa87 	bl	8000ab8 <MX_GPIO_Init>
  MX_DMA_Init();
 80005aa:	f000 fa5d 	bl	8000a68 <MX_DMA_Init>
  MX_TIM6_Init();
 80005ae:	f000 f9fb 	bl	80009a8 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 80005b2:	f000 fa2f 	bl	8000a14 <MX_USART2_UART_Init>
  HAL_UART_Receive_DMA(&huart2, rx_buff, 20);
#endif

#ifdef TELNET
 // printf("Username: ");
  printf("*********************************************\r\n"
 80005b6:	48ab      	ldr	r0, [pc, #684]	; (8000864 <main+0x2cc>)
 80005b8:	f004 f874 	bl	80046a4 <puts>
		 "*     Telnet connection started....         *\r\n "
		 "*********************************************\r\n");
  telnet_init();
 80005bc:	f000 fb66 	bl	8000c8c <telnet_init>
  while (1)
  {

#ifdef TELNET

	  if(stage==INIT)
 80005c0:	4ba9      	ldr	r3, [pc, #676]	; (8000868 <main+0x2d0>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d101      	bne.n	80005cc <main+0x34>
	  {
		  telnet_init();
 80005c8:	f000 fb60 	bl	8000c8c <telnet_init>
	  }

	  if(recieved)
 80005cc:	4ba7      	ldr	r3, [pc, #668]	; (800086c <main+0x2d4>)
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	f000 8143 	beq.w	800085c <main+0x2c4>
	  	{
	  		switch(stage)
 80005d6:	4ba4      	ldr	r3, [pc, #656]	; (8000868 <main+0x2d0>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	3b01      	subs	r3, #1
 80005dc:	2b03      	cmp	r3, #3
 80005de:	d8ef      	bhi.n	80005c0 <main+0x28>
 80005e0:	a201      	add	r2, pc, #4	; (adr r2, 80005e8 <main+0x50>)
 80005e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005e6:	bf00      	nop
 80005e8:	080005f9 	.word	0x080005f9
 80005ec:	0800065f 	.word	0x0800065f
 80005f0:	0800075b 	.word	0x0800075b
 80005f4:	0800081f 	.word	0x0800081f
	  //					if(strcmp(input,"telnet"))
	  //					{
	  //						telnet_init();
	  //					}

	  					if(strlen(input)>8)
 80005f8:	489d      	ldr	r0, [pc, #628]	; (8000870 <main+0x2d8>)
 80005fa:	f7ff fdf3 	bl	80001e4 <strlen>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b08      	cmp	r3, #8
 8000602:	d903      	bls.n	800060c <main+0x74>
	  					{
	  						printf("input out of range!!\r\n");
 8000604:	489b      	ldr	r0, [pc, #620]	; (8000874 <main+0x2dc>)
 8000606:	f004 f84d 	bl	80046a4 <puts>
	  						HAL_UART_Receive_DMA(&huart2,&rx_data, 1);
	  						rx_data=0;
	  						j=0;
	  						recieved=FALSE;
	  					}
	  					break;
 800060a:	e12a      	b.n	8000862 <main+0x2ca>
	  						memcpy(input_user,input,strlen(input));
 800060c:	4898      	ldr	r0, [pc, #608]	; (8000870 <main+0x2d8>)
 800060e:	f7ff fde9 	bl	80001e4 <strlen>
 8000612:	4603      	mov	r3, r0
 8000614:	461a      	mov	r2, r3
 8000616:	4996      	ldr	r1, [pc, #600]	; (8000870 <main+0x2d8>)
 8000618:	4897      	ldr	r0, [pc, #604]	; (8000878 <main+0x2e0>)
 800061a:	f003 ffbf 	bl	800459c <memcpy>
	  						memset(input,0,sizeof(input));
 800061e:	2214      	movs	r2, #20
 8000620:	2100      	movs	r1, #0
 8000622:	4893      	ldr	r0, [pc, #588]	; (8000870 <main+0x2d8>)
 8000624:	f003 ffc8 	bl	80045b8 <memset>
	  						sprintf(input,"\n\rPassword: ");
 8000628:	4994      	ldr	r1, [pc, #592]	; (800087c <main+0x2e4>)
 800062a:	4891      	ldr	r0, [pc, #580]	; (8000870 <main+0x2d8>)
 800062c:	f004 f842 	bl	80046b4 <siprintf>
	  						HAL_UART_Transmit_DMA(&huart2, (uint8_t *)input, sizeof(input));
 8000630:	2214      	movs	r2, #20
 8000632:	498f      	ldr	r1, [pc, #572]	; (8000870 <main+0x2d8>)
 8000634:	4892      	ldr	r0, [pc, #584]	; (8000880 <main+0x2e8>)
 8000636:	f002 fe45 	bl	80032c4 <HAL_UART_Transmit_DMA>
	  						stage=AUTH;
 800063a:	4b8b      	ldr	r3, [pc, #556]	; (8000868 <main+0x2d0>)
 800063c:	2202      	movs	r2, #2
 800063e:	701a      	strb	r2, [r3, #0]
	  						HAL_UART_Receive_DMA(&huart2,&rx_data, 1);
 8000640:	2201      	movs	r2, #1
 8000642:	4990      	ldr	r1, [pc, #576]	; (8000884 <main+0x2ec>)
 8000644:	488e      	ldr	r0, [pc, #568]	; (8000880 <main+0x2e8>)
 8000646:	f002 febb 	bl	80033c0 <HAL_UART_Receive_DMA>
	  						rx_data=0;
 800064a:	4b8e      	ldr	r3, [pc, #568]	; (8000884 <main+0x2ec>)
 800064c:	2200      	movs	r2, #0
 800064e:	701a      	strb	r2, [r3, #0]
	  						j=0;
 8000650:	4b8d      	ldr	r3, [pc, #564]	; (8000888 <main+0x2f0>)
 8000652:	2200      	movs	r2, #0
 8000654:	701a      	strb	r2, [r3, #0]
	  						recieved=FALSE;
 8000656:	4b85      	ldr	r3, [pc, #532]	; (800086c <main+0x2d4>)
 8000658:	2200      	movs	r2, #0
 800065a:	701a      	strb	r2, [r3, #0]
	  					break;
 800065c:	e101      	b.n	8000862 <main+0x2ca>

	  				case AUTH:
	  					if(strlen(input)>8)
 800065e:	4884      	ldr	r0, [pc, #528]	; (8000870 <main+0x2d8>)
 8000660:	f7ff fdc0 	bl	80001e4 <strlen>
 8000664:	4603      	mov	r3, r0
 8000666:	2b08      	cmp	r3, #8
 8000668:	d903      	bls.n	8000672 <main+0xda>
	  					{
	  						printf("input out of range!!\r\n");
 800066a:	4882      	ldr	r0, [pc, #520]	; (8000874 <main+0x2dc>)
 800066c:	f004 f81a 	bl	80046a4 <puts>
	  								stage=EXIT;
	  							}
	  						}
	  					}
	  						//memset(input,0,sizeof(input));
	  						break;
 8000670:	e0f6      	b.n	8000860 <main+0x2c8>
	  						memcpy(input_pass,input,strlen(input));
 8000672:	487f      	ldr	r0, [pc, #508]	; (8000870 <main+0x2d8>)
 8000674:	f7ff fdb6 	bl	80001e4 <strlen>
 8000678:	4603      	mov	r3, r0
 800067a:	461a      	mov	r2, r3
 800067c:	497c      	ldr	r1, [pc, #496]	; (8000870 <main+0x2d8>)
 800067e:	4883      	ldr	r0, [pc, #524]	; (800088c <main+0x2f4>)
 8000680:	f003 ff8c 	bl	800459c <memcpy>
	  						memset(input,0,sizeof(input));
 8000684:	2214      	movs	r2, #20
 8000686:	2100      	movs	r1, #0
 8000688:	4879      	ldr	r0, [pc, #484]	; (8000870 <main+0x2d8>)
 800068a:	f003 ff95 	bl	80045b8 <memset>
	  						for(uint8_t i=0;i<4;i++)
 800068e:	2300      	movs	r3, #0
 8000690:	71fb      	strb	r3, [r7, #7]
 8000692:	e03f      	b.n	8000714 <main+0x17c>
	  							if((strcmp(*(user+i),input_user)==0) && (strcmp(pass[i],input_pass)==0))
 8000694:	79fb      	ldrb	r3, [r7, #7]
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	4a7d      	ldr	r2, [pc, #500]	; (8000890 <main+0x2f8>)
 800069a:	4413      	add	r3, r2
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4976      	ldr	r1, [pc, #472]	; (8000878 <main+0x2e0>)
 80006a0:	4618      	mov	r0, r3
 80006a2:	f7ff fd95 	bl	80001d0 <strcmp>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d130      	bne.n	800070e <main+0x176>
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	4a79      	ldr	r2, [pc, #484]	; (8000894 <main+0x2fc>)
 80006b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006b4:	4975      	ldr	r1, [pc, #468]	; (800088c <main+0x2f4>)
 80006b6:	4618      	mov	r0, r3
 80006b8:	f7ff fd8a 	bl	80001d0 <strcmp>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d125      	bne.n	800070e <main+0x176>
	  								printf("\r\nSuccessfully Authenticated!\r\n");
 80006c2:	4875      	ldr	r0, [pc, #468]	; (8000898 <main+0x300>)
 80006c4:	f003 ffee 	bl	80046a4 <puts>
	  								sprintf(input,"\r\nConfig> ");
 80006c8:	4974      	ldr	r1, [pc, #464]	; (800089c <main+0x304>)
 80006ca:	4869      	ldr	r0, [pc, #420]	; (8000870 <main+0x2d8>)
 80006cc:	f003 fff2 	bl	80046b4 <siprintf>
	  								HAL_UART_Transmit_DMA(&huart2,(uint8_t *) input, strlen(input));
 80006d0:	4867      	ldr	r0, [pc, #412]	; (8000870 <main+0x2d8>)
 80006d2:	f7ff fd87 	bl	80001e4 <strlen>
 80006d6:	4603      	mov	r3, r0
 80006d8:	b29b      	uxth	r3, r3
 80006da:	461a      	mov	r2, r3
 80006dc:	4964      	ldr	r1, [pc, #400]	; (8000870 <main+0x2d8>)
 80006de:	4868      	ldr	r0, [pc, #416]	; (8000880 <main+0x2e8>)
 80006e0:	f002 fdf0 	bl	80032c4 <HAL_UART_Transmit_DMA>
	  								HAL_UART_Receive_DMA(&huart2,&rx_data, 1);
 80006e4:	2201      	movs	r2, #1
 80006e6:	4967      	ldr	r1, [pc, #412]	; (8000884 <main+0x2ec>)
 80006e8:	4865      	ldr	r0, [pc, #404]	; (8000880 <main+0x2e8>)
 80006ea:	f002 fe69 	bl	80033c0 <HAL_UART_Receive_DMA>
	  										rx_data=0;
 80006ee:	4b65      	ldr	r3, [pc, #404]	; (8000884 <main+0x2ec>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	701a      	strb	r2, [r3, #0]
	  										j=0;
 80006f4:	4b64      	ldr	r3, [pc, #400]	; (8000888 <main+0x2f0>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	701a      	strb	r2, [r3, #0]
	  										recieved=FALSE;
 80006fa:	4b5c      	ldr	r3, [pc, #368]	; (800086c <main+0x2d4>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
	  								flag=TRUE;
 8000700:	4b67      	ldr	r3, [pc, #412]	; (80008a0 <main+0x308>)
 8000702:	2201      	movs	r2, #1
 8000704:	701a      	strb	r2, [r3, #0]
	  								stage=CONFIG;
 8000706:	4b58      	ldr	r3, [pc, #352]	; (8000868 <main+0x2d0>)
 8000708:	2203      	movs	r2, #3
 800070a:	701a      	strb	r2, [r3, #0]
	  								break;
 800070c:	e005      	b.n	800071a <main+0x182>
	  						for(uint8_t i=0;i<4;i++)
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	3301      	adds	r3, #1
 8000712:	71fb      	strb	r3, [r7, #7]
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	2b03      	cmp	r3, #3
 8000718:	d9bc      	bls.n	8000694 <main+0xfc>
	  						if(!flag)
 800071a:	4b61      	ldr	r3, [pc, #388]	; (80008a0 <main+0x308>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	f040 809e 	bne.w	8000860 <main+0x2c8>
	  							stage=INIT;
 8000724:	4b50      	ldr	r3, [pc, #320]	; (8000868 <main+0x2d0>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
	  							flag=FALSE;
 800072a:	4b5d      	ldr	r3, [pc, #372]	; (80008a0 <main+0x308>)
 800072c:	2200      	movs	r2, #0
 800072e:	701a      	strb	r2, [r3, #0]
	  							count++;
 8000730:	4b5c      	ldr	r3, [pc, #368]	; (80008a4 <main+0x30c>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	3301      	adds	r3, #1
 8000736:	b2da      	uxtb	r2, r3
 8000738:	4b5a      	ldr	r3, [pc, #360]	; (80008a4 <main+0x30c>)
 800073a:	701a      	strb	r2, [r3, #0]
	  							j=0;
 800073c:	4b52      	ldr	r3, [pc, #328]	; (8000888 <main+0x2f0>)
 800073e:	2200      	movs	r2, #0
 8000740:	701a      	strb	r2, [r3, #0]
	  							if(count>3)
 8000742:	4b58      	ldr	r3, [pc, #352]	; (80008a4 <main+0x30c>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2b03      	cmp	r3, #3
 8000748:	f240 808a 	bls.w	8000860 <main+0x2c8>
	  								printf("\r\nlogin attempt excedded!!\r\n");
 800074c:	4856      	ldr	r0, [pc, #344]	; (80008a8 <main+0x310>)
 800074e:	f003 ffa9 	bl	80046a4 <puts>
	  								stage=EXIT;
 8000752:	4b45      	ldr	r3, [pc, #276]	; (8000868 <main+0x2d0>)
 8000754:	2204      	movs	r2, #4
 8000756:	701a      	strb	r2, [r3, #0]
	  						break;
 8000758:	e082      	b.n	8000860 <main+0x2c8>


	  				case CONFIG:
	  					if(strcmp(input,"exit")==0 ||  strcmp(input,"Z")==0 )
 800075a:	4954      	ldr	r1, [pc, #336]	; (80008ac <main+0x314>)
 800075c:	4844      	ldr	r0, [pc, #272]	; (8000870 <main+0x2d8>)
 800075e:	f7ff fd37 	bl	80001d0 <strcmp>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d006      	beq.n	8000776 <main+0x1de>
 8000768:	4951      	ldr	r1, [pc, #324]	; (80008b0 <main+0x318>)
 800076a:	4841      	ldr	r0, [pc, #260]	; (8000870 <main+0x2d8>)
 800076c:	f7ff fd30 	bl	80001d0 <strcmp>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d10c      	bne.n	8000790 <main+0x1f8>
	  					{
	  						printf("\r\nsession ended!!\r\n");
 8000776:	484f      	ldr	r0, [pc, #316]	; (80008b4 <main+0x31c>)
 8000778:	f003 ff94 	bl	80046a4 <puts>
	  						HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800077c:	2200      	movs	r2, #0
 800077e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000782:	484d      	ldr	r0, [pc, #308]	; (80008b8 <main+0x320>)
 8000784:	f001 fc22 	bl	8001fcc <HAL_GPIO_WritePin>
	  						stage=EXIT;
 8000788:	4b37      	ldr	r3, [pc, #220]	; (8000868 <main+0x2d0>)
 800078a:	2204      	movs	r2, #4
 800078c:	701a      	strb	r2, [r3, #0]
	  										recieved=FALSE;
	  										rx_data=0;
	  										j=0;
	  					}
	  					//memset(input,0,sizeof(input));
	  					break;
 800078e:	e068      	b.n	8000862 <main+0x2ca>
	  						if(strcmp(input,"turn ON LED")==0)
 8000790:	494a      	ldr	r1, [pc, #296]	; (80008bc <main+0x324>)
 8000792:	4837      	ldr	r0, [pc, #220]	; (8000870 <main+0x2d8>)
 8000794:	f7ff fd1c 	bl	80001d0 <strcmp>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d109      	bne.n	80007b2 <main+0x21a>
	  							HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800079e:	2201      	movs	r2, #1
 80007a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007a4:	4844      	ldr	r0, [pc, #272]	; (80008b8 <main+0x320>)
 80007a6:	f001 fc11 	bl	8001fcc <HAL_GPIO_WritePin>
	  							printf("\r\nLED turned ON...\r\n");
 80007aa:	4845      	ldr	r0, [pc, #276]	; (80008c0 <main+0x328>)
 80007ac:	f003 ff7a 	bl	80046a4 <puts>
 80007b0:	e013      	b.n	80007da <main+0x242>
	  						else if(strcmp(input,"turn OFF LED")==0)
 80007b2:	4944      	ldr	r1, [pc, #272]	; (80008c4 <main+0x32c>)
 80007b4:	482e      	ldr	r0, [pc, #184]	; (8000870 <main+0x2d8>)
 80007b6:	f7ff fd0b 	bl	80001d0 <strcmp>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d109      	bne.n	80007d4 <main+0x23c>
	  							HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007c6:	483c      	ldr	r0, [pc, #240]	; (80008b8 <main+0x320>)
 80007c8:	f001 fc00 	bl	8001fcc <HAL_GPIO_WritePin>
	  							printf("\r\nLED turned OFF...\r\n");
 80007cc:	483e      	ldr	r0, [pc, #248]	; (80008c8 <main+0x330>)
 80007ce:	f003 ff69 	bl	80046a4 <puts>
 80007d2:	e002      	b.n	80007da <main+0x242>
	  							printf("\r\ninput is invalid\r\n");
 80007d4:	483d      	ldr	r0, [pc, #244]	; (80008cc <main+0x334>)
 80007d6:	f003 ff65 	bl	80046a4 <puts>
	  						memset(input,0,sizeof(input));
 80007da:	2214      	movs	r2, #20
 80007dc:	2100      	movs	r1, #0
 80007de:	4824      	ldr	r0, [pc, #144]	; (8000870 <main+0x2d8>)
 80007e0:	f003 feea 	bl	80045b8 <memset>
	  						sprintf(input,"Config> ");
 80007e4:	493a      	ldr	r1, [pc, #232]	; (80008d0 <main+0x338>)
 80007e6:	4822      	ldr	r0, [pc, #136]	; (8000870 <main+0x2d8>)
 80007e8:	f003 ff64 	bl	80046b4 <siprintf>
	  						HAL_UART_Transmit_DMA(&huart2, (uint8_t *)input, strlen(input));
 80007ec:	4820      	ldr	r0, [pc, #128]	; (8000870 <main+0x2d8>)
 80007ee:	f7ff fcf9 	bl	80001e4 <strlen>
 80007f2:	4603      	mov	r3, r0
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	461a      	mov	r2, r3
 80007f8:	491d      	ldr	r1, [pc, #116]	; (8000870 <main+0x2d8>)
 80007fa:	4821      	ldr	r0, [pc, #132]	; (8000880 <main+0x2e8>)
 80007fc:	f002 fd62 	bl	80032c4 <HAL_UART_Transmit_DMA>
	  						HAL_UART_Receive_DMA(&huart2,&rx_data, 1);
 8000800:	2201      	movs	r2, #1
 8000802:	4920      	ldr	r1, [pc, #128]	; (8000884 <main+0x2ec>)
 8000804:	481e      	ldr	r0, [pc, #120]	; (8000880 <main+0x2e8>)
 8000806:	f002 fddb 	bl	80033c0 <HAL_UART_Receive_DMA>
	  										recieved=FALSE;
 800080a:	4b18      	ldr	r3, [pc, #96]	; (800086c <main+0x2d4>)
 800080c:	2200      	movs	r2, #0
 800080e:	701a      	strb	r2, [r3, #0]
	  										rx_data=0;
 8000810:	4b1c      	ldr	r3, [pc, #112]	; (8000884 <main+0x2ec>)
 8000812:	2200      	movs	r2, #0
 8000814:	701a      	strb	r2, [r3, #0]
	  										j=0;
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <main+0x2f0>)
 8000818:	2200      	movs	r2, #0
 800081a:	701a      	strb	r2, [r3, #0]
	  					break;
 800081c:	e021      	b.n	8000862 <main+0x2ca>

	  				case EXIT:
	  					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000824:	4824      	ldr	r0, [pc, #144]	; (80008b8 <main+0x320>)
 8000826:	f001 fbd1 	bl	8001fcc <HAL_GPIO_WritePin>
	  					HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800082a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800082e:	4822      	ldr	r0, [pc, #136]	; (80008b8 <main+0x320>)
 8000830:	f001 fbe5 	bl	8001ffe <HAL_GPIO_TogglePin>

	  					memset(input,0,sizeof(input));
 8000834:	2214      	movs	r2, #20
 8000836:	2100      	movs	r1, #0
 8000838:	480d      	ldr	r0, [pc, #52]	; (8000870 <main+0x2d8>)
 800083a:	f003 febd 	bl	80045b8 <memset>
	  					HAL_UART_Receive_DMA(&huart2,&rx_data, 1);
 800083e:	2201      	movs	r2, #1
 8000840:	4910      	ldr	r1, [pc, #64]	; (8000884 <main+0x2ec>)
 8000842:	480f      	ldr	r0, [pc, #60]	; (8000880 <main+0x2e8>)
 8000844:	f002 fdbc 	bl	80033c0 <HAL_UART_Receive_DMA>
	  									recieved=FALSE;
 8000848:	4b08      	ldr	r3, [pc, #32]	; (800086c <main+0x2d4>)
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
	  									rx_data=0;
 800084e:	4b0d      	ldr	r3, [pc, #52]	; (8000884 <main+0x2ec>)
 8000850:	2200      	movs	r2, #0
 8000852:	701a      	strb	r2, [r3, #0]
	  									j=0;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <main+0x2f0>)
 8000856:	2200      	movs	r2, #0
 8000858:	701a      	strb	r2, [r3, #0]

	  					break;
 800085a:	e002      	b.n	8000862 <main+0x2ca>
	  			}
	  	}
 800085c:	bf00      	nop
 800085e:	e6af      	b.n	80005c0 <main+0x28>
	  						break;
 8000860:	bf00      	nop
	  if(stage==INIT)
 8000862:	e6ad      	b.n	80005c0 <main+0x28>
 8000864:	0800565c 	.word	0x0800565c
 8000868:	200000ac 	.word	0x200000ac
 800086c:	200000af 	.word	0x200000af
 8000870:	20000120 	.word	0x20000120
 8000874:	080056ec 	.word	0x080056ec
 8000878:	200001a0 	.word	0x200001a0
 800087c:	08005704 	.word	0x08005704
 8000880:	200001f8 	.word	0x200001f8
 8000884:	200001f4 	.word	0x200001f4
 8000888:	200000ae 	.word	0x200000ae
 800088c:	20000134 	.word	0x20000134
 8000890:	20000000 	.word	0x20000000
 8000894:	20000010 	.word	0x20000010
 8000898:	08005714 	.word	0x08005714
 800089c:	08005734 	.word	0x08005734
 80008a0:	200000ad 	.word	0x200000ad
 80008a4:	200000b0 	.word	0x200000b0
 80008a8:	08005740 	.word	0x08005740
 80008ac:	0800575c 	.word	0x0800575c
 80008b0:	08005764 	.word	0x08005764
 80008b4:	08005768 	.word	0x08005768
 80008b8:	40020c00 	.word	0x40020c00
 80008bc:	0800577c 	.word	0x0800577c
 80008c0:	08005788 	.word	0x08005788
 80008c4:	0800579c 	.word	0x0800579c
 80008c8:	080057ac 	.word	0x080057ac
 80008cc:	080057c4 	.word	0x080057c4
 80008d0:	080057d8 	.word	0x080057d8

080008d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b094      	sub	sp, #80	; 0x50
 80008d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008da:	f107 0320 	add.w	r3, r7, #32
 80008de:	2230      	movs	r2, #48	; 0x30
 80008e0:	2100      	movs	r1, #0
 80008e2:	4618      	mov	r0, r3
 80008e4:	f003 fe68 	bl	80045b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e8:	f107 030c 	add.w	r3, r7, #12
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f8:	2300      	movs	r3, #0
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	4b28      	ldr	r3, [pc, #160]	; (80009a0 <SystemClock_Config+0xcc>)
 80008fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000900:	4a27      	ldr	r2, [pc, #156]	; (80009a0 <SystemClock_Config+0xcc>)
 8000902:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000906:	6413      	str	r3, [r2, #64]	; 0x40
 8000908:	4b25      	ldr	r3, [pc, #148]	; (80009a0 <SystemClock_Config+0xcc>)
 800090a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000910:	60bb      	str	r3, [r7, #8]
 8000912:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000914:	2300      	movs	r3, #0
 8000916:	607b      	str	r3, [r7, #4]
 8000918:	4b22      	ldr	r3, [pc, #136]	; (80009a4 <SystemClock_Config+0xd0>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a21      	ldr	r2, [pc, #132]	; (80009a4 <SystemClock_Config+0xd0>)
 800091e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000922:	6013      	str	r3, [r2, #0]
 8000924:	4b1f      	ldr	r3, [pc, #124]	; (80009a4 <SystemClock_Config+0xd0>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000930:	2301      	movs	r3, #1
 8000932:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000934:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000938:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800093a:	2302      	movs	r3, #2
 800093c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800093e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000942:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000944:	2308      	movs	r3, #8
 8000946:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000948:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800094c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800094e:	2302      	movs	r3, #2
 8000950:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000952:	2307      	movs	r3, #7
 8000954:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000956:	f107 0320 	add.w	r3, r7, #32
 800095a:	4618      	mov	r0, r3
 800095c:	f001 fb6a 	bl	8002034 <HAL_RCC_OscConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000966:	f000 f9dd 	bl	8000d24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096a:	230f      	movs	r3, #15
 800096c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800096e:	2302      	movs	r3, #2
 8000970:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000972:	2300      	movs	r3, #0
 8000974:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000976:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800097a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800097c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000980:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000982:	f107 030c 	add.w	r3, r7, #12
 8000986:	2105      	movs	r1, #5
 8000988:	4618      	mov	r0, r3
 800098a:	f001 fdcb 	bl	8002524 <HAL_RCC_ClockConfig>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000994:	f000 f9c6 	bl	8000d24 <Error_Handler>
  }
}
 8000998:	bf00      	nop
 800099a:	3750      	adds	r7, #80	; 0x50
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40007000 	.word	0x40007000

080009a8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ae:	463b      	mov	r3, r7
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80009b6:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <MX_TIM6_Init+0x64>)
 80009b8:	4a15      	ldr	r2, [pc, #84]	; (8000a10 <MX_TIM6_Init+0x68>)
 80009ba:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84;
 80009bc:	4b13      	ldr	r3, [pc, #76]	; (8000a0c <MX_TIM6_Init+0x64>)
 80009be:	2254      	movs	r2, #84	; 0x54
 80009c0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c2:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <MX_TIM6_Init+0x64>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80009c8:	4b10      	ldr	r3, [pc, #64]	; (8000a0c <MX_TIM6_Init+0x64>)
 80009ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009ce:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009d0:	4b0e      	ldr	r3, [pc, #56]	; (8000a0c <MX_TIM6_Init+0x64>)
 80009d2:	2280      	movs	r2, #128	; 0x80
 80009d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80009d6:	480d      	ldr	r0, [pc, #52]	; (8000a0c <MX_TIM6_Init+0x64>)
 80009d8:	f001 ffd2 	bl	8002980 <HAL_TIM_Base_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80009e2:	f000 f99f 	bl	8000d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009e6:	2300      	movs	r3, #0
 80009e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009ea:	2300      	movs	r3, #0
 80009ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80009ee:	463b      	mov	r3, r7
 80009f0:	4619      	mov	r1, r3
 80009f2:	4806      	ldr	r0, [pc, #24]	; (8000a0c <MX_TIM6_Init+0x64>)
 80009f4:	f002 fa54 	bl	8002ea0 <HAL_TIMEx_MasterConfigSynchronization>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80009fe:	f000 f991 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000a02:	bf00      	nop
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200001ac 	.word	0x200001ac
 8000a10:	40001000 	.word	0x40001000

08000a14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a1a:	4a12      	ldr	r2, [pc, #72]	; (8000a64 <MX_USART2_UART_Init+0x50>)
 8000a1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8000a1e:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a20:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8000a24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a26:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a38:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a3a:	220c      	movs	r2, #12
 8000a3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a3e:	4b08      	ldr	r3, [pc, #32]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a44:	4b06      	ldr	r3, [pc, #24]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a4a:	4805      	ldr	r0, [pc, #20]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a4c:	f002 fab8 	bl	8002fc0 <HAL_UART_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a56:	f000 f965 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200001f8 	.word	0x200001f8
 8000a64:	40004400 	.word	0x40004400

08000a68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	4b10      	ldr	r3, [pc, #64]	; (8000ab4 <MX_DMA_Init+0x4c>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	4a0f      	ldr	r2, [pc, #60]	; (8000ab4 <MX_DMA_Init+0x4c>)
 8000a78:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7e:	4b0d      	ldr	r3, [pc, #52]	; (8000ab4 <MX_DMA_Init+0x4c>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	2010      	movs	r0, #16
 8000a90:	f000 fcd4 	bl	800143c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000a94:	2010      	movs	r0, #16
 8000a96:	f000 fced 	bl	8001474 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	2011      	movs	r0, #17
 8000aa0:	f000 fccc 	bl	800143c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000aa4:	2011      	movs	r0, #17
 8000aa6:	f000 fce5 	bl	8001474 <HAL_NVIC_EnableIRQ>

}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40023800 	.word	0x40023800

08000ab8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abe:	f107 030c 	add.w	r3, r7, #12
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
 8000acc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]
 8000ad2:	4b26      	ldr	r3, [pc, #152]	; (8000b6c <MX_GPIO_Init+0xb4>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad6:	4a25      	ldr	r2, [pc, #148]	; (8000b6c <MX_GPIO_Init+0xb4>)
 8000ad8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000adc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ade:	4b23      	ldr	r3, [pc, #140]	; (8000b6c <MX_GPIO_Init+0xb4>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	607b      	str	r3, [r7, #4]
 8000aee:	4b1f      	ldr	r3, [pc, #124]	; (8000b6c <MX_GPIO_Init+0xb4>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af2:	4a1e      	ldr	r2, [pc, #120]	; (8000b6c <MX_GPIO_Init+0xb4>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	6313      	str	r3, [r2, #48]	; 0x30
 8000afa:	4b1c      	ldr	r3, [pc, #112]	; (8000b6c <MX_GPIO_Init+0xb4>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	607b      	str	r3, [r7, #4]
 8000b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	603b      	str	r3, [r7, #0]
 8000b0a:	4b18      	ldr	r3, [pc, #96]	; (8000b6c <MX_GPIO_Init+0xb4>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	4a17      	ldr	r2, [pc, #92]	; (8000b6c <MX_GPIO_Init+0xb4>)
 8000b10:	f043 0308 	orr.w	r3, r3, #8
 8000b14:	6313      	str	r3, [r2, #48]	; 0x30
 8000b16:	4b15      	ldr	r3, [pc, #84]	; (8000b6c <MX_GPIO_Init+0xb4>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1a:	f003 0308 	and.w	r3, r3, #8
 8000b1e:	603b      	str	r3, [r7, #0]
 8000b20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000b28:	4811      	ldr	r0, [pc, #68]	; (8000b70 <MX_GPIO_Init+0xb8>)
 8000b2a:	f001 fa4f 	bl	8001fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b32:	2300      	movs	r3, #0
 8000b34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	2300      	movs	r3, #0
 8000b38:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3a:	f107 030c 	add.w	r3, r7, #12
 8000b3e:	4619      	mov	r1, r3
 8000b40:	480c      	ldr	r0, [pc, #48]	; (8000b74 <MX_GPIO_Init+0xbc>)
 8000b42:	f001 f8a7 	bl	8001c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000b46:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000b4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b54:	2300      	movs	r3, #0
 8000b56:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b58:	f107 030c 	add.w	r3, r7, #12
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4804      	ldr	r0, [pc, #16]	; (8000b70 <MX_GPIO_Init+0xb8>)
 8000b60:	f001 f898 	bl	8001c94 <HAL_GPIO_Init>

}
 8000b64:	bf00      	nop
 8000b66:	3720      	adds	r7, #32
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40020c00 	.word	0x40020c00
 8000b74:	40020000 	.word	0x40020000

08000b78 <__io_putchar>:

/* USER CODE BEGIN 4 */

PUTCHAR_PROTOTYPE
{  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);   return ch; }
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	1d39      	adds	r1, r7, #4
 8000b82:	f04f 33ff 	mov.w	r3, #4294967295
 8000b86:	2201      	movs	r2, #1
 8000b88:	4803      	ldr	r0, [pc, #12]	; (8000b98 <__io_putchar+0x20>)
 8000b8a:	f002 fa66 	bl	800305a <HAL_UART_Transmit>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4618      	mov	r0, r3
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	200001f8 	.word	0x200001f8

08000b9c <__io_getchar>:

GETCHAR_PROTOTYPE
{ 	uint8_t ch = 0;
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	71fb      	strb	r3, [r7, #7]
/* Clear the Overrun flag just before receiving the first character */
	__HAL_UART_CLEAR_OREFLAG(&huart2);
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	603b      	str	r3, [r7, #0]
 8000baa:	4b0a      	ldr	r3, [pc, #40]	; (8000bd4 <__io_getchar+0x38>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	603b      	str	r3, [r7, #0]
 8000bb2:	4b08      	ldr	r3, [pc, #32]	; (8000bd4 <__io_getchar+0x38>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	603b      	str	r3, [r7, #0]
 8000bba:	683b      	ldr	r3, [r7, #0]
	HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000bbc:	1df9      	adds	r1, r7, #7
 8000bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	4803      	ldr	r0, [pc, #12]	; (8000bd4 <__io_getchar+0x38>)
 8000bc6:	f002 fada 	bl	800317e <HAL_UART_Receive>
	return ch;
 8000bca:	79fb      	ldrb	r3, [r7, #7]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	200001f8 	.word	0x200001f8

08000bd8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_1);
 8000be0:	2102      	movs	r1, #2
 8000be2:	4806      	ldr	r0, [pc, #24]	; (8000bfc <HAL_UART_TxCpltCallback+0x24>)
 8000be4:	f001 fa0b 	bl	8001ffe <HAL_GPIO_TogglePin>
	memset(input,0,sizeof(input));
 8000be8:	2214      	movs	r2, #20
 8000bea:	2100      	movs	r1, #0
 8000bec:	4804      	ldr	r0, [pc, #16]	; (8000c00 <HAL_UART_TxCpltCallback+0x28>)
 8000bee:	f003 fce3 	bl	80045b8 <memset>
}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40020c00 	.word	0x40020c00
 8000c00:	20000120 	.word	0x20000120

08000c04 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
//			HAL_UART_Transmit(&huart2, erase, sizeof(erase), 50);
//			memset(erase,0,sizeof(erase));
//			rx_data=0;
//		}

	if((rx_data != '\r') || j>(sizeof(input)) )
 8000c0c:	4b13      	ldr	r3, [pc, #76]	; (8000c5c <HAL_UART_RxCpltCallback+0x58>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	2b0d      	cmp	r3, #13
 8000c12:	d103      	bne.n	8000c1c <HAL_UART_RxCpltCallback+0x18>
 8000c14:	4b12      	ldr	r3, [pc, #72]	; (8000c60 <HAL_UART_RxCpltCallback+0x5c>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b14      	cmp	r3, #20
 8000c1a:	d917      	bls.n	8000c4c <HAL_UART_RxCpltCallback+0x48>
		{
			input[j]=rx_data;
 8000c1c:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <HAL_UART_RxCpltCallback+0x5c>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	461a      	mov	r2, r3
 8000c22:	4b0e      	ldr	r3, [pc, #56]	; (8000c5c <HAL_UART_RxCpltCallback+0x58>)
 8000c24:	7819      	ldrb	r1, [r3, #0]
 8000c26:	4b0f      	ldr	r3, [pc, #60]	; (8000c64 <HAL_UART_RxCpltCallback+0x60>)
 8000c28:	5499      	strb	r1, [r3, r2]
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c2e:	480e      	ldr	r0, [pc, #56]	; (8000c68 <HAL_UART_RxCpltCallback+0x64>)
 8000c30:	f001 f9e5 	bl	8001ffe <HAL_GPIO_TogglePin>
			HAL_UART_Receive_DMA(&huart2,&rx_data, 1);
 8000c34:	2201      	movs	r2, #1
 8000c36:	4909      	ldr	r1, [pc, #36]	; (8000c5c <HAL_UART_RxCpltCallback+0x58>)
 8000c38:	480c      	ldr	r0, [pc, #48]	; (8000c6c <HAL_UART_RxCpltCallback+0x68>)
 8000c3a:	f002 fbc1 	bl	80033c0 <HAL_UART_Receive_DMA>

			j++;
 8000c3e:	4b08      	ldr	r3, [pc, #32]	; (8000c60 <HAL_UART_RxCpltCallback+0x5c>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	3301      	adds	r3, #1
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <HAL_UART_RxCpltCallback+0x5c>)
 8000c48:	701a      	strb	r2, [r3, #0]
 8000c4a:	e003      	b.n	8000c54 <HAL_UART_RxCpltCallback+0x50>
		}

	else
	{
		recieved=TRUE;
 8000c4c:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <HAL_UART_RxCpltCallback+0x6c>)
 8000c4e:	2201      	movs	r2, #1
 8000c50:	701a      	strb	r2, [r3, #0]
		//printf("\r\n");
	}

#endif

}
 8000c52:	bf00      	nop
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	200001f4 	.word	0x200001f4
 8000c60:	200000ae 	.word	0x200000ae
 8000c64:	20000120 	.word	0x20000120
 8000c68:	40020c00 	.word	0x40020c00
 8000c6c:	200001f8 	.word	0x200001f8
 8000c70:	200000af 	.word	0x200000af

08000c74 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	huart->ErrorCode;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <telnet_init>:

#ifdef TELNET
static void telnet_init(void)
  {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0

#ifdef SPRINTF
	  sprintf(input,"\r\nUsername: ");
 8000c90:	4912      	ldr	r1, [pc, #72]	; (8000cdc <telnet_init+0x50>)
 8000c92:	4813      	ldr	r0, [pc, #76]	; (8000ce0 <telnet_init+0x54>)
 8000c94:	f003 fd0e 	bl	80046b4 <siprintf>
	  //HAL_UART_Transmit(&huart2, input, sizeof(input), 50);
	  HAL_UART_Transmit_DMA(&huart2, (uint8_t *)input, sizeof(input));
 8000c98:	2214      	movs	r2, #20
 8000c9a:	4911      	ldr	r1, [pc, #68]	; (8000ce0 <telnet_init+0x54>)
 8000c9c:	4811      	ldr	r0, [pc, #68]	; (8000ce4 <telnet_init+0x58>)
 8000c9e:	f002 fb11 	bl	80032c4 <HAL_UART_Transmit_DMA>
#else
	  printf("Username :");

#endif

	  stage=START;
 8000ca2:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <telnet_init+0x5c>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	701a      	strb	r2, [r3, #0]
	  flag=FALSE;
 8000ca8:	4b10      	ldr	r3, [pc, #64]	; (8000cec <telnet_init+0x60>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	701a      	strb	r2, [r3, #0]
	  rx_data=0;
 8000cae:	4b10      	ldr	r3, [pc, #64]	; (8000cf0 <telnet_init+0x64>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	701a      	strb	r2, [r3, #0]
	  recieved=FALSE;
 8000cb4:	4b0f      	ldr	r3, [pc, #60]	; (8000cf4 <telnet_init+0x68>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]

	  //memset(input,0,sizeof(input));
	  memset(input_user,0,sizeof(input_user));
 8000cba:	220a      	movs	r2, #10
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	480e      	ldr	r0, [pc, #56]	; (8000cf8 <telnet_init+0x6c>)
 8000cc0:	f003 fc7a 	bl	80045b8 <memset>
	  memset(input_pass,0,sizeof(input_pass));
 8000cc4:	220a      	movs	r2, #10
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	480c      	ldr	r0, [pc, #48]	; (8000cfc <telnet_init+0x70>)
 8000cca:	f003 fc75 	bl	80045b8 <memset>
	  HAL_UART_Receive_DMA(&huart2,&rx_data, 1);
 8000cce:	2201      	movs	r2, #1
 8000cd0:	4907      	ldr	r1, [pc, #28]	; (8000cf0 <telnet_init+0x64>)
 8000cd2:	4804      	ldr	r0, [pc, #16]	; (8000ce4 <telnet_init+0x58>)
 8000cd4:	f002 fb74 	bl	80033c0 <HAL_UART_Receive_DMA>
  }
 8000cd8:	bf00      	nop
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	080057e4 	.word	0x080057e4
 8000ce0:	20000120 	.word	0x20000120
 8000ce4:	200001f8 	.word	0x200001f8
 8000ce8:	200000ac 	.word	0x200000ac
 8000cec:	200000ad 	.word	0x200000ad
 8000cf0:	200001f4 	.word	0x200001f4
 8000cf4:	200000af 	.word	0x200000af
 8000cf8:	200001a0 	.word	0x200001a0
 8000cfc:	20000134 	.word	0x20000134

08000d00 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a04      	ldr	r2, [pc, #16]	; (8000d20 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d101      	bne.n	8000d16 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d12:	f000 fabb 	bl	800128c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40010000 	.word	0x40010000

08000d24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d28:	b672      	cpsid	i
}
 8000d2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d2c:	e7fe      	b.n	8000d2c <Error_Handler+0x8>
	...

08000d30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d36:	2300      	movs	r3, #0
 8000d38:	607b      	str	r3, [r7, #4]
 8000d3a:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d3e:	4a0f      	ldr	r2, [pc, #60]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d44:	6453      	str	r3, [r2, #68]	; 0x44
 8000d46:	4b0d      	ldr	r3, [pc, #52]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	603b      	str	r3, [r7, #0]
 8000d56:	4b09      	ldr	r3, [pc, #36]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5a:	4a08      	ldr	r2, [pc, #32]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d60:	6413      	str	r3, [r2, #64]	; 0x40
 8000d62:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <HAL_MspInit+0x4c>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	603b      	str	r3, [r7, #0]
 8000d6c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d6e:	2007      	movs	r0, #7
 8000d70:	f000 fb59 	bl	8001426 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d74:	bf00      	nop
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40023800 	.word	0x40023800

08000d80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a0b      	ldr	r2, [pc, #44]	; (8000dbc <HAL_TIM_Base_MspInit+0x3c>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d10d      	bne.n	8000dae <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	4b0a      	ldr	r3, [pc, #40]	; (8000dc0 <HAL_TIM_Base_MspInit+0x40>)
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	4a09      	ldr	r2, [pc, #36]	; (8000dc0 <HAL_TIM_Base_MspInit+0x40>)
 8000d9c:	f043 0310 	orr.w	r3, r3, #16
 8000da0:	6413      	str	r3, [r2, #64]	; 0x40
 8000da2:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <HAL_TIM_Base_MspInit+0x40>)
 8000da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da6:	f003 0310 	and.w	r3, r3, #16
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000dae:	bf00      	nop
 8000db0:	3714      	adds	r7, #20
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	40001000 	.word	0x40001000
 8000dc0:	40023800 	.word	0x40023800

08000dc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08a      	sub	sp, #40	; 0x28
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dcc:	f107 0314 	add.w	r3, r7, #20
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
 8000dda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a4b      	ldr	r2, [pc, #300]	; (8000f10 <HAL_UART_MspInit+0x14c>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	f040 8090 	bne.w	8000f08 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000de8:	2300      	movs	r3, #0
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	4b49      	ldr	r3, [pc, #292]	; (8000f14 <HAL_UART_MspInit+0x150>)
 8000dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df0:	4a48      	ldr	r2, [pc, #288]	; (8000f14 <HAL_UART_MspInit+0x150>)
 8000df2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000df6:	6413      	str	r3, [r2, #64]	; 0x40
 8000df8:	4b46      	ldr	r3, [pc, #280]	; (8000f14 <HAL_UART_MspInit+0x150>)
 8000dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e00:	613b      	str	r3, [r7, #16]
 8000e02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e04:	2300      	movs	r3, #0
 8000e06:	60fb      	str	r3, [r7, #12]
 8000e08:	4b42      	ldr	r3, [pc, #264]	; (8000f14 <HAL_UART_MspInit+0x150>)
 8000e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0c:	4a41      	ldr	r2, [pc, #260]	; (8000f14 <HAL_UART_MspInit+0x150>)
 8000e0e:	f043 0301 	orr.w	r3, r3, #1
 8000e12:	6313      	str	r3, [r2, #48]	; 0x30
 8000e14:	4b3f      	ldr	r3, [pc, #252]	; (8000f14 <HAL_UART_MspInit+0x150>)
 8000e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e18:	f003 0301 	and.w	r3, r3, #1
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e20:	230c      	movs	r3, #12
 8000e22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e24:	2302      	movs	r3, #2
 8000e26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e30:	2307      	movs	r3, #7
 8000e32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e34:	f107 0314 	add.w	r3, r7, #20
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4837      	ldr	r0, [pc, #220]	; (8000f18 <HAL_UART_MspInit+0x154>)
 8000e3c:	f000 ff2a 	bl	8001c94 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000e40:	4b36      	ldr	r3, [pc, #216]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e42:	4a37      	ldr	r2, [pc, #220]	; (8000f20 <HAL_UART_MspInit+0x15c>)
 8000e44:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000e46:	4b35      	ldr	r3, [pc, #212]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e48:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e4c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e4e:	4b33      	ldr	r3, [pc, #204]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e54:	4b31      	ldr	r3, [pc, #196]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e5a:	4b30      	ldr	r3, [pc, #192]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e60:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e62:	4b2e      	ldr	r3, [pc, #184]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e68:	4b2c      	ldr	r3, [pc, #176]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000e6e:	4b2b      	ldr	r3, [pc, #172]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e74:	4b29      	ldr	r3, [pc, #164]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e7a:	4b28      	ldr	r3, [pc, #160]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000e80:	4826      	ldr	r0, [pc, #152]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e82:	f000 fb05 	bl	8001490 <HAL_DMA_Init>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000e8c:	f7ff ff4a 	bl	8000d24 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4a22      	ldr	r2, [pc, #136]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e94:	639a      	str	r2, [r3, #56]	; 0x38
 8000e96:	4a21      	ldr	r2, [pc, #132]	; (8000f1c <HAL_UART_MspInit+0x158>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000e9c:	4b21      	ldr	r3, [pc, #132]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000e9e:	4a22      	ldr	r2, [pc, #136]	; (8000f28 <HAL_UART_MspInit+0x164>)
 8000ea0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000ea2:	4b20      	ldr	r3, [pc, #128]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000ea4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ea8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000eac:	2240      	movs	r2, #64	; 0x40
 8000eae:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eb0:	4b1c      	ldr	r3, [pc, #112]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000eb6:	4b1b      	ldr	r3, [pc, #108]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000eb8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ebc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ebe:	4b19      	ldr	r3, [pc, #100]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ec4:	4b17      	ldr	r3, [pc, #92]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000eca:	4b16      	ldr	r3, [pc, #88]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ed0:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ed6:	4b13      	ldr	r3, [pc, #76]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000edc:	4811      	ldr	r0, [pc, #68]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000ede:	f000 fad7 	bl	8001490 <HAL_DMA_Init>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8000ee8:	f7ff ff1c 	bl	8000d24 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	4a0d      	ldr	r2, [pc, #52]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000ef0:	635a      	str	r2, [r3, #52]	; 0x34
 8000ef2:	4a0c      	ldr	r2, [pc, #48]	; (8000f24 <HAL_UART_MspInit+0x160>)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2100      	movs	r1, #0
 8000efc:	2026      	movs	r0, #38	; 0x26
 8000efe:	f000 fa9d 	bl	800143c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f02:	2026      	movs	r0, #38	; 0x26
 8000f04:	f000 fab6 	bl	8001474 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f08:	bf00      	nop
 8000f0a:	3728      	adds	r7, #40	; 0x28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40004400 	.word	0x40004400
 8000f14:	40023800 	.word	0x40023800
 8000f18:	40020000 	.word	0x40020000
 8000f1c:	200000c0 	.word	0x200000c0
 8000f20:	40026088 	.word	0x40026088
 8000f24:	20000140 	.word	0x20000140
 8000f28:	400260a0 	.word	0x400260a0

08000f2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08c      	sub	sp, #48	; 0x30
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	6879      	ldr	r1, [r7, #4]
 8000f40:	2019      	movs	r0, #25
 8000f42:	f000 fa7b 	bl	800143c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000f46:	2019      	movs	r0, #25
 8000f48:	f000 fa94 	bl	8001474 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	4b1f      	ldr	r3, [pc, #124]	; (8000fd0 <HAL_InitTick+0xa4>)
 8000f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f54:	4a1e      	ldr	r2, [pc, #120]	; (8000fd0 <HAL_InitTick+0xa4>)
 8000f56:	f043 0301 	orr.w	r3, r3, #1
 8000f5a:	6453      	str	r3, [r2, #68]	; 0x44
 8000f5c:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <HAL_InitTick+0xa4>)
 8000f5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f60:	f003 0301 	and.w	r3, r3, #1
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f68:	f107 0210 	add.w	r2, r7, #16
 8000f6c:	f107 0314 	add.w	r3, r7, #20
 8000f70:	4611      	mov	r1, r2
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fcd2 	bl	800291c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000f78:	f001 fcbc 	bl	80028f4 <HAL_RCC_GetPCLK2Freq>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f84:	4a13      	ldr	r2, [pc, #76]	; (8000fd4 <HAL_InitTick+0xa8>)
 8000f86:	fba2 2303 	umull	r2, r3, r2, r3
 8000f8a:	0c9b      	lsrs	r3, r3, #18
 8000f8c:	3b01      	subs	r3, #1
 8000f8e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000f90:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <HAL_InitTick+0xac>)
 8000f92:	4a12      	ldr	r2, [pc, #72]	; (8000fdc <HAL_InitTick+0xb0>)
 8000f94:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000f96:	4b10      	ldr	r3, [pc, #64]	; (8000fd8 <HAL_InitTick+0xac>)
 8000f98:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f9c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000f9e:	4a0e      	ldr	r2, [pc, #56]	; (8000fd8 <HAL_InitTick+0xac>)
 8000fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fa2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <HAL_InitTick+0xac>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000faa:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <HAL_InitTick+0xac>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000fb0:	4809      	ldr	r0, [pc, #36]	; (8000fd8 <HAL_InitTick+0xac>)
 8000fb2:	f001 fce5 	bl	8002980 <HAL_TIM_Base_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d104      	bne.n	8000fc6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000fbc:	4806      	ldr	r0, [pc, #24]	; (8000fd8 <HAL_InitTick+0xac>)
 8000fbe:	f001 fd2f 	bl	8002a20 <HAL_TIM_Base_Start_IT>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	e000      	b.n	8000fc8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3730      	adds	r7, #48	; 0x30
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	431bde83 	.word	0x431bde83
 8000fd8:	20000240 	.word	0x20000240
 8000fdc:	40010000 	.word	0x40010000

08000fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fe4:	e7fe      	b.n	8000fe4 <NMI_Handler+0x4>

08000fe6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fea:	e7fe      	b.n	8000fea <HardFault_Handler+0x4>

08000fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ff0:	e7fe      	b.n	8000ff0 <MemManage_Handler+0x4>

08000ff2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ff6:	e7fe      	b.n	8000ff6 <BusFault_Handler+0x4>

08000ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ffc:	e7fe      	b.n	8000ffc <UsageFault_Handler+0x4>

08000ffe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ffe:	b480      	push	{r7}
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800101a:	b480      	push	{r7}
 800101c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
	...

08001038 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <DMA1_Stream5_IRQHandler+0x10>)
 800103e:	f000 fbbf 	bl	80017c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	200000c0 	.word	0x200000c0

0800104c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001050:	4802      	ldr	r0, [pc, #8]	; (800105c <DMA1_Stream6_IRQHandler+0x10>)
 8001052:	f000 fbb5 	bl	80017c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000140 	.word	0x20000140

08001060 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001064:	4802      	ldr	r0, [pc, #8]	; (8001070 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001066:	f001 fd4b 	bl	8002b00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000240 	.word	0x20000240

08001074 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <USART2_IRQHandler+0x10>)
 800107a:	f002 f9d1 	bl	8003420 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	200001f8 	.word	0x200001f8

08001088 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001094:	2300      	movs	r3, #0
 8001096:	617b      	str	r3, [r7, #20]
 8001098:	e00a      	b.n	80010b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800109a:	f7ff fd7f 	bl	8000b9c <__io_getchar>
 800109e:	4601      	mov	r1, r0
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	1c5a      	adds	r2, r3, #1
 80010a4:	60ba      	str	r2, [r7, #8]
 80010a6:	b2ca      	uxtb	r2, r1
 80010a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	3301      	adds	r3, #1
 80010ae:	617b      	str	r3, [r7, #20]
 80010b0:	697a      	ldr	r2, [r7, #20]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	dbf0      	blt.n	800109a <_read+0x12>
	}

return len;
 80010b8:	687b      	ldr	r3, [r7, #4]
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b086      	sub	sp, #24
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	60f8      	str	r0, [r7, #12]
 80010ca:	60b9      	str	r1, [r7, #8]
 80010cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]
 80010d2:	e009      	b.n	80010e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	1c5a      	adds	r2, r3, #1
 80010d8:	60ba      	str	r2, [r7, #8]
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff fd4b 	bl	8000b78 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	3301      	adds	r3, #1
 80010e6:	617b      	str	r3, [r7, #20]
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	dbf1      	blt.n	80010d4 <_write+0x12>
	}
	return len;
 80010f0:	687b      	ldr	r3, [r7, #4]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <_close>:

int _close(int file)
{
 80010fa:	b480      	push	{r7}
 80010fc:	b083      	sub	sp, #12
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
	return -1;
 8001102:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001106:	4618      	mov	r0, r3
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001112:	b480      	push	{r7}
 8001114:	b083      	sub	sp, #12
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
 800111a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001122:	605a      	str	r2, [r3, #4]
	return 0;
 8001124:	2300      	movs	r3, #0
}
 8001126:	4618      	mov	r0, r3
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <_isatty>:

int _isatty(int file)
{
 8001132:	b480      	push	{r7}
 8001134:	b083      	sub	sp, #12
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
	return 1;
 800113a:	2301      	movs	r3, #1
}
 800113c:	4618      	mov	r0, r3
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
	return 0;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3714      	adds	r7, #20
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800116c:	4a14      	ldr	r2, [pc, #80]	; (80011c0 <_sbrk+0x5c>)
 800116e:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <_sbrk+0x60>)
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001178:	4b13      	ldr	r3, [pc, #76]	; (80011c8 <_sbrk+0x64>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d102      	bne.n	8001186 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001180:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <_sbrk+0x64>)
 8001182:	4a12      	ldr	r2, [pc, #72]	; (80011cc <_sbrk+0x68>)
 8001184:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001186:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <_sbrk+0x64>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4413      	add	r3, r2
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	429a      	cmp	r2, r3
 8001192:	d207      	bcs.n	80011a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001194:	f003 f9d8 	bl	8004548 <__errno>
 8001198:	4603      	mov	r3, r0
 800119a:	220c      	movs	r2, #12
 800119c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800119e:	f04f 33ff 	mov.w	r3, #4294967295
 80011a2:	e009      	b.n	80011b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011a4:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <_sbrk+0x64>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011aa:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <_sbrk+0x64>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4413      	add	r3, r2
 80011b2:	4a05      	ldr	r2, [pc, #20]	; (80011c8 <_sbrk+0x64>)
 80011b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011b6:	68fb      	ldr	r3, [r7, #12]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3718      	adds	r7, #24
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20020000 	.word	0x20020000
 80011c4:	00000400 	.word	0x00000400
 80011c8:	200000b4 	.word	0x200000b4
 80011cc:	200002a0 	.word	0x200002a0

080011d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <SystemInit+0x20>)
 80011d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011da:	4a05      	ldr	r2, [pc, #20]	; (80011f0 <SystemInit+0x20>)
 80011dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80011f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800122c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011f8:	480d      	ldr	r0, [pc, #52]	; (8001230 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011fa:	490e      	ldr	r1, [pc, #56]	; (8001234 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011fc:	4a0e      	ldr	r2, [pc, #56]	; (8001238 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001200:	e002      	b.n	8001208 <LoopCopyDataInit>

08001202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001206:	3304      	adds	r3, #4

08001208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800120c:	d3f9      	bcc.n	8001202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120e:	4a0b      	ldr	r2, [pc, #44]	; (800123c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001210:	4c0b      	ldr	r4, [pc, #44]	; (8001240 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001214:	e001      	b.n	800121a <LoopFillZerobss>

08001216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001218:	3204      	adds	r2, #4

0800121a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800121c:	d3fb      	bcc.n	8001216 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800121e:	f7ff ffd7 	bl	80011d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001222:	f003 f997 	bl	8004554 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001226:	f7ff f9b7 	bl	8000598 <main>
  bx  lr    
 800122a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800122c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001230:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001234:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001238:	080058bc 	.word	0x080058bc
  ldr r2, =_sbss
 800123c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001240:	2000029c 	.word	0x2000029c

08001244 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001244:	e7fe      	b.n	8001244 <ADC_IRQHandler>
	...

08001248 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800124c:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <HAL_Init+0x40>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a0d      	ldr	r2, [pc, #52]	; (8001288 <HAL_Init+0x40>)
 8001252:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001256:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001258:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <HAL_Init+0x40>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a0a      	ldr	r2, [pc, #40]	; (8001288 <HAL_Init+0x40>)
 800125e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001262:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001264:	4b08      	ldr	r3, [pc, #32]	; (8001288 <HAL_Init+0x40>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a07      	ldr	r2, [pc, #28]	; (8001288 <HAL_Init+0x40>)
 800126a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800126e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001270:	2003      	movs	r0, #3
 8001272:	f000 f8d8 	bl	8001426 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001276:	2000      	movs	r0, #0
 8001278:	f7ff fe58 	bl	8000f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800127c:	f7ff fd58 	bl	8000d30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001280:	2300      	movs	r3, #0
}
 8001282:	4618      	mov	r0, r3
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40023c00 	.word	0x40023c00

0800128c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001290:	4b06      	ldr	r3, [pc, #24]	; (80012ac <HAL_IncTick+0x20>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	461a      	mov	r2, r3
 8001296:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <HAL_IncTick+0x24>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4413      	add	r3, r2
 800129c:	4a04      	ldr	r2, [pc, #16]	; (80012b0 <HAL_IncTick+0x24>)
 800129e:	6013      	str	r3, [r2, #0]
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	20000028 	.word	0x20000028
 80012b0:	20000288 	.word	0x20000288

080012b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return uwTick;
 80012b8:	4b03      	ldr	r3, [pc, #12]	; (80012c8 <HAL_GetTick+0x14>)
 80012ba:	681b      	ldr	r3, [r3, #0]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	20000288 	.word	0x20000288

080012cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f003 0307 	and.w	r3, r3, #7
 80012da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012dc:	4b0c      	ldr	r3, [pc, #48]	; (8001310 <__NVIC_SetPriorityGrouping+0x44>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e2:	68ba      	ldr	r2, [r7, #8]
 80012e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012e8:	4013      	ands	r3, r2
 80012ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012fe:	4a04      	ldr	r2, [pc, #16]	; (8001310 <__NVIC_SetPriorityGrouping+0x44>)
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	60d3      	str	r3, [r2, #12]
}
 8001304:	bf00      	nop
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001318:	4b04      	ldr	r3, [pc, #16]	; (800132c <__NVIC_GetPriorityGrouping+0x18>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	0a1b      	lsrs	r3, r3, #8
 800131e:	f003 0307 	and.w	r3, r3, #7
}
 8001322:	4618      	mov	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800133a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133e:	2b00      	cmp	r3, #0
 8001340:	db0b      	blt.n	800135a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	f003 021f 	and.w	r2, r3, #31
 8001348:	4907      	ldr	r1, [pc, #28]	; (8001368 <__NVIC_EnableIRQ+0x38>)
 800134a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134e:	095b      	lsrs	r3, r3, #5
 8001350:	2001      	movs	r0, #1
 8001352:	fa00 f202 	lsl.w	r2, r0, r2
 8001356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000e100 	.word	0xe000e100

0800136c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	6039      	str	r1, [r7, #0]
 8001376:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137c:	2b00      	cmp	r3, #0
 800137e:	db0a      	blt.n	8001396 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	b2da      	uxtb	r2, r3
 8001384:	490c      	ldr	r1, [pc, #48]	; (80013b8 <__NVIC_SetPriority+0x4c>)
 8001386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138a:	0112      	lsls	r2, r2, #4
 800138c:	b2d2      	uxtb	r2, r2
 800138e:	440b      	add	r3, r1
 8001390:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001394:	e00a      	b.n	80013ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	b2da      	uxtb	r2, r3
 800139a:	4908      	ldr	r1, [pc, #32]	; (80013bc <__NVIC_SetPriority+0x50>)
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	f003 030f 	and.w	r3, r3, #15
 80013a2:	3b04      	subs	r3, #4
 80013a4:	0112      	lsls	r2, r2, #4
 80013a6:	b2d2      	uxtb	r2, r2
 80013a8:	440b      	add	r3, r1
 80013aa:	761a      	strb	r2, [r3, #24]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	e000e100 	.word	0xe000e100
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b089      	sub	sp, #36	; 0x24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f1c3 0307 	rsb	r3, r3, #7
 80013da:	2b04      	cmp	r3, #4
 80013dc:	bf28      	it	cs
 80013de:	2304      	movcs	r3, #4
 80013e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3304      	adds	r3, #4
 80013e6:	2b06      	cmp	r3, #6
 80013e8:	d902      	bls.n	80013f0 <NVIC_EncodePriority+0x30>
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	3b03      	subs	r3, #3
 80013ee:	e000      	b.n	80013f2 <NVIC_EncodePriority+0x32>
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f4:	f04f 32ff 	mov.w	r2, #4294967295
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43da      	mvns	r2, r3
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	401a      	ands	r2, r3
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001408:	f04f 31ff 	mov.w	r1, #4294967295
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	fa01 f303 	lsl.w	r3, r1, r3
 8001412:	43d9      	mvns	r1, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001418:	4313      	orrs	r3, r2
         );
}
 800141a:	4618      	mov	r0, r3
 800141c:	3724      	adds	r7, #36	; 0x24
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr

08001426 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b082      	sub	sp, #8
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f7ff ff4c 	bl	80012cc <__NVIC_SetPriorityGrouping>
}
 8001434:	bf00      	nop
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
 8001448:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800144a:	2300      	movs	r3, #0
 800144c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800144e:	f7ff ff61 	bl	8001314 <__NVIC_GetPriorityGrouping>
 8001452:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	68b9      	ldr	r1, [r7, #8]
 8001458:	6978      	ldr	r0, [r7, #20]
 800145a:	f7ff ffb1 	bl	80013c0 <NVIC_EncodePriority>
 800145e:	4602      	mov	r2, r0
 8001460:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001464:	4611      	mov	r1, r2
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff80 	bl	800136c <__NVIC_SetPriority>
}
 800146c:	bf00      	nop
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800147e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff ff54 	bl	8001330 <__NVIC_EnableIRQ>
}
 8001488:	bf00      	nop
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800149c:	f7ff ff0a 	bl	80012b4 <HAL_GetTick>
 80014a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d101      	bne.n	80014ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e099      	b.n	80015e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2202      	movs	r2, #2
 80014b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2200      	movs	r2, #0
 80014b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f022 0201 	bic.w	r2, r2, #1
 80014ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014cc:	e00f      	b.n	80014ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80014ce:	f7ff fef1 	bl	80012b4 <HAL_GetTick>
 80014d2:	4602      	mov	r2, r0
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b05      	cmp	r3, #5
 80014da:	d908      	bls.n	80014ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2220      	movs	r2, #32
 80014e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2203      	movs	r2, #3
 80014e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e078      	b.n	80015e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1e8      	bne.n	80014ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001504:	697a      	ldr	r2, [r7, #20]
 8001506:	4b38      	ldr	r3, [pc, #224]	; (80015e8 <HAL_DMA_Init+0x158>)
 8001508:	4013      	ands	r3, r2
 800150a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685a      	ldr	r2, [r3, #4]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800151a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	691b      	ldr	r3, [r3, #16]
 8001520:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001526:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001532:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a1b      	ldr	r3, [r3, #32]
 8001538:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800153a:	697a      	ldr	r2, [r7, #20]
 800153c:	4313      	orrs	r3, r2
 800153e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001544:	2b04      	cmp	r3, #4
 8001546:	d107      	bne.n	8001558 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001550:	4313      	orrs	r3, r2
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	4313      	orrs	r3, r2
 8001556:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	697a      	ldr	r2, [r7, #20]
 800155e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	f023 0307 	bic.w	r3, r3, #7
 800156e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001574:	697a      	ldr	r2, [r7, #20]
 8001576:	4313      	orrs	r3, r2
 8001578:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157e:	2b04      	cmp	r3, #4
 8001580:	d117      	bne.n	80015b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	4313      	orrs	r3, r2
 800158a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001590:	2b00      	cmp	r3, #0
 8001592:	d00e      	beq.n	80015b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f000 fb01 	bl	8001b9c <DMA_CheckFifoParam>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d008      	beq.n	80015b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2240      	movs	r2, #64	; 0x40
 80015a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2201      	movs	r2, #1
 80015aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80015ae:	2301      	movs	r3, #1
 80015b0:	e016      	b.n	80015e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	697a      	ldr	r2, [r7, #20]
 80015b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f000 fab8 	bl	8001b30 <DMA_CalcBaseAndBitshift>
 80015c0:	4603      	mov	r3, r0
 80015c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015c8:	223f      	movs	r2, #63	; 0x3f
 80015ca:	409a      	lsls	r2, r3
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2200      	movs	r2, #0
 80015d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2201      	movs	r2, #1
 80015da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	f010803f 	.word	0xf010803f

080015ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
 80015f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015fa:	2300      	movs	r3, #0
 80015fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001602:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800160a:	2b01      	cmp	r3, #1
 800160c:	d101      	bne.n	8001612 <HAL_DMA_Start_IT+0x26>
 800160e:	2302      	movs	r3, #2
 8001610:	e040      	b.n	8001694 <HAL_DMA_Start_IT+0xa8>
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2201      	movs	r2, #1
 8001616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b01      	cmp	r3, #1
 8001624:	d12f      	bne.n	8001686 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	2202      	movs	r2, #2
 800162a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	2200      	movs	r2, #0
 8001632:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	f000 fa4a 	bl	8001ad4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001644:	223f      	movs	r2, #63	; 0x3f
 8001646:	409a      	lsls	r2, r3
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f042 0216 	orr.w	r2, r2, #22
 800165a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001660:	2b00      	cmp	r3, #0
 8001662:	d007      	beq.n	8001674 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f042 0208 	orr.w	r2, r2, #8
 8001672:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f042 0201 	orr.w	r2, r2, #1
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	e005      	b.n	8001692 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800168e:	2302      	movs	r3, #2
 8001690:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001692:	7dfb      	ldrb	r3, [r7, #23]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80016aa:	f7ff fe03 	bl	80012b4 <HAL_GetTick>
 80016ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d008      	beq.n	80016ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2280      	movs	r2, #128	; 0x80
 80016c0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e052      	b.n	8001774 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f022 0216 	bic.w	r2, r2, #22
 80016dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	695a      	ldr	r2, [r3, #20]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d103      	bne.n	80016fe <HAL_DMA_Abort+0x62>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d007      	beq.n	800170e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f022 0208 	bic.w	r2, r2, #8
 800170c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f022 0201 	bic.w	r2, r2, #1
 800171c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800171e:	e013      	b.n	8001748 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001720:	f7ff fdc8 	bl	80012b4 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b05      	cmp	r3, #5
 800172c:	d90c      	bls.n	8001748 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2220      	movs	r2, #32
 8001732:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2203      	movs	r2, #3
 8001738:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2200      	movs	r2, #0
 8001740:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001744:	2303      	movs	r3, #3
 8001746:	e015      	b.n	8001774 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	2b00      	cmp	r3, #0
 8001754:	d1e4      	bne.n	8001720 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800175a:	223f      	movs	r2, #63	; 0x3f
 800175c:	409a      	lsls	r2, r3
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2201      	movs	r2, #1
 8001766:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001772:	2300      	movs	r3, #0
}
 8001774:	4618      	mov	r0, r3
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800178a:	b2db      	uxtb	r3, r3
 800178c:	2b02      	cmp	r3, #2
 800178e:	d004      	beq.n	800179a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2280      	movs	r2, #128	; 0x80
 8001794:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e00c      	b.n	80017b4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2205      	movs	r2, #5
 800179e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f022 0201 	bic.w	r2, r2, #1
 80017b0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80017cc:	4b92      	ldr	r3, [pc, #584]	; (8001a18 <HAL_DMA_IRQHandler+0x258>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a92      	ldr	r2, [pc, #584]	; (8001a1c <HAL_DMA_IRQHandler+0x25c>)
 80017d2:	fba2 2303 	umull	r2, r3, r2, r3
 80017d6:	0a9b      	lsrs	r3, r3, #10
 80017d8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017de:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017ea:	2208      	movs	r2, #8
 80017ec:	409a      	lsls	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	4013      	ands	r3, r2
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d01a      	beq.n	800182c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0304 	and.w	r3, r3, #4
 8001800:	2b00      	cmp	r3, #0
 8001802:	d013      	beq.n	800182c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f022 0204 	bic.w	r2, r2, #4
 8001812:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001818:	2208      	movs	r2, #8
 800181a:	409a      	lsls	r2, r3
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001824:	f043 0201 	orr.w	r2, r3, #1
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001830:	2201      	movs	r2, #1
 8001832:	409a      	lsls	r2, r3
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4013      	ands	r3, r2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d012      	beq.n	8001862 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001846:	2b00      	cmp	r3, #0
 8001848:	d00b      	beq.n	8001862 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800184e:	2201      	movs	r2, #1
 8001850:	409a      	lsls	r2, r3
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800185a:	f043 0202 	orr.w	r2, r3, #2
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001866:	2204      	movs	r2, #4
 8001868:	409a      	lsls	r2, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	4013      	ands	r3, r2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d012      	beq.n	8001898 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d00b      	beq.n	8001898 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001884:	2204      	movs	r2, #4
 8001886:	409a      	lsls	r2, r3
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001890:	f043 0204 	orr.w	r2, r3, #4
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800189c:	2210      	movs	r2, #16
 800189e:	409a      	lsls	r2, r3
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4013      	ands	r3, r2
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d043      	beq.n	8001930 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0308 	and.w	r3, r3, #8
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d03c      	beq.n	8001930 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018ba:	2210      	movs	r2, #16
 80018bc:	409a      	lsls	r2, r3
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d018      	beq.n	8001902 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d108      	bne.n	80018f0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d024      	beq.n	8001930 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	4798      	blx	r3
 80018ee:	e01f      	b.n	8001930 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d01b      	beq.n	8001930 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	4798      	blx	r3
 8001900:	e016      	b.n	8001930 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800190c:	2b00      	cmp	r3, #0
 800190e:	d107      	bne.n	8001920 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f022 0208 	bic.w	r2, r2, #8
 800191e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001924:	2b00      	cmp	r3, #0
 8001926:	d003      	beq.n	8001930 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001934:	2220      	movs	r2, #32
 8001936:	409a      	lsls	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4013      	ands	r3, r2
 800193c:	2b00      	cmp	r3, #0
 800193e:	f000 808e 	beq.w	8001a5e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0310 	and.w	r3, r3, #16
 800194c:	2b00      	cmp	r3, #0
 800194e:	f000 8086 	beq.w	8001a5e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001956:	2220      	movs	r2, #32
 8001958:	409a      	lsls	r2, r3
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b05      	cmp	r3, #5
 8001968:	d136      	bne.n	80019d8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f022 0216 	bic.w	r2, r2, #22
 8001978:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	695a      	ldr	r2, [r3, #20]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001988:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	2b00      	cmp	r3, #0
 8001990:	d103      	bne.n	800199a <HAL_DMA_IRQHandler+0x1da>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001996:	2b00      	cmp	r3, #0
 8001998:	d007      	beq.n	80019aa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f022 0208 	bic.w	r2, r2, #8
 80019a8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019ae:	223f      	movs	r2, #63	; 0x3f
 80019b0:	409a      	lsls	r2, r3
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2201      	movs	r2, #1
 80019ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d07d      	beq.n	8001aca <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	4798      	blx	r3
        }
        return;
 80019d6:	e078      	b.n	8001aca <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d01c      	beq.n	8001a20 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d108      	bne.n	8001a06 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d030      	beq.n	8001a5e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	4798      	blx	r3
 8001a04:	e02b      	b.n	8001a5e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d027      	beq.n	8001a5e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	4798      	blx	r3
 8001a16:	e022      	b.n	8001a5e <HAL_DMA_IRQHandler+0x29e>
 8001a18:	20000020 	.word	0x20000020
 8001a1c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10f      	bne.n	8001a4e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f022 0210 	bic.w	r2, r2, #16
 8001a3c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2201      	movs	r2, #1
 8001a42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d003      	beq.n	8001a5e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d032      	beq.n	8001acc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d022      	beq.n	8001ab8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2205      	movs	r2, #5
 8001a76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0201 	bic.w	r2, r2, #1
 8001a88:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	697a      	ldr	r2, [r7, #20]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d307      	bcc.n	8001aa6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1f2      	bne.n	8001a8a <HAL_DMA_IRQHandler+0x2ca>
 8001aa4:	e000      	b.n	8001aa8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001aa6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d005      	beq.n	8001acc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	4798      	blx	r3
 8001ac8:	e000      	b.n	8001acc <HAL_DMA_IRQHandler+0x30c>
        return;
 8001aca:	bf00      	nop
    }
  }
}
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop

08001ad4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
 8001ae0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001af0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	2b40      	cmp	r3, #64	; 0x40
 8001b00:	d108      	bne.n	8001b14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	68ba      	ldr	r2, [r7, #8]
 8001b10:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001b12:	e007      	b.n	8001b24 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68ba      	ldr	r2, [r7, #8]
 8001b1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	60da      	str	r2, [r3, #12]
}
 8001b24:	bf00      	nop
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	3b10      	subs	r3, #16
 8001b40:	4a14      	ldr	r2, [pc, #80]	; (8001b94 <DMA_CalcBaseAndBitshift+0x64>)
 8001b42:	fba2 2303 	umull	r2, r3, r2, r3
 8001b46:	091b      	lsrs	r3, r3, #4
 8001b48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001b4a:	4a13      	ldr	r2, [pc, #76]	; (8001b98 <DMA_CalcBaseAndBitshift+0x68>)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4413      	add	r3, r2
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	461a      	mov	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2b03      	cmp	r3, #3
 8001b5c:	d909      	bls.n	8001b72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001b66:	f023 0303 	bic.w	r3, r3, #3
 8001b6a:	1d1a      	adds	r2, r3, #4
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	659a      	str	r2, [r3, #88]	; 0x58
 8001b70:	e007      	b.n	8001b82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001b7a:	f023 0303 	bic.w	r3, r3, #3
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	aaaaaaab 	.word	0xaaaaaaab
 8001b98:	0800580c 	.word	0x0800580c

08001b9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d11f      	bne.n	8001bf6 <DMA_CheckFifoParam+0x5a>
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2b03      	cmp	r3, #3
 8001bba:	d856      	bhi.n	8001c6a <DMA_CheckFifoParam+0xce>
 8001bbc:	a201      	add	r2, pc, #4	; (adr r2, 8001bc4 <DMA_CheckFifoParam+0x28>)
 8001bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bc2:	bf00      	nop
 8001bc4:	08001bd5 	.word	0x08001bd5
 8001bc8:	08001be7 	.word	0x08001be7
 8001bcc:	08001bd5 	.word	0x08001bd5
 8001bd0:	08001c6b 	.word	0x08001c6b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d046      	beq.n	8001c6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001be4:	e043      	b.n	8001c6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001bee:	d140      	bne.n	8001c72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001bf4:	e03d      	b.n	8001c72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001bfe:	d121      	bne.n	8001c44 <DMA_CheckFifoParam+0xa8>
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	2b03      	cmp	r3, #3
 8001c04:	d837      	bhi.n	8001c76 <DMA_CheckFifoParam+0xda>
 8001c06:	a201      	add	r2, pc, #4	; (adr r2, 8001c0c <DMA_CheckFifoParam+0x70>)
 8001c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c0c:	08001c1d 	.word	0x08001c1d
 8001c10:	08001c23 	.word	0x08001c23
 8001c14:	08001c1d 	.word	0x08001c1d
 8001c18:	08001c35 	.word	0x08001c35
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	73fb      	strb	r3, [r7, #15]
      break;
 8001c20:	e030      	b.n	8001c84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d025      	beq.n	8001c7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c32:	e022      	b.n	8001c7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001c3c:	d11f      	bne.n	8001c7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001c42:	e01c      	b.n	8001c7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d903      	bls.n	8001c52 <DMA_CheckFifoParam+0xb6>
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2b03      	cmp	r3, #3
 8001c4e:	d003      	beq.n	8001c58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001c50:	e018      	b.n	8001c84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	73fb      	strb	r3, [r7, #15]
      break;
 8001c56:	e015      	b.n	8001c84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d00e      	beq.n	8001c82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	73fb      	strb	r3, [r7, #15]
      break;
 8001c68:	e00b      	b.n	8001c82 <DMA_CheckFifoParam+0xe6>
      break;
 8001c6a:	bf00      	nop
 8001c6c:	e00a      	b.n	8001c84 <DMA_CheckFifoParam+0xe8>
      break;
 8001c6e:	bf00      	nop
 8001c70:	e008      	b.n	8001c84 <DMA_CheckFifoParam+0xe8>
      break;
 8001c72:	bf00      	nop
 8001c74:	e006      	b.n	8001c84 <DMA_CheckFifoParam+0xe8>
      break;
 8001c76:	bf00      	nop
 8001c78:	e004      	b.n	8001c84 <DMA_CheckFifoParam+0xe8>
      break;
 8001c7a:	bf00      	nop
 8001c7c:	e002      	b.n	8001c84 <DMA_CheckFifoParam+0xe8>
      break;   
 8001c7e:	bf00      	nop
 8001c80:	e000      	b.n	8001c84 <DMA_CheckFifoParam+0xe8>
      break;
 8001c82:	bf00      	nop
    }
  } 
  
  return status; 
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3714      	adds	r7, #20
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop

08001c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b089      	sub	sp, #36	; 0x24
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001caa:	2300      	movs	r3, #0
 8001cac:	61fb      	str	r3, [r7, #28]
 8001cae:	e16b      	b.n	8001f88 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	f040 815a 	bne.w	8001f82 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f003 0303 	and.w	r3, r3, #3
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d005      	beq.n	8001ce6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d130      	bne.n	8001d48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	2203      	movs	r2, #3
 8001cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf6:	43db      	mvns	r3, r3
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	68da      	ldr	r2, [r3, #12]
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	43db      	mvns	r3, r3
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	091b      	lsrs	r3, r3, #4
 8001d32:	f003 0201 	and.w	r2, r3, #1
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f003 0303 	and.w	r3, r3, #3
 8001d50:	2b03      	cmp	r3, #3
 8001d52:	d017      	beq.n	8001d84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	2203      	movs	r2, #3
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	689a      	ldr	r2, [r3, #8]
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f003 0303 	and.w	r3, r3, #3
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d123      	bne.n	8001dd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	08da      	lsrs	r2, r3, #3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3208      	adds	r2, #8
 8001d98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	220f      	movs	r2, #15
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	43db      	mvns	r3, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4013      	ands	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	691a      	ldr	r2, [r3, #16]
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	08da      	lsrs	r2, r3, #3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	3208      	adds	r2, #8
 8001dd2:	69b9      	ldr	r1, [r7, #24]
 8001dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	2203      	movs	r2, #3
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	4013      	ands	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f003 0203 	and.w	r2, r3, #3
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f000 80b4 	beq.w	8001f82 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	4b60      	ldr	r3, [pc, #384]	; (8001fa0 <HAL_GPIO_Init+0x30c>)
 8001e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e22:	4a5f      	ldr	r2, [pc, #380]	; (8001fa0 <HAL_GPIO_Init+0x30c>)
 8001e24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e28:	6453      	str	r3, [r2, #68]	; 0x44
 8001e2a:	4b5d      	ldr	r3, [pc, #372]	; (8001fa0 <HAL_GPIO_Init+0x30c>)
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e36:	4a5b      	ldr	r2, [pc, #364]	; (8001fa4 <HAL_GPIO_Init+0x310>)
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	089b      	lsrs	r3, r3, #2
 8001e3c:	3302      	adds	r3, #2
 8001e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	f003 0303 	and.w	r3, r3, #3
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	220f      	movs	r2, #15
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	43db      	mvns	r3, r3
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	4013      	ands	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a52      	ldr	r2, [pc, #328]	; (8001fa8 <HAL_GPIO_Init+0x314>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d02b      	beq.n	8001eba <HAL_GPIO_Init+0x226>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a51      	ldr	r2, [pc, #324]	; (8001fac <HAL_GPIO_Init+0x318>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d025      	beq.n	8001eb6 <HAL_GPIO_Init+0x222>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a50      	ldr	r2, [pc, #320]	; (8001fb0 <HAL_GPIO_Init+0x31c>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d01f      	beq.n	8001eb2 <HAL_GPIO_Init+0x21e>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a4f      	ldr	r2, [pc, #316]	; (8001fb4 <HAL_GPIO_Init+0x320>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d019      	beq.n	8001eae <HAL_GPIO_Init+0x21a>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a4e      	ldr	r2, [pc, #312]	; (8001fb8 <HAL_GPIO_Init+0x324>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d013      	beq.n	8001eaa <HAL_GPIO_Init+0x216>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a4d      	ldr	r2, [pc, #308]	; (8001fbc <HAL_GPIO_Init+0x328>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d00d      	beq.n	8001ea6 <HAL_GPIO_Init+0x212>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a4c      	ldr	r2, [pc, #304]	; (8001fc0 <HAL_GPIO_Init+0x32c>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d007      	beq.n	8001ea2 <HAL_GPIO_Init+0x20e>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a4b      	ldr	r2, [pc, #300]	; (8001fc4 <HAL_GPIO_Init+0x330>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d101      	bne.n	8001e9e <HAL_GPIO_Init+0x20a>
 8001e9a:	2307      	movs	r3, #7
 8001e9c:	e00e      	b.n	8001ebc <HAL_GPIO_Init+0x228>
 8001e9e:	2308      	movs	r3, #8
 8001ea0:	e00c      	b.n	8001ebc <HAL_GPIO_Init+0x228>
 8001ea2:	2306      	movs	r3, #6
 8001ea4:	e00a      	b.n	8001ebc <HAL_GPIO_Init+0x228>
 8001ea6:	2305      	movs	r3, #5
 8001ea8:	e008      	b.n	8001ebc <HAL_GPIO_Init+0x228>
 8001eaa:	2304      	movs	r3, #4
 8001eac:	e006      	b.n	8001ebc <HAL_GPIO_Init+0x228>
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e004      	b.n	8001ebc <HAL_GPIO_Init+0x228>
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	e002      	b.n	8001ebc <HAL_GPIO_Init+0x228>
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e000      	b.n	8001ebc <HAL_GPIO_Init+0x228>
 8001eba:	2300      	movs	r3, #0
 8001ebc:	69fa      	ldr	r2, [r7, #28]
 8001ebe:	f002 0203 	and.w	r2, r2, #3
 8001ec2:	0092      	lsls	r2, r2, #2
 8001ec4:	4093      	lsls	r3, r2
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ecc:	4935      	ldr	r1, [pc, #212]	; (8001fa4 <HAL_GPIO_Init+0x310>)
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	089b      	lsrs	r3, r3, #2
 8001ed2:	3302      	adds	r3, #2
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001eda:	4b3b      	ldr	r3, [pc, #236]	; (8001fc8 <HAL_GPIO_Init+0x334>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001efe:	4a32      	ldr	r2, [pc, #200]	; (8001fc8 <HAL_GPIO_Init+0x334>)
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f04:	4b30      	ldr	r3, [pc, #192]	; (8001fc8 <HAL_GPIO_Init+0x334>)
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	4013      	ands	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d003      	beq.n	8001f28 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f28:	4a27      	ldr	r2, [pc, #156]	; (8001fc8 <HAL_GPIO_Init+0x334>)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f2e:	4b26      	ldr	r3, [pc, #152]	; (8001fc8 <HAL_GPIO_Init+0x334>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	43db      	mvns	r3, r3
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f52:	4a1d      	ldr	r2, [pc, #116]	; (8001fc8 <HAL_GPIO_Init+0x334>)
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f58:	4b1b      	ldr	r3, [pc, #108]	; (8001fc8 <HAL_GPIO_Init+0x334>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	43db      	mvns	r3, r3
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4013      	ands	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f7c:	4a12      	ldr	r2, [pc, #72]	; (8001fc8 <HAL_GPIO_Init+0x334>)
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	3301      	adds	r3, #1
 8001f86:	61fb      	str	r3, [r7, #28]
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	2b0f      	cmp	r3, #15
 8001f8c:	f67f ae90 	bls.w	8001cb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f90:	bf00      	nop
 8001f92:	bf00      	nop
 8001f94:	3724      	adds	r7, #36	; 0x24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	40013800 	.word	0x40013800
 8001fa8:	40020000 	.word	0x40020000
 8001fac:	40020400 	.word	0x40020400
 8001fb0:	40020800 	.word	0x40020800
 8001fb4:	40020c00 	.word	0x40020c00
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40021400 	.word	0x40021400
 8001fc0:	40021800 	.word	0x40021800
 8001fc4:	40021c00 	.word	0x40021c00
 8001fc8:	40013c00 	.word	0x40013c00

08001fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	807b      	strh	r3, [r7, #2]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fdc:	787b      	ldrb	r3, [r7, #1]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fe2:	887a      	ldrh	r2, [r7, #2]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fe8:	e003      	b.n	8001ff2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fea:	887b      	ldrh	r3, [r7, #2]
 8001fec:	041a      	lsls	r2, r3, #16
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	619a      	str	r2, [r3, #24]
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b085      	sub	sp, #20
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	460b      	mov	r3, r1
 8002008:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002010:	887a      	ldrh	r2, [r7, #2]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4013      	ands	r3, r2
 8002016:	041a      	lsls	r2, r3, #16
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	43d9      	mvns	r1, r3
 800201c:	887b      	ldrh	r3, [r7, #2]
 800201e:	400b      	ands	r3, r1
 8002020:	431a      	orrs	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	619a      	str	r2, [r3, #24]
}
 8002026:	bf00      	nop
 8002028:	3714      	adds	r7, #20
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
	...

08002034 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e264      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b00      	cmp	r3, #0
 8002050:	d075      	beq.n	800213e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002052:	4ba3      	ldr	r3, [pc, #652]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f003 030c 	and.w	r3, r3, #12
 800205a:	2b04      	cmp	r3, #4
 800205c:	d00c      	beq.n	8002078 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800205e:	4ba0      	ldr	r3, [pc, #640]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002066:	2b08      	cmp	r3, #8
 8002068:	d112      	bne.n	8002090 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800206a:	4b9d      	ldr	r3, [pc, #628]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002072:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002076:	d10b      	bne.n	8002090 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002078:	4b99      	ldr	r3, [pc, #612]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d05b      	beq.n	800213c <HAL_RCC_OscConfig+0x108>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d157      	bne.n	800213c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e23f      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002098:	d106      	bne.n	80020a8 <HAL_RCC_OscConfig+0x74>
 800209a:	4b91      	ldr	r3, [pc, #580]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a90      	ldr	r2, [pc, #576]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80020a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	e01d      	b.n	80020e4 <HAL_RCC_OscConfig+0xb0>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020b0:	d10c      	bne.n	80020cc <HAL_RCC_OscConfig+0x98>
 80020b2:	4b8b      	ldr	r3, [pc, #556]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a8a      	ldr	r2, [pc, #552]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80020b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020bc:	6013      	str	r3, [r2, #0]
 80020be:	4b88      	ldr	r3, [pc, #544]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a87      	ldr	r2, [pc, #540]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80020c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c8:	6013      	str	r3, [r2, #0]
 80020ca:	e00b      	b.n	80020e4 <HAL_RCC_OscConfig+0xb0>
 80020cc:	4b84      	ldr	r3, [pc, #528]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a83      	ldr	r2, [pc, #524]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80020d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020d6:	6013      	str	r3, [r2, #0]
 80020d8:	4b81      	ldr	r3, [pc, #516]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a80      	ldr	r2, [pc, #512]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80020de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d013      	beq.n	8002114 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ec:	f7ff f8e2 	bl	80012b4 <HAL_GetTick>
 80020f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f2:	e008      	b.n	8002106 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020f4:	f7ff f8de 	bl	80012b4 <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	2b64      	cmp	r3, #100	; 0x64
 8002100:	d901      	bls.n	8002106 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e204      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002106:	4b76      	ldr	r3, [pc, #472]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d0f0      	beq.n	80020f4 <HAL_RCC_OscConfig+0xc0>
 8002112:	e014      	b.n	800213e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002114:	f7ff f8ce 	bl	80012b4 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800211a:	e008      	b.n	800212e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800211c:	f7ff f8ca 	bl	80012b4 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b64      	cmp	r3, #100	; 0x64
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e1f0      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800212e:	4b6c      	ldr	r3, [pc, #432]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1f0      	bne.n	800211c <HAL_RCC_OscConfig+0xe8>
 800213a:	e000      	b.n	800213e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800213c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d063      	beq.n	8002212 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800214a:	4b65      	ldr	r3, [pc, #404]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 030c 	and.w	r3, r3, #12
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00b      	beq.n	800216e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002156:	4b62      	ldr	r3, [pc, #392]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800215e:	2b08      	cmp	r3, #8
 8002160:	d11c      	bne.n	800219c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002162:	4b5f      	ldr	r3, [pc, #380]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d116      	bne.n	800219c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800216e:	4b5c      	ldr	r3, [pc, #368]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0302 	and.w	r3, r3, #2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d005      	beq.n	8002186 <HAL_RCC_OscConfig+0x152>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d001      	beq.n	8002186 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e1c4      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002186:	4b56      	ldr	r3, [pc, #344]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	4952      	ldr	r1, [pc, #328]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002196:	4313      	orrs	r3, r2
 8002198:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800219a:	e03a      	b.n	8002212 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d020      	beq.n	80021e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021a4:	4b4f      	ldr	r3, [pc, #316]	; (80022e4 <HAL_RCC_OscConfig+0x2b0>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021aa:	f7ff f883 	bl	80012b4 <HAL_GetTick>
 80021ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021b2:	f7ff f87f 	bl	80012b4 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e1a5      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c4:	4b46      	ldr	r3, [pc, #280]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021d0:	4b43      	ldr	r3, [pc, #268]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	4940      	ldr	r1, [pc, #256]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	600b      	str	r3, [r1, #0]
 80021e4:	e015      	b.n	8002212 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021e6:	4b3f      	ldr	r3, [pc, #252]	; (80022e4 <HAL_RCC_OscConfig+0x2b0>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ec:	f7ff f862 	bl	80012b4 <HAL_GetTick>
 80021f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021f4:	f7ff f85e 	bl	80012b4 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e184      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002206:	4b36      	ldr	r3, [pc, #216]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1f0      	bne.n	80021f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	2b00      	cmp	r3, #0
 800221c:	d030      	beq.n	8002280 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d016      	beq.n	8002254 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002226:	4b30      	ldr	r3, [pc, #192]	; (80022e8 <HAL_RCC_OscConfig+0x2b4>)
 8002228:	2201      	movs	r2, #1
 800222a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800222c:	f7ff f842 	bl	80012b4 <HAL_GetTick>
 8002230:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002232:	e008      	b.n	8002246 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002234:	f7ff f83e 	bl	80012b4 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b02      	cmp	r3, #2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e164      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002246:	4b26      	ldr	r3, [pc, #152]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002248:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d0f0      	beq.n	8002234 <HAL_RCC_OscConfig+0x200>
 8002252:	e015      	b.n	8002280 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002254:	4b24      	ldr	r3, [pc, #144]	; (80022e8 <HAL_RCC_OscConfig+0x2b4>)
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800225a:	f7ff f82b 	bl	80012b4 <HAL_GetTick>
 800225e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002260:	e008      	b.n	8002274 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002262:	f7ff f827 	bl	80012b4 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	2b02      	cmp	r3, #2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e14d      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002274:	4b1a      	ldr	r3, [pc, #104]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002276:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1f0      	bne.n	8002262 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 80a0 	beq.w	80023ce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800228e:	2300      	movs	r3, #0
 8002290:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002292:	4b13      	ldr	r3, [pc, #76]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d10f      	bne.n	80022be <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800229e:	2300      	movs	r3, #0
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	4b0f      	ldr	r3, [pc, #60]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a6:	4a0e      	ldr	r2, [pc, #56]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80022a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ac:	6413      	str	r3, [r2, #64]	; 0x40
 80022ae:	4b0c      	ldr	r3, [pc, #48]	; (80022e0 <HAL_RCC_OscConfig+0x2ac>)
 80022b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022b6:	60bb      	str	r3, [r7, #8]
 80022b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022ba:	2301      	movs	r3, #1
 80022bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022be:	4b0b      	ldr	r3, [pc, #44]	; (80022ec <HAL_RCC_OscConfig+0x2b8>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d121      	bne.n	800230e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ca:	4b08      	ldr	r3, [pc, #32]	; (80022ec <HAL_RCC_OscConfig+0x2b8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a07      	ldr	r2, [pc, #28]	; (80022ec <HAL_RCC_OscConfig+0x2b8>)
 80022d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022d6:	f7fe ffed 	bl	80012b4 <HAL_GetTick>
 80022da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022dc:	e011      	b.n	8002302 <HAL_RCC_OscConfig+0x2ce>
 80022de:	bf00      	nop
 80022e0:	40023800 	.word	0x40023800
 80022e4:	42470000 	.word	0x42470000
 80022e8:	42470e80 	.word	0x42470e80
 80022ec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022f0:	f7fe ffe0 	bl	80012b4 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e106      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002302:	4b85      	ldr	r3, [pc, #532]	; (8002518 <HAL_RCC_OscConfig+0x4e4>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800230a:	2b00      	cmp	r3, #0
 800230c:	d0f0      	beq.n	80022f0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d106      	bne.n	8002324 <HAL_RCC_OscConfig+0x2f0>
 8002316:	4b81      	ldr	r3, [pc, #516]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 8002318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800231a:	4a80      	ldr	r2, [pc, #512]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	6713      	str	r3, [r2, #112]	; 0x70
 8002322:	e01c      	b.n	800235e <HAL_RCC_OscConfig+0x32a>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	2b05      	cmp	r3, #5
 800232a:	d10c      	bne.n	8002346 <HAL_RCC_OscConfig+0x312>
 800232c:	4b7b      	ldr	r3, [pc, #492]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 800232e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002330:	4a7a      	ldr	r2, [pc, #488]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 8002332:	f043 0304 	orr.w	r3, r3, #4
 8002336:	6713      	str	r3, [r2, #112]	; 0x70
 8002338:	4b78      	ldr	r3, [pc, #480]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 800233a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233c:	4a77      	ldr	r2, [pc, #476]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	6713      	str	r3, [r2, #112]	; 0x70
 8002344:	e00b      	b.n	800235e <HAL_RCC_OscConfig+0x32a>
 8002346:	4b75      	ldr	r3, [pc, #468]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 8002348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800234a:	4a74      	ldr	r2, [pc, #464]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 800234c:	f023 0301 	bic.w	r3, r3, #1
 8002350:	6713      	str	r3, [r2, #112]	; 0x70
 8002352:	4b72      	ldr	r3, [pc, #456]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 8002354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002356:	4a71      	ldr	r2, [pc, #452]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 8002358:	f023 0304 	bic.w	r3, r3, #4
 800235c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d015      	beq.n	8002392 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002366:	f7fe ffa5 	bl	80012b4 <HAL_GetTick>
 800236a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800236c:	e00a      	b.n	8002384 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800236e:	f7fe ffa1 	bl	80012b4 <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	f241 3288 	movw	r2, #5000	; 0x1388
 800237c:	4293      	cmp	r3, r2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e0c5      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002384:	4b65      	ldr	r3, [pc, #404]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 8002386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0ee      	beq.n	800236e <HAL_RCC_OscConfig+0x33a>
 8002390:	e014      	b.n	80023bc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002392:	f7fe ff8f 	bl	80012b4 <HAL_GetTick>
 8002396:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002398:	e00a      	b.n	80023b0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800239a:	f7fe ff8b 	bl	80012b4 <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e0af      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b0:	4b5a      	ldr	r3, [pc, #360]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 80023b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1ee      	bne.n	800239a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023bc:	7dfb      	ldrb	r3, [r7, #23]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d105      	bne.n	80023ce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023c2:	4b56      	ldr	r3, [pc, #344]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	4a55      	ldr	r2, [pc, #340]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 80023c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	699b      	ldr	r3, [r3, #24]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 809b 	beq.w	800250e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023d8:	4b50      	ldr	r3, [pc, #320]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f003 030c 	and.w	r3, r3, #12
 80023e0:	2b08      	cmp	r3, #8
 80023e2:	d05c      	beq.n	800249e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d141      	bne.n	8002470 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023ec:	4b4c      	ldr	r3, [pc, #304]	; (8002520 <HAL_RCC_OscConfig+0x4ec>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f2:	f7fe ff5f 	bl	80012b4 <HAL_GetTick>
 80023f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023f8:	e008      	b.n	800240c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023fa:	f7fe ff5b 	bl	80012b4 <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d901      	bls.n	800240c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e081      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800240c:	4b43      	ldr	r3, [pc, #268]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d1f0      	bne.n	80023fa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69da      	ldr	r2, [r3, #28]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	431a      	orrs	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002426:	019b      	lsls	r3, r3, #6
 8002428:	431a      	orrs	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800242e:	085b      	lsrs	r3, r3, #1
 8002430:	3b01      	subs	r3, #1
 8002432:	041b      	lsls	r3, r3, #16
 8002434:	431a      	orrs	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243a:	061b      	lsls	r3, r3, #24
 800243c:	4937      	ldr	r1, [pc, #220]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 800243e:	4313      	orrs	r3, r2
 8002440:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002442:	4b37      	ldr	r3, [pc, #220]	; (8002520 <HAL_RCC_OscConfig+0x4ec>)
 8002444:	2201      	movs	r2, #1
 8002446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002448:	f7fe ff34 	bl	80012b4 <HAL_GetTick>
 800244c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002450:	f7fe ff30 	bl	80012b4 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e056      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002462:	4b2e      	ldr	r3, [pc, #184]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d0f0      	beq.n	8002450 <HAL_RCC_OscConfig+0x41c>
 800246e:	e04e      	b.n	800250e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002470:	4b2b      	ldr	r3, [pc, #172]	; (8002520 <HAL_RCC_OscConfig+0x4ec>)
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002476:	f7fe ff1d 	bl	80012b4 <HAL_GetTick>
 800247a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800247c:	e008      	b.n	8002490 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800247e:	f7fe ff19 	bl	80012b4 <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b02      	cmp	r3, #2
 800248a:	d901      	bls.n	8002490 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e03f      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002490:	4b22      	ldr	r3, [pc, #136]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1f0      	bne.n	800247e <HAL_RCC_OscConfig+0x44a>
 800249c:	e037      	b.n	800250e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d101      	bne.n	80024aa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e032      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024aa:	4b1c      	ldr	r3, [pc, #112]	; (800251c <HAL_RCC_OscConfig+0x4e8>)
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d028      	beq.n	800250a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d121      	bne.n	800250a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d11a      	bne.n	800250a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024da:	4013      	ands	r3, r2
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80024e0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d111      	bne.n	800250a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f0:	085b      	lsrs	r3, r3, #1
 80024f2:	3b01      	subs	r3, #1
 80024f4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d107      	bne.n	800250a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002504:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002506:	429a      	cmp	r2, r3
 8002508:	d001      	beq.n	800250e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e000      	b.n	8002510 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800250e:	2300      	movs	r3, #0
}
 8002510:	4618      	mov	r0, r3
 8002512:	3718      	adds	r7, #24
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40007000 	.word	0x40007000
 800251c:	40023800 	.word	0x40023800
 8002520:	42470060 	.word	0x42470060

08002524 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d101      	bne.n	8002538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e0cc      	b.n	80026d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002538:	4b68      	ldr	r3, [pc, #416]	; (80026dc <HAL_RCC_ClockConfig+0x1b8>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0307 	and.w	r3, r3, #7
 8002540:	683a      	ldr	r2, [r7, #0]
 8002542:	429a      	cmp	r2, r3
 8002544:	d90c      	bls.n	8002560 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002546:	4b65      	ldr	r3, [pc, #404]	; (80026dc <HAL_RCC_ClockConfig+0x1b8>)
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	b2d2      	uxtb	r2, r2
 800254c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800254e:	4b63      	ldr	r3, [pc, #396]	; (80026dc <HAL_RCC_ClockConfig+0x1b8>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	429a      	cmp	r2, r3
 800255a:	d001      	beq.n	8002560 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e0b8      	b.n	80026d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0302 	and.w	r3, r3, #2
 8002568:	2b00      	cmp	r3, #0
 800256a:	d020      	beq.n	80025ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0304 	and.w	r3, r3, #4
 8002574:	2b00      	cmp	r3, #0
 8002576:	d005      	beq.n	8002584 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002578:	4b59      	ldr	r3, [pc, #356]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	4a58      	ldr	r2, [pc, #352]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 800257e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002582:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0308 	and.w	r3, r3, #8
 800258c:	2b00      	cmp	r3, #0
 800258e:	d005      	beq.n	800259c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002590:	4b53      	ldr	r3, [pc, #332]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	4a52      	ldr	r2, [pc, #328]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002596:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800259a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800259c:	4b50      	ldr	r3, [pc, #320]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	494d      	ldr	r1, [pc, #308]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d044      	beq.n	8002644 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d107      	bne.n	80025d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c2:	4b47      	ldr	r3, [pc, #284]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d119      	bne.n	8002602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e07f      	b.n	80026d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d003      	beq.n	80025e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025de:	2b03      	cmp	r3, #3
 80025e0:	d107      	bne.n	80025f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025e2:	4b3f      	ldr	r3, [pc, #252]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d109      	bne.n	8002602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e06f      	b.n	80026d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f2:	4b3b      	ldr	r3, [pc, #236]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0302 	and.w	r3, r3, #2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e067      	b.n	80026d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002602:	4b37      	ldr	r3, [pc, #220]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f023 0203 	bic.w	r2, r3, #3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	4934      	ldr	r1, [pc, #208]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002610:	4313      	orrs	r3, r2
 8002612:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002614:	f7fe fe4e 	bl	80012b4 <HAL_GetTick>
 8002618:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800261a:	e00a      	b.n	8002632 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800261c:	f7fe fe4a 	bl	80012b4 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	f241 3288 	movw	r2, #5000	; 0x1388
 800262a:	4293      	cmp	r3, r2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e04f      	b.n	80026d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002632:	4b2b      	ldr	r3, [pc, #172]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f003 020c 	and.w	r2, r3, #12
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	429a      	cmp	r2, r3
 8002642:	d1eb      	bne.n	800261c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002644:	4b25      	ldr	r3, [pc, #148]	; (80026dc <HAL_RCC_ClockConfig+0x1b8>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0307 	and.w	r3, r3, #7
 800264c:	683a      	ldr	r2, [r7, #0]
 800264e:	429a      	cmp	r2, r3
 8002650:	d20c      	bcs.n	800266c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002652:	4b22      	ldr	r3, [pc, #136]	; (80026dc <HAL_RCC_ClockConfig+0x1b8>)
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	b2d2      	uxtb	r2, r2
 8002658:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800265a:	4b20      	ldr	r3, [pc, #128]	; (80026dc <HAL_RCC_ClockConfig+0x1b8>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0307 	and.w	r3, r3, #7
 8002662:	683a      	ldr	r2, [r7, #0]
 8002664:	429a      	cmp	r2, r3
 8002666:	d001      	beq.n	800266c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e032      	b.n	80026d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	2b00      	cmp	r3, #0
 8002676:	d008      	beq.n	800268a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002678:	4b19      	ldr	r3, [pc, #100]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	4916      	ldr	r1, [pc, #88]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002686:	4313      	orrs	r3, r2
 8002688:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0308 	and.w	r3, r3, #8
 8002692:	2b00      	cmp	r3, #0
 8002694:	d009      	beq.n	80026aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002696:	4b12      	ldr	r3, [pc, #72]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	490e      	ldr	r1, [pc, #56]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 80026a6:	4313      	orrs	r3, r2
 80026a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026aa:	f000 f821 	bl	80026f0 <HAL_RCC_GetSysClockFreq>
 80026ae:	4602      	mov	r2, r0
 80026b0:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <HAL_RCC_ClockConfig+0x1bc>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	091b      	lsrs	r3, r3, #4
 80026b6:	f003 030f 	and.w	r3, r3, #15
 80026ba:	490a      	ldr	r1, [pc, #40]	; (80026e4 <HAL_RCC_ClockConfig+0x1c0>)
 80026bc:	5ccb      	ldrb	r3, [r1, r3]
 80026be:	fa22 f303 	lsr.w	r3, r2, r3
 80026c2:	4a09      	ldr	r2, [pc, #36]	; (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 80026c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80026c6:	4b09      	ldr	r3, [pc, #36]	; (80026ec <HAL_RCC_ClockConfig+0x1c8>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7fe fc2e 	bl	8000f2c <HAL_InitTick>

  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40023c00 	.word	0x40023c00
 80026e0:	40023800 	.word	0x40023800
 80026e4:	080057f4 	.word	0x080057f4
 80026e8:	20000020 	.word	0x20000020
 80026ec:	20000024 	.word	0x20000024

080026f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80026f4:	b084      	sub	sp, #16
 80026f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80026f8:	2300      	movs	r3, #0
 80026fa:	607b      	str	r3, [r7, #4]
 80026fc:	2300      	movs	r3, #0
 80026fe:	60fb      	str	r3, [r7, #12]
 8002700:	2300      	movs	r3, #0
 8002702:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002704:	2300      	movs	r3, #0
 8002706:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002708:	4b67      	ldr	r3, [pc, #412]	; (80028a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f003 030c 	and.w	r3, r3, #12
 8002710:	2b08      	cmp	r3, #8
 8002712:	d00d      	beq.n	8002730 <HAL_RCC_GetSysClockFreq+0x40>
 8002714:	2b08      	cmp	r3, #8
 8002716:	f200 80bd 	bhi.w	8002894 <HAL_RCC_GetSysClockFreq+0x1a4>
 800271a:	2b00      	cmp	r3, #0
 800271c:	d002      	beq.n	8002724 <HAL_RCC_GetSysClockFreq+0x34>
 800271e:	2b04      	cmp	r3, #4
 8002720:	d003      	beq.n	800272a <HAL_RCC_GetSysClockFreq+0x3a>
 8002722:	e0b7      	b.n	8002894 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002724:	4b61      	ldr	r3, [pc, #388]	; (80028ac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002726:	60bb      	str	r3, [r7, #8]
       break;
 8002728:	e0b7      	b.n	800289a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800272a:	4b61      	ldr	r3, [pc, #388]	; (80028b0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800272c:	60bb      	str	r3, [r7, #8]
      break;
 800272e:	e0b4      	b.n	800289a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002730:	4b5d      	ldr	r3, [pc, #372]	; (80028a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002738:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800273a:	4b5b      	ldr	r3, [pc, #364]	; (80028a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d04d      	beq.n	80027e2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002746:	4b58      	ldr	r3, [pc, #352]	; (80028a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	099b      	lsrs	r3, r3, #6
 800274c:	461a      	mov	r2, r3
 800274e:	f04f 0300 	mov.w	r3, #0
 8002752:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002756:	f04f 0100 	mov.w	r1, #0
 800275a:	ea02 0800 	and.w	r8, r2, r0
 800275e:	ea03 0901 	and.w	r9, r3, r1
 8002762:	4640      	mov	r0, r8
 8002764:	4649      	mov	r1, r9
 8002766:	f04f 0200 	mov.w	r2, #0
 800276a:	f04f 0300 	mov.w	r3, #0
 800276e:	014b      	lsls	r3, r1, #5
 8002770:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002774:	0142      	lsls	r2, r0, #5
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	ebb0 0008 	subs.w	r0, r0, r8
 800277e:	eb61 0109 	sbc.w	r1, r1, r9
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	f04f 0300 	mov.w	r3, #0
 800278a:	018b      	lsls	r3, r1, #6
 800278c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002790:	0182      	lsls	r2, r0, #6
 8002792:	1a12      	subs	r2, r2, r0
 8002794:	eb63 0301 	sbc.w	r3, r3, r1
 8002798:	f04f 0000 	mov.w	r0, #0
 800279c:	f04f 0100 	mov.w	r1, #0
 80027a0:	00d9      	lsls	r1, r3, #3
 80027a2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80027a6:	00d0      	lsls	r0, r2, #3
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	eb12 0208 	adds.w	r2, r2, r8
 80027b0:	eb43 0309 	adc.w	r3, r3, r9
 80027b4:	f04f 0000 	mov.w	r0, #0
 80027b8:	f04f 0100 	mov.w	r1, #0
 80027bc:	0259      	lsls	r1, r3, #9
 80027be:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80027c2:	0250      	lsls	r0, r2, #9
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	4610      	mov	r0, r2
 80027ca:	4619      	mov	r1, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	461a      	mov	r2, r3
 80027d0:	f04f 0300 	mov.w	r3, #0
 80027d4:	f7fd fd64 	bl	80002a0 <__aeabi_uldivmod>
 80027d8:	4602      	mov	r2, r0
 80027da:	460b      	mov	r3, r1
 80027dc:	4613      	mov	r3, r2
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	e04a      	b.n	8002878 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027e2:	4b31      	ldr	r3, [pc, #196]	; (80028a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	099b      	lsrs	r3, r3, #6
 80027e8:	461a      	mov	r2, r3
 80027ea:	f04f 0300 	mov.w	r3, #0
 80027ee:	f240 10ff 	movw	r0, #511	; 0x1ff
 80027f2:	f04f 0100 	mov.w	r1, #0
 80027f6:	ea02 0400 	and.w	r4, r2, r0
 80027fa:	ea03 0501 	and.w	r5, r3, r1
 80027fe:	4620      	mov	r0, r4
 8002800:	4629      	mov	r1, r5
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	f04f 0300 	mov.w	r3, #0
 800280a:	014b      	lsls	r3, r1, #5
 800280c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002810:	0142      	lsls	r2, r0, #5
 8002812:	4610      	mov	r0, r2
 8002814:	4619      	mov	r1, r3
 8002816:	1b00      	subs	r0, r0, r4
 8002818:	eb61 0105 	sbc.w	r1, r1, r5
 800281c:	f04f 0200 	mov.w	r2, #0
 8002820:	f04f 0300 	mov.w	r3, #0
 8002824:	018b      	lsls	r3, r1, #6
 8002826:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800282a:	0182      	lsls	r2, r0, #6
 800282c:	1a12      	subs	r2, r2, r0
 800282e:	eb63 0301 	sbc.w	r3, r3, r1
 8002832:	f04f 0000 	mov.w	r0, #0
 8002836:	f04f 0100 	mov.w	r1, #0
 800283a:	00d9      	lsls	r1, r3, #3
 800283c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002840:	00d0      	lsls	r0, r2, #3
 8002842:	4602      	mov	r2, r0
 8002844:	460b      	mov	r3, r1
 8002846:	1912      	adds	r2, r2, r4
 8002848:	eb45 0303 	adc.w	r3, r5, r3
 800284c:	f04f 0000 	mov.w	r0, #0
 8002850:	f04f 0100 	mov.w	r1, #0
 8002854:	0299      	lsls	r1, r3, #10
 8002856:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800285a:	0290      	lsls	r0, r2, #10
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	4610      	mov	r0, r2
 8002862:	4619      	mov	r1, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	461a      	mov	r2, r3
 8002868:	f04f 0300 	mov.w	r3, #0
 800286c:	f7fd fd18 	bl	80002a0 <__aeabi_uldivmod>
 8002870:	4602      	mov	r2, r0
 8002872:	460b      	mov	r3, r1
 8002874:	4613      	mov	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002878:	4b0b      	ldr	r3, [pc, #44]	; (80028a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	0c1b      	lsrs	r3, r3, #16
 800287e:	f003 0303 	and.w	r3, r3, #3
 8002882:	3301      	adds	r3, #1
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002890:	60bb      	str	r3, [r7, #8]
      break;
 8002892:	e002      	b.n	800289a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002894:	4b05      	ldr	r3, [pc, #20]	; (80028ac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002896:	60bb      	str	r3, [r7, #8]
      break;
 8002898:	bf00      	nop
    }
  }
  return sysclockfreq;
 800289a:	68bb      	ldr	r3, [r7, #8]
}
 800289c:	4618      	mov	r0, r3
 800289e:	3710      	adds	r7, #16
 80028a0:	46bd      	mov	sp, r7
 80028a2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80028a6:	bf00      	nop
 80028a8:	40023800 	.word	0x40023800
 80028ac:	00f42400 	.word	0x00f42400
 80028b0:	007a1200 	.word	0x007a1200

080028b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028b8:	4b03      	ldr	r3, [pc, #12]	; (80028c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80028ba:	681b      	ldr	r3, [r3, #0]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	20000020 	.word	0x20000020

080028cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80028d0:	f7ff fff0 	bl	80028b4 <HAL_RCC_GetHCLKFreq>
 80028d4:	4602      	mov	r2, r0
 80028d6:	4b05      	ldr	r3, [pc, #20]	; (80028ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	0a9b      	lsrs	r3, r3, #10
 80028dc:	f003 0307 	and.w	r3, r3, #7
 80028e0:	4903      	ldr	r1, [pc, #12]	; (80028f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028e2:	5ccb      	ldrb	r3, [r1, r3]
 80028e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40023800 	.word	0x40023800
 80028f0:	08005804 	.word	0x08005804

080028f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80028f8:	f7ff ffdc 	bl	80028b4 <HAL_RCC_GetHCLKFreq>
 80028fc:	4602      	mov	r2, r0
 80028fe:	4b05      	ldr	r3, [pc, #20]	; (8002914 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	0b5b      	lsrs	r3, r3, #13
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	4903      	ldr	r1, [pc, #12]	; (8002918 <HAL_RCC_GetPCLK2Freq+0x24>)
 800290a:	5ccb      	ldrb	r3, [r1, r3]
 800290c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002910:	4618      	mov	r0, r3
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40023800 	.word	0x40023800
 8002918:	08005804 	.word	0x08005804

0800291c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	220f      	movs	r2, #15
 800292a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800292c:	4b12      	ldr	r3, [pc, #72]	; (8002978 <HAL_RCC_GetClockConfig+0x5c>)
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f003 0203 	and.w	r2, r3, #3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002938:	4b0f      	ldr	r3, [pc, #60]	; (8002978 <HAL_RCC_GetClockConfig+0x5c>)
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002944:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <HAL_RCC_GetClockConfig+0x5c>)
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002950:	4b09      	ldr	r3, [pc, #36]	; (8002978 <HAL_RCC_GetClockConfig+0x5c>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	08db      	lsrs	r3, r3, #3
 8002956:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800295e:	4b07      	ldr	r3, [pc, #28]	; (800297c <HAL_RCC_GetClockConfig+0x60>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0207 	and.w	r2, r3, #7
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	601a      	str	r2, [r3, #0]
}
 800296a:	bf00      	nop
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	40023800 	.word	0x40023800
 800297c:	40023c00 	.word	0x40023c00

08002980 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e041      	b.n	8002a16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d106      	bne.n	80029ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7fe f9ea 	bl	8000d80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2202      	movs	r2, #2
 80029b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3304      	adds	r3, #4
 80029bc:	4619      	mov	r1, r3
 80029be:	4610      	mov	r0, r2
 80029c0:	f000 f9ce 	bl	8002d60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
	...

08002a20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d001      	beq.n	8002a38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e04e      	b.n	8002ad6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	68da      	ldr	r2, [r3, #12]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 0201 	orr.w	r2, r2, #1
 8002a4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a23      	ldr	r2, [pc, #140]	; (8002ae4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d022      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x80>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a62:	d01d      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x80>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a1f      	ldr	r2, [pc, #124]	; (8002ae8 <HAL_TIM_Base_Start_IT+0xc8>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d018      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x80>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a1e      	ldr	r2, [pc, #120]	; (8002aec <HAL_TIM_Base_Start_IT+0xcc>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d013      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x80>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a1c      	ldr	r2, [pc, #112]	; (8002af0 <HAL_TIM_Base_Start_IT+0xd0>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d00e      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x80>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a1b      	ldr	r2, [pc, #108]	; (8002af4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d009      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x80>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a19      	ldr	r2, [pc, #100]	; (8002af8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d004      	beq.n	8002aa0 <HAL_TIM_Base_Start_IT+0x80>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a18      	ldr	r2, [pc, #96]	; (8002afc <HAL_TIM_Base_Start_IT+0xdc>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d111      	bne.n	8002ac4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2b06      	cmp	r3, #6
 8002ab0:	d010      	beq.n	8002ad4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f042 0201 	orr.w	r2, r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ac2:	e007      	b.n	8002ad4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f042 0201 	orr.w	r2, r2, #1
 8002ad2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3714      	adds	r7, #20
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
 8002ae2:	bf00      	nop
 8002ae4:	40010000 	.word	0x40010000
 8002ae8:	40000400 	.word	0x40000400
 8002aec:	40000800 	.word	0x40000800
 8002af0:	40000c00 	.word	0x40000c00
 8002af4:	40010400 	.word	0x40010400
 8002af8:	40014000 	.word	0x40014000
 8002afc:	40001800 	.word	0x40001800

08002b00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	691b      	ldr	r3, [r3, #16]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d122      	bne.n	8002b5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d11b      	bne.n	8002b5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f06f 0202 	mvn.w	r2, #2
 8002b2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	f003 0303 	and.w	r3, r3, #3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 f8ee 	bl	8002d24 <HAL_TIM_IC_CaptureCallback>
 8002b48:	e005      	b.n	8002b56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 f8e0 	bl	8002d10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 f8f1 	bl	8002d38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	f003 0304 	and.w	r3, r3, #4
 8002b66:	2b04      	cmp	r3, #4
 8002b68:	d122      	bne.n	8002bb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	2b04      	cmp	r3, #4
 8002b76:	d11b      	bne.n	8002bb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f06f 0204 	mvn.w	r2, #4
 8002b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2202      	movs	r2, #2
 8002b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d003      	beq.n	8002b9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f000 f8c4 	bl	8002d24 <HAL_TIM_IC_CaptureCallback>
 8002b9c:	e005      	b.n	8002baa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 f8b6 	bl	8002d10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f000 f8c7 	bl	8002d38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	2b08      	cmp	r3, #8
 8002bbc:	d122      	bne.n	8002c04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f003 0308 	and.w	r3, r3, #8
 8002bc8:	2b08      	cmp	r3, #8
 8002bca:	d11b      	bne.n	8002c04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f06f 0208 	mvn.w	r2, #8
 8002bd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2204      	movs	r2, #4
 8002bda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	f003 0303 	and.w	r3, r3, #3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f89a 	bl	8002d24 <HAL_TIM_IC_CaptureCallback>
 8002bf0:	e005      	b.n	8002bfe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 f88c 	bl	8002d10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 f89d 	bl	8002d38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	f003 0310 	and.w	r3, r3, #16
 8002c0e:	2b10      	cmp	r3, #16
 8002c10:	d122      	bne.n	8002c58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	f003 0310 	and.w	r3, r3, #16
 8002c1c:	2b10      	cmp	r3, #16
 8002c1e:	d11b      	bne.n	8002c58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f06f 0210 	mvn.w	r2, #16
 8002c28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2208      	movs	r2, #8
 8002c2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d003      	beq.n	8002c46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f870 	bl	8002d24 <HAL_TIM_IC_CaptureCallback>
 8002c44:	e005      	b.n	8002c52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f862 	bl	8002d10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f873 	bl	8002d38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d10e      	bne.n	8002c84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d107      	bne.n	8002c84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f06f 0201 	mvn.w	r2, #1
 8002c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7fe f83e 	bl	8000d00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c8e:	2b80      	cmp	r3, #128	; 0x80
 8002c90:	d10e      	bne.n	8002cb0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c9c:	2b80      	cmp	r3, #128	; 0x80
 8002c9e:	d107      	bne.n	8002cb0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 f97e 	bl	8002fac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cba:	2b40      	cmp	r3, #64	; 0x40
 8002cbc:	d10e      	bne.n	8002cdc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cc8:	2b40      	cmp	r3, #64	; 0x40
 8002cca:	d107      	bne.n	8002cdc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f838 	bl	8002d4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	f003 0320 	and.w	r3, r3, #32
 8002ce6:	2b20      	cmp	r3, #32
 8002ce8:	d10e      	bne.n	8002d08 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	f003 0320 	and.w	r3, r3, #32
 8002cf4:	2b20      	cmp	r3, #32
 8002cf6:	d107      	bne.n	8002d08 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f06f 0220 	mvn.w	r2, #32
 8002d00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f948 	bl	8002f98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d08:	bf00      	nop
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d2c:	bf00      	nop
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a40      	ldr	r2, [pc, #256]	; (8002e74 <TIM_Base_SetConfig+0x114>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d013      	beq.n	8002da0 <TIM_Base_SetConfig+0x40>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d7e:	d00f      	beq.n	8002da0 <TIM_Base_SetConfig+0x40>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	4a3d      	ldr	r2, [pc, #244]	; (8002e78 <TIM_Base_SetConfig+0x118>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d00b      	beq.n	8002da0 <TIM_Base_SetConfig+0x40>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4a3c      	ldr	r2, [pc, #240]	; (8002e7c <TIM_Base_SetConfig+0x11c>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d007      	beq.n	8002da0 <TIM_Base_SetConfig+0x40>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a3b      	ldr	r2, [pc, #236]	; (8002e80 <TIM_Base_SetConfig+0x120>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d003      	beq.n	8002da0 <TIM_Base_SetConfig+0x40>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a3a      	ldr	r2, [pc, #232]	; (8002e84 <TIM_Base_SetConfig+0x124>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d108      	bne.n	8002db2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002da6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	68fa      	ldr	r2, [r7, #12]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a2f      	ldr	r2, [pc, #188]	; (8002e74 <TIM_Base_SetConfig+0x114>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d02b      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dc0:	d027      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a2c      	ldr	r2, [pc, #176]	; (8002e78 <TIM_Base_SetConfig+0x118>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d023      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a2b      	ldr	r2, [pc, #172]	; (8002e7c <TIM_Base_SetConfig+0x11c>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d01f      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a2a      	ldr	r2, [pc, #168]	; (8002e80 <TIM_Base_SetConfig+0x120>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d01b      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a29      	ldr	r2, [pc, #164]	; (8002e84 <TIM_Base_SetConfig+0x124>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d017      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a28      	ldr	r2, [pc, #160]	; (8002e88 <TIM_Base_SetConfig+0x128>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d013      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a27      	ldr	r2, [pc, #156]	; (8002e8c <TIM_Base_SetConfig+0x12c>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d00f      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a26      	ldr	r2, [pc, #152]	; (8002e90 <TIM_Base_SetConfig+0x130>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d00b      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a25      	ldr	r2, [pc, #148]	; (8002e94 <TIM_Base_SetConfig+0x134>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d007      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a24      	ldr	r2, [pc, #144]	; (8002e98 <TIM_Base_SetConfig+0x138>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d003      	beq.n	8002e12 <TIM_Base_SetConfig+0xb2>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a23      	ldr	r2, [pc, #140]	; (8002e9c <TIM_Base_SetConfig+0x13c>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d108      	bne.n	8002e24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a0a      	ldr	r2, [pc, #40]	; (8002e74 <TIM_Base_SetConfig+0x114>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d003      	beq.n	8002e58 <TIM_Base_SetConfig+0xf8>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4a0c      	ldr	r2, [pc, #48]	; (8002e84 <TIM_Base_SetConfig+0x124>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d103      	bne.n	8002e60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	691a      	ldr	r2, [r3, #16]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	615a      	str	r2, [r3, #20]
}
 8002e66:	bf00      	nop
 8002e68:	3714      	adds	r7, #20
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	40010000 	.word	0x40010000
 8002e78:	40000400 	.word	0x40000400
 8002e7c:	40000800 	.word	0x40000800
 8002e80:	40000c00 	.word	0x40000c00
 8002e84:	40010400 	.word	0x40010400
 8002e88:	40014000 	.word	0x40014000
 8002e8c:	40014400 	.word	0x40014400
 8002e90:	40014800 	.word	0x40014800
 8002e94:	40001800 	.word	0x40001800
 8002e98:	40001c00 	.word	0x40001c00
 8002e9c:	40002000 	.word	0x40002000

08002ea0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e05a      	b.n	8002f6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ede:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68fa      	ldr	r2, [r7, #12]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a21      	ldr	r2, [pc, #132]	; (8002f7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d022      	beq.n	8002f42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f04:	d01d      	beq.n	8002f42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a1d      	ldr	r2, [pc, #116]	; (8002f80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d018      	beq.n	8002f42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a1b      	ldr	r2, [pc, #108]	; (8002f84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d013      	beq.n	8002f42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a1a      	ldr	r2, [pc, #104]	; (8002f88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d00e      	beq.n	8002f42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a18      	ldr	r2, [pc, #96]	; (8002f8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d009      	beq.n	8002f42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a17      	ldr	r2, [pc, #92]	; (8002f90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d004      	beq.n	8002f42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a15      	ldr	r2, [pc, #84]	; (8002f94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d10c      	bne.n	8002f5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	68ba      	ldr	r2, [r7, #8]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68ba      	ldr	r2, [r7, #8]
 8002f5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	40010000 	.word	0x40010000
 8002f80:	40000400 	.word	0x40000400
 8002f84:	40000800 	.word	0x40000800
 8002f88:	40000c00 	.word	0x40000c00
 8002f8c:	40010400 	.word	0x40010400
 8002f90:	40014000 	.word	0x40014000
 8002f94:	40001800 	.word	0x40001800

08002f98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e03f      	b.n	8003052 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d106      	bne.n	8002fec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7fd feec 	bl	8000dc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2224      	movs	r2, #36	; 0x24
 8002ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003002:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	f001 f8d7 	bl	80041b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	691a      	ldr	r2, [r3, #16]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003018:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	695a      	ldr	r2, [r3, #20]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003028:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68da      	ldr	r2, [r3, #12]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003038:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2220      	movs	r2, #32
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2220      	movs	r2, #32
 800304c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b08a      	sub	sp, #40	; 0x28
 800305e:	af02      	add	r7, sp, #8
 8003060:	60f8      	str	r0, [r7, #12]
 8003062:	60b9      	str	r1, [r7, #8]
 8003064:	603b      	str	r3, [r7, #0]
 8003066:	4613      	mov	r3, r2
 8003068:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800306a:	2300      	movs	r3, #0
 800306c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b20      	cmp	r3, #32
 8003078:	d17c      	bne.n	8003174 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d002      	beq.n	8003086 <HAL_UART_Transmit+0x2c>
 8003080:	88fb      	ldrh	r3, [r7, #6]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e075      	b.n	8003176 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003090:	2b01      	cmp	r3, #1
 8003092:	d101      	bne.n	8003098 <HAL_UART_Transmit+0x3e>
 8003094:	2302      	movs	r3, #2
 8003096:	e06e      	b.n	8003176 <HAL_UART_Transmit+0x11c>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2221      	movs	r2, #33	; 0x21
 80030aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030ae:	f7fe f901 	bl	80012b4 <HAL_GetTick>
 80030b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	88fa      	ldrh	r2, [r7, #6]
 80030b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	88fa      	ldrh	r2, [r7, #6]
 80030be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c8:	d108      	bne.n	80030dc <HAL_UART_Transmit+0x82>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d104      	bne.n	80030dc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80030d2:	2300      	movs	r3, #0
 80030d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	61bb      	str	r3, [r7, #24]
 80030da:	e003      	b.n	80030e4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80030ec:	e02a      	b.n	8003144 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	9300      	str	r3, [sp, #0]
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	2200      	movs	r2, #0
 80030f6:	2180      	movs	r1, #128	; 0x80
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 fd92 	bl	8003c22 <UART_WaitOnFlagUntilTimeout>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e036      	b.n	8003176 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10b      	bne.n	8003126 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	461a      	mov	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800311c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	3302      	adds	r3, #2
 8003122:	61bb      	str	r3, [r7, #24]
 8003124:	e007      	b.n	8003136 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	781a      	ldrb	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	3301      	adds	r3, #1
 8003134:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800313a:	b29b      	uxth	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003148:	b29b      	uxth	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1cf      	bne.n	80030ee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	2200      	movs	r2, #0
 8003156:	2140      	movs	r1, #64	; 0x40
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 fd62 	bl	8003c22 <UART_WaitOnFlagUntilTimeout>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e006      	b.n	8003176 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2220      	movs	r2, #32
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003170:	2300      	movs	r3, #0
 8003172:	e000      	b.n	8003176 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003174:	2302      	movs	r3, #2
  }
}
 8003176:	4618      	mov	r0, r3
 8003178:	3720      	adds	r7, #32
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b08a      	sub	sp, #40	; 0x28
 8003182:	af02      	add	r7, sp, #8
 8003184:	60f8      	str	r0, [r7, #12]
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	603b      	str	r3, [r7, #0]
 800318a:	4613      	mov	r3, r2
 800318c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800318e:	2300      	movs	r3, #0
 8003190:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b20      	cmp	r3, #32
 800319c:	f040 808c 	bne.w	80032b8 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d002      	beq.n	80031ac <HAL_UART_Receive+0x2e>
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e084      	b.n	80032ba <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d101      	bne.n	80031be <HAL_UART_Receive+0x40>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e07d      	b.n	80032ba <HAL_UART_Receive+0x13c>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2222      	movs	r2, #34	; 0x22
 80031d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2200      	movs	r2, #0
 80031d8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031da:	f7fe f86b 	bl	80012b4 <HAL_GetTick>
 80031de:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	88fa      	ldrh	r2, [r7, #6]
 80031e4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	88fa      	ldrh	r2, [r7, #6]
 80031ea:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031f4:	d108      	bne.n	8003208 <HAL_UART_Receive+0x8a>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d104      	bne.n	8003208 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80031fe:	2300      	movs	r3, #0
 8003200:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	61bb      	str	r3, [r7, #24]
 8003206:	e003      	b.n	8003210 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800320c:	2300      	movs	r3, #0
 800320e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003218:	e043      	b.n	80032a2 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	2200      	movs	r2, #0
 8003222:	2120      	movs	r1, #32
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f000 fcfc 	bl	8003c22 <UART_WaitOnFlagUntilTimeout>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e042      	b.n	80032ba <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10c      	bne.n	8003254 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	b29b      	uxth	r3, r3
 8003242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003246:	b29a      	uxth	r2, r3
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	3302      	adds	r3, #2
 8003250:	61bb      	str	r3, [r7, #24]
 8003252:	e01f      	b.n	8003294 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800325c:	d007      	beq.n	800326e <HAL_UART_Receive+0xf0>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d10a      	bne.n	800327c <HAL_UART_Receive+0xfe>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d106      	bne.n	800327c <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	b2da      	uxtb	r2, r3
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	701a      	strb	r2, [r3, #0]
 800327a:	e008      	b.n	800328e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	b2db      	uxtb	r3, r3
 8003284:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003288:	b2da      	uxtb	r2, r3
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	3301      	adds	r3, #1
 8003292:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003298:	b29b      	uxth	r3, r3
 800329a:	3b01      	subs	r3, #1
 800329c:	b29a      	uxth	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1b6      	bne.n	800321a <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2220      	movs	r2, #32
 80032b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80032b4:	2300      	movs	r3, #0
 80032b6:	e000      	b.n	80032ba <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80032b8:	2302      	movs	r3, #2
  }
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3720      	adds	r7, #32
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
	...

080032c4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b08c      	sub	sp, #48	; 0x30
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	4613      	mov	r3, r2
 80032d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b20      	cmp	r3, #32
 80032dc:	d165      	bne.n	80033aa <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d002      	beq.n	80032ea <HAL_UART_Transmit_DMA+0x26>
 80032e4:	88fb      	ldrh	r3, [r7, #6]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e05e      	b.n	80033ac <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d101      	bne.n	80032fc <HAL_UART_Transmit_DMA+0x38>
 80032f8:	2302      	movs	r3, #2
 80032fa:	e057      	b.n	80033ac <HAL_UART_Transmit_DMA+0xe8>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003304:	68ba      	ldr	r2, [r7, #8]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	88fa      	ldrh	r2, [r7, #6]
 800330e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	88fa      	ldrh	r2, [r7, #6]
 8003314:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2221      	movs	r2, #33	; 0x21
 8003320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003328:	4a22      	ldr	r2, [pc, #136]	; (80033b4 <HAL_UART_Transmit_DMA+0xf0>)
 800332a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003330:	4a21      	ldr	r2, [pc, #132]	; (80033b8 <HAL_UART_Transmit_DMA+0xf4>)
 8003332:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003338:	4a20      	ldr	r2, [pc, #128]	; (80033bc <HAL_UART_Transmit_DMA+0xf8>)
 800333a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003340:	2200      	movs	r2, #0
 8003342:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8003344:	f107 0308 	add.w	r3, r7, #8
 8003348:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800334e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003350:	6819      	ldr	r1, [r3, #0]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	3304      	adds	r3, #4
 8003358:	461a      	mov	r2, r3
 800335a:	88fb      	ldrh	r3, [r7, #6]
 800335c:	f7fe f946 	bl	80015ec <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003368:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	3314      	adds	r3, #20
 8003378:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	e853 3f00 	ldrex	r3, [r3]
 8003380:	617b      	str	r3, [r7, #20]
   return(result);
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003388:	62bb      	str	r3, [r7, #40]	; 0x28
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	3314      	adds	r3, #20
 8003390:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003392:	627a      	str	r2, [r7, #36]	; 0x24
 8003394:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003396:	6a39      	ldr	r1, [r7, #32]
 8003398:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800339a:	e841 2300 	strex	r3, r2, [r1]
 800339e:	61fb      	str	r3, [r7, #28]
   return(result);
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1e5      	bne.n	8003372 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80033a6:	2300      	movs	r3, #0
 80033a8:	e000      	b.n	80033ac <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80033aa:	2302      	movs	r3, #2
  }
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3730      	adds	r7, #48	; 0x30
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	0800397d 	.word	0x0800397d
 80033b8:	08003a17 	.word	0x08003a17
 80033bc:	08003b8f 	.word	0x08003b8f

080033c0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	4613      	mov	r3, r2
 80033cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b20      	cmp	r3, #32
 80033d8:	d11d      	bne.n	8003416 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d002      	beq.n	80033e6 <HAL_UART_Receive_DMA+0x26>
 80033e0:	88fb      	ldrh	r3, [r7, #6]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e016      	b.n	8003418 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d101      	bne.n	80033f8 <HAL_UART_Receive_DMA+0x38>
 80033f4:	2302      	movs	r3, #2
 80033f6:	e00f      	b.n	8003418 <HAL_UART_Receive_DMA+0x58>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	461a      	mov	r2, r3
 800340a:	68b9      	ldr	r1, [r7, #8]
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f000 fc77 	bl	8003d00 <UART_Start_Receive_DMA>
 8003412:	4603      	mov	r3, r0
 8003414:	e000      	b.n	8003418 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003416:	2302      	movs	r3, #2
  }
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b0ba      	sub	sp, #232	; 0xe8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003446:	2300      	movs	r3, #0
 8003448:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800344c:	2300      	movs	r3, #0
 800344e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003456:	f003 030f 	and.w	r3, r3, #15
 800345a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800345e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10f      	bne.n	8003486 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800346a:	f003 0320 	and.w	r3, r3, #32
 800346e:	2b00      	cmp	r3, #0
 8003470:	d009      	beq.n	8003486 <HAL_UART_IRQHandler+0x66>
 8003472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003476:	f003 0320 	and.w	r3, r3, #32
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 fddf 	bl	8004042 <UART_Receive_IT>
      return;
 8003484:	e256      	b.n	8003934 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003486:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800348a:	2b00      	cmp	r3, #0
 800348c:	f000 80de 	beq.w	800364c <HAL_UART_IRQHandler+0x22c>
 8003490:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003494:	f003 0301 	and.w	r3, r3, #1
 8003498:	2b00      	cmp	r3, #0
 800349a:	d106      	bne.n	80034aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800349c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034a0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f000 80d1 	beq.w	800364c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d00b      	beq.n	80034ce <HAL_UART_IRQHandler+0xae>
 80034b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d005      	beq.n	80034ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	f043 0201 	orr.w	r2, r3, #1
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034d2:	f003 0304 	and.w	r3, r3, #4
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00b      	beq.n	80034f2 <HAL_UART_IRQHandler+0xd2>
 80034da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d005      	beq.n	80034f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	f043 0202 	orr.w	r2, r3, #2
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00b      	beq.n	8003516 <HAL_UART_IRQHandler+0xf6>
 80034fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b00      	cmp	r3, #0
 8003508:	d005      	beq.n	8003516 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	f043 0204 	orr.w	r2, r3, #4
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800351a:	f003 0308 	and.w	r3, r3, #8
 800351e:	2b00      	cmp	r3, #0
 8003520:	d011      	beq.n	8003546 <HAL_UART_IRQHandler+0x126>
 8003522:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003526:	f003 0320 	and.w	r3, r3, #32
 800352a:	2b00      	cmp	r3, #0
 800352c:	d105      	bne.n	800353a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800352e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d005      	beq.n	8003546 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	f043 0208 	orr.w	r2, r3, #8
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354a:	2b00      	cmp	r3, #0
 800354c:	f000 81ed 	beq.w	800392a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003554:	f003 0320 	and.w	r3, r3, #32
 8003558:	2b00      	cmp	r3, #0
 800355a:	d008      	beq.n	800356e <HAL_UART_IRQHandler+0x14e>
 800355c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003560:	f003 0320 	and.w	r3, r3, #32
 8003564:	2b00      	cmp	r3, #0
 8003566:	d002      	beq.n	800356e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 fd6a 	bl	8004042 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	695b      	ldr	r3, [r3, #20]
 8003574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003578:	2b40      	cmp	r3, #64	; 0x40
 800357a:	bf0c      	ite	eq
 800357c:	2301      	moveq	r3, #1
 800357e:	2300      	movne	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	f003 0308 	and.w	r3, r3, #8
 800358e:	2b00      	cmp	r3, #0
 8003590:	d103      	bne.n	800359a <HAL_UART_IRQHandler+0x17a>
 8003592:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003596:	2b00      	cmp	r3, #0
 8003598:	d04f      	beq.n	800363a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 fc72 	bl	8003e84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035aa:	2b40      	cmp	r3, #64	; 0x40
 80035ac:	d141      	bne.n	8003632 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	3314      	adds	r3, #20
 80035b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80035bc:	e853 3f00 	ldrex	r3, [r3]
 80035c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80035c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80035c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	3314      	adds	r3, #20
 80035d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80035da:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80035de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80035e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80035ea:	e841 2300 	strex	r3, r2, [r1]
 80035ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80035f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1d9      	bne.n	80035ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d013      	beq.n	800362a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003606:	4a7d      	ldr	r2, [pc, #500]	; (80037fc <HAL_UART_IRQHandler+0x3dc>)
 8003608:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800360e:	4618      	mov	r0, r3
 8003610:	f7fe f8b4 	bl	800177c <HAL_DMA_Abort_IT>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d016      	beq.n	8003648 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800361e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003624:	4610      	mov	r0, r2
 8003626:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003628:	e00e      	b.n	8003648 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7fd fb22 	bl	8000c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003630:	e00a      	b.n	8003648 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7fd fb1e 	bl	8000c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003638:	e006      	b.n	8003648 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7fd fb1a 	bl	8000c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003646:	e170      	b.n	800392a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003648:	bf00      	nop
    return;
 800364a:	e16e      	b.n	800392a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003650:	2b01      	cmp	r3, #1
 8003652:	f040 814a 	bne.w	80038ea <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800365a:	f003 0310 	and.w	r3, r3, #16
 800365e:	2b00      	cmp	r3, #0
 8003660:	f000 8143 	beq.w	80038ea <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003668:	f003 0310 	and.w	r3, r3, #16
 800366c:	2b00      	cmp	r3, #0
 800366e:	f000 813c 	beq.w	80038ea <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003672:	2300      	movs	r3, #0
 8003674:	60bb      	str	r3, [r7, #8]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	60bb      	str	r3, [r7, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	60bb      	str	r3, [r7, #8]
 8003686:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003692:	2b40      	cmp	r3, #64	; 0x40
 8003694:	f040 80b4 	bne.w	8003800 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80036a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 8140 	beq.w	800392e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80036b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80036b6:	429a      	cmp	r2, r3
 80036b8:	f080 8139 	bcs.w	800392e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80036c2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ce:	f000 8088 	beq.w	80037e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	330c      	adds	r3, #12
 80036d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80036e0:	e853 3f00 	ldrex	r3, [r3]
 80036e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80036e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80036ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	330c      	adds	r3, #12
 80036fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80036fe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003702:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003706:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800370a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800370e:	e841 2300 	strex	r3, r2, [r1]
 8003712:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003716:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1d9      	bne.n	80036d2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	3314      	adds	r3, #20
 8003724:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003726:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003728:	e853 3f00 	ldrex	r3, [r3]
 800372c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800372e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003730:	f023 0301 	bic.w	r3, r3, #1
 8003734:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	3314      	adds	r3, #20
 800373e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003742:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003746:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003748:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800374a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800374e:	e841 2300 	strex	r3, r2, [r1]
 8003752:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003754:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1e1      	bne.n	800371e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	3314      	adds	r3, #20
 8003760:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003762:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003764:	e853 3f00 	ldrex	r3, [r3]
 8003768:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800376a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800376c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003770:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	3314      	adds	r3, #20
 800377a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800377e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003780:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003782:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003784:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003786:	e841 2300 	strex	r3, r2, [r1]
 800378a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800378c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1e3      	bne.n	800375a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2220      	movs	r2, #32
 8003796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	330c      	adds	r3, #12
 80037a6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037aa:	e853 3f00 	ldrex	r3, [r3]
 80037ae:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80037b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037b2:	f023 0310 	bic.w	r3, r3, #16
 80037b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	330c      	adds	r3, #12
 80037c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80037c4:	65ba      	str	r2, [r7, #88]	; 0x58
 80037c6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80037ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80037cc:	e841 2300 	strex	r3, r2, [r1]
 80037d0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80037d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1e3      	bne.n	80037a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037dc:	4618      	mov	r0, r3
 80037de:	f7fd ff5d 	bl	800169c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	4619      	mov	r1, r3
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 f8b6 	bl	8003964 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80037f8:	e099      	b.n	800392e <HAL_UART_IRQHandler+0x50e>
 80037fa:	bf00      	nop
 80037fc:	08003f4b 	.word	0x08003f4b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003808:	b29b      	uxth	r3, r3
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003814:	b29b      	uxth	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	f000 808b 	beq.w	8003932 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800381c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 8086 	beq.w	8003932 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	330c      	adds	r3, #12
 800382c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800382e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003830:	e853 3f00 	ldrex	r3, [r3]
 8003834:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003838:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800383c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	330c      	adds	r3, #12
 8003846:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800384a:	647a      	str	r2, [r7, #68]	; 0x44
 800384c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800384e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003850:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003852:	e841 2300 	strex	r3, r2, [r1]
 8003856:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003858:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800385a:	2b00      	cmp	r3, #0
 800385c:	d1e3      	bne.n	8003826 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	3314      	adds	r3, #20
 8003864:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003868:	e853 3f00 	ldrex	r3, [r3]
 800386c:	623b      	str	r3, [r7, #32]
   return(result);
 800386e:	6a3b      	ldr	r3, [r7, #32]
 8003870:	f023 0301 	bic.w	r3, r3, #1
 8003874:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	3314      	adds	r3, #20
 800387e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003882:	633a      	str	r2, [r7, #48]	; 0x30
 8003884:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003886:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003888:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800388a:	e841 2300 	strex	r3, r2, [r1]
 800388e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1e3      	bne.n	800385e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2220      	movs	r2, #32
 800389a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	330c      	adds	r3, #12
 80038aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	e853 3f00 	ldrex	r3, [r3]
 80038b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f023 0310 	bic.w	r3, r3, #16
 80038ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	330c      	adds	r3, #12
 80038c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80038c8:	61fa      	str	r2, [r7, #28]
 80038ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038cc:	69b9      	ldr	r1, [r7, #24]
 80038ce:	69fa      	ldr	r2, [r7, #28]
 80038d0:	e841 2300 	strex	r3, r2, [r1]
 80038d4:	617b      	str	r3, [r7, #20]
   return(result);
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1e3      	bne.n	80038a4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80038dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80038e0:	4619      	mov	r1, r3
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 f83e 	bl	8003964 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80038e8:	e023      	b.n	8003932 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80038ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d009      	beq.n	800390a <HAL_UART_IRQHandler+0x4ea>
 80038f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d003      	beq.n	800390a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f000 fb35 	bl	8003f72 <UART_Transmit_IT>
    return;
 8003908:	e014      	b.n	8003934 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800390a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800390e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00e      	beq.n	8003934 <HAL_UART_IRQHandler+0x514>
 8003916:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800391a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800391e:	2b00      	cmp	r3, #0
 8003920:	d008      	beq.n	8003934 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 fb75 	bl	8004012 <UART_EndTransmit_IT>
    return;
 8003928:	e004      	b.n	8003934 <HAL_UART_IRQHandler+0x514>
    return;
 800392a:	bf00      	nop
 800392c:	e002      	b.n	8003934 <HAL_UART_IRQHandler+0x514>
      return;
 800392e:	bf00      	nop
 8003930:	e000      	b.n	8003934 <HAL_UART_IRQHandler+0x514>
      return;
 8003932:	bf00      	nop
  }
}
 8003934:	37e8      	adds	r7, #232	; 0xe8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop

0800393c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	460b      	mov	r3, r1
 800396e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b090      	sub	sp, #64	; 0x40
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003988:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003994:	2b00      	cmp	r3, #0
 8003996:	d137      	bne.n	8003a08 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800399a:	2200      	movs	r2, #0
 800399c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800399e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	3314      	adds	r3, #20
 80039a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a8:	e853 3f00 	ldrex	r3, [r3]
 80039ac:	623b      	str	r3, [r7, #32]
   return(result);
 80039ae:	6a3b      	ldr	r3, [r7, #32]
 80039b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80039b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	3314      	adds	r3, #20
 80039bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039be:	633a      	str	r2, [r7, #48]	; 0x30
 80039c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80039c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039c6:	e841 2300 	strex	r3, r2, [r1]
 80039ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80039cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1e5      	bne.n	800399e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80039d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	330c      	adds	r3, #12
 80039d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	e853 3f00 	ldrex	r3, [r3]
 80039e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039e8:	637b      	str	r3, [r7, #52]	; 0x34
 80039ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	330c      	adds	r3, #12
 80039f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039f2:	61fa      	str	r2, [r7, #28]
 80039f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f6:	69b9      	ldr	r1, [r7, #24]
 80039f8:	69fa      	ldr	r2, [r7, #28]
 80039fa:	e841 2300 	strex	r3, r2, [r1]
 80039fe:	617b      	str	r3, [r7, #20]
   return(result);
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1e5      	bne.n	80039d2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003a06:	e002      	b.n	8003a0e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8003a08:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003a0a:	f7fd f8e5 	bl	8000bd8 <HAL_UART_TxCpltCallback>
}
 8003a0e:	bf00      	nop
 8003a10:	3740      	adds	r7, #64	; 0x40
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b084      	sub	sp, #16
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a22:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003a24:	68f8      	ldr	r0, [r7, #12]
 8003a26:	f7ff ff89 	bl	800393c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a2a:	bf00      	nop
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b09c      	sub	sp, #112	; 0x70
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d172      	bne.n	8003b34 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003a4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a50:	2200      	movs	r2, #0
 8003a52:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	330c      	adds	r3, #12
 8003a5a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a5e:	e853 3f00 	ldrex	r3, [r3]
 8003a62:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003a64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	330c      	adds	r3, #12
 8003a72:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003a74:	65ba      	str	r2, [r7, #88]	; 0x58
 8003a76:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a78:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003a7a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a7c:	e841 2300 	strex	r3, r2, [r1]
 8003a80:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003a82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1e5      	bne.n	8003a54 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	3314      	adds	r3, #20
 8003a8e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a92:	e853 3f00 	ldrex	r3, [r3]
 8003a96:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a9a:	f023 0301 	bic.w	r3, r3, #1
 8003a9e:	667b      	str	r3, [r7, #100]	; 0x64
 8003aa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	3314      	adds	r3, #20
 8003aa6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003aa8:	647a      	str	r2, [r7, #68]	; 0x44
 8003aaa:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003aae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ab0:	e841 2300 	strex	r3, r2, [r1]
 8003ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003ab6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d1e5      	bne.n	8003a88 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003abc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	3314      	adds	r3, #20
 8003ac2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac6:	e853 3f00 	ldrex	r3, [r3]
 8003aca:	623b      	str	r3, [r7, #32]
   return(result);
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ad2:	663b      	str	r3, [r7, #96]	; 0x60
 8003ad4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	3314      	adds	r3, #20
 8003ada:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003adc:	633a      	str	r2, [r7, #48]	; 0x30
 8003ade:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ae2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ae4:	e841 2300 	strex	r3, r2, [r1]
 8003ae8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1e5      	bne.n	8003abc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003af0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003af2:	2220      	movs	r2, #32
 8003af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003af8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d119      	bne.n	8003b34 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	330c      	adds	r3, #12
 8003b06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	e853 3f00 	ldrex	r3, [r3]
 8003b0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f023 0310 	bic.w	r3, r3, #16
 8003b16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	330c      	adds	r3, #12
 8003b1e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003b20:	61fa      	str	r2, [r7, #28]
 8003b22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b24:	69b9      	ldr	r1, [r7, #24]
 8003b26:	69fa      	ldr	r2, [r7, #28]
 8003b28:	e841 2300 	strex	r3, r2, [r1]
 8003b2c:	617b      	str	r3, [r7, #20]
   return(result);
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1e5      	bne.n	8003b00 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d106      	bne.n	8003b4a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b3e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003b40:	4619      	mov	r1, r3
 8003b42:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003b44:	f7ff ff0e 	bl	8003964 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003b48:	e002      	b.n	8003b50 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8003b4a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003b4c:	f7fd f85a 	bl	8000c04 <HAL_UART_RxCpltCallback>
}
 8003b50:	bf00      	nop
 8003b52:	3770      	adds	r7, #112	; 0x70
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b64:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d108      	bne.n	8003b80 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003b72:	085b      	lsrs	r3, r3, #1
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	4619      	mov	r1, r3
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f7ff fef3 	bl	8003964 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003b7e:	e002      	b.n	8003b86 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f7ff fee5 	bl	8003950 <HAL_UART_RxHalfCpltCallback>
}
 8003b86:	bf00      	nop
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b084      	sub	sp, #16
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b9e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003baa:	2b80      	cmp	r3, #128	; 0x80
 8003bac:	bf0c      	ite	eq
 8003bae:	2301      	moveq	r3, #1
 8003bb0:	2300      	movne	r3, #0
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	2b21      	cmp	r3, #33	; 0x21
 8003bc0:	d108      	bne.n	8003bd4 <UART_DMAError+0x46>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d005      	beq.n	8003bd4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003bce:	68b8      	ldr	r0, [r7, #8]
 8003bd0:	f000 f930 	bl	8003e34 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bde:	2b40      	cmp	r3, #64	; 0x40
 8003be0:	bf0c      	ite	eq
 8003be2:	2301      	moveq	r3, #1
 8003be4:	2300      	movne	r3, #0
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b22      	cmp	r3, #34	; 0x22
 8003bf4:	d108      	bne.n	8003c08 <UART_DMAError+0x7a>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d005      	beq.n	8003c08 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003c02:	68b8      	ldr	r0, [r7, #8]
 8003c04:	f000 f93e 	bl	8003e84 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0c:	f043 0210 	orr.w	r2, r3, #16
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c14:	68b8      	ldr	r0, [r7, #8]
 8003c16:	f7fd f82d 	bl	8000c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c1a:	bf00      	nop
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b090      	sub	sp, #64	; 0x40
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	60f8      	str	r0, [r7, #12]
 8003c2a:	60b9      	str	r1, [r7, #8]
 8003c2c:	603b      	str	r3, [r7, #0]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c32:	e050      	b.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3a:	d04c      	beq.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c42:	f7fd fb37 	bl	80012b4 <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d241      	bcs.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	330c      	adds	r3, #12
 8003c58:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5c:	e853 3f00 	ldrex	r3, [r3]
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c64:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c68:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	330c      	adds	r3, #12
 8003c70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c72:	637a      	str	r2, [r7, #52]	; 0x34
 8003c74:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c76:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c7a:	e841 2300 	strex	r3, r2, [r1]
 8003c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1e5      	bne.n	8003c52 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	3314      	adds	r3, #20
 8003c8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	e853 3f00 	ldrex	r3, [r3]
 8003c94:	613b      	str	r3, [r7, #16]
   return(result);
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	f023 0301 	bic.w	r3, r3, #1
 8003c9c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	3314      	adds	r3, #20
 8003ca4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ca6:	623a      	str	r2, [r7, #32]
 8003ca8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003caa:	69f9      	ldr	r1, [r7, #28]
 8003cac:	6a3a      	ldr	r2, [r7, #32]
 8003cae:	e841 2300 	strex	r3, r2, [r1]
 8003cb2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1e5      	bne.n	8003c86 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e00f      	b.n	8003cf6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	bf0c      	ite	eq
 8003ce6:	2301      	moveq	r3, #1
 8003ce8:	2300      	movne	r3, #0
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	461a      	mov	r2, r3
 8003cee:	79fb      	ldrb	r3, [r7, #7]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d09f      	beq.n	8003c34 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3740      	adds	r7, #64	; 0x40
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
	...

08003d00 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b098      	sub	sp, #96	; 0x60
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003d0e:	68ba      	ldr	r2, [r7, #8]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	88fa      	ldrh	r2, [r7, #6]
 8003d18:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2222      	movs	r2, #34	; 0x22
 8003d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d2c:	4a3e      	ldr	r2, [pc, #248]	; (8003e28 <UART_Start_Receive_DMA+0x128>)
 8003d2e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d34:	4a3d      	ldr	r2, [pc, #244]	; (8003e2c <UART_Start_Receive_DMA+0x12c>)
 8003d36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d3c:	4a3c      	ldr	r2, [pc, #240]	; (8003e30 <UART_Start_Receive_DMA+0x130>)
 8003d3e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d44:	2200      	movs	r2, #0
 8003d46:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003d48:	f107 0308 	add.w	r3, r7, #8
 8003d4c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	3304      	adds	r3, #4
 8003d58:	4619      	mov	r1, r3
 8003d5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	88fb      	ldrh	r3, [r7, #6]
 8003d60:	f7fd fc44 	bl	80015ec <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003d64:	2300      	movs	r3, #0
 8003d66:	613b      	str	r3, [r7, #16]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	613b      	str	r3, [r7, #16]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	613b      	str	r3, [r7, #16]
 8003d78:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	330c      	adds	r3, #12
 8003d88:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d8c:	e853 3f00 	ldrex	r3, [r3]
 8003d90:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003d92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d98:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	330c      	adds	r3, #12
 8003da0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003da2:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003da4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003da8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003daa:	e841 2300 	strex	r3, r2, [r1]
 8003dae:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003db0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1e5      	bne.n	8003d82 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	3314      	adds	r3, #20
 8003dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc0:	e853 3f00 	ldrex	r3, [r3]
 8003dc4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc8:	f043 0301 	orr.w	r3, r3, #1
 8003dcc:	657b      	str	r3, [r7, #84]	; 0x54
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	3314      	adds	r3, #20
 8003dd4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003dd6:	63ba      	str	r2, [r7, #56]	; 0x38
 8003dd8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dda:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003ddc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003dde:	e841 2300 	strex	r3, r2, [r1]
 8003de2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1e5      	bne.n	8003db6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	3314      	adds	r3, #20
 8003df0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	e853 3f00 	ldrex	r3, [r3]
 8003df8:	617b      	str	r3, [r7, #20]
   return(result);
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e00:	653b      	str	r3, [r7, #80]	; 0x50
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3314      	adds	r3, #20
 8003e08:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003e0a:	627a      	str	r2, [r7, #36]	; 0x24
 8003e0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0e:	6a39      	ldr	r1, [r7, #32]
 8003e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e12:	e841 2300 	strex	r3, r2, [r1]
 8003e16:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1e5      	bne.n	8003dea <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3760      	adds	r7, #96	; 0x60
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	08003a33 	.word	0x08003a33
 8003e2c:	08003b59 	.word	0x08003b59
 8003e30:	08003b8f 	.word	0x08003b8f

08003e34 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b089      	sub	sp, #36	; 0x24
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	330c      	adds	r3, #12
 8003e42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	e853 3f00 	ldrex	r3, [r3]
 8003e4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003e52:	61fb      	str	r3, [r7, #28]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	330c      	adds	r3, #12
 8003e5a:	69fa      	ldr	r2, [r7, #28]
 8003e5c:	61ba      	str	r2, [r7, #24]
 8003e5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e60:	6979      	ldr	r1, [r7, #20]
 8003e62:	69ba      	ldr	r2, [r7, #24]
 8003e64:	e841 2300 	strex	r3, r2, [r1]
 8003e68:	613b      	str	r3, [r7, #16]
   return(result);
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1e5      	bne.n	8003e3c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2220      	movs	r2, #32
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003e78:	bf00      	nop
 8003e7a:	3724      	adds	r7, #36	; 0x24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b095      	sub	sp, #84	; 0x54
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	330c      	adds	r3, #12
 8003e92:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e96:	e853 3f00 	ldrex	r3, [r3]
 8003e9a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e9e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003ea2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	330c      	adds	r3, #12
 8003eaa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003eac:	643a      	str	r2, [r7, #64]	; 0x40
 8003eae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003eb2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003eb4:	e841 2300 	strex	r3, r2, [r1]
 8003eb8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1e5      	bne.n	8003e8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	3314      	adds	r3, #20
 8003ec6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec8:	6a3b      	ldr	r3, [r7, #32]
 8003eca:	e853 3f00 	ldrex	r3, [r3]
 8003ece:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f023 0301 	bic.w	r3, r3, #1
 8003ed6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	3314      	adds	r3, #20
 8003ede:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ee0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ee6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ee8:	e841 2300 	strex	r3, r2, [r1]
 8003eec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d1e5      	bne.n	8003ec0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d119      	bne.n	8003f30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	330c      	adds	r3, #12
 8003f02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	e853 3f00 	ldrex	r3, [r3]
 8003f0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	f023 0310 	bic.w	r3, r3, #16
 8003f12:	647b      	str	r3, [r7, #68]	; 0x44
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	330c      	adds	r3, #12
 8003f1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f1c:	61ba      	str	r2, [r7, #24]
 8003f1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f20:	6979      	ldr	r1, [r7, #20]
 8003f22:	69ba      	ldr	r2, [r7, #24]
 8003f24:	e841 2300 	strex	r3, r2, [r1]
 8003f28:	613b      	str	r3, [r7, #16]
   return(result);
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1e5      	bne.n	8003efc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2220      	movs	r2, #32
 8003f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003f3e:	bf00      	nop
 8003f40:	3754      	adds	r7, #84	; 0x54
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr

08003f4a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b084      	sub	sp, #16
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f56:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f7fc fe85 	bl	8000c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f6a:	bf00      	nop
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003f72:	b480      	push	{r7}
 8003f74:	b085      	sub	sp, #20
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b21      	cmp	r3, #33	; 0x21
 8003f84:	d13e      	bne.n	8004004 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f8e:	d114      	bne.n	8003fba <UART_Transmit_IT+0x48>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	691b      	ldr	r3, [r3, #16]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d110      	bne.n	8003fba <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	881b      	ldrh	r3, [r3, #0]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fac:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	1c9a      	adds	r2, r3, #2
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	621a      	str	r2, [r3, #32]
 8003fb8:	e008      	b.n	8003fcc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	1c59      	adds	r1, r3, #1
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6211      	str	r1, [r2, #32]
 8003fc4:	781a      	ldrb	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	4619      	mov	r1, r3
 8003fda:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d10f      	bne.n	8004000 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68da      	ldr	r2, [r3, #12]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68da      	ldr	r2, [r3, #12]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ffe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004000:	2300      	movs	r3, #0
 8004002:	e000      	b.n	8004006 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004004:	2302      	movs	r3, #2
  }
}
 8004006:	4618      	mov	r0, r3
 8004008:	3714      	adds	r7, #20
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr

08004012 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b082      	sub	sp, #8
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68da      	ldr	r2, [r3, #12]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004028:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2220      	movs	r2, #32
 800402e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f7fc fdd0 	bl	8000bd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b08c      	sub	sp, #48	; 0x30
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b22      	cmp	r3, #34	; 0x22
 8004054:	f040 80ab 	bne.w	80041ae <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004060:	d117      	bne.n	8004092 <UART_Receive_IT+0x50>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d113      	bne.n	8004092 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800406a:	2300      	movs	r3, #0
 800406c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004072:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	b29b      	uxth	r3, r3
 800407c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004080:	b29a      	uxth	r2, r3
 8004082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004084:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800408a:	1c9a      	adds	r2, r3, #2
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	629a      	str	r2, [r3, #40]	; 0x28
 8004090:	e026      	b.n	80040e0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004096:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004098:	2300      	movs	r3, #0
 800409a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040a4:	d007      	beq.n	80040b6 <UART_Receive_IT+0x74>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d10a      	bne.n	80040c4 <UART_Receive_IT+0x82>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d106      	bne.n	80040c4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	b2da      	uxtb	r2, r3
 80040be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040c0:	701a      	strb	r2, [r3, #0]
 80040c2:	e008      	b.n	80040d6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040d0:	b2da      	uxtb	r2, r3
 80040d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040d4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040da:	1c5a      	adds	r2, r3, #1
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	3b01      	subs	r3, #1
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	4619      	mov	r1, r3
 80040ee:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d15a      	bne.n	80041aa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 0220 	bic.w	r2, r2, #32
 8004102:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68da      	ldr	r2, [r3, #12]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004112:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	695a      	ldr	r2, [r3, #20]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 0201 	bic.w	r2, r2, #1
 8004122:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2220      	movs	r2, #32
 8004128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004130:	2b01      	cmp	r3, #1
 8004132:	d135      	bne.n	80041a0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	330c      	adds	r3, #12
 8004140:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	e853 3f00 	ldrex	r3, [r3]
 8004148:	613b      	str	r3, [r7, #16]
   return(result);
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	f023 0310 	bic.w	r3, r3, #16
 8004150:	627b      	str	r3, [r7, #36]	; 0x24
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	330c      	adds	r3, #12
 8004158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800415a:	623a      	str	r2, [r7, #32]
 800415c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415e:	69f9      	ldr	r1, [r7, #28]
 8004160:	6a3a      	ldr	r2, [r7, #32]
 8004162:	e841 2300 	strex	r3, r2, [r1]
 8004166:	61bb      	str	r3, [r7, #24]
   return(result);
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1e5      	bne.n	800413a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0310 	and.w	r3, r3, #16
 8004178:	2b10      	cmp	r3, #16
 800417a:	d10a      	bne.n	8004192 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800417c:	2300      	movs	r3, #0
 800417e:	60fb      	str	r3, [r7, #12]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	60fb      	str	r3, [r7, #12]
 8004190:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004196:	4619      	mov	r1, r3
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f7ff fbe3 	bl	8003964 <HAL_UARTEx_RxEventCallback>
 800419e:	e002      	b.n	80041a6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f7fc fd2f 	bl	8000c04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80041a6:	2300      	movs	r3, #0
 80041a8:	e002      	b.n	80041b0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80041aa:	2300      	movs	r3, #0
 80041ac:	e000      	b.n	80041b0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80041ae:	2302      	movs	r3, #2
  }
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3730      	adds	r7, #48	; 0x30
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041bc:	b09f      	sub	sp, #124	; 0x7c
 80041be:	af00      	add	r7, sp, #0
 80041c0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80041cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041ce:	68d9      	ldr	r1, [r3, #12]
 80041d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	ea40 0301 	orr.w	r3, r0, r1
 80041d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80041da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041dc:	689a      	ldr	r2, [r3, #8]
 80041de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	431a      	orrs	r2, r3
 80041e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041e6:	695b      	ldr	r3, [r3, #20]
 80041e8:	431a      	orrs	r2, r3
 80041ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80041f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80041fc:	f021 010c 	bic.w	r1, r1, #12
 8004200:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004206:	430b      	orrs	r3, r1
 8004208:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800420a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004214:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004216:	6999      	ldr	r1, [r3, #24]
 8004218:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	ea40 0301 	orr.w	r3, r0, r1
 8004220:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	4bc5      	ldr	r3, [pc, #788]	; (800453c <UART_SetConfig+0x384>)
 8004228:	429a      	cmp	r2, r3
 800422a:	d004      	beq.n	8004236 <UART_SetConfig+0x7e>
 800422c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	4bc3      	ldr	r3, [pc, #780]	; (8004540 <UART_SetConfig+0x388>)
 8004232:	429a      	cmp	r2, r3
 8004234:	d103      	bne.n	800423e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004236:	f7fe fb5d 	bl	80028f4 <HAL_RCC_GetPCLK2Freq>
 800423a:	6778      	str	r0, [r7, #116]	; 0x74
 800423c:	e002      	b.n	8004244 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800423e:	f7fe fb45 	bl	80028cc <HAL_RCC_GetPCLK1Freq>
 8004242:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004244:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004246:	69db      	ldr	r3, [r3, #28]
 8004248:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800424c:	f040 80b6 	bne.w	80043bc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004250:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004252:	461c      	mov	r4, r3
 8004254:	f04f 0500 	mov.w	r5, #0
 8004258:	4622      	mov	r2, r4
 800425a:	462b      	mov	r3, r5
 800425c:	1891      	adds	r1, r2, r2
 800425e:	6439      	str	r1, [r7, #64]	; 0x40
 8004260:	415b      	adcs	r3, r3
 8004262:	647b      	str	r3, [r7, #68]	; 0x44
 8004264:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004268:	1912      	adds	r2, r2, r4
 800426a:	eb45 0303 	adc.w	r3, r5, r3
 800426e:	f04f 0000 	mov.w	r0, #0
 8004272:	f04f 0100 	mov.w	r1, #0
 8004276:	00d9      	lsls	r1, r3, #3
 8004278:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800427c:	00d0      	lsls	r0, r2, #3
 800427e:	4602      	mov	r2, r0
 8004280:	460b      	mov	r3, r1
 8004282:	1911      	adds	r1, r2, r4
 8004284:	6639      	str	r1, [r7, #96]	; 0x60
 8004286:	416b      	adcs	r3, r5
 8004288:	667b      	str	r3, [r7, #100]	; 0x64
 800428a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	461a      	mov	r2, r3
 8004290:	f04f 0300 	mov.w	r3, #0
 8004294:	1891      	adds	r1, r2, r2
 8004296:	63b9      	str	r1, [r7, #56]	; 0x38
 8004298:	415b      	adcs	r3, r3
 800429a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800429c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80042a0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80042a4:	f7fb fffc 	bl	80002a0 <__aeabi_uldivmod>
 80042a8:	4602      	mov	r2, r0
 80042aa:	460b      	mov	r3, r1
 80042ac:	4ba5      	ldr	r3, [pc, #660]	; (8004544 <UART_SetConfig+0x38c>)
 80042ae:	fba3 2302 	umull	r2, r3, r3, r2
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	011e      	lsls	r6, r3, #4
 80042b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042b8:	461c      	mov	r4, r3
 80042ba:	f04f 0500 	mov.w	r5, #0
 80042be:	4622      	mov	r2, r4
 80042c0:	462b      	mov	r3, r5
 80042c2:	1891      	adds	r1, r2, r2
 80042c4:	6339      	str	r1, [r7, #48]	; 0x30
 80042c6:	415b      	adcs	r3, r3
 80042c8:	637b      	str	r3, [r7, #52]	; 0x34
 80042ca:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80042ce:	1912      	adds	r2, r2, r4
 80042d0:	eb45 0303 	adc.w	r3, r5, r3
 80042d4:	f04f 0000 	mov.w	r0, #0
 80042d8:	f04f 0100 	mov.w	r1, #0
 80042dc:	00d9      	lsls	r1, r3, #3
 80042de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042e2:	00d0      	lsls	r0, r2, #3
 80042e4:	4602      	mov	r2, r0
 80042e6:	460b      	mov	r3, r1
 80042e8:	1911      	adds	r1, r2, r4
 80042ea:	65b9      	str	r1, [r7, #88]	; 0x58
 80042ec:	416b      	adcs	r3, r5
 80042ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	461a      	mov	r2, r3
 80042f6:	f04f 0300 	mov.w	r3, #0
 80042fa:	1891      	adds	r1, r2, r2
 80042fc:	62b9      	str	r1, [r7, #40]	; 0x28
 80042fe:	415b      	adcs	r3, r3
 8004300:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004302:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004306:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800430a:	f7fb ffc9 	bl	80002a0 <__aeabi_uldivmod>
 800430e:	4602      	mov	r2, r0
 8004310:	460b      	mov	r3, r1
 8004312:	4b8c      	ldr	r3, [pc, #560]	; (8004544 <UART_SetConfig+0x38c>)
 8004314:	fba3 1302 	umull	r1, r3, r3, r2
 8004318:	095b      	lsrs	r3, r3, #5
 800431a:	2164      	movs	r1, #100	; 0x64
 800431c:	fb01 f303 	mul.w	r3, r1, r3
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	00db      	lsls	r3, r3, #3
 8004324:	3332      	adds	r3, #50	; 0x32
 8004326:	4a87      	ldr	r2, [pc, #540]	; (8004544 <UART_SetConfig+0x38c>)
 8004328:	fba2 2303 	umull	r2, r3, r2, r3
 800432c:	095b      	lsrs	r3, r3, #5
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004334:	441e      	add	r6, r3
 8004336:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004338:	4618      	mov	r0, r3
 800433a:	f04f 0100 	mov.w	r1, #0
 800433e:	4602      	mov	r2, r0
 8004340:	460b      	mov	r3, r1
 8004342:	1894      	adds	r4, r2, r2
 8004344:	623c      	str	r4, [r7, #32]
 8004346:	415b      	adcs	r3, r3
 8004348:	627b      	str	r3, [r7, #36]	; 0x24
 800434a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800434e:	1812      	adds	r2, r2, r0
 8004350:	eb41 0303 	adc.w	r3, r1, r3
 8004354:	f04f 0400 	mov.w	r4, #0
 8004358:	f04f 0500 	mov.w	r5, #0
 800435c:	00dd      	lsls	r5, r3, #3
 800435e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004362:	00d4      	lsls	r4, r2, #3
 8004364:	4622      	mov	r2, r4
 8004366:	462b      	mov	r3, r5
 8004368:	1814      	adds	r4, r2, r0
 800436a:	653c      	str	r4, [r7, #80]	; 0x50
 800436c:	414b      	adcs	r3, r1
 800436e:	657b      	str	r3, [r7, #84]	; 0x54
 8004370:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	461a      	mov	r2, r3
 8004376:	f04f 0300 	mov.w	r3, #0
 800437a:	1891      	adds	r1, r2, r2
 800437c:	61b9      	str	r1, [r7, #24]
 800437e:	415b      	adcs	r3, r3
 8004380:	61fb      	str	r3, [r7, #28]
 8004382:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004386:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800438a:	f7fb ff89 	bl	80002a0 <__aeabi_uldivmod>
 800438e:	4602      	mov	r2, r0
 8004390:	460b      	mov	r3, r1
 8004392:	4b6c      	ldr	r3, [pc, #432]	; (8004544 <UART_SetConfig+0x38c>)
 8004394:	fba3 1302 	umull	r1, r3, r3, r2
 8004398:	095b      	lsrs	r3, r3, #5
 800439a:	2164      	movs	r1, #100	; 0x64
 800439c:	fb01 f303 	mul.w	r3, r1, r3
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	00db      	lsls	r3, r3, #3
 80043a4:	3332      	adds	r3, #50	; 0x32
 80043a6:	4a67      	ldr	r2, [pc, #412]	; (8004544 <UART_SetConfig+0x38c>)
 80043a8:	fba2 2303 	umull	r2, r3, r2, r3
 80043ac:	095b      	lsrs	r3, r3, #5
 80043ae:	f003 0207 	and.w	r2, r3, #7
 80043b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4432      	add	r2, r6
 80043b8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80043ba:	e0b9      	b.n	8004530 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043be:	461c      	mov	r4, r3
 80043c0:	f04f 0500 	mov.w	r5, #0
 80043c4:	4622      	mov	r2, r4
 80043c6:	462b      	mov	r3, r5
 80043c8:	1891      	adds	r1, r2, r2
 80043ca:	6139      	str	r1, [r7, #16]
 80043cc:	415b      	adcs	r3, r3
 80043ce:	617b      	str	r3, [r7, #20]
 80043d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80043d4:	1912      	adds	r2, r2, r4
 80043d6:	eb45 0303 	adc.w	r3, r5, r3
 80043da:	f04f 0000 	mov.w	r0, #0
 80043de:	f04f 0100 	mov.w	r1, #0
 80043e2:	00d9      	lsls	r1, r3, #3
 80043e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80043e8:	00d0      	lsls	r0, r2, #3
 80043ea:	4602      	mov	r2, r0
 80043ec:	460b      	mov	r3, r1
 80043ee:	eb12 0804 	adds.w	r8, r2, r4
 80043f2:	eb43 0905 	adc.w	r9, r3, r5
 80043f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f04f 0100 	mov.w	r1, #0
 8004400:	f04f 0200 	mov.w	r2, #0
 8004404:	f04f 0300 	mov.w	r3, #0
 8004408:	008b      	lsls	r3, r1, #2
 800440a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800440e:	0082      	lsls	r2, r0, #2
 8004410:	4640      	mov	r0, r8
 8004412:	4649      	mov	r1, r9
 8004414:	f7fb ff44 	bl	80002a0 <__aeabi_uldivmod>
 8004418:	4602      	mov	r2, r0
 800441a:	460b      	mov	r3, r1
 800441c:	4b49      	ldr	r3, [pc, #292]	; (8004544 <UART_SetConfig+0x38c>)
 800441e:	fba3 2302 	umull	r2, r3, r3, r2
 8004422:	095b      	lsrs	r3, r3, #5
 8004424:	011e      	lsls	r6, r3, #4
 8004426:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004428:	4618      	mov	r0, r3
 800442a:	f04f 0100 	mov.w	r1, #0
 800442e:	4602      	mov	r2, r0
 8004430:	460b      	mov	r3, r1
 8004432:	1894      	adds	r4, r2, r2
 8004434:	60bc      	str	r4, [r7, #8]
 8004436:	415b      	adcs	r3, r3
 8004438:	60fb      	str	r3, [r7, #12]
 800443a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800443e:	1812      	adds	r2, r2, r0
 8004440:	eb41 0303 	adc.w	r3, r1, r3
 8004444:	f04f 0400 	mov.w	r4, #0
 8004448:	f04f 0500 	mov.w	r5, #0
 800444c:	00dd      	lsls	r5, r3, #3
 800444e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004452:	00d4      	lsls	r4, r2, #3
 8004454:	4622      	mov	r2, r4
 8004456:	462b      	mov	r3, r5
 8004458:	1814      	adds	r4, r2, r0
 800445a:	64bc      	str	r4, [r7, #72]	; 0x48
 800445c:	414b      	adcs	r3, r1
 800445e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004460:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	4618      	mov	r0, r3
 8004466:	f04f 0100 	mov.w	r1, #0
 800446a:	f04f 0200 	mov.w	r2, #0
 800446e:	f04f 0300 	mov.w	r3, #0
 8004472:	008b      	lsls	r3, r1, #2
 8004474:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004478:	0082      	lsls	r2, r0, #2
 800447a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800447e:	f7fb ff0f 	bl	80002a0 <__aeabi_uldivmod>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	4b2f      	ldr	r3, [pc, #188]	; (8004544 <UART_SetConfig+0x38c>)
 8004488:	fba3 1302 	umull	r1, r3, r3, r2
 800448c:	095b      	lsrs	r3, r3, #5
 800448e:	2164      	movs	r1, #100	; 0x64
 8004490:	fb01 f303 	mul.w	r3, r1, r3
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	011b      	lsls	r3, r3, #4
 8004498:	3332      	adds	r3, #50	; 0x32
 800449a:	4a2a      	ldr	r2, [pc, #168]	; (8004544 <UART_SetConfig+0x38c>)
 800449c:	fba2 2303 	umull	r2, r3, r2, r3
 80044a0:	095b      	lsrs	r3, r3, #5
 80044a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044a6:	441e      	add	r6, r3
 80044a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044aa:	4618      	mov	r0, r3
 80044ac:	f04f 0100 	mov.w	r1, #0
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	1894      	adds	r4, r2, r2
 80044b6:	603c      	str	r4, [r7, #0]
 80044b8:	415b      	adcs	r3, r3
 80044ba:	607b      	str	r3, [r7, #4]
 80044bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044c0:	1812      	adds	r2, r2, r0
 80044c2:	eb41 0303 	adc.w	r3, r1, r3
 80044c6:	f04f 0400 	mov.w	r4, #0
 80044ca:	f04f 0500 	mov.w	r5, #0
 80044ce:	00dd      	lsls	r5, r3, #3
 80044d0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80044d4:	00d4      	lsls	r4, r2, #3
 80044d6:	4622      	mov	r2, r4
 80044d8:	462b      	mov	r3, r5
 80044da:	eb12 0a00 	adds.w	sl, r2, r0
 80044de:	eb43 0b01 	adc.w	fp, r3, r1
 80044e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f04f 0100 	mov.w	r1, #0
 80044ec:	f04f 0200 	mov.w	r2, #0
 80044f0:	f04f 0300 	mov.w	r3, #0
 80044f4:	008b      	lsls	r3, r1, #2
 80044f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80044fa:	0082      	lsls	r2, r0, #2
 80044fc:	4650      	mov	r0, sl
 80044fe:	4659      	mov	r1, fp
 8004500:	f7fb fece 	bl	80002a0 <__aeabi_uldivmod>
 8004504:	4602      	mov	r2, r0
 8004506:	460b      	mov	r3, r1
 8004508:	4b0e      	ldr	r3, [pc, #56]	; (8004544 <UART_SetConfig+0x38c>)
 800450a:	fba3 1302 	umull	r1, r3, r3, r2
 800450e:	095b      	lsrs	r3, r3, #5
 8004510:	2164      	movs	r1, #100	; 0x64
 8004512:	fb01 f303 	mul.w	r3, r1, r3
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	3332      	adds	r3, #50	; 0x32
 800451c:	4a09      	ldr	r2, [pc, #36]	; (8004544 <UART_SetConfig+0x38c>)
 800451e:	fba2 2303 	umull	r2, r3, r2, r3
 8004522:	095b      	lsrs	r3, r3, #5
 8004524:	f003 020f 	and.w	r2, r3, #15
 8004528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4432      	add	r2, r6
 800452e:	609a      	str	r2, [r3, #8]
}
 8004530:	bf00      	nop
 8004532:	377c      	adds	r7, #124	; 0x7c
 8004534:	46bd      	mov	sp, r7
 8004536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800453a:	bf00      	nop
 800453c:	40011000 	.word	0x40011000
 8004540:	40011400 	.word	0x40011400
 8004544:	51eb851f 	.word	0x51eb851f

08004548 <__errno>:
 8004548:	4b01      	ldr	r3, [pc, #4]	; (8004550 <__errno+0x8>)
 800454a:	6818      	ldr	r0, [r3, #0]
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	2000002c 	.word	0x2000002c

08004554 <__libc_init_array>:
 8004554:	b570      	push	{r4, r5, r6, lr}
 8004556:	4d0d      	ldr	r5, [pc, #52]	; (800458c <__libc_init_array+0x38>)
 8004558:	4c0d      	ldr	r4, [pc, #52]	; (8004590 <__libc_init_array+0x3c>)
 800455a:	1b64      	subs	r4, r4, r5
 800455c:	10a4      	asrs	r4, r4, #2
 800455e:	2600      	movs	r6, #0
 8004560:	42a6      	cmp	r6, r4
 8004562:	d109      	bne.n	8004578 <__libc_init_array+0x24>
 8004564:	4d0b      	ldr	r5, [pc, #44]	; (8004594 <__libc_init_array+0x40>)
 8004566:	4c0c      	ldr	r4, [pc, #48]	; (8004598 <__libc_init_array+0x44>)
 8004568:	f001 f84c 	bl	8005604 <_init>
 800456c:	1b64      	subs	r4, r4, r5
 800456e:	10a4      	asrs	r4, r4, #2
 8004570:	2600      	movs	r6, #0
 8004572:	42a6      	cmp	r6, r4
 8004574:	d105      	bne.n	8004582 <__libc_init_array+0x2e>
 8004576:	bd70      	pop	{r4, r5, r6, pc}
 8004578:	f855 3b04 	ldr.w	r3, [r5], #4
 800457c:	4798      	blx	r3
 800457e:	3601      	adds	r6, #1
 8004580:	e7ee      	b.n	8004560 <__libc_init_array+0xc>
 8004582:	f855 3b04 	ldr.w	r3, [r5], #4
 8004586:	4798      	blx	r3
 8004588:	3601      	adds	r6, #1
 800458a:	e7f2      	b.n	8004572 <__libc_init_array+0x1e>
 800458c:	080058b4 	.word	0x080058b4
 8004590:	080058b4 	.word	0x080058b4
 8004594:	080058b4 	.word	0x080058b4
 8004598:	080058b8 	.word	0x080058b8

0800459c <memcpy>:
 800459c:	440a      	add	r2, r1
 800459e:	4291      	cmp	r1, r2
 80045a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80045a4:	d100      	bne.n	80045a8 <memcpy+0xc>
 80045a6:	4770      	bx	lr
 80045a8:	b510      	push	{r4, lr}
 80045aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045b2:	4291      	cmp	r1, r2
 80045b4:	d1f9      	bne.n	80045aa <memcpy+0xe>
 80045b6:	bd10      	pop	{r4, pc}

080045b8 <memset>:
 80045b8:	4402      	add	r2, r0
 80045ba:	4603      	mov	r3, r0
 80045bc:	4293      	cmp	r3, r2
 80045be:	d100      	bne.n	80045c2 <memset+0xa>
 80045c0:	4770      	bx	lr
 80045c2:	f803 1b01 	strb.w	r1, [r3], #1
 80045c6:	e7f9      	b.n	80045bc <memset+0x4>

080045c8 <_puts_r>:
 80045c8:	b570      	push	{r4, r5, r6, lr}
 80045ca:	460e      	mov	r6, r1
 80045cc:	4605      	mov	r5, r0
 80045ce:	b118      	cbz	r0, 80045d8 <_puts_r+0x10>
 80045d0:	6983      	ldr	r3, [r0, #24]
 80045d2:	b90b      	cbnz	r3, 80045d8 <_puts_r+0x10>
 80045d4:	f000 fa68 	bl	8004aa8 <__sinit>
 80045d8:	69ab      	ldr	r3, [r5, #24]
 80045da:	68ac      	ldr	r4, [r5, #8]
 80045dc:	b913      	cbnz	r3, 80045e4 <_puts_r+0x1c>
 80045de:	4628      	mov	r0, r5
 80045e0:	f000 fa62 	bl	8004aa8 <__sinit>
 80045e4:	4b2c      	ldr	r3, [pc, #176]	; (8004698 <_puts_r+0xd0>)
 80045e6:	429c      	cmp	r4, r3
 80045e8:	d120      	bne.n	800462c <_puts_r+0x64>
 80045ea:	686c      	ldr	r4, [r5, #4]
 80045ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80045ee:	07db      	lsls	r3, r3, #31
 80045f0:	d405      	bmi.n	80045fe <_puts_r+0x36>
 80045f2:	89a3      	ldrh	r3, [r4, #12]
 80045f4:	0598      	lsls	r0, r3, #22
 80045f6:	d402      	bmi.n	80045fe <_puts_r+0x36>
 80045f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80045fa:	f000 faf3 	bl	8004be4 <__retarget_lock_acquire_recursive>
 80045fe:	89a3      	ldrh	r3, [r4, #12]
 8004600:	0719      	lsls	r1, r3, #28
 8004602:	d51d      	bpl.n	8004640 <_puts_r+0x78>
 8004604:	6923      	ldr	r3, [r4, #16]
 8004606:	b1db      	cbz	r3, 8004640 <_puts_r+0x78>
 8004608:	3e01      	subs	r6, #1
 800460a:	68a3      	ldr	r3, [r4, #8]
 800460c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004610:	3b01      	subs	r3, #1
 8004612:	60a3      	str	r3, [r4, #8]
 8004614:	bb39      	cbnz	r1, 8004666 <_puts_r+0x9e>
 8004616:	2b00      	cmp	r3, #0
 8004618:	da38      	bge.n	800468c <_puts_r+0xc4>
 800461a:	4622      	mov	r2, r4
 800461c:	210a      	movs	r1, #10
 800461e:	4628      	mov	r0, r5
 8004620:	f000 f868 	bl	80046f4 <__swbuf_r>
 8004624:	3001      	adds	r0, #1
 8004626:	d011      	beq.n	800464c <_puts_r+0x84>
 8004628:	250a      	movs	r5, #10
 800462a:	e011      	b.n	8004650 <_puts_r+0x88>
 800462c:	4b1b      	ldr	r3, [pc, #108]	; (800469c <_puts_r+0xd4>)
 800462e:	429c      	cmp	r4, r3
 8004630:	d101      	bne.n	8004636 <_puts_r+0x6e>
 8004632:	68ac      	ldr	r4, [r5, #8]
 8004634:	e7da      	b.n	80045ec <_puts_r+0x24>
 8004636:	4b1a      	ldr	r3, [pc, #104]	; (80046a0 <_puts_r+0xd8>)
 8004638:	429c      	cmp	r4, r3
 800463a:	bf08      	it	eq
 800463c:	68ec      	ldreq	r4, [r5, #12]
 800463e:	e7d5      	b.n	80045ec <_puts_r+0x24>
 8004640:	4621      	mov	r1, r4
 8004642:	4628      	mov	r0, r5
 8004644:	f000 f8a8 	bl	8004798 <__swsetup_r>
 8004648:	2800      	cmp	r0, #0
 800464a:	d0dd      	beq.n	8004608 <_puts_r+0x40>
 800464c:	f04f 35ff 	mov.w	r5, #4294967295
 8004650:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004652:	07da      	lsls	r2, r3, #31
 8004654:	d405      	bmi.n	8004662 <_puts_r+0x9a>
 8004656:	89a3      	ldrh	r3, [r4, #12]
 8004658:	059b      	lsls	r3, r3, #22
 800465a:	d402      	bmi.n	8004662 <_puts_r+0x9a>
 800465c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800465e:	f000 fac2 	bl	8004be6 <__retarget_lock_release_recursive>
 8004662:	4628      	mov	r0, r5
 8004664:	bd70      	pop	{r4, r5, r6, pc}
 8004666:	2b00      	cmp	r3, #0
 8004668:	da04      	bge.n	8004674 <_puts_r+0xac>
 800466a:	69a2      	ldr	r2, [r4, #24]
 800466c:	429a      	cmp	r2, r3
 800466e:	dc06      	bgt.n	800467e <_puts_r+0xb6>
 8004670:	290a      	cmp	r1, #10
 8004672:	d004      	beq.n	800467e <_puts_r+0xb6>
 8004674:	6823      	ldr	r3, [r4, #0]
 8004676:	1c5a      	adds	r2, r3, #1
 8004678:	6022      	str	r2, [r4, #0]
 800467a:	7019      	strb	r1, [r3, #0]
 800467c:	e7c5      	b.n	800460a <_puts_r+0x42>
 800467e:	4622      	mov	r2, r4
 8004680:	4628      	mov	r0, r5
 8004682:	f000 f837 	bl	80046f4 <__swbuf_r>
 8004686:	3001      	adds	r0, #1
 8004688:	d1bf      	bne.n	800460a <_puts_r+0x42>
 800468a:	e7df      	b.n	800464c <_puts_r+0x84>
 800468c:	6823      	ldr	r3, [r4, #0]
 800468e:	250a      	movs	r5, #10
 8004690:	1c5a      	adds	r2, r3, #1
 8004692:	6022      	str	r2, [r4, #0]
 8004694:	701d      	strb	r5, [r3, #0]
 8004696:	e7db      	b.n	8004650 <_puts_r+0x88>
 8004698:	08005838 	.word	0x08005838
 800469c:	08005858 	.word	0x08005858
 80046a0:	08005818 	.word	0x08005818

080046a4 <puts>:
 80046a4:	4b02      	ldr	r3, [pc, #8]	; (80046b0 <puts+0xc>)
 80046a6:	4601      	mov	r1, r0
 80046a8:	6818      	ldr	r0, [r3, #0]
 80046aa:	f7ff bf8d 	b.w	80045c8 <_puts_r>
 80046ae:	bf00      	nop
 80046b0:	2000002c 	.word	0x2000002c

080046b4 <siprintf>:
 80046b4:	b40e      	push	{r1, r2, r3}
 80046b6:	b500      	push	{lr}
 80046b8:	b09c      	sub	sp, #112	; 0x70
 80046ba:	ab1d      	add	r3, sp, #116	; 0x74
 80046bc:	9002      	str	r0, [sp, #8]
 80046be:	9006      	str	r0, [sp, #24]
 80046c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80046c4:	4809      	ldr	r0, [pc, #36]	; (80046ec <siprintf+0x38>)
 80046c6:	9107      	str	r1, [sp, #28]
 80046c8:	9104      	str	r1, [sp, #16]
 80046ca:	4909      	ldr	r1, [pc, #36]	; (80046f0 <siprintf+0x3c>)
 80046cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80046d0:	9105      	str	r1, [sp, #20]
 80046d2:	6800      	ldr	r0, [r0, #0]
 80046d4:	9301      	str	r3, [sp, #4]
 80046d6:	a902      	add	r1, sp, #8
 80046d8:	f000 fbf0 	bl	8004ebc <_svfiprintf_r>
 80046dc:	9b02      	ldr	r3, [sp, #8]
 80046de:	2200      	movs	r2, #0
 80046e0:	701a      	strb	r2, [r3, #0]
 80046e2:	b01c      	add	sp, #112	; 0x70
 80046e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80046e8:	b003      	add	sp, #12
 80046ea:	4770      	bx	lr
 80046ec:	2000002c 	.word	0x2000002c
 80046f0:	ffff0208 	.word	0xffff0208

080046f4 <__swbuf_r>:
 80046f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046f6:	460e      	mov	r6, r1
 80046f8:	4614      	mov	r4, r2
 80046fa:	4605      	mov	r5, r0
 80046fc:	b118      	cbz	r0, 8004706 <__swbuf_r+0x12>
 80046fe:	6983      	ldr	r3, [r0, #24]
 8004700:	b90b      	cbnz	r3, 8004706 <__swbuf_r+0x12>
 8004702:	f000 f9d1 	bl	8004aa8 <__sinit>
 8004706:	4b21      	ldr	r3, [pc, #132]	; (800478c <__swbuf_r+0x98>)
 8004708:	429c      	cmp	r4, r3
 800470a:	d12b      	bne.n	8004764 <__swbuf_r+0x70>
 800470c:	686c      	ldr	r4, [r5, #4]
 800470e:	69a3      	ldr	r3, [r4, #24]
 8004710:	60a3      	str	r3, [r4, #8]
 8004712:	89a3      	ldrh	r3, [r4, #12]
 8004714:	071a      	lsls	r2, r3, #28
 8004716:	d52f      	bpl.n	8004778 <__swbuf_r+0x84>
 8004718:	6923      	ldr	r3, [r4, #16]
 800471a:	b36b      	cbz	r3, 8004778 <__swbuf_r+0x84>
 800471c:	6923      	ldr	r3, [r4, #16]
 800471e:	6820      	ldr	r0, [r4, #0]
 8004720:	1ac0      	subs	r0, r0, r3
 8004722:	6963      	ldr	r3, [r4, #20]
 8004724:	b2f6      	uxtb	r6, r6
 8004726:	4283      	cmp	r3, r0
 8004728:	4637      	mov	r7, r6
 800472a:	dc04      	bgt.n	8004736 <__swbuf_r+0x42>
 800472c:	4621      	mov	r1, r4
 800472e:	4628      	mov	r0, r5
 8004730:	f000 f926 	bl	8004980 <_fflush_r>
 8004734:	bb30      	cbnz	r0, 8004784 <__swbuf_r+0x90>
 8004736:	68a3      	ldr	r3, [r4, #8]
 8004738:	3b01      	subs	r3, #1
 800473a:	60a3      	str	r3, [r4, #8]
 800473c:	6823      	ldr	r3, [r4, #0]
 800473e:	1c5a      	adds	r2, r3, #1
 8004740:	6022      	str	r2, [r4, #0]
 8004742:	701e      	strb	r6, [r3, #0]
 8004744:	6963      	ldr	r3, [r4, #20]
 8004746:	3001      	adds	r0, #1
 8004748:	4283      	cmp	r3, r0
 800474a:	d004      	beq.n	8004756 <__swbuf_r+0x62>
 800474c:	89a3      	ldrh	r3, [r4, #12]
 800474e:	07db      	lsls	r3, r3, #31
 8004750:	d506      	bpl.n	8004760 <__swbuf_r+0x6c>
 8004752:	2e0a      	cmp	r6, #10
 8004754:	d104      	bne.n	8004760 <__swbuf_r+0x6c>
 8004756:	4621      	mov	r1, r4
 8004758:	4628      	mov	r0, r5
 800475a:	f000 f911 	bl	8004980 <_fflush_r>
 800475e:	b988      	cbnz	r0, 8004784 <__swbuf_r+0x90>
 8004760:	4638      	mov	r0, r7
 8004762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004764:	4b0a      	ldr	r3, [pc, #40]	; (8004790 <__swbuf_r+0x9c>)
 8004766:	429c      	cmp	r4, r3
 8004768:	d101      	bne.n	800476e <__swbuf_r+0x7a>
 800476a:	68ac      	ldr	r4, [r5, #8]
 800476c:	e7cf      	b.n	800470e <__swbuf_r+0x1a>
 800476e:	4b09      	ldr	r3, [pc, #36]	; (8004794 <__swbuf_r+0xa0>)
 8004770:	429c      	cmp	r4, r3
 8004772:	bf08      	it	eq
 8004774:	68ec      	ldreq	r4, [r5, #12]
 8004776:	e7ca      	b.n	800470e <__swbuf_r+0x1a>
 8004778:	4621      	mov	r1, r4
 800477a:	4628      	mov	r0, r5
 800477c:	f000 f80c 	bl	8004798 <__swsetup_r>
 8004780:	2800      	cmp	r0, #0
 8004782:	d0cb      	beq.n	800471c <__swbuf_r+0x28>
 8004784:	f04f 37ff 	mov.w	r7, #4294967295
 8004788:	e7ea      	b.n	8004760 <__swbuf_r+0x6c>
 800478a:	bf00      	nop
 800478c:	08005838 	.word	0x08005838
 8004790:	08005858 	.word	0x08005858
 8004794:	08005818 	.word	0x08005818

08004798 <__swsetup_r>:
 8004798:	4b32      	ldr	r3, [pc, #200]	; (8004864 <__swsetup_r+0xcc>)
 800479a:	b570      	push	{r4, r5, r6, lr}
 800479c:	681d      	ldr	r5, [r3, #0]
 800479e:	4606      	mov	r6, r0
 80047a0:	460c      	mov	r4, r1
 80047a2:	b125      	cbz	r5, 80047ae <__swsetup_r+0x16>
 80047a4:	69ab      	ldr	r3, [r5, #24]
 80047a6:	b913      	cbnz	r3, 80047ae <__swsetup_r+0x16>
 80047a8:	4628      	mov	r0, r5
 80047aa:	f000 f97d 	bl	8004aa8 <__sinit>
 80047ae:	4b2e      	ldr	r3, [pc, #184]	; (8004868 <__swsetup_r+0xd0>)
 80047b0:	429c      	cmp	r4, r3
 80047b2:	d10f      	bne.n	80047d4 <__swsetup_r+0x3c>
 80047b4:	686c      	ldr	r4, [r5, #4]
 80047b6:	89a3      	ldrh	r3, [r4, #12]
 80047b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80047bc:	0719      	lsls	r1, r3, #28
 80047be:	d42c      	bmi.n	800481a <__swsetup_r+0x82>
 80047c0:	06dd      	lsls	r5, r3, #27
 80047c2:	d411      	bmi.n	80047e8 <__swsetup_r+0x50>
 80047c4:	2309      	movs	r3, #9
 80047c6:	6033      	str	r3, [r6, #0]
 80047c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80047cc:	81a3      	strh	r3, [r4, #12]
 80047ce:	f04f 30ff 	mov.w	r0, #4294967295
 80047d2:	e03e      	b.n	8004852 <__swsetup_r+0xba>
 80047d4:	4b25      	ldr	r3, [pc, #148]	; (800486c <__swsetup_r+0xd4>)
 80047d6:	429c      	cmp	r4, r3
 80047d8:	d101      	bne.n	80047de <__swsetup_r+0x46>
 80047da:	68ac      	ldr	r4, [r5, #8]
 80047dc:	e7eb      	b.n	80047b6 <__swsetup_r+0x1e>
 80047de:	4b24      	ldr	r3, [pc, #144]	; (8004870 <__swsetup_r+0xd8>)
 80047e0:	429c      	cmp	r4, r3
 80047e2:	bf08      	it	eq
 80047e4:	68ec      	ldreq	r4, [r5, #12]
 80047e6:	e7e6      	b.n	80047b6 <__swsetup_r+0x1e>
 80047e8:	0758      	lsls	r0, r3, #29
 80047ea:	d512      	bpl.n	8004812 <__swsetup_r+0x7a>
 80047ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80047ee:	b141      	cbz	r1, 8004802 <__swsetup_r+0x6a>
 80047f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80047f4:	4299      	cmp	r1, r3
 80047f6:	d002      	beq.n	80047fe <__swsetup_r+0x66>
 80047f8:	4630      	mov	r0, r6
 80047fa:	f000 fa59 	bl	8004cb0 <_free_r>
 80047fe:	2300      	movs	r3, #0
 8004800:	6363      	str	r3, [r4, #52]	; 0x34
 8004802:	89a3      	ldrh	r3, [r4, #12]
 8004804:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004808:	81a3      	strh	r3, [r4, #12]
 800480a:	2300      	movs	r3, #0
 800480c:	6063      	str	r3, [r4, #4]
 800480e:	6923      	ldr	r3, [r4, #16]
 8004810:	6023      	str	r3, [r4, #0]
 8004812:	89a3      	ldrh	r3, [r4, #12]
 8004814:	f043 0308 	orr.w	r3, r3, #8
 8004818:	81a3      	strh	r3, [r4, #12]
 800481a:	6923      	ldr	r3, [r4, #16]
 800481c:	b94b      	cbnz	r3, 8004832 <__swsetup_r+0x9a>
 800481e:	89a3      	ldrh	r3, [r4, #12]
 8004820:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004824:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004828:	d003      	beq.n	8004832 <__swsetup_r+0x9a>
 800482a:	4621      	mov	r1, r4
 800482c:	4630      	mov	r0, r6
 800482e:	f000 f9ff 	bl	8004c30 <__smakebuf_r>
 8004832:	89a0      	ldrh	r0, [r4, #12]
 8004834:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004838:	f010 0301 	ands.w	r3, r0, #1
 800483c:	d00a      	beq.n	8004854 <__swsetup_r+0xbc>
 800483e:	2300      	movs	r3, #0
 8004840:	60a3      	str	r3, [r4, #8]
 8004842:	6963      	ldr	r3, [r4, #20]
 8004844:	425b      	negs	r3, r3
 8004846:	61a3      	str	r3, [r4, #24]
 8004848:	6923      	ldr	r3, [r4, #16]
 800484a:	b943      	cbnz	r3, 800485e <__swsetup_r+0xc6>
 800484c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004850:	d1ba      	bne.n	80047c8 <__swsetup_r+0x30>
 8004852:	bd70      	pop	{r4, r5, r6, pc}
 8004854:	0781      	lsls	r1, r0, #30
 8004856:	bf58      	it	pl
 8004858:	6963      	ldrpl	r3, [r4, #20]
 800485a:	60a3      	str	r3, [r4, #8]
 800485c:	e7f4      	b.n	8004848 <__swsetup_r+0xb0>
 800485e:	2000      	movs	r0, #0
 8004860:	e7f7      	b.n	8004852 <__swsetup_r+0xba>
 8004862:	bf00      	nop
 8004864:	2000002c 	.word	0x2000002c
 8004868:	08005838 	.word	0x08005838
 800486c:	08005858 	.word	0x08005858
 8004870:	08005818 	.word	0x08005818

08004874 <__sflush_r>:
 8004874:	898a      	ldrh	r2, [r1, #12]
 8004876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800487a:	4605      	mov	r5, r0
 800487c:	0710      	lsls	r0, r2, #28
 800487e:	460c      	mov	r4, r1
 8004880:	d458      	bmi.n	8004934 <__sflush_r+0xc0>
 8004882:	684b      	ldr	r3, [r1, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	dc05      	bgt.n	8004894 <__sflush_r+0x20>
 8004888:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800488a:	2b00      	cmp	r3, #0
 800488c:	dc02      	bgt.n	8004894 <__sflush_r+0x20>
 800488e:	2000      	movs	r0, #0
 8004890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004894:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004896:	2e00      	cmp	r6, #0
 8004898:	d0f9      	beq.n	800488e <__sflush_r+0x1a>
 800489a:	2300      	movs	r3, #0
 800489c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80048a0:	682f      	ldr	r7, [r5, #0]
 80048a2:	602b      	str	r3, [r5, #0]
 80048a4:	d032      	beq.n	800490c <__sflush_r+0x98>
 80048a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80048a8:	89a3      	ldrh	r3, [r4, #12]
 80048aa:	075a      	lsls	r2, r3, #29
 80048ac:	d505      	bpl.n	80048ba <__sflush_r+0x46>
 80048ae:	6863      	ldr	r3, [r4, #4]
 80048b0:	1ac0      	subs	r0, r0, r3
 80048b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80048b4:	b10b      	cbz	r3, 80048ba <__sflush_r+0x46>
 80048b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80048b8:	1ac0      	subs	r0, r0, r3
 80048ba:	2300      	movs	r3, #0
 80048bc:	4602      	mov	r2, r0
 80048be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80048c0:	6a21      	ldr	r1, [r4, #32]
 80048c2:	4628      	mov	r0, r5
 80048c4:	47b0      	blx	r6
 80048c6:	1c43      	adds	r3, r0, #1
 80048c8:	89a3      	ldrh	r3, [r4, #12]
 80048ca:	d106      	bne.n	80048da <__sflush_r+0x66>
 80048cc:	6829      	ldr	r1, [r5, #0]
 80048ce:	291d      	cmp	r1, #29
 80048d0:	d82c      	bhi.n	800492c <__sflush_r+0xb8>
 80048d2:	4a2a      	ldr	r2, [pc, #168]	; (800497c <__sflush_r+0x108>)
 80048d4:	40ca      	lsrs	r2, r1
 80048d6:	07d6      	lsls	r6, r2, #31
 80048d8:	d528      	bpl.n	800492c <__sflush_r+0xb8>
 80048da:	2200      	movs	r2, #0
 80048dc:	6062      	str	r2, [r4, #4]
 80048de:	04d9      	lsls	r1, r3, #19
 80048e0:	6922      	ldr	r2, [r4, #16]
 80048e2:	6022      	str	r2, [r4, #0]
 80048e4:	d504      	bpl.n	80048f0 <__sflush_r+0x7c>
 80048e6:	1c42      	adds	r2, r0, #1
 80048e8:	d101      	bne.n	80048ee <__sflush_r+0x7a>
 80048ea:	682b      	ldr	r3, [r5, #0]
 80048ec:	b903      	cbnz	r3, 80048f0 <__sflush_r+0x7c>
 80048ee:	6560      	str	r0, [r4, #84]	; 0x54
 80048f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80048f2:	602f      	str	r7, [r5, #0]
 80048f4:	2900      	cmp	r1, #0
 80048f6:	d0ca      	beq.n	800488e <__sflush_r+0x1a>
 80048f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80048fc:	4299      	cmp	r1, r3
 80048fe:	d002      	beq.n	8004906 <__sflush_r+0x92>
 8004900:	4628      	mov	r0, r5
 8004902:	f000 f9d5 	bl	8004cb0 <_free_r>
 8004906:	2000      	movs	r0, #0
 8004908:	6360      	str	r0, [r4, #52]	; 0x34
 800490a:	e7c1      	b.n	8004890 <__sflush_r+0x1c>
 800490c:	6a21      	ldr	r1, [r4, #32]
 800490e:	2301      	movs	r3, #1
 8004910:	4628      	mov	r0, r5
 8004912:	47b0      	blx	r6
 8004914:	1c41      	adds	r1, r0, #1
 8004916:	d1c7      	bne.n	80048a8 <__sflush_r+0x34>
 8004918:	682b      	ldr	r3, [r5, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d0c4      	beq.n	80048a8 <__sflush_r+0x34>
 800491e:	2b1d      	cmp	r3, #29
 8004920:	d001      	beq.n	8004926 <__sflush_r+0xb2>
 8004922:	2b16      	cmp	r3, #22
 8004924:	d101      	bne.n	800492a <__sflush_r+0xb6>
 8004926:	602f      	str	r7, [r5, #0]
 8004928:	e7b1      	b.n	800488e <__sflush_r+0x1a>
 800492a:	89a3      	ldrh	r3, [r4, #12]
 800492c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004930:	81a3      	strh	r3, [r4, #12]
 8004932:	e7ad      	b.n	8004890 <__sflush_r+0x1c>
 8004934:	690f      	ldr	r7, [r1, #16]
 8004936:	2f00      	cmp	r7, #0
 8004938:	d0a9      	beq.n	800488e <__sflush_r+0x1a>
 800493a:	0793      	lsls	r3, r2, #30
 800493c:	680e      	ldr	r6, [r1, #0]
 800493e:	bf08      	it	eq
 8004940:	694b      	ldreq	r3, [r1, #20]
 8004942:	600f      	str	r7, [r1, #0]
 8004944:	bf18      	it	ne
 8004946:	2300      	movne	r3, #0
 8004948:	eba6 0807 	sub.w	r8, r6, r7
 800494c:	608b      	str	r3, [r1, #8]
 800494e:	f1b8 0f00 	cmp.w	r8, #0
 8004952:	dd9c      	ble.n	800488e <__sflush_r+0x1a>
 8004954:	6a21      	ldr	r1, [r4, #32]
 8004956:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004958:	4643      	mov	r3, r8
 800495a:	463a      	mov	r2, r7
 800495c:	4628      	mov	r0, r5
 800495e:	47b0      	blx	r6
 8004960:	2800      	cmp	r0, #0
 8004962:	dc06      	bgt.n	8004972 <__sflush_r+0xfe>
 8004964:	89a3      	ldrh	r3, [r4, #12]
 8004966:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800496a:	81a3      	strh	r3, [r4, #12]
 800496c:	f04f 30ff 	mov.w	r0, #4294967295
 8004970:	e78e      	b.n	8004890 <__sflush_r+0x1c>
 8004972:	4407      	add	r7, r0
 8004974:	eba8 0800 	sub.w	r8, r8, r0
 8004978:	e7e9      	b.n	800494e <__sflush_r+0xda>
 800497a:	bf00      	nop
 800497c:	20400001 	.word	0x20400001

08004980 <_fflush_r>:
 8004980:	b538      	push	{r3, r4, r5, lr}
 8004982:	690b      	ldr	r3, [r1, #16]
 8004984:	4605      	mov	r5, r0
 8004986:	460c      	mov	r4, r1
 8004988:	b913      	cbnz	r3, 8004990 <_fflush_r+0x10>
 800498a:	2500      	movs	r5, #0
 800498c:	4628      	mov	r0, r5
 800498e:	bd38      	pop	{r3, r4, r5, pc}
 8004990:	b118      	cbz	r0, 800499a <_fflush_r+0x1a>
 8004992:	6983      	ldr	r3, [r0, #24]
 8004994:	b90b      	cbnz	r3, 800499a <_fflush_r+0x1a>
 8004996:	f000 f887 	bl	8004aa8 <__sinit>
 800499a:	4b14      	ldr	r3, [pc, #80]	; (80049ec <_fflush_r+0x6c>)
 800499c:	429c      	cmp	r4, r3
 800499e:	d11b      	bne.n	80049d8 <_fflush_r+0x58>
 80049a0:	686c      	ldr	r4, [r5, #4]
 80049a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d0ef      	beq.n	800498a <_fflush_r+0xa>
 80049aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80049ac:	07d0      	lsls	r0, r2, #31
 80049ae:	d404      	bmi.n	80049ba <_fflush_r+0x3a>
 80049b0:	0599      	lsls	r1, r3, #22
 80049b2:	d402      	bmi.n	80049ba <_fflush_r+0x3a>
 80049b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049b6:	f000 f915 	bl	8004be4 <__retarget_lock_acquire_recursive>
 80049ba:	4628      	mov	r0, r5
 80049bc:	4621      	mov	r1, r4
 80049be:	f7ff ff59 	bl	8004874 <__sflush_r>
 80049c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80049c4:	07da      	lsls	r2, r3, #31
 80049c6:	4605      	mov	r5, r0
 80049c8:	d4e0      	bmi.n	800498c <_fflush_r+0xc>
 80049ca:	89a3      	ldrh	r3, [r4, #12]
 80049cc:	059b      	lsls	r3, r3, #22
 80049ce:	d4dd      	bmi.n	800498c <_fflush_r+0xc>
 80049d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049d2:	f000 f908 	bl	8004be6 <__retarget_lock_release_recursive>
 80049d6:	e7d9      	b.n	800498c <_fflush_r+0xc>
 80049d8:	4b05      	ldr	r3, [pc, #20]	; (80049f0 <_fflush_r+0x70>)
 80049da:	429c      	cmp	r4, r3
 80049dc:	d101      	bne.n	80049e2 <_fflush_r+0x62>
 80049de:	68ac      	ldr	r4, [r5, #8]
 80049e0:	e7df      	b.n	80049a2 <_fflush_r+0x22>
 80049e2:	4b04      	ldr	r3, [pc, #16]	; (80049f4 <_fflush_r+0x74>)
 80049e4:	429c      	cmp	r4, r3
 80049e6:	bf08      	it	eq
 80049e8:	68ec      	ldreq	r4, [r5, #12]
 80049ea:	e7da      	b.n	80049a2 <_fflush_r+0x22>
 80049ec:	08005838 	.word	0x08005838
 80049f0:	08005858 	.word	0x08005858
 80049f4:	08005818 	.word	0x08005818

080049f8 <std>:
 80049f8:	2300      	movs	r3, #0
 80049fa:	b510      	push	{r4, lr}
 80049fc:	4604      	mov	r4, r0
 80049fe:	e9c0 3300 	strd	r3, r3, [r0]
 8004a02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a06:	6083      	str	r3, [r0, #8]
 8004a08:	8181      	strh	r1, [r0, #12]
 8004a0a:	6643      	str	r3, [r0, #100]	; 0x64
 8004a0c:	81c2      	strh	r2, [r0, #14]
 8004a0e:	6183      	str	r3, [r0, #24]
 8004a10:	4619      	mov	r1, r3
 8004a12:	2208      	movs	r2, #8
 8004a14:	305c      	adds	r0, #92	; 0x5c
 8004a16:	f7ff fdcf 	bl	80045b8 <memset>
 8004a1a:	4b05      	ldr	r3, [pc, #20]	; (8004a30 <std+0x38>)
 8004a1c:	6263      	str	r3, [r4, #36]	; 0x24
 8004a1e:	4b05      	ldr	r3, [pc, #20]	; (8004a34 <std+0x3c>)
 8004a20:	62a3      	str	r3, [r4, #40]	; 0x28
 8004a22:	4b05      	ldr	r3, [pc, #20]	; (8004a38 <std+0x40>)
 8004a24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004a26:	4b05      	ldr	r3, [pc, #20]	; (8004a3c <std+0x44>)
 8004a28:	6224      	str	r4, [r4, #32]
 8004a2a:	6323      	str	r3, [r4, #48]	; 0x30
 8004a2c:	bd10      	pop	{r4, pc}
 8004a2e:	bf00      	nop
 8004a30:	08005405 	.word	0x08005405
 8004a34:	08005427 	.word	0x08005427
 8004a38:	0800545f 	.word	0x0800545f
 8004a3c:	08005483 	.word	0x08005483

08004a40 <_cleanup_r>:
 8004a40:	4901      	ldr	r1, [pc, #4]	; (8004a48 <_cleanup_r+0x8>)
 8004a42:	f000 b8af 	b.w	8004ba4 <_fwalk_reent>
 8004a46:	bf00      	nop
 8004a48:	08004981 	.word	0x08004981

08004a4c <__sfmoreglue>:
 8004a4c:	b570      	push	{r4, r5, r6, lr}
 8004a4e:	1e4a      	subs	r2, r1, #1
 8004a50:	2568      	movs	r5, #104	; 0x68
 8004a52:	4355      	muls	r5, r2
 8004a54:	460e      	mov	r6, r1
 8004a56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004a5a:	f000 f979 	bl	8004d50 <_malloc_r>
 8004a5e:	4604      	mov	r4, r0
 8004a60:	b140      	cbz	r0, 8004a74 <__sfmoreglue+0x28>
 8004a62:	2100      	movs	r1, #0
 8004a64:	e9c0 1600 	strd	r1, r6, [r0]
 8004a68:	300c      	adds	r0, #12
 8004a6a:	60a0      	str	r0, [r4, #8]
 8004a6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004a70:	f7ff fda2 	bl	80045b8 <memset>
 8004a74:	4620      	mov	r0, r4
 8004a76:	bd70      	pop	{r4, r5, r6, pc}

08004a78 <__sfp_lock_acquire>:
 8004a78:	4801      	ldr	r0, [pc, #4]	; (8004a80 <__sfp_lock_acquire+0x8>)
 8004a7a:	f000 b8b3 	b.w	8004be4 <__retarget_lock_acquire_recursive>
 8004a7e:	bf00      	nop
 8004a80:	20000294 	.word	0x20000294

08004a84 <__sfp_lock_release>:
 8004a84:	4801      	ldr	r0, [pc, #4]	; (8004a8c <__sfp_lock_release+0x8>)
 8004a86:	f000 b8ae 	b.w	8004be6 <__retarget_lock_release_recursive>
 8004a8a:	bf00      	nop
 8004a8c:	20000294 	.word	0x20000294

08004a90 <__sinit_lock_acquire>:
 8004a90:	4801      	ldr	r0, [pc, #4]	; (8004a98 <__sinit_lock_acquire+0x8>)
 8004a92:	f000 b8a7 	b.w	8004be4 <__retarget_lock_acquire_recursive>
 8004a96:	bf00      	nop
 8004a98:	2000028f 	.word	0x2000028f

08004a9c <__sinit_lock_release>:
 8004a9c:	4801      	ldr	r0, [pc, #4]	; (8004aa4 <__sinit_lock_release+0x8>)
 8004a9e:	f000 b8a2 	b.w	8004be6 <__retarget_lock_release_recursive>
 8004aa2:	bf00      	nop
 8004aa4:	2000028f 	.word	0x2000028f

08004aa8 <__sinit>:
 8004aa8:	b510      	push	{r4, lr}
 8004aaa:	4604      	mov	r4, r0
 8004aac:	f7ff fff0 	bl	8004a90 <__sinit_lock_acquire>
 8004ab0:	69a3      	ldr	r3, [r4, #24]
 8004ab2:	b11b      	cbz	r3, 8004abc <__sinit+0x14>
 8004ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ab8:	f7ff bff0 	b.w	8004a9c <__sinit_lock_release>
 8004abc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004ac0:	6523      	str	r3, [r4, #80]	; 0x50
 8004ac2:	4b13      	ldr	r3, [pc, #76]	; (8004b10 <__sinit+0x68>)
 8004ac4:	4a13      	ldr	r2, [pc, #76]	; (8004b14 <__sinit+0x6c>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	62a2      	str	r2, [r4, #40]	; 0x28
 8004aca:	42a3      	cmp	r3, r4
 8004acc:	bf04      	itt	eq
 8004ace:	2301      	moveq	r3, #1
 8004ad0:	61a3      	streq	r3, [r4, #24]
 8004ad2:	4620      	mov	r0, r4
 8004ad4:	f000 f820 	bl	8004b18 <__sfp>
 8004ad8:	6060      	str	r0, [r4, #4]
 8004ada:	4620      	mov	r0, r4
 8004adc:	f000 f81c 	bl	8004b18 <__sfp>
 8004ae0:	60a0      	str	r0, [r4, #8]
 8004ae2:	4620      	mov	r0, r4
 8004ae4:	f000 f818 	bl	8004b18 <__sfp>
 8004ae8:	2200      	movs	r2, #0
 8004aea:	60e0      	str	r0, [r4, #12]
 8004aec:	2104      	movs	r1, #4
 8004aee:	6860      	ldr	r0, [r4, #4]
 8004af0:	f7ff ff82 	bl	80049f8 <std>
 8004af4:	68a0      	ldr	r0, [r4, #8]
 8004af6:	2201      	movs	r2, #1
 8004af8:	2109      	movs	r1, #9
 8004afa:	f7ff ff7d 	bl	80049f8 <std>
 8004afe:	68e0      	ldr	r0, [r4, #12]
 8004b00:	2202      	movs	r2, #2
 8004b02:	2112      	movs	r1, #18
 8004b04:	f7ff ff78 	bl	80049f8 <std>
 8004b08:	2301      	movs	r3, #1
 8004b0a:	61a3      	str	r3, [r4, #24]
 8004b0c:	e7d2      	b.n	8004ab4 <__sinit+0xc>
 8004b0e:	bf00      	nop
 8004b10:	08005814 	.word	0x08005814
 8004b14:	08004a41 	.word	0x08004a41

08004b18 <__sfp>:
 8004b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b1a:	4607      	mov	r7, r0
 8004b1c:	f7ff ffac 	bl	8004a78 <__sfp_lock_acquire>
 8004b20:	4b1e      	ldr	r3, [pc, #120]	; (8004b9c <__sfp+0x84>)
 8004b22:	681e      	ldr	r6, [r3, #0]
 8004b24:	69b3      	ldr	r3, [r6, #24]
 8004b26:	b913      	cbnz	r3, 8004b2e <__sfp+0x16>
 8004b28:	4630      	mov	r0, r6
 8004b2a:	f7ff ffbd 	bl	8004aa8 <__sinit>
 8004b2e:	3648      	adds	r6, #72	; 0x48
 8004b30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004b34:	3b01      	subs	r3, #1
 8004b36:	d503      	bpl.n	8004b40 <__sfp+0x28>
 8004b38:	6833      	ldr	r3, [r6, #0]
 8004b3a:	b30b      	cbz	r3, 8004b80 <__sfp+0x68>
 8004b3c:	6836      	ldr	r6, [r6, #0]
 8004b3e:	e7f7      	b.n	8004b30 <__sfp+0x18>
 8004b40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004b44:	b9d5      	cbnz	r5, 8004b7c <__sfp+0x64>
 8004b46:	4b16      	ldr	r3, [pc, #88]	; (8004ba0 <__sfp+0x88>)
 8004b48:	60e3      	str	r3, [r4, #12]
 8004b4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004b4e:	6665      	str	r5, [r4, #100]	; 0x64
 8004b50:	f000 f847 	bl	8004be2 <__retarget_lock_init_recursive>
 8004b54:	f7ff ff96 	bl	8004a84 <__sfp_lock_release>
 8004b58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004b5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004b60:	6025      	str	r5, [r4, #0]
 8004b62:	61a5      	str	r5, [r4, #24]
 8004b64:	2208      	movs	r2, #8
 8004b66:	4629      	mov	r1, r5
 8004b68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004b6c:	f7ff fd24 	bl	80045b8 <memset>
 8004b70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004b74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004b78:	4620      	mov	r0, r4
 8004b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b7c:	3468      	adds	r4, #104	; 0x68
 8004b7e:	e7d9      	b.n	8004b34 <__sfp+0x1c>
 8004b80:	2104      	movs	r1, #4
 8004b82:	4638      	mov	r0, r7
 8004b84:	f7ff ff62 	bl	8004a4c <__sfmoreglue>
 8004b88:	4604      	mov	r4, r0
 8004b8a:	6030      	str	r0, [r6, #0]
 8004b8c:	2800      	cmp	r0, #0
 8004b8e:	d1d5      	bne.n	8004b3c <__sfp+0x24>
 8004b90:	f7ff ff78 	bl	8004a84 <__sfp_lock_release>
 8004b94:	230c      	movs	r3, #12
 8004b96:	603b      	str	r3, [r7, #0]
 8004b98:	e7ee      	b.n	8004b78 <__sfp+0x60>
 8004b9a:	bf00      	nop
 8004b9c:	08005814 	.word	0x08005814
 8004ba0:	ffff0001 	.word	0xffff0001

08004ba4 <_fwalk_reent>:
 8004ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ba8:	4606      	mov	r6, r0
 8004baa:	4688      	mov	r8, r1
 8004bac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004bb0:	2700      	movs	r7, #0
 8004bb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bb6:	f1b9 0901 	subs.w	r9, r9, #1
 8004bba:	d505      	bpl.n	8004bc8 <_fwalk_reent+0x24>
 8004bbc:	6824      	ldr	r4, [r4, #0]
 8004bbe:	2c00      	cmp	r4, #0
 8004bc0:	d1f7      	bne.n	8004bb2 <_fwalk_reent+0xe>
 8004bc2:	4638      	mov	r0, r7
 8004bc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bc8:	89ab      	ldrh	r3, [r5, #12]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d907      	bls.n	8004bde <_fwalk_reent+0x3a>
 8004bce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	d003      	beq.n	8004bde <_fwalk_reent+0x3a>
 8004bd6:	4629      	mov	r1, r5
 8004bd8:	4630      	mov	r0, r6
 8004bda:	47c0      	blx	r8
 8004bdc:	4307      	orrs	r7, r0
 8004bde:	3568      	adds	r5, #104	; 0x68
 8004be0:	e7e9      	b.n	8004bb6 <_fwalk_reent+0x12>

08004be2 <__retarget_lock_init_recursive>:
 8004be2:	4770      	bx	lr

08004be4 <__retarget_lock_acquire_recursive>:
 8004be4:	4770      	bx	lr

08004be6 <__retarget_lock_release_recursive>:
 8004be6:	4770      	bx	lr

08004be8 <__swhatbuf_r>:
 8004be8:	b570      	push	{r4, r5, r6, lr}
 8004bea:	460e      	mov	r6, r1
 8004bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bf0:	2900      	cmp	r1, #0
 8004bf2:	b096      	sub	sp, #88	; 0x58
 8004bf4:	4614      	mov	r4, r2
 8004bf6:	461d      	mov	r5, r3
 8004bf8:	da07      	bge.n	8004c0a <__swhatbuf_r+0x22>
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	602b      	str	r3, [r5, #0]
 8004bfe:	89b3      	ldrh	r3, [r6, #12]
 8004c00:	061a      	lsls	r2, r3, #24
 8004c02:	d410      	bmi.n	8004c26 <__swhatbuf_r+0x3e>
 8004c04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c08:	e00e      	b.n	8004c28 <__swhatbuf_r+0x40>
 8004c0a:	466a      	mov	r2, sp
 8004c0c:	f000 fc60 	bl	80054d0 <_fstat_r>
 8004c10:	2800      	cmp	r0, #0
 8004c12:	dbf2      	blt.n	8004bfa <__swhatbuf_r+0x12>
 8004c14:	9a01      	ldr	r2, [sp, #4]
 8004c16:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004c1a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004c1e:	425a      	negs	r2, r3
 8004c20:	415a      	adcs	r2, r3
 8004c22:	602a      	str	r2, [r5, #0]
 8004c24:	e7ee      	b.n	8004c04 <__swhatbuf_r+0x1c>
 8004c26:	2340      	movs	r3, #64	; 0x40
 8004c28:	2000      	movs	r0, #0
 8004c2a:	6023      	str	r3, [r4, #0]
 8004c2c:	b016      	add	sp, #88	; 0x58
 8004c2e:	bd70      	pop	{r4, r5, r6, pc}

08004c30 <__smakebuf_r>:
 8004c30:	898b      	ldrh	r3, [r1, #12]
 8004c32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004c34:	079d      	lsls	r5, r3, #30
 8004c36:	4606      	mov	r6, r0
 8004c38:	460c      	mov	r4, r1
 8004c3a:	d507      	bpl.n	8004c4c <__smakebuf_r+0x1c>
 8004c3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	6123      	str	r3, [r4, #16]
 8004c44:	2301      	movs	r3, #1
 8004c46:	6163      	str	r3, [r4, #20]
 8004c48:	b002      	add	sp, #8
 8004c4a:	bd70      	pop	{r4, r5, r6, pc}
 8004c4c:	ab01      	add	r3, sp, #4
 8004c4e:	466a      	mov	r2, sp
 8004c50:	f7ff ffca 	bl	8004be8 <__swhatbuf_r>
 8004c54:	9900      	ldr	r1, [sp, #0]
 8004c56:	4605      	mov	r5, r0
 8004c58:	4630      	mov	r0, r6
 8004c5a:	f000 f879 	bl	8004d50 <_malloc_r>
 8004c5e:	b948      	cbnz	r0, 8004c74 <__smakebuf_r+0x44>
 8004c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c64:	059a      	lsls	r2, r3, #22
 8004c66:	d4ef      	bmi.n	8004c48 <__smakebuf_r+0x18>
 8004c68:	f023 0303 	bic.w	r3, r3, #3
 8004c6c:	f043 0302 	orr.w	r3, r3, #2
 8004c70:	81a3      	strh	r3, [r4, #12]
 8004c72:	e7e3      	b.n	8004c3c <__smakebuf_r+0xc>
 8004c74:	4b0d      	ldr	r3, [pc, #52]	; (8004cac <__smakebuf_r+0x7c>)
 8004c76:	62b3      	str	r3, [r6, #40]	; 0x28
 8004c78:	89a3      	ldrh	r3, [r4, #12]
 8004c7a:	6020      	str	r0, [r4, #0]
 8004c7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c80:	81a3      	strh	r3, [r4, #12]
 8004c82:	9b00      	ldr	r3, [sp, #0]
 8004c84:	6163      	str	r3, [r4, #20]
 8004c86:	9b01      	ldr	r3, [sp, #4]
 8004c88:	6120      	str	r0, [r4, #16]
 8004c8a:	b15b      	cbz	r3, 8004ca4 <__smakebuf_r+0x74>
 8004c8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c90:	4630      	mov	r0, r6
 8004c92:	f000 fc2f 	bl	80054f4 <_isatty_r>
 8004c96:	b128      	cbz	r0, 8004ca4 <__smakebuf_r+0x74>
 8004c98:	89a3      	ldrh	r3, [r4, #12]
 8004c9a:	f023 0303 	bic.w	r3, r3, #3
 8004c9e:	f043 0301 	orr.w	r3, r3, #1
 8004ca2:	81a3      	strh	r3, [r4, #12]
 8004ca4:	89a0      	ldrh	r0, [r4, #12]
 8004ca6:	4305      	orrs	r5, r0
 8004ca8:	81a5      	strh	r5, [r4, #12]
 8004caa:	e7cd      	b.n	8004c48 <__smakebuf_r+0x18>
 8004cac:	08004a41 	.word	0x08004a41

08004cb0 <_free_r>:
 8004cb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004cb2:	2900      	cmp	r1, #0
 8004cb4:	d048      	beq.n	8004d48 <_free_r+0x98>
 8004cb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cba:	9001      	str	r0, [sp, #4]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f1a1 0404 	sub.w	r4, r1, #4
 8004cc2:	bfb8      	it	lt
 8004cc4:	18e4      	addlt	r4, r4, r3
 8004cc6:	f000 fc51 	bl	800556c <__malloc_lock>
 8004cca:	4a20      	ldr	r2, [pc, #128]	; (8004d4c <_free_r+0x9c>)
 8004ccc:	9801      	ldr	r0, [sp, #4]
 8004cce:	6813      	ldr	r3, [r2, #0]
 8004cd0:	4615      	mov	r5, r2
 8004cd2:	b933      	cbnz	r3, 8004ce2 <_free_r+0x32>
 8004cd4:	6063      	str	r3, [r4, #4]
 8004cd6:	6014      	str	r4, [r2, #0]
 8004cd8:	b003      	add	sp, #12
 8004cda:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004cde:	f000 bc4b 	b.w	8005578 <__malloc_unlock>
 8004ce2:	42a3      	cmp	r3, r4
 8004ce4:	d90b      	bls.n	8004cfe <_free_r+0x4e>
 8004ce6:	6821      	ldr	r1, [r4, #0]
 8004ce8:	1862      	adds	r2, r4, r1
 8004cea:	4293      	cmp	r3, r2
 8004cec:	bf04      	itt	eq
 8004cee:	681a      	ldreq	r2, [r3, #0]
 8004cf0:	685b      	ldreq	r3, [r3, #4]
 8004cf2:	6063      	str	r3, [r4, #4]
 8004cf4:	bf04      	itt	eq
 8004cf6:	1852      	addeq	r2, r2, r1
 8004cf8:	6022      	streq	r2, [r4, #0]
 8004cfa:	602c      	str	r4, [r5, #0]
 8004cfc:	e7ec      	b.n	8004cd8 <_free_r+0x28>
 8004cfe:	461a      	mov	r2, r3
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	b10b      	cbz	r3, 8004d08 <_free_r+0x58>
 8004d04:	42a3      	cmp	r3, r4
 8004d06:	d9fa      	bls.n	8004cfe <_free_r+0x4e>
 8004d08:	6811      	ldr	r1, [r2, #0]
 8004d0a:	1855      	adds	r5, r2, r1
 8004d0c:	42a5      	cmp	r5, r4
 8004d0e:	d10b      	bne.n	8004d28 <_free_r+0x78>
 8004d10:	6824      	ldr	r4, [r4, #0]
 8004d12:	4421      	add	r1, r4
 8004d14:	1854      	adds	r4, r2, r1
 8004d16:	42a3      	cmp	r3, r4
 8004d18:	6011      	str	r1, [r2, #0]
 8004d1a:	d1dd      	bne.n	8004cd8 <_free_r+0x28>
 8004d1c:	681c      	ldr	r4, [r3, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	6053      	str	r3, [r2, #4]
 8004d22:	4421      	add	r1, r4
 8004d24:	6011      	str	r1, [r2, #0]
 8004d26:	e7d7      	b.n	8004cd8 <_free_r+0x28>
 8004d28:	d902      	bls.n	8004d30 <_free_r+0x80>
 8004d2a:	230c      	movs	r3, #12
 8004d2c:	6003      	str	r3, [r0, #0]
 8004d2e:	e7d3      	b.n	8004cd8 <_free_r+0x28>
 8004d30:	6825      	ldr	r5, [r4, #0]
 8004d32:	1961      	adds	r1, r4, r5
 8004d34:	428b      	cmp	r3, r1
 8004d36:	bf04      	itt	eq
 8004d38:	6819      	ldreq	r1, [r3, #0]
 8004d3a:	685b      	ldreq	r3, [r3, #4]
 8004d3c:	6063      	str	r3, [r4, #4]
 8004d3e:	bf04      	itt	eq
 8004d40:	1949      	addeq	r1, r1, r5
 8004d42:	6021      	streq	r1, [r4, #0]
 8004d44:	6054      	str	r4, [r2, #4]
 8004d46:	e7c7      	b.n	8004cd8 <_free_r+0x28>
 8004d48:	b003      	add	sp, #12
 8004d4a:	bd30      	pop	{r4, r5, pc}
 8004d4c:	200000b8 	.word	0x200000b8

08004d50 <_malloc_r>:
 8004d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d52:	1ccd      	adds	r5, r1, #3
 8004d54:	f025 0503 	bic.w	r5, r5, #3
 8004d58:	3508      	adds	r5, #8
 8004d5a:	2d0c      	cmp	r5, #12
 8004d5c:	bf38      	it	cc
 8004d5e:	250c      	movcc	r5, #12
 8004d60:	2d00      	cmp	r5, #0
 8004d62:	4606      	mov	r6, r0
 8004d64:	db01      	blt.n	8004d6a <_malloc_r+0x1a>
 8004d66:	42a9      	cmp	r1, r5
 8004d68:	d903      	bls.n	8004d72 <_malloc_r+0x22>
 8004d6a:	230c      	movs	r3, #12
 8004d6c:	6033      	str	r3, [r6, #0]
 8004d6e:	2000      	movs	r0, #0
 8004d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d72:	f000 fbfb 	bl	800556c <__malloc_lock>
 8004d76:	4921      	ldr	r1, [pc, #132]	; (8004dfc <_malloc_r+0xac>)
 8004d78:	680a      	ldr	r2, [r1, #0]
 8004d7a:	4614      	mov	r4, r2
 8004d7c:	b99c      	cbnz	r4, 8004da6 <_malloc_r+0x56>
 8004d7e:	4f20      	ldr	r7, [pc, #128]	; (8004e00 <_malloc_r+0xb0>)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	b923      	cbnz	r3, 8004d8e <_malloc_r+0x3e>
 8004d84:	4621      	mov	r1, r4
 8004d86:	4630      	mov	r0, r6
 8004d88:	f000 fb2c 	bl	80053e4 <_sbrk_r>
 8004d8c:	6038      	str	r0, [r7, #0]
 8004d8e:	4629      	mov	r1, r5
 8004d90:	4630      	mov	r0, r6
 8004d92:	f000 fb27 	bl	80053e4 <_sbrk_r>
 8004d96:	1c43      	adds	r3, r0, #1
 8004d98:	d123      	bne.n	8004de2 <_malloc_r+0x92>
 8004d9a:	230c      	movs	r3, #12
 8004d9c:	6033      	str	r3, [r6, #0]
 8004d9e:	4630      	mov	r0, r6
 8004da0:	f000 fbea 	bl	8005578 <__malloc_unlock>
 8004da4:	e7e3      	b.n	8004d6e <_malloc_r+0x1e>
 8004da6:	6823      	ldr	r3, [r4, #0]
 8004da8:	1b5b      	subs	r3, r3, r5
 8004daa:	d417      	bmi.n	8004ddc <_malloc_r+0x8c>
 8004dac:	2b0b      	cmp	r3, #11
 8004dae:	d903      	bls.n	8004db8 <_malloc_r+0x68>
 8004db0:	6023      	str	r3, [r4, #0]
 8004db2:	441c      	add	r4, r3
 8004db4:	6025      	str	r5, [r4, #0]
 8004db6:	e004      	b.n	8004dc2 <_malloc_r+0x72>
 8004db8:	6863      	ldr	r3, [r4, #4]
 8004dba:	42a2      	cmp	r2, r4
 8004dbc:	bf0c      	ite	eq
 8004dbe:	600b      	streq	r3, [r1, #0]
 8004dc0:	6053      	strne	r3, [r2, #4]
 8004dc2:	4630      	mov	r0, r6
 8004dc4:	f000 fbd8 	bl	8005578 <__malloc_unlock>
 8004dc8:	f104 000b 	add.w	r0, r4, #11
 8004dcc:	1d23      	adds	r3, r4, #4
 8004dce:	f020 0007 	bic.w	r0, r0, #7
 8004dd2:	1ac2      	subs	r2, r0, r3
 8004dd4:	d0cc      	beq.n	8004d70 <_malloc_r+0x20>
 8004dd6:	1a1b      	subs	r3, r3, r0
 8004dd8:	50a3      	str	r3, [r4, r2]
 8004dda:	e7c9      	b.n	8004d70 <_malloc_r+0x20>
 8004ddc:	4622      	mov	r2, r4
 8004dde:	6864      	ldr	r4, [r4, #4]
 8004de0:	e7cc      	b.n	8004d7c <_malloc_r+0x2c>
 8004de2:	1cc4      	adds	r4, r0, #3
 8004de4:	f024 0403 	bic.w	r4, r4, #3
 8004de8:	42a0      	cmp	r0, r4
 8004dea:	d0e3      	beq.n	8004db4 <_malloc_r+0x64>
 8004dec:	1a21      	subs	r1, r4, r0
 8004dee:	4630      	mov	r0, r6
 8004df0:	f000 faf8 	bl	80053e4 <_sbrk_r>
 8004df4:	3001      	adds	r0, #1
 8004df6:	d1dd      	bne.n	8004db4 <_malloc_r+0x64>
 8004df8:	e7cf      	b.n	8004d9a <_malloc_r+0x4a>
 8004dfa:	bf00      	nop
 8004dfc:	200000b8 	.word	0x200000b8
 8004e00:	200000bc 	.word	0x200000bc

08004e04 <__ssputs_r>:
 8004e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e08:	688e      	ldr	r6, [r1, #8]
 8004e0a:	429e      	cmp	r6, r3
 8004e0c:	4682      	mov	sl, r0
 8004e0e:	460c      	mov	r4, r1
 8004e10:	4690      	mov	r8, r2
 8004e12:	461f      	mov	r7, r3
 8004e14:	d838      	bhi.n	8004e88 <__ssputs_r+0x84>
 8004e16:	898a      	ldrh	r2, [r1, #12]
 8004e18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004e1c:	d032      	beq.n	8004e84 <__ssputs_r+0x80>
 8004e1e:	6825      	ldr	r5, [r4, #0]
 8004e20:	6909      	ldr	r1, [r1, #16]
 8004e22:	eba5 0901 	sub.w	r9, r5, r1
 8004e26:	6965      	ldr	r5, [r4, #20]
 8004e28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e30:	3301      	adds	r3, #1
 8004e32:	444b      	add	r3, r9
 8004e34:	106d      	asrs	r5, r5, #1
 8004e36:	429d      	cmp	r5, r3
 8004e38:	bf38      	it	cc
 8004e3a:	461d      	movcc	r5, r3
 8004e3c:	0553      	lsls	r3, r2, #21
 8004e3e:	d531      	bpl.n	8004ea4 <__ssputs_r+0xa0>
 8004e40:	4629      	mov	r1, r5
 8004e42:	f7ff ff85 	bl	8004d50 <_malloc_r>
 8004e46:	4606      	mov	r6, r0
 8004e48:	b950      	cbnz	r0, 8004e60 <__ssputs_r+0x5c>
 8004e4a:	230c      	movs	r3, #12
 8004e4c:	f8ca 3000 	str.w	r3, [sl]
 8004e50:	89a3      	ldrh	r3, [r4, #12]
 8004e52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e56:	81a3      	strh	r3, [r4, #12]
 8004e58:	f04f 30ff 	mov.w	r0, #4294967295
 8004e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e60:	6921      	ldr	r1, [r4, #16]
 8004e62:	464a      	mov	r2, r9
 8004e64:	f7ff fb9a 	bl	800459c <memcpy>
 8004e68:	89a3      	ldrh	r3, [r4, #12]
 8004e6a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004e6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e72:	81a3      	strh	r3, [r4, #12]
 8004e74:	6126      	str	r6, [r4, #16]
 8004e76:	6165      	str	r5, [r4, #20]
 8004e78:	444e      	add	r6, r9
 8004e7a:	eba5 0509 	sub.w	r5, r5, r9
 8004e7e:	6026      	str	r6, [r4, #0]
 8004e80:	60a5      	str	r5, [r4, #8]
 8004e82:	463e      	mov	r6, r7
 8004e84:	42be      	cmp	r6, r7
 8004e86:	d900      	bls.n	8004e8a <__ssputs_r+0x86>
 8004e88:	463e      	mov	r6, r7
 8004e8a:	4632      	mov	r2, r6
 8004e8c:	6820      	ldr	r0, [r4, #0]
 8004e8e:	4641      	mov	r1, r8
 8004e90:	f000 fb52 	bl	8005538 <memmove>
 8004e94:	68a3      	ldr	r3, [r4, #8]
 8004e96:	6822      	ldr	r2, [r4, #0]
 8004e98:	1b9b      	subs	r3, r3, r6
 8004e9a:	4432      	add	r2, r6
 8004e9c:	60a3      	str	r3, [r4, #8]
 8004e9e:	6022      	str	r2, [r4, #0]
 8004ea0:	2000      	movs	r0, #0
 8004ea2:	e7db      	b.n	8004e5c <__ssputs_r+0x58>
 8004ea4:	462a      	mov	r2, r5
 8004ea6:	f000 fb6d 	bl	8005584 <_realloc_r>
 8004eaa:	4606      	mov	r6, r0
 8004eac:	2800      	cmp	r0, #0
 8004eae:	d1e1      	bne.n	8004e74 <__ssputs_r+0x70>
 8004eb0:	6921      	ldr	r1, [r4, #16]
 8004eb2:	4650      	mov	r0, sl
 8004eb4:	f7ff fefc 	bl	8004cb0 <_free_r>
 8004eb8:	e7c7      	b.n	8004e4a <__ssputs_r+0x46>
	...

08004ebc <_svfiprintf_r>:
 8004ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ec0:	4698      	mov	r8, r3
 8004ec2:	898b      	ldrh	r3, [r1, #12]
 8004ec4:	061b      	lsls	r3, r3, #24
 8004ec6:	b09d      	sub	sp, #116	; 0x74
 8004ec8:	4607      	mov	r7, r0
 8004eca:	460d      	mov	r5, r1
 8004ecc:	4614      	mov	r4, r2
 8004ece:	d50e      	bpl.n	8004eee <_svfiprintf_r+0x32>
 8004ed0:	690b      	ldr	r3, [r1, #16]
 8004ed2:	b963      	cbnz	r3, 8004eee <_svfiprintf_r+0x32>
 8004ed4:	2140      	movs	r1, #64	; 0x40
 8004ed6:	f7ff ff3b 	bl	8004d50 <_malloc_r>
 8004eda:	6028      	str	r0, [r5, #0]
 8004edc:	6128      	str	r0, [r5, #16]
 8004ede:	b920      	cbnz	r0, 8004eea <_svfiprintf_r+0x2e>
 8004ee0:	230c      	movs	r3, #12
 8004ee2:	603b      	str	r3, [r7, #0]
 8004ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee8:	e0d1      	b.n	800508e <_svfiprintf_r+0x1d2>
 8004eea:	2340      	movs	r3, #64	; 0x40
 8004eec:	616b      	str	r3, [r5, #20]
 8004eee:	2300      	movs	r3, #0
 8004ef0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ef2:	2320      	movs	r3, #32
 8004ef4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ef8:	f8cd 800c 	str.w	r8, [sp, #12]
 8004efc:	2330      	movs	r3, #48	; 0x30
 8004efe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80050a8 <_svfiprintf_r+0x1ec>
 8004f02:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f06:	f04f 0901 	mov.w	r9, #1
 8004f0a:	4623      	mov	r3, r4
 8004f0c:	469a      	mov	sl, r3
 8004f0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f12:	b10a      	cbz	r2, 8004f18 <_svfiprintf_r+0x5c>
 8004f14:	2a25      	cmp	r2, #37	; 0x25
 8004f16:	d1f9      	bne.n	8004f0c <_svfiprintf_r+0x50>
 8004f18:	ebba 0b04 	subs.w	fp, sl, r4
 8004f1c:	d00b      	beq.n	8004f36 <_svfiprintf_r+0x7a>
 8004f1e:	465b      	mov	r3, fp
 8004f20:	4622      	mov	r2, r4
 8004f22:	4629      	mov	r1, r5
 8004f24:	4638      	mov	r0, r7
 8004f26:	f7ff ff6d 	bl	8004e04 <__ssputs_r>
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	f000 80aa 	beq.w	8005084 <_svfiprintf_r+0x1c8>
 8004f30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f32:	445a      	add	r2, fp
 8004f34:	9209      	str	r2, [sp, #36]	; 0x24
 8004f36:	f89a 3000 	ldrb.w	r3, [sl]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	f000 80a2 	beq.w	8005084 <_svfiprintf_r+0x1c8>
 8004f40:	2300      	movs	r3, #0
 8004f42:	f04f 32ff 	mov.w	r2, #4294967295
 8004f46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f4a:	f10a 0a01 	add.w	sl, sl, #1
 8004f4e:	9304      	str	r3, [sp, #16]
 8004f50:	9307      	str	r3, [sp, #28]
 8004f52:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f56:	931a      	str	r3, [sp, #104]	; 0x68
 8004f58:	4654      	mov	r4, sl
 8004f5a:	2205      	movs	r2, #5
 8004f5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f60:	4851      	ldr	r0, [pc, #324]	; (80050a8 <_svfiprintf_r+0x1ec>)
 8004f62:	f7fb f94d 	bl	8000200 <memchr>
 8004f66:	9a04      	ldr	r2, [sp, #16]
 8004f68:	b9d8      	cbnz	r0, 8004fa2 <_svfiprintf_r+0xe6>
 8004f6a:	06d0      	lsls	r0, r2, #27
 8004f6c:	bf44      	itt	mi
 8004f6e:	2320      	movmi	r3, #32
 8004f70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f74:	0711      	lsls	r1, r2, #28
 8004f76:	bf44      	itt	mi
 8004f78:	232b      	movmi	r3, #43	; 0x2b
 8004f7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f7e:	f89a 3000 	ldrb.w	r3, [sl]
 8004f82:	2b2a      	cmp	r3, #42	; 0x2a
 8004f84:	d015      	beq.n	8004fb2 <_svfiprintf_r+0xf6>
 8004f86:	9a07      	ldr	r2, [sp, #28]
 8004f88:	4654      	mov	r4, sl
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	f04f 0c0a 	mov.w	ip, #10
 8004f90:	4621      	mov	r1, r4
 8004f92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f96:	3b30      	subs	r3, #48	; 0x30
 8004f98:	2b09      	cmp	r3, #9
 8004f9a:	d94e      	bls.n	800503a <_svfiprintf_r+0x17e>
 8004f9c:	b1b0      	cbz	r0, 8004fcc <_svfiprintf_r+0x110>
 8004f9e:	9207      	str	r2, [sp, #28]
 8004fa0:	e014      	b.n	8004fcc <_svfiprintf_r+0x110>
 8004fa2:	eba0 0308 	sub.w	r3, r0, r8
 8004fa6:	fa09 f303 	lsl.w	r3, r9, r3
 8004faa:	4313      	orrs	r3, r2
 8004fac:	9304      	str	r3, [sp, #16]
 8004fae:	46a2      	mov	sl, r4
 8004fb0:	e7d2      	b.n	8004f58 <_svfiprintf_r+0x9c>
 8004fb2:	9b03      	ldr	r3, [sp, #12]
 8004fb4:	1d19      	adds	r1, r3, #4
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	9103      	str	r1, [sp, #12]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	bfbb      	ittet	lt
 8004fbe:	425b      	neglt	r3, r3
 8004fc0:	f042 0202 	orrlt.w	r2, r2, #2
 8004fc4:	9307      	strge	r3, [sp, #28]
 8004fc6:	9307      	strlt	r3, [sp, #28]
 8004fc8:	bfb8      	it	lt
 8004fca:	9204      	strlt	r2, [sp, #16]
 8004fcc:	7823      	ldrb	r3, [r4, #0]
 8004fce:	2b2e      	cmp	r3, #46	; 0x2e
 8004fd0:	d10c      	bne.n	8004fec <_svfiprintf_r+0x130>
 8004fd2:	7863      	ldrb	r3, [r4, #1]
 8004fd4:	2b2a      	cmp	r3, #42	; 0x2a
 8004fd6:	d135      	bne.n	8005044 <_svfiprintf_r+0x188>
 8004fd8:	9b03      	ldr	r3, [sp, #12]
 8004fda:	1d1a      	adds	r2, r3, #4
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	9203      	str	r2, [sp, #12]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	bfb8      	it	lt
 8004fe4:	f04f 33ff 	movlt.w	r3, #4294967295
 8004fe8:	3402      	adds	r4, #2
 8004fea:	9305      	str	r3, [sp, #20]
 8004fec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80050b8 <_svfiprintf_r+0x1fc>
 8004ff0:	7821      	ldrb	r1, [r4, #0]
 8004ff2:	2203      	movs	r2, #3
 8004ff4:	4650      	mov	r0, sl
 8004ff6:	f7fb f903 	bl	8000200 <memchr>
 8004ffa:	b140      	cbz	r0, 800500e <_svfiprintf_r+0x152>
 8004ffc:	2340      	movs	r3, #64	; 0x40
 8004ffe:	eba0 000a 	sub.w	r0, r0, sl
 8005002:	fa03 f000 	lsl.w	r0, r3, r0
 8005006:	9b04      	ldr	r3, [sp, #16]
 8005008:	4303      	orrs	r3, r0
 800500a:	3401      	adds	r4, #1
 800500c:	9304      	str	r3, [sp, #16]
 800500e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005012:	4826      	ldr	r0, [pc, #152]	; (80050ac <_svfiprintf_r+0x1f0>)
 8005014:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005018:	2206      	movs	r2, #6
 800501a:	f7fb f8f1 	bl	8000200 <memchr>
 800501e:	2800      	cmp	r0, #0
 8005020:	d038      	beq.n	8005094 <_svfiprintf_r+0x1d8>
 8005022:	4b23      	ldr	r3, [pc, #140]	; (80050b0 <_svfiprintf_r+0x1f4>)
 8005024:	bb1b      	cbnz	r3, 800506e <_svfiprintf_r+0x1b2>
 8005026:	9b03      	ldr	r3, [sp, #12]
 8005028:	3307      	adds	r3, #7
 800502a:	f023 0307 	bic.w	r3, r3, #7
 800502e:	3308      	adds	r3, #8
 8005030:	9303      	str	r3, [sp, #12]
 8005032:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005034:	4433      	add	r3, r6
 8005036:	9309      	str	r3, [sp, #36]	; 0x24
 8005038:	e767      	b.n	8004f0a <_svfiprintf_r+0x4e>
 800503a:	fb0c 3202 	mla	r2, ip, r2, r3
 800503e:	460c      	mov	r4, r1
 8005040:	2001      	movs	r0, #1
 8005042:	e7a5      	b.n	8004f90 <_svfiprintf_r+0xd4>
 8005044:	2300      	movs	r3, #0
 8005046:	3401      	adds	r4, #1
 8005048:	9305      	str	r3, [sp, #20]
 800504a:	4619      	mov	r1, r3
 800504c:	f04f 0c0a 	mov.w	ip, #10
 8005050:	4620      	mov	r0, r4
 8005052:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005056:	3a30      	subs	r2, #48	; 0x30
 8005058:	2a09      	cmp	r2, #9
 800505a:	d903      	bls.n	8005064 <_svfiprintf_r+0x1a8>
 800505c:	2b00      	cmp	r3, #0
 800505e:	d0c5      	beq.n	8004fec <_svfiprintf_r+0x130>
 8005060:	9105      	str	r1, [sp, #20]
 8005062:	e7c3      	b.n	8004fec <_svfiprintf_r+0x130>
 8005064:	fb0c 2101 	mla	r1, ip, r1, r2
 8005068:	4604      	mov	r4, r0
 800506a:	2301      	movs	r3, #1
 800506c:	e7f0      	b.n	8005050 <_svfiprintf_r+0x194>
 800506e:	ab03      	add	r3, sp, #12
 8005070:	9300      	str	r3, [sp, #0]
 8005072:	462a      	mov	r2, r5
 8005074:	4b0f      	ldr	r3, [pc, #60]	; (80050b4 <_svfiprintf_r+0x1f8>)
 8005076:	a904      	add	r1, sp, #16
 8005078:	4638      	mov	r0, r7
 800507a:	f3af 8000 	nop.w
 800507e:	1c42      	adds	r2, r0, #1
 8005080:	4606      	mov	r6, r0
 8005082:	d1d6      	bne.n	8005032 <_svfiprintf_r+0x176>
 8005084:	89ab      	ldrh	r3, [r5, #12]
 8005086:	065b      	lsls	r3, r3, #25
 8005088:	f53f af2c 	bmi.w	8004ee4 <_svfiprintf_r+0x28>
 800508c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800508e:	b01d      	add	sp, #116	; 0x74
 8005090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005094:	ab03      	add	r3, sp, #12
 8005096:	9300      	str	r3, [sp, #0]
 8005098:	462a      	mov	r2, r5
 800509a:	4b06      	ldr	r3, [pc, #24]	; (80050b4 <_svfiprintf_r+0x1f8>)
 800509c:	a904      	add	r1, sp, #16
 800509e:	4638      	mov	r0, r7
 80050a0:	f000 f87a 	bl	8005198 <_printf_i>
 80050a4:	e7eb      	b.n	800507e <_svfiprintf_r+0x1c2>
 80050a6:	bf00      	nop
 80050a8:	08005878 	.word	0x08005878
 80050ac:	08005882 	.word	0x08005882
 80050b0:	00000000 	.word	0x00000000
 80050b4:	08004e05 	.word	0x08004e05
 80050b8:	0800587e 	.word	0x0800587e

080050bc <_printf_common>:
 80050bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050c0:	4616      	mov	r6, r2
 80050c2:	4699      	mov	r9, r3
 80050c4:	688a      	ldr	r2, [r1, #8]
 80050c6:	690b      	ldr	r3, [r1, #16]
 80050c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050cc:	4293      	cmp	r3, r2
 80050ce:	bfb8      	it	lt
 80050d0:	4613      	movlt	r3, r2
 80050d2:	6033      	str	r3, [r6, #0]
 80050d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050d8:	4607      	mov	r7, r0
 80050da:	460c      	mov	r4, r1
 80050dc:	b10a      	cbz	r2, 80050e2 <_printf_common+0x26>
 80050de:	3301      	adds	r3, #1
 80050e0:	6033      	str	r3, [r6, #0]
 80050e2:	6823      	ldr	r3, [r4, #0]
 80050e4:	0699      	lsls	r1, r3, #26
 80050e6:	bf42      	ittt	mi
 80050e8:	6833      	ldrmi	r3, [r6, #0]
 80050ea:	3302      	addmi	r3, #2
 80050ec:	6033      	strmi	r3, [r6, #0]
 80050ee:	6825      	ldr	r5, [r4, #0]
 80050f0:	f015 0506 	ands.w	r5, r5, #6
 80050f4:	d106      	bne.n	8005104 <_printf_common+0x48>
 80050f6:	f104 0a19 	add.w	sl, r4, #25
 80050fa:	68e3      	ldr	r3, [r4, #12]
 80050fc:	6832      	ldr	r2, [r6, #0]
 80050fe:	1a9b      	subs	r3, r3, r2
 8005100:	42ab      	cmp	r3, r5
 8005102:	dc26      	bgt.n	8005152 <_printf_common+0x96>
 8005104:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005108:	1e13      	subs	r3, r2, #0
 800510a:	6822      	ldr	r2, [r4, #0]
 800510c:	bf18      	it	ne
 800510e:	2301      	movne	r3, #1
 8005110:	0692      	lsls	r2, r2, #26
 8005112:	d42b      	bmi.n	800516c <_printf_common+0xb0>
 8005114:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005118:	4649      	mov	r1, r9
 800511a:	4638      	mov	r0, r7
 800511c:	47c0      	blx	r8
 800511e:	3001      	adds	r0, #1
 8005120:	d01e      	beq.n	8005160 <_printf_common+0xa4>
 8005122:	6823      	ldr	r3, [r4, #0]
 8005124:	68e5      	ldr	r5, [r4, #12]
 8005126:	6832      	ldr	r2, [r6, #0]
 8005128:	f003 0306 	and.w	r3, r3, #6
 800512c:	2b04      	cmp	r3, #4
 800512e:	bf08      	it	eq
 8005130:	1aad      	subeq	r5, r5, r2
 8005132:	68a3      	ldr	r3, [r4, #8]
 8005134:	6922      	ldr	r2, [r4, #16]
 8005136:	bf0c      	ite	eq
 8005138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800513c:	2500      	movne	r5, #0
 800513e:	4293      	cmp	r3, r2
 8005140:	bfc4      	itt	gt
 8005142:	1a9b      	subgt	r3, r3, r2
 8005144:	18ed      	addgt	r5, r5, r3
 8005146:	2600      	movs	r6, #0
 8005148:	341a      	adds	r4, #26
 800514a:	42b5      	cmp	r5, r6
 800514c:	d11a      	bne.n	8005184 <_printf_common+0xc8>
 800514e:	2000      	movs	r0, #0
 8005150:	e008      	b.n	8005164 <_printf_common+0xa8>
 8005152:	2301      	movs	r3, #1
 8005154:	4652      	mov	r2, sl
 8005156:	4649      	mov	r1, r9
 8005158:	4638      	mov	r0, r7
 800515a:	47c0      	blx	r8
 800515c:	3001      	adds	r0, #1
 800515e:	d103      	bne.n	8005168 <_printf_common+0xac>
 8005160:	f04f 30ff 	mov.w	r0, #4294967295
 8005164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005168:	3501      	adds	r5, #1
 800516a:	e7c6      	b.n	80050fa <_printf_common+0x3e>
 800516c:	18e1      	adds	r1, r4, r3
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	2030      	movs	r0, #48	; 0x30
 8005172:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005176:	4422      	add	r2, r4
 8005178:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800517c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005180:	3302      	adds	r3, #2
 8005182:	e7c7      	b.n	8005114 <_printf_common+0x58>
 8005184:	2301      	movs	r3, #1
 8005186:	4622      	mov	r2, r4
 8005188:	4649      	mov	r1, r9
 800518a:	4638      	mov	r0, r7
 800518c:	47c0      	blx	r8
 800518e:	3001      	adds	r0, #1
 8005190:	d0e6      	beq.n	8005160 <_printf_common+0xa4>
 8005192:	3601      	adds	r6, #1
 8005194:	e7d9      	b.n	800514a <_printf_common+0x8e>
	...

08005198 <_printf_i>:
 8005198:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800519c:	460c      	mov	r4, r1
 800519e:	4691      	mov	r9, r2
 80051a0:	7e27      	ldrb	r7, [r4, #24]
 80051a2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80051a4:	2f78      	cmp	r7, #120	; 0x78
 80051a6:	4680      	mov	r8, r0
 80051a8:	469a      	mov	sl, r3
 80051aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051ae:	d807      	bhi.n	80051c0 <_printf_i+0x28>
 80051b0:	2f62      	cmp	r7, #98	; 0x62
 80051b2:	d80a      	bhi.n	80051ca <_printf_i+0x32>
 80051b4:	2f00      	cmp	r7, #0
 80051b6:	f000 80d8 	beq.w	800536a <_printf_i+0x1d2>
 80051ba:	2f58      	cmp	r7, #88	; 0x58
 80051bc:	f000 80a3 	beq.w	8005306 <_printf_i+0x16e>
 80051c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80051c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80051c8:	e03a      	b.n	8005240 <_printf_i+0xa8>
 80051ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80051ce:	2b15      	cmp	r3, #21
 80051d0:	d8f6      	bhi.n	80051c0 <_printf_i+0x28>
 80051d2:	a001      	add	r0, pc, #4	; (adr r0, 80051d8 <_printf_i+0x40>)
 80051d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80051d8:	08005231 	.word	0x08005231
 80051dc:	08005245 	.word	0x08005245
 80051e0:	080051c1 	.word	0x080051c1
 80051e4:	080051c1 	.word	0x080051c1
 80051e8:	080051c1 	.word	0x080051c1
 80051ec:	080051c1 	.word	0x080051c1
 80051f0:	08005245 	.word	0x08005245
 80051f4:	080051c1 	.word	0x080051c1
 80051f8:	080051c1 	.word	0x080051c1
 80051fc:	080051c1 	.word	0x080051c1
 8005200:	080051c1 	.word	0x080051c1
 8005204:	08005351 	.word	0x08005351
 8005208:	08005275 	.word	0x08005275
 800520c:	08005333 	.word	0x08005333
 8005210:	080051c1 	.word	0x080051c1
 8005214:	080051c1 	.word	0x080051c1
 8005218:	08005373 	.word	0x08005373
 800521c:	080051c1 	.word	0x080051c1
 8005220:	08005275 	.word	0x08005275
 8005224:	080051c1 	.word	0x080051c1
 8005228:	080051c1 	.word	0x080051c1
 800522c:	0800533b 	.word	0x0800533b
 8005230:	680b      	ldr	r3, [r1, #0]
 8005232:	1d1a      	adds	r2, r3, #4
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	600a      	str	r2, [r1, #0]
 8005238:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800523c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005240:	2301      	movs	r3, #1
 8005242:	e0a3      	b.n	800538c <_printf_i+0x1f4>
 8005244:	6825      	ldr	r5, [r4, #0]
 8005246:	6808      	ldr	r0, [r1, #0]
 8005248:	062e      	lsls	r6, r5, #24
 800524a:	f100 0304 	add.w	r3, r0, #4
 800524e:	d50a      	bpl.n	8005266 <_printf_i+0xce>
 8005250:	6805      	ldr	r5, [r0, #0]
 8005252:	600b      	str	r3, [r1, #0]
 8005254:	2d00      	cmp	r5, #0
 8005256:	da03      	bge.n	8005260 <_printf_i+0xc8>
 8005258:	232d      	movs	r3, #45	; 0x2d
 800525a:	426d      	negs	r5, r5
 800525c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005260:	485e      	ldr	r0, [pc, #376]	; (80053dc <_printf_i+0x244>)
 8005262:	230a      	movs	r3, #10
 8005264:	e019      	b.n	800529a <_printf_i+0x102>
 8005266:	f015 0f40 	tst.w	r5, #64	; 0x40
 800526a:	6805      	ldr	r5, [r0, #0]
 800526c:	600b      	str	r3, [r1, #0]
 800526e:	bf18      	it	ne
 8005270:	b22d      	sxthne	r5, r5
 8005272:	e7ef      	b.n	8005254 <_printf_i+0xbc>
 8005274:	680b      	ldr	r3, [r1, #0]
 8005276:	6825      	ldr	r5, [r4, #0]
 8005278:	1d18      	adds	r0, r3, #4
 800527a:	6008      	str	r0, [r1, #0]
 800527c:	0628      	lsls	r0, r5, #24
 800527e:	d501      	bpl.n	8005284 <_printf_i+0xec>
 8005280:	681d      	ldr	r5, [r3, #0]
 8005282:	e002      	b.n	800528a <_printf_i+0xf2>
 8005284:	0669      	lsls	r1, r5, #25
 8005286:	d5fb      	bpl.n	8005280 <_printf_i+0xe8>
 8005288:	881d      	ldrh	r5, [r3, #0]
 800528a:	4854      	ldr	r0, [pc, #336]	; (80053dc <_printf_i+0x244>)
 800528c:	2f6f      	cmp	r7, #111	; 0x6f
 800528e:	bf0c      	ite	eq
 8005290:	2308      	moveq	r3, #8
 8005292:	230a      	movne	r3, #10
 8005294:	2100      	movs	r1, #0
 8005296:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800529a:	6866      	ldr	r6, [r4, #4]
 800529c:	60a6      	str	r6, [r4, #8]
 800529e:	2e00      	cmp	r6, #0
 80052a0:	bfa2      	ittt	ge
 80052a2:	6821      	ldrge	r1, [r4, #0]
 80052a4:	f021 0104 	bicge.w	r1, r1, #4
 80052a8:	6021      	strge	r1, [r4, #0]
 80052aa:	b90d      	cbnz	r5, 80052b0 <_printf_i+0x118>
 80052ac:	2e00      	cmp	r6, #0
 80052ae:	d04d      	beq.n	800534c <_printf_i+0x1b4>
 80052b0:	4616      	mov	r6, r2
 80052b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80052b6:	fb03 5711 	mls	r7, r3, r1, r5
 80052ba:	5dc7      	ldrb	r7, [r0, r7]
 80052bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052c0:	462f      	mov	r7, r5
 80052c2:	42bb      	cmp	r3, r7
 80052c4:	460d      	mov	r5, r1
 80052c6:	d9f4      	bls.n	80052b2 <_printf_i+0x11a>
 80052c8:	2b08      	cmp	r3, #8
 80052ca:	d10b      	bne.n	80052e4 <_printf_i+0x14c>
 80052cc:	6823      	ldr	r3, [r4, #0]
 80052ce:	07df      	lsls	r7, r3, #31
 80052d0:	d508      	bpl.n	80052e4 <_printf_i+0x14c>
 80052d2:	6923      	ldr	r3, [r4, #16]
 80052d4:	6861      	ldr	r1, [r4, #4]
 80052d6:	4299      	cmp	r1, r3
 80052d8:	bfde      	ittt	le
 80052da:	2330      	movle	r3, #48	; 0x30
 80052dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052e4:	1b92      	subs	r2, r2, r6
 80052e6:	6122      	str	r2, [r4, #16]
 80052e8:	f8cd a000 	str.w	sl, [sp]
 80052ec:	464b      	mov	r3, r9
 80052ee:	aa03      	add	r2, sp, #12
 80052f0:	4621      	mov	r1, r4
 80052f2:	4640      	mov	r0, r8
 80052f4:	f7ff fee2 	bl	80050bc <_printf_common>
 80052f8:	3001      	adds	r0, #1
 80052fa:	d14c      	bne.n	8005396 <_printf_i+0x1fe>
 80052fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005300:	b004      	add	sp, #16
 8005302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005306:	4835      	ldr	r0, [pc, #212]	; (80053dc <_printf_i+0x244>)
 8005308:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800530c:	6823      	ldr	r3, [r4, #0]
 800530e:	680e      	ldr	r6, [r1, #0]
 8005310:	061f      	lsls	r7, r3, #24
 8005312:	f856 5b04 	ldr.w	r5, [r6], #4
 8005316:	600e      	str	r6, [r1, #0]
 8005318:	d514      	bpl.n	8005344 <_printf_i+0x1ac>
 800531a:	07d9      	lsls	r1, r3, #31
 800531c:	bf44      	itt	mi
 800531e:	f043 0320 	orrmi.w	r3, r3, #32
 8005322:	6023      	strmi	r3, [r4, #0]
 8005324:	b91d      	cbnz	r5, 800532e <_printf_i+0x196>
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	f023 0320 	bic.w	r3, r3, #32
 800532c:	6023      	str	r3, [r4, #0]
 800532e:	2310      	movs	r3, #16
 8005330:	e7b0      	b.n	8005294 <_printf_i+0xfc>
 8005332:	6823      	ldr	r3, [r4, #0]
 8005334:	f043 0320 	orr.w	r3, r3, #32
 8005338:	6023      	str	r3, [r4, #0]
 800533a:	2378      	movs	r3, #120	; 0x78
 800533c:	4828      	ldr	r0, [pc, #160]	; (80053e0 <_printf_i+0x248>)
 800533e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005342:	e7e3      	b.n	800530c <_printf_i+0x174>
 8005344:	065e      	lsls	r6, r3, #25
 8005346:	bf48      	it	mi
 8005348:	b2ad      	uxthmi	r5, r5
 800534a:	e7e6      	b.n	800531a <_printf_i+0x182>
 800534c:	4616      	mov	r6, r2
 800534e:	e7bb      	b.n	80052c8 <_printf_i+0x130>
 8005350:	680b      	ldr	r3, [r1, #0]
 8005352:	6826      	ldr	r6, [r4, #0]
 8005354:	6960      	ldr	r0, [r4, #20]
 8005356:	1d1d      	adds	r5, r3, #4
 8005358:	600d      	str	r5, [r1, #0]
 800535a:	0635      	lsls	r5, r6, #24
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	d501      	bpl.n	8005364 <_printf_i+0x1cc>
 8005360:	6018      	str	r0, [r3, #0]
 8005362:	e002      	b.n	800536a <_printf_i+0x1d2>
 8005364:	0671      	lsls	r1, r6, #25
 8005366:	d5fb      	bpl.n	8005360 <_printf_i+0x1c8>
 8005368:	8018      	strh	r0, [r3, #0]
 800536a:	2300      	movs	r3, #0
 800536c:	6123      	str	r3, [r4, #16]
 800536e:	4616      	mov	r6, r2
 8005370:	e7ba      	b.n	80052e8 <_printf_i+0x150>
 8005372:	680b      	ldr	r3, [r1, #0]
 8005374:	1d1a      	adds	r2, r3, #4
 8005376:	600a      	str	r2, [r1, #0]
 8005378:	681e      	ldr	r6, [r3, #0]
 800537a:	6862      	ldr	r2, [r4, #4]
 800537c:	2100      	movs	r1, #0
 800537e:	4630      	mov	r0, r6
 8005380:	f7fa ff3e 	bl	8000200 <memchr>
 8005384:	b108      	cbz	r0, 800538a <_printf_i+0x1f2>
 8005386:	1b80      	subs	r0, r0, r6
 8005388:	6060      	str	r0, [r4, #4]
 800538a:	6863      	ldr	r3, [r4, #4]
 800538c:	6123      	str	r3, [r4, #16]
 800538e:	2300      	movs	r3, #0
 8005390:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005394:	e7a8      	b.n	80052e8 <_printf_i+0x150>
 8005396:	6923      	ldr	r3, [r4, #16]
 8005398:	4632      	mov	r2, r6
 800539a:	4649      	mov	r1, r9
 800539c:	4640      	mov	r0, r8
 800539e:	47d0      	blx	sl
 80053a0:	3001      	adds	r0, #1
 80053a2:	d0ab      	beq.n	80052fc <_printf_i+0x164>
 80053a4:	6823      	ldr	r3, [r4, #0]
 80053a6:	079b      	lsls	r3, r3, #30
 80053a8:	d413      	bmi.n	80053d2 <_printf_i+0x23a>
 80053aa:	68e0      	ldr	r0, [r4, #12]
 80053ac:	9b03      	ldr	r3, [sp, #12]
 80053ae:	4298      	cmp	r0, r3
 80053b0:	bfb8      	it	lt
 80053b2:	4618      	movlt	r0, r3
 80053b4:	e7a4      	b.n	8005300 <_printf_i+0x168>
 80053b6:	2301      	movs	r3, #1
 80053b8:	4632      	mov	r2, r6
 80053ba:	4649      	mov	r1, r9
 80053bc:	4640      	mov	r0, r8
 80053be:	47d0      	blx	sl
 80053c0:	3001      	adds	r0, #1
 80053c2:	d09b      	beq.n	80052fc <_printf_i+0x164>
 80053c4:	3501      	adds	r5, #1
 80053c6:	68e3      	ldr	r3, [r4, #12]
 80053c8:	9903      	ldr	r1, [sp, #12]
 80053ca:	1a5b      	subs	r3, r3, r1
 80053cc:	42ab      	cmp	r3, r5
 80053ce:	dcf2      	bgt.n	80053b6 <_printf_i+0x21e>
 80053d0:	e7eb      	b.n	80053aa <_printf_i+0x212>
 80053d2:	2500      	movs	r5, #0
 80053d4:	f104 0619 	add.w	r6, r4, #25
 80053d8:	e7f5      	b.n	80053c6 <_printf_i+0x22e>
 80053da:	bf00      	nop
 80053dc:	08005889 	.word	0x08005889
 80053e0:	0800589a 	.word	0x0800589a

080053e4 <_sbrk_r>:
 80053e4:	b538      	push	{r3, r4, r5, lr}
 80053e6:	4d06      	ldr	r5, [pc, #24]	; (8005400 <_sbrk_r+0x1c>)
 80053e8:	2300      	movs	r3, #0
 80053ea:	4604      	mov	r4, r0
 80053ec:	4608      	mov	r0, r1
 80053ee:	602b      	str	r3, [r5, #0]
 80053f0:	f7fb feb8 	bl	8001164 <_sbrk>
 80053f4:	1c43      	adds	r3, r0, #1
 80053f6:	d102      	bne.n	80053fe <_sbrk_r+0x1a>
 80053f8:	682b      	ldr	r3, [r5, #0]
 80053fa:	b103      	cbz	r3, 80053fe <_sbrk_r+0x1a>
 80053fc:	6023      	str	r3, [r4, #0]
 80053fe:	bd38      	pop	{r3, r4, r5, pc}
 8005400:	20000298 	.word	0x20000298

08005404 <__sread>:
 8005404:	b510      	push	{r4, lr}
 8005406:	460c      	mov	r4, r1
 8005408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800540c:	f000 f8e0 	bl	80055d0 <_read_r>
 8005410:	2800      	cmp	r0, #0
 8005412:	bfab      	itete	ge
 8005414:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005416:	89a3      	ldrhlt	r3, [r4, #12]
 8005418:	181b      	addge	r3, r3, r0
 800541a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800541e:	bfac      	ite	ge
 8005420:	6563      	strge	r3, [r4, #84]	; 0x54
 8005422:	81a3      	strhlt	r3, [r4, #12]
 8005424:	bd10      	pop	{r4, pc}

08005426 <__swrite>:
 8005426:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800542a:	461f      	mov	r7, r3
 800542c:	898b      	ldrh	r3, [r1, #12]
 800542e:	05db      	lsls	r3, r3, #23
 8005430:	4605      	mov	r5, r0
 8005432:	460c      	mov	r4, r1
 8005434:	4616      	mov	r6, r2
 8005436:	d505      	bpl.n	8005444 <__swrite+0x1e>
 8005438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800543c:	2302      	movs	r3, #2
 800543e:	2200      	movs	r2, #0
 8005440:	f000 f868 	bl	8005514 <_lseek_r>
 8005444:	89a3      	ldrh	r3, [r4, #12]
 8005446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800544a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800544e:	81a3      	strh	r3, [r4, #12]
 8005450:	4632      	mov	r2, r6
 8005452:	463b      	mov	r3, r7
 8005454:	4628      	mov	r0, r5
 8005456:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800545a:	f000 b817 	b.w	800548c <_write_r>

0800545e <__sseek>:
 800545e:	b510      	push	{r4, lr}
 8005460:	460c      	mov	r4, r1
 8005462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005466:	f000 f855 	bl	8005514 <_lseek_r>
 800546a:	1c43      	adds	r3, r0, #1
 800546c:	89a3      	ldrh	r3, [r4, #12]
 800546e:	bf15      	itete	ne
 8005470:	6560      	strne	r0, [r4, #84]	; 0x54
 8005472:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005476:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800547a:	81a3      	strheq	r3, [r4, #12]
 800547c:	bf18      	it	ne
 800547e:	81a3      	strhne	r3, [r4, #12]
 8005480:	bd10      	pop	{r4, pc}

08005482 <__sclose>:
 8005482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005486:	f000 b813 	b.w	80054b0 <_close_r>
	...

0800548c <_write_r>:
 800548c:	b538      	push	{r3, r4, r5, lr}
 800548e:	4d07      	ldr	r5, [pc, #28]	; (80054ac <_write_r+0x20>)
 8005490:	4604      	mov	r4, r0
 8005492:	4608      	mov	r0, r1
 8005494:	4611      	mov	r1, r2
 8005496:	2200      	movs	r2, #0
 8005498:	602a      	str	r2, [r5, #0]
 800549a:	461a      	mov	r2, r3
 800549c:	f7fb fe11 	bl	80010c2 <_write>
 80054a0:	1c43      	adds	r3, r0, #1
 80054a2:	d102      	bne.n	80054aa <_write_r+0x1e>
 80054a4:	682b      	ldr	r3, [r5, #0]
 80054a6:	b103      	cbz	r3, 80054aa <_write_r+0x1e>
 80054a8:	6023      	str	r3, [r4, #0]
 80054aa:	bd38      	pop	{r3, r4, r5, pc}
 80054ac:	20000298 	.word	0x20000298

080054b0 <_close_r>:
 80054b0:	b538      	push	{r3, r4, r5, lr}
 80054b2:	4d06      	ldr	r5, [pc, #24]	; (80054cc <_close_r+0x1c>)
 80054b4:	2300      	movs	r3, #0
 80054b6:	4604      	mov	r4, r0
 80054b8:	4608      	mov	r0, r1
 80054ba:	602b      	str	r3, [r5, #0]
 80054bc:	f7fb fe1d 	bl	80010fa <_close>
 80054c0:	1c43      	adds	r3, r0, #1
 80054c2:	d102      	bne.n	80054ca <_close_r+0x1a>
 80054c4:	682b      	ldr	r3, [r5, #0]
 80054c6:	b103      	cbz	r3, 80054ca <_close_r+0x1a>
 80054c8:	6023      	str	r3, [r4, #0]
 80054ca:	bd38      	pop	{r3, r4, r5, pc}
 80054cc:	20000298 	.word	0x20000298

080054d0 <_fstat_r>:
 80054d0:	b538      	push	{r3, r4, r5, lr}
 80054d2:	4d07      	ldr	r5, [pc, #28]	; (80054f0 <_fstat_r+0x20>)
 80054d4:	2300      	movs	r3, #0
 80054d6:	4604      	mov	r4, r0
 80054d8:	4608      	mov	r0, r1
 80054da:	4611      	mov	r1, r2
 80054dc:	602b      	str	r3, [r5, #0]
 80054de:	f7fb fe18 	bl	8001112 <_fstat>
 80054e2:	1c43      	adds	r3, r0, #1
 80054e4:	d102      	bne.n	80054ec <_fstat_r+0x1c>
 80054e6:	682b      	ldr	r3, [r5, #0]
 80054e8:	b103      	cbz	r3, 80054ec <_fstat_r+0x1c>
 80054ea:	6023      	str	r3, [r4, #0]
 80054ec:	bd38      	pop	{r3, r4, r5, pc}
 80054ee:	bf00      	nop
 80054f0:	20000298 	.word	0x20000298

080054f4 <_isatty_r>:
 80054f4:	b538      	push	{r3, r4, r5, lr}
 80054f6:	4d06      	ldr	r5, [pc, #24]	; (8005510 <_isatty_r+0x1c>)
 80054f8:	2300      	movs	r3, #0
 80054fa:	4604      	mov	r4, r0
 80054fc:	4608      	mov	r0, r1
 80054fe:	602b      	str	r3, [r5, #0]
 8005500:	f7fb fe17 	bl	8001132 <_isatty>
 8005504:	1c43      	adds	r3, r0, #1
 8005506:	d102      	bne.n	800550e <_isatty_r+0x1a>
 8005508:	682b      	ldr	r3, [r5, #0]
 800550a:	b103      	cbz	r3, 800550e <_isatty_r+0x1a>
 800550c:	6023      	str	r3, [r4, #0]
 800550e:	bd38      	pop	{r3, r4, r5, pc}
 8005510:	20000298 	.word	0x20000298

08005514 <_lseek_r>:
 8005514:	b538      	push	{r3, r4, r5, lr}
 8005516:	4d07      	ldr	r5, [pc, #28]	; (8005534 <_lseek_r+0x20>)
 8005518:	4604      	mov	r4, r0
 800551a:	4608      	mov	r0, r1
 800551c:	4611      	mov	r1, r2
 800551e:	2200      	movs	r2, #0
 8005520:	602a      	str	r2, [r5, #0]
 8005522:	461a      	mov	r2, r3
 8005524:	f7fb fe10 	bl	8001148 <_lseek>
 8005528:	1c43      	adds	r3, r0, #1
 800552a:	d102      	bne.n	8005532 <_lseek_r+0x1e>
 800552c:	682b      	ldr	r3, [r5, #0]
 800552e:	b103      	cbz	r3, 8005532 <_lseek_r+0x1e>
 8005530:	6023      	str	r3, [r4, #0]
 8005532:	bd38      	pop	{r3, r4, r5, pc}
 8005534:	20000298 	.word	0x20000298

08005538 <memmove>:
 8005538:	4288      	cmp	r0, r1
 800553a:	b510      	push	{r4, lr}
 800553c:	eb01 0402 	add.w	r4, r1, r2
 8005540:	d902      	bls.n	8005548 <memmove+0x10>
 8005542:	4284      	cmp	r4, r0
 8005544:	4623      	mov	r3, r4
 8005546:	d807      	bhi.n	8005558 <memmove+0x20>
 8005548:	1e43      	subs	r3, r0, #1
 800554a:	42a1      	cmp	r1, r4
 800554c:	d008      	beq.n	8005560 <memmove+0x28>
 800554e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005552:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005556:	e7f8      	b.n	800554a <memmove+0x12>
 8005558:	4402      	add	r2, r0
 800555a:	4601      	mov	r1, r0
 800555c:	428a      	cmp	r2, r1
 800555e:	d100      	bne.n	8005562 <memmove+0x2a>
 8005560:	bd10      	pop	{r4, pc}
 8005562:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005566:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800556a:	e7f7      	b.n	800555c <memmove+0x24>

0800556c <__malloc_lock>:
 800556c:	4801      	ldr	r0, [pc, #4]	; (8005574 <__malloc_lock+0x8>)
 800556e:	f7ff bb39 	b.w	8004be4 <__retarget_lock_acquire_recursive>
 8005572:	bf00      	nop
 8005574:	20000290 	.word	0x20000290

08005578 <__malloc_unlock>:
 8005578:	4801      	ldr	r0, [pc, #4]	; (8005580 <__malloc_unlock+0x8>)
 800557a:	f7ff bb34 	b.w	8004be6 <__retarget_lock_release_recursive>
 800557e:	bf00      	nop
 8005580:	20000290 	.word	0x20000290

08005584 <_realloc_r>:
 8005584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005586:	4607      	mov	r7, r0
 8005588:	4614      	mov	r4, r2
 800558a:	460e      	mov	r6, r1
 800558c:	b921      	cbnz	r1, 8005598 <_realloc_r+0x14>
 800558e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005592:	4611      	mov	r1, r2
 8005594:	f7ff bbdc 	b.w	8004d50 <_malloc_r>
 8005598:	b922      	cbnz	r2, 80055a4 <_realloc_r+0x20>
 800559a:	f7ff fb89 	bl	8004cb0 <_free_r>
 800559e:	4625      	mov	r5, r4
 80055a0:	4628      	mov	r0, r5
 80055a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055a4:	f000 f826 	bl	80055f4 <_malloc_usable_size_r>
 80055a8:	42a0      	cmp	r0, r4
 80055aa:	d20f      	bcs.n	80055cc <_realloc_r+0x48>
 80055ac:	4621      	mov	r1, r4
 80055ae:	4638      	mov	r0, r7
 80055b0:	f7ff fbce 	bl	8004d50 <_malloc_r>
 80055b4:	4605      	mov	r5, r0
 80055b6:	2800      	cmp	r0, #0
 80055b8:	d0f2      	beq.n	80055a0 <_realloc_r+0x1c>
 80055ba:	4631      	mov	r1, r6
 80055bc:	4622      	mov	r2, r4
 80055be:	f7fe ffed 	bl	800459c <memcpy>
 80055c2:	4631      	mov	r1, r6
 80055c4:	4638      	mov	r0, r7
 80055c6:	f7ff fb73 	bl	8004cb0 <_free_r>
 80055ca:	e7e9      	b.n	80055a0 <_realloc_r+0x1c>
 80055cc:	4635      	mov	r5, r6
 80055ce:	e7e7      	b.n	80055a0 <_realloc_r+0x1c>

080055d0 <_read_r>:
 80055d0:	b538      	push	{r3, r4, r5, lr}
 80055d2:	4d07      	ldr	r5, [pc, #28]	; (80055f0 <_read_r+0x20>)
 80055d4:	4604      	mov	r4, r0
 80055d6:	4608      	mov	r0, r1
 80055d8:	4611      	mov	r1, r2
 80055da:	2200      	movs	r2, #0
 80055dc:	602a      	str	r2, [r5, #0]
 80055de:	461a      	mov	r2, r3
 80055e0:	f7fb fd52 	bl	8001088 <_read>
 80055e4:	1c43      	adds	r3, r0, #1
 80055e6:	d102      	bne.n	80055ee <_read_r+0x1e>
 80055e8:	682b      	ldr	r3, [r5, #0]
 80055ea:	b103      	cbz	r3, 80055ee <_read_r+0x1e>
 80055ec:	6023      	str	r3, [r4, #0]
 80055ee:	bd38      	pop	{r3, r4, r5, pc}
 80055f0:	20000298 	.word	0x20000298

080055f4 <_malloc_usable_size_r>:
 80055f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055f8:	1f18      	subs	r0, r3, #4
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	bfbc      	itt	lt
 80055fe:	580b      	ldrlt	r3, [r1, r0]
 8005600:	18c0      	addlt	r0, r0, r3
 8005602:	4770      	bx	lr

08005604 <_init>:
 8005604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005606:	bf00      	nop
 8005608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800560a:	bc08      	pop	{r3}
 800560c:	469e      	mov	lr, r3
 800560e:	4770      	bx	lr

08005610 <_fini>:
 8005610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005612:	bf00      	nop
 8005614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005616:	bc08      	pop	{r3}
 8005618:	469e      	mov	lr, r3
 800561a:	4770      	bx	lr
