<profile>

<section name = "Vivado HLS Report for 'row_filter'" level="0">
<item name = "Date">Wed Dec  5 01:56:11 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Haaris</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.886, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">177, 69121, 177, 69121, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">176, 69120, 22 ~ 270, -, -, 8 ~ 256, no</column>
<column name=" + loop_width">19, 267, 6, 1, 1, 15 ~ 263, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1465</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 160, 10</column>
<column name="Multiplexer">-, -, -, 117</column>
<column name="Register">0, -, 1252, 160</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="l_border_buf_0_val_s_U">row_filter_l_bordGfk, 0, 80, 5, 7, 40, 1, 280</column>
<column name="r_border_buf_0_val_s_U">row_filter_l_bordGfk, 0, 80, 5, 7, 40, 1, 280</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addconv_i_fu_549_p2">+, 0, 0, 48, 41, 41</column>
<column name="i_V_fu_285_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_296_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_Val2_11_0_0_3_i_fu_591_p2">+, 0, 0, 49, 42, 42</column>
<column name="p_Val2_11_0_0_6_i_fu_647_p2">+, 0, 0, 35, 43, 43</column>
<column name="p_Val2_s_fu_673_p2">+, 0, 0, 35, 35, 35</column>
<column name="p_assign_fu_302_p2">+, 0, 0, 39, 32, 32</column>
<column name="right_border_fu_254_p2">+, 0, 0, 39, 32, 2</column>
<column name="stop_fu_260_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp10_fu_667_p2">+, 0, 0, 42, 35, 35</column>
<column name="tmp7_fu_631_p2">+, 0, 0, 35, 43, 43</column>
<column name="tmp8_fu_637_p2">+, 0, 0, 48, 41, 41</column>
<column name="tmp9_fu_661_p2">+, 0, 0, 35, 35, 35</column>
<column name="tmp_1_i_fu_266_p2">+, 0, 0, 39, 32, 3</column>
<column name="tmp_4_fu_609_p2">+, 0, 0, 42, 35, 35</column>
<column name="tmp_7_fu_543_p2">+, 0, 0, 47, 40, 40</column>
<column name="tmp_8_fu_567_p2">+, 0, 0, 47, 40, 40</column>
<column name="tmp_fu_573_p2">+, 0, 0, 48, 41, 41</column>
<column name="col_assign_2_i_fu_486_p2">-, 0, 0, 39, 32, 32</column>
<column name="col_assign_fu_335_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_fu_329_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_i_fu_381_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_715_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp4_fu_505_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_739_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_i_fu_280_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond2_i_fu_291_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="p_not38_i_i_i_i_fu_727_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="p_not_i_i_i_i_fu_697_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_38_i_fu_376_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_4_i_fu_307_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_5_i_fu_312_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_7_i_fu_340_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_8_i_fu_351_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_9_i_fu_356_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="ult_fu_318_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="brmerge39_i_i_i_i_fu_733_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i_fu_757_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i_i_fu_703_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i_i_i_fu_745_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond1_i_fu_345_p2">or, 0, 0, 2, 1, 1</column>
<column name="index_cast_i1_cast_fu_246_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_Val2_2_fu_763_p3">select, 0, 0, 35, 1, 34</column>
<column name="p_Val2_4_i_i_i_fu_771_p3">select, 0, 0, 36, 1, 36</column>
<column name="p_assign_1_i_fu_395_p3">select, 0, 0, 32, 1, 1</column>
<column name="row_buf_0_val_0_V_10_fu_446_p3">select, 0, 0, 40, 1, 40</column>
<column name="row_buf_0_val_0_V_11_fu_453_p3">select, 0, 0, 40, 1, 40</column>
<column name="row_buf_0_val_0_V_12_fu_460_p3">select, 0, 0, 40, 1, 40</column>
<column name="row_buf_val_V_0_0_2_1_fu_439_p3">select, 0, 0, 40, 1, 40</column>
<column name="sel_tmp3_fu_498_p3">select, 0, 0, 40, 1, 40</column>
<column name="src_kernel_winX_temp_11_fu_509_p3">select, 0, 0, 40, 1, 40</column>
<column name="tmp_2_cast_i_cast_fu_272_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_V_1_fu_779_p3">select, 0, 0, 35, 1, 35</column>
<column name="x_i_fu_402_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="newsignbit_0_not_i_i_fu_721_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev1_fu_370_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_323_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_1_i_i_i_fu_709_p2">xor, 0, 0, 2, 1, 2</column>
<column name="underflow_not_i_i_i_fu_751_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="cols_blk_n">9, 2, 1, 2</column>
<column name="p_anchor_x_blk_n">9, 2, 1, 2</column>
<column name="p_dst_data_stream_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_V_V_blk_n">9, 2, 1, 2</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
<column name="t_V_1_reg_235">9, 2, 32, 64</column>
<column name="t_V_reg_224">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="col_assign_reg_991">32, 0, 32, 0</column>
<column name="col_assign_reg_991_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="cols_read_reg_914">32, 0, 32, 0</column>
<column name="exitcond2_i_reg_970">1, 0, 1, 0</column>
<column name="heightloop_reg_909">32, 0, 32, 0</column>
<column name="i_V_reg_965">32, 0, 32, 0</column>
<column name="index_cast_i1_cast_reg_928">2, 0, 32, 30</column>
<column name="index_reg_920">1, 0, 1, 0</column>
<column name="or_cond1_i_reg_996">1, 0, 1, 0</column>
<column name="or_cond_i_reg_987">1, 0, 1, 0</column>
<column name="or_cond_i_reg_987_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="right_border_reg_933">32, 0, 32, 0</column>
<column name="row_buf_0_val_0_V_12_reg_1017">40, 0, 40, 0</column>
<column name="row_buf_0_val_0_V_12_reg_1017_pp0_iter3_reg">40, 0, 40, 0</column>
<column name="row_buf_0_val_0_V_1_fu_122">40, 0, 40, 0</column>
<column name="row_buf_0_val_0_V_2_fu_126">40, 0, 40, 0</column>
<column name="row_buf_0_val_0_V_3_fu_130">40, 0, 40, 0</column>
<column name="row_buf_0_val_0_V_4_fu_134">40, 0, 40, 0</column>
<column name="row_buf_0_val_0_V_s_fu_94">40, 0, 40, 0</column>
<column name="src_kernel_winX_temp_1_fu_102">40, 0, 40, 0</column>
<column name="src_kernel_winX_temp_2_fu_106">40, 0, 40, 0</column>
<column name="src_kernel_winX_temp_3_fu_110">40, 0, 40, 0</column>
<column name="src_kernel_winX_temp_4_fu_114">40, 0, 40, 0</column>
<column name="src_kernel_winX_temp_5_fu_118">40, 0, 40, 0</column>
<column name="src_kernel_winX_temp_fu_98">40, 0, 40, 0</column>
<column name="stop_reg_941">32, 0, 32, 0</column>
<column name="t_V_1_reg_235">32, 0, 32, 0</column>
<column name="t_V_reg_224">32, 0, 32, 0</column>
<column name="tmp_1_i_reg_946">32, 0, 32, 0</column>
<column name="tmp_2_cast_i_cast_reg_951">2, 0, 32, 30</column>
<column name="tmp_4_i_reg_979">1, 0, 1, 0</column>
<column name="tmp_5_i_reg_983">1, 0, 1, 0</column>
<column name="tmp_5_i_reg_983_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_8_i_reg_1002">1, 0, 1, 0</column>
<column name="tmp_9_i_reg_1007">1, 0, 1, 0</column>
<column name="tmp_V_1_reg_1032">35, 0, 35, 0</column>
<column name="x_i_reg_1011">32, 0, 32, 0</column>
<column name="exitcond2_i_reg_970">64, 32, 1, 0</column>
<column name="or_cond1_i_reg_996">64, 32, 1, 0</column>
<column name="tmp_8_i_reg_1002">64, 32, 1, 0</column>
<column name="tmp_9_i_reg_1007">64, 32, 1, 0</column>
<column name="x_i_reg_1011">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, row_filter, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, row_filter, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, row_filter, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, row_filter, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, row_filter, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, row_filter, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, row_filter, return value</column>
<column name="p_src_V_V_dout">in, 40, ap_fifo, p_src_V_V, pointer</column>
<column name="p_src_V_V_empty_n">in, 1, ap_fifo, p_src_V_V, pointer</column>
<column name="p_src_V_V_read">out, 1, ap_fifo, p_src_V_V, pointer</column>
<column name="p_dst_data_stream_V_V_din">out, 35, ap_fifo, p_dst_data_stream_V_V, pointer</column>
<column name="p_dst_data_stream_V_V_full_n">in, 1, ap_fifo, p_dst_data_stream_V_V, pointer</column>
<column name="p_dst_data_stream_V_V_write">out, 1, ap_fifo, p_dst_data_stream_V_V, pointer</column>
<column name="p_anchor_x_dout">in, 1, ap_fifo, p_anchor_x, pointer</column>
<column name="p_anchor_x_empty_n">in, 1, ap_fifo, p_anchor_x, pointer</column>
<column name="p_anchor_x_read">out, 1, ap_fifo, p_anchor_x, pointer</column>
<column name="rows_dout">in, 32, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_dout">in, 32, ap_fifo, cols, pointer</column>
<column name="cols_empty_n">in, 1, ap_fifo, cols, pointer</column>
<column name="cols_read">out, 1, ap_fifo, cols, pointer</column>
</table>
</item>
</section>
</profile>
