// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiJfO_H__
#define __myip_v1_0_HLS_weiJfO_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiJfO_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiJfO_ram) {
        ram[0] = "0b00111100001001001101000111111010";
        ram[1] = "0b10111101100010110000011011011000";
        ram[2] = "0b10111011100110000111100000011010";
        ram[3] = "0b10111101010000100100000111001000";
        ram[4] = "0b10111110000111111000100111011111";
        ram[5] = "0b00111101110000101110010001001101";
        ram[6] = "0b10111100011110100100100101111100";
        ram[7] = "0b10111101111100000111111111110001";
        ram[8] = "0b00111101111001010101011011111000";
        ram[9] = "0b10111101100000101101110001110101";
        ram[10] = "0b00111101100011011010100011110100";
        ram[11] = "0b10111110011010101110011111000010";
        ram[12] = "0b00111101001011101000010100011011";
        ram[13] = "0b00111110010110001010011100110000";
        ram[14] = "0b10111110000001000011111000000011";
        ram[15] = "0b00111101111100001110101010101010";
        ram[16] = "0b00111101100100000001011011101000";
        ram[17] = "0b00111100110001110000000011000010";
        ram[18] = "0b00111101111111001110011111110011";
        ram[19] = "0b10111101000010000011110101111000";
        ram[20] = "0b00111110001011010100011010010011";
        ram[21] = "0b10111011001001000000001101111100";
        ram[22] = "0b00111101100110110001011011100100";
        ram[23] = "0b10111101000110100101000010101000";
        ram[24] = "0b10111110001001011010010011100010";
        ram[25] = "0b10111011111000110001100010011010";
        ram[26] = "0b10111101100100010011101100100100";
        ram[27] = "0b00111110001010110111101100100110";
        ram[28] = "0b10111110010010011010001011000110";
        ram[29] = "0b10111100111001000110101000000001";
        ram[30] = "0b10111100110000010011011100110101";
        ram[31] = "0b00111100000100110001000000100010";
        ram[32] = "0b00111110010110110111110111111011";
        ram[33] = "0b10111110000000111110010011100101";
        ram[34] = "0b00111110001001001000000011111110";
        ram[35] = "0b10111101111101110001101100001101";
        ram[36] = "0b10111110000101000111000110000101";
        ram[37] = "0b00111101101011100001111101100101";
        ram[38] = "0b10111110010011101001001000110111";
        ram[39] = "0b10111101100111110010001110011001";
        ram[40] = "0b10111110000100111001000100001010";
        ram[41] = "0b00111100100000001101100011101101";
        ram[42] = "0b10111101111010101010111010110101";
        ram[43] = "0b10111110001110010010110001001100";
        ram[44] = "0b00111101010010000111010000101111";
        ram[45] = "0b10111110000101010000100001101100";
        ram[46] = "0b10111101100101100010111100101010";
        ram[47] = "0b00111110000101001011000011001101";
        ram[48] = "0b10111110010000100000101100010101";
        ram[49] = "0b10111101011000100100100100001001";
        ram[50] = "0b00111101011010001100000101101100";
        ram[51] = "0b10111101111111101000000011110100";
        ram[52] = "0b10111110000110101001011000010110";
        ram[53] = "0b10111101001100011010010100000010";
        ram[54] = "0b10111100111001010111110110011111";
        ram[55] = "0b10111110000111011011000111000111";
        ram[56] = "0b00111110000000110010010111011001";
        ram[57] = "0b10111101110011100111111111101000";
        ram[58] = "0b00111101001110111111010000110001";
        ram[59] = "0b10111101011001010110111011000101";
        ram[60] = "0b10111101101011111100100110011110";
        ram[61] = "0b00111100110101100111011000110101";
        ram[62] = "0b10111101000000001100101110110010";
        ram[63] = "0b00111101111000101111100100001101";
        ram[64] = "0b10111110011011000100110000010000";
        ram[65] = "0b00111110001010010101111001010000";
        ram[66] = "0b00111110011110100100001110001011";
        ram[67] = "0b10111101111100110011000010111101";
        ram[68] = "0b10111101100110100101111010100100";
        ram[69] = "0b10111100011111011011100110110111";
        ram[70] = "0b10111101100011100100110000101000";
        ram[71] = "0b00111100100101000110100110110010";
        ram[72] = "0b00111101101001110010110100110000";
        ram[73] = "0b00111100110000001000010001001011";
        ram[74] = "0b00111110010001111001011111000001";
        ram[75] = "0b10111110000110001100000101000101";
        ram[76] = "0b10111101100000001011100011000011";
        ram[77] = "0b10111100110001111110111010010111";
        ram[78] = "0b10111110000100111001001101101111";
        ram[79] = "0b10111110000110101001000001010010";
        ram[80] = "0b00111101111101100100001111010000";
        ram[81] = "0b10111100110111100011110101001000";
        ram[82] = "0b10111110000101100011011101000101";
        ram[83] = "0b00111101110100010001000110110100";
        ram[84] = "0b00111101100011100100111111010001";
        ram[85] = "0b10111101010111010110001010111001";
        ram[86] = "0b00111101111011010001101100010110";
        ram[87] = "0b10111100110101000011110111100010";
        ram[88] = "0b00111100011111010001000111001001";
        ram[89] = "0b00111110000101101100101101100101";
        ram[90] = "0b10111110000110101010000000101000";
        ram[91] = "0b00111001011100000100111001011110";
        ram[92] = "0b00111101111001110011101101011101";
        ram[93] = "0b00111110000010000101100011111000";
        ram[94] = "0b10111100100010100000001100010111";
        ram[95] = "0b00111110000010110100110110110100";
        ram[96] = "0b10111101010000000101111110100000";
        ram[97] = "0b00111110000001001011010010001010";
        ram[98] = "0b00111101011010111111010011110111";
        ram[99] = "0b10111101000010000100100011010001";
        ram[100] = "0b10111101100100010100110000100011";
        ram[101] = "0b00111100101100011101101000000000";
        ram[102] = "0b10111101010011110101011011000000";
        ram[103] = "0b00111101101111111011101100110110";
        ram[104] = "0b00111110000110010110111110011110";
        ram[105] = "0b10111101001011101100000001100110";
        ram[106] = "0b00111100110011000001001001110011";
        ram[107] = "0b10111101100101000000110101111101";
        ram[108] = "0b00111101100111001111100001110011";
        ram[109] = "0b00111100100111000100000010001110";
        ram[110] = "0b10111101100011010111101010101011";
        ram[111] = "0b00111101101010110101100001100010";
        ram[112] = "0b10111100110111100111110000000100";
        ram[113] = "0b10111101100000011111100001110000";
        ram[114] = "0b00111101011011100011101011000101";
        ram[115] = "0b10111110000100111010100110001111";
        ram[116] = "0b10111101100010110101110101000000";
        ram[117] = "0b10111101101001011100111111010000";
        ram[118] = "0b10111100010100100001000011010110";
        ram[119] = "0b00111110000001000010000100011111";
        ram[120] = "0b00111100100100100000110101111110";
        ram[121] = "0b00111100110111101111001000100101";
        ram[122] = "0b00111110000010000101001110100111";
        ram[123] = "0b00111101001111111010111001111110";
        ram[124] = "0b00111101010101000000110010110010";
        ram[125] = "0b00111110010101110111010000100111";
        ram[126] = "0b00111110011110100011101101101001";
        ram[127] = "0b10111110001111111111111000100110";
        ram[128] = "0b00111110010000001011011000111001";
        ram[129] = "0b10111110000010101000100011001110";
        ram[130] = "0b10111101011101101000001011000100";
        ram[131] = "0b10111101111101001000001001001101";
        ram[132] = "0b10111101110111001100100100101100";
        ram[133] = "0b10111101000000100010001011100100";
        ram[134] = "0b10111101100001111010111110100000";
        ram[135] = "0b10111110000000101110001010111000";
        ram[136] = "0b00111101101011011011100111001011";
        ram[137] = "0b10111110001100010100001111010100";
        ram[138] = "0b10111101110110000000001110101110";
        ram[139] = "0b10111110000110011100000100010110";
        ram[140] = "0b10111110001110110011100000001010";
        ram[141] = "0b10111110001010001011010101001110";
        ram[142] = "0b10111101001010000100101001110000";
        ram[143] = "0b10111110000111110111100000100010";
        ram[144] = "0b00111101001110000100110000001101";
        ram[145] = "0b00111100101001111110110101011100";
        ram[146] = "0b00111100010101011111000011011100";
        ram[147] = "0b10111101111000001110110011011101";
        ram[148] = "0b00111101111001010110011001101010";
        ram[149] = "0b10111100101001000100110111100010";
        ram[150] = "0b00111110011001000110100010010101";
        ram[151] = "0b10111101000000001111010001100010";
        ram[152] = "0b00111101111100000001011111110011";
        ram[153] = "0b00111110011001010010100010010010";
        ram[154] = "0b00111110000100001011100010011111";
        ram[155] = "0b10111101100100110011111010100100";
        ram[156] = "0b00111110001000101011011011101000";
        ram[157] = "0b10111101001010011100000011111101";
        ram[158] = "0b10111100011001111001100111011101";
        ram[159] = "0b10111101110101110101001111101010";
        ram[160] = "0b00111101100011101110000000101000";
        ram[161] = "0b00111110011001100011010010011101";
        ram[162] = "0b10111110000001010101000101000000";
        ram[163] = "0b00111101111001110010000100000011";
        ram[164] = "0b10111101010111100101101101110101";
        ram[165] = "0b00111110001110110101000010010010";
        ram[166] = "0b00111101000101000010001110011100";
        ram[167] = "0b00111100001001110111110000100111";
        ram[168] = "0b00111101101110110100001100101011";
        ram[169] = "0b00111101111100100001010111110000";
        ram[170] = "0b00111101010101111101100110000011";
        ram[171] = "0b00111011110110010101100010010011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiJfO) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiJfO_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiJfO) {
meminst = new myip_v1_0_HLS_weiJfO_ram("myip_v1_0_HLS_weiJfO_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiJfO() {
    delete meminst;
}


};//endmodule
#endif
