[Project]
ProjectVersion=2.0
Version=Lattice Semiconductor Corporation iCEcube - Release: 2016.02.27810 - Build Date: Jan 29 2016 02:09:56
ProjectName=ice40ultraplus
Vendor=SiliconBlue
Synthesis=synplify
ProjectVFiles=top.vhd=work,top_top.v=work,../ice40ultra/hdl/top_component_pkg.vhd=work,../ice40ultra/hdl/top_util_pkg.vhd=work,../rtl/components.vhd=work,../rtl/utils.vhd=work,../rtl/constants_pkg.vhd=work,../ice40ultra/hdl/wb_splitter.vhd,../ice40ultra/hdl/wb_arbiter.vhd,../ice40ultra/hdl/wb_cam.vhd,../ice40ultra/hdl/wb_flash_dma.vhd,../ice40ultra/hdl/wb_pio.vhd,../ice40ultra/hdl/wb_ram.vhd,../ice40ultra/hdl/bram.vhd,osc_hf.vhd,../ice40ultra/hdl/spi_master/wb_spi_simple.vhd,../ice40ultra/hdl/uart_rd1042/intface.vhd,../ice40ultra/hdl/uart_rd1042/modem.vhd,../ice40ultra/hdl/uart_rd1042/rxcver.vhd,../ice40ultra/hdl/uart_rd1042/rxcver_fifo.vhd,../ice40ultra/hdl/uart_rd1042/txcver_fifo.vhd,../ice40ultra/hdl/uart_rd1042/txmitt.vhd,../ice40ultra/hdl/uart_rd1042/uart_core.vhd,../rtl/4port_mem_ultraplus.vhd,../rtl/alu.vhd,../rtl/branch_unit.vhd,../rtl/decode.vhd,../rtl/execute.vhd,../rtl/instruction_fetch.vhd,../rtl/load_store_unit.vhd,../rtl/lve_ci.vhd,../rtl/lve_top.vhd,../rtl/orca.vhd,../rtl/orca_core.vhd,../rtl/register_file.vhd,../rtl/sys_call.vhd
ProjectCFiles=
CurImplementation=ice40ultraplus_Implmnt
Implementations=ice40ultraplus_Implmnt
StartFromSynthesis=yes
IPGeneration=false

[ice40ultraplus_Implmnt]
DeviceFamily=iCE40UP
Device=5K
DevicePackage=UWG30
DevicePower=
NetlistFile=
AdditionalEDIFFile=
IPEDIFFile=
DesignLib=ice40ultraplus_Implmnt/sbt/netlist/oadb-verilog_top
DesignView=
DesignCell=verilog_top
SynthesisSDCFile=/nfs/home/joel/Documents/orca-cam/ice40ultraplus/ice40ultraplus_Implmnt/ice40ultraplus.scf
UserPinConstraintFile=
UserSDCFile=
PhysicalConstraintFile=placer.pcf
BackendImplPathName=
Devicevoltage=1.14
DevicevoltagePerformance=+/-5%(datasheet default)
DeviceTemperature=85
TimingAnalysisBasedOn=Worst
OperationRange=Commercial
TypicalCustomTemperature=25
WorstCustomTemperature=85
BestCustomTemperature=0
IOBankVoltages=topBank,2.5 bottomBank,2.5
derValue=1.32445
TimingPathNumberStick=0

[lse options]
CarryChain=True
CarryChainLength=0
CommandLineOptions=
EBRUtilization=100.00
FSMEncodingStyle=Auto
FixGatedClocks=True
I/OInsertion=True
IntermediateFileDump=False
LoopLimit=1950
MaximalFanout=10000
MemoryInitialValueFileSearchPath=
NumberOfCriticalPaths=3
OptimizationGoal=Area
PropagateConstants=True
RAMStyle=Auto
ROMStyle=Auto
RWCheckOnRam=False
RemoveDuplicateRegisters=True
ResolvedMixedDrivers=False
ResourceSharing=True
TargetFrequency=
TopLevelUnit=
UseIORegister=Auto
VHDL2008=False
VerilogIncludeSearchPath=

[tool options]
PlacerEffortLevel=std
PlacerAutoLutCascade=yes
PlacerAutoRamCascade=yes
PlacerPowerDriven=no
RouteWithTimingDriven=yes
RouteWithPinPermutation=yes
BitmapSPIFlashMode=yes
BitmapRAM4KInit=yes
BitmapInitRamBank=1111
BitmapOscillatorFR=low
BitmapEnableWarmBoot=yes
BitmapDisableHeader=no
BitmapSetSecurity=no
BitmapSetNoUsedIONoPullup=no
FloorPlannerShowFanInNets=yes
FloorPlannerShowFanOutNets=yes
HookTo3rdPartyTextEditor=no

