/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri Oct  7 09:58:44 2016
 *                 Full Compile MD5 Checksum  5cb26230737d0bcd479d552dccc3ad90
 *                     (minus title and desc)
 *                 MD5 Checksum               1900306b860a4790a41d2145717e7f67
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_VEC_CFG_H__
#define BCHP_VEC_CFG_H__

/***************************************************************************
 *VEC_CFG - Top-Level Controls
 ***************************************************************************/
#define BCHP_VEC_CFG_REVISION_ID                 0x006a5c00 /* [RO][32] Revision ID Register for Video Encoder */
#define BCHP_VEC_CFG_TP_CTRL                     0x006a5c04 /* [RW][32] Test port control Register for Video Encoder */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0           0x006a5c08 /* [RW][32] ITU656 test control register for path 0 */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR          0x006a5c0c /* [RW][32] RAM test control for CBAR RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0          0x006a5c10 /* [RW][32] RAM test control for IT_0 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1          0x006a5c14 /* [RW][32] RAM test control for IT_1 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0       0x006a5c18 /* [RW][32] RAM test control for DTRAM_0 RAM */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0             0x006a5c1c /* [RO][32] trigger debug 0 register */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1             0x006a5c20 /* [RO][32] trigger debug 1 register */
#define BCHP_VEC_CFG_CLK_CTRL_0                  0x006a5c24 /* [RW][32] clock control register  for clock gating */
#define BCHP_VEC_CFG_DSCL_CTRL_0                 0x006a5c28 /* [RW][32] DSCL control register 0 */
#define BCHP_VEC_CFG_VF_0_SOURCE                 0x006a5c2c /* [RW][32] Source Select Register for VF_0 */
#define BCHP_VEC_CFG_VF_1_SOURCE                 0x006a5c30 /* [RW][32] Source Select Register for VF_1 */
#define BCHP_VEC_CFG_SECAM_0_SOURCE              0x006a5c34 /* [RW][32] Source Select Register for SECAM_0 */
#define BCHP_VEC_CFG_SECAM_1_SOURCE              0x006a5c38 /* [RW][32] Source Select Register for SECAM_1 */
#define BCHP_VEC_CFG_SECAM_2_SOURCE              0x006a5c3c /* [RW][32] Source Select Register for SECAM_2 */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE              0x006a5c40 /* [RW][32] Source Select Register for SDSRC_0 */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE              0x006a5c44 /* [RW][32] Source Select Register for HDSRC_0 */
#define BCHP_VEC_CFG_GRPD_0_SOURCE               0x006a5c48 /* [RW][32] Source Select Register for GRPD_0 */
#define BCHP_VEC_CFG_IT_0_SOURCE                 0x006a5c4c /* [RW][32] Source Select Register for IT_0 */
#define BCHP_VEC_CFG_IT_1_SOURCE                 0x006a5c50 /* [RW][32] Source Select Register for IT_1 */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE            0x006a5c54 /* [RW][32] Source Select Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE         0x006a5c58 /* [RW][32] Source Select Register for ITU656_DTG_0 */
#define BCHP_VEC_CFG_STG_0_SOURCE                0x006a5c5c /* [RW][32] Source Select Register for STG_0 */
#define BCHP_VEC_CFG_DECIM_0_SOURCE              0x006a5c60 /* [RW][32] Source Select Register for DECIM_0 */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE         0x006a5c64 /* [RW][32] Source Select Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC          0x006a5c68 /* [RW][32] BP Association Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE            0x006a5c6c /* [RW][32] Source Select Register for DVI_DVF_0 */
#define BCHP_VEC_CFG_TRIGGER_SEL_0               0x006a5c70 /* [RW][32] Trigger Select Register for source S_0 */
#define BCHP_VEC_CFG_TRIGGER_SEL_1               0x006a5c74 /* [RW][32] Trigger Select Register for source S_1 */
#define BCHP_VEC_CFG_CFG_EOP_MODE                0x006a5c78 /* [RW][32] VEC EOP Mode Control */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0     0x006a5c7c /* [RW][32] VEC Source Enable Mode Control Register for source S_0 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0             0x006a5c80 /* [RW][32] VEC Source Enable Register for source S_0 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1     0x006a5c84 /* [RW][32] VEC Source Enable Mode Control Register for source S_1 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1             0x006a5c88 /* [RW][32] VEC Source Enable Register for source S_1 */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0  0x006a5c8c /* [RW][32] VEC BP Source Enable Mode Control Register for source BP_0 */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0          0x006a5c90 /* [RW][32] VEC BP Source Enable Register for source BP_0 */
#define BCHP_VEC_CFG_SW_INIT_IT_0                0x006a5c94 /* [RW][32] Software Init register for IT_0 */
#define BCHP_VEC_CFG_SW_INIT_IT_1                0x006a5c98 /* [RW][32] Software Init register for IT_1 */
#define BCHP_VEC_CFG_SW_INIT_VF_0                0x006a5c9c /* [RW][32] Software Init register for VF_0 */
#define BCHP_VEC_CFG_SW_INIT_VF_1                0x006a5ca0 /* [RW][32] Software Init register for VF_1 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0             0x006a5ca4 /* [RW][32] Software Init register for SECAM_0 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_1             0x006a5ca8 /* [RW][32] Software Init register for SECAM_1 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_2             0x006a5cac /* [RW][32] Software Init register for SECAM_2 */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0             0x006a5cb0 /* [RW][32] Software Init register for SDSRC_0 */
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0             0x006a5cb4 /* [RW][32] Software Init register for HDSRC_0 */
#define BCHP_VEC_CFG_SW_INIT_GRPD_0              0x006a5cb8 /* [RW][32] Software Init register for GRPD_0 */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC            0x006a5cbc /* [RW][32] Software Init register for ANA_MISC */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC            0x006a5cc0 /* [RW][32] Software Init register for VEC MISC */
#define BCHP_VEC_CFG_SW_INIT_TPG_0               0x006a5cc4 /* [RW][32] Software Init register for TPG_0 */
#define BCHP_VEC_CFG_SW_INIT_STG_0               0x006a5cc8 /* [RW][32] Software Init register for STG_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0          0x006a5ccc /* [RW][32] Software Init register for DVI_DSCL_0 */
#define BCHP_VEC_CFG_SW_INIT_MISC                0x006a5cd0 /* [RW][32] Software Init register for MISC */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0      0x006a5cd4 /* [RW][32] Software Init register for CABLE_DETECT_0 */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0             0x006a5cd8 /* [RW][32] Software Init register for DECIM_0 */
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0           0x006a5cdc /* [RW][32] Software Init register for BP_FIFO_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0           0x006a5ce0 /* [RW][32] Software Init register for DVI DTG_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0           0x006a5ce4 /* [RW][32] Software Init register for DVI CSC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0           0x006a5ce8 /* [RW][32] Software Init register for DVI DVF_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0            0x006a5cec /* [RW][32] Software Init register for DVI FC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0          0x006a5cf0 /* [RW][32] Software Init register for DVI MISC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1          0x006a5cf4 /* [RW][32] Software Init register for DVI MISC_1 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0        0x006a5cf8 /* [RW][32] Software Init register for ITU656 DTG_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0        0x006a5cfc /* [RW][32] Software Init register for 656 CSC_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0        0x006a5d00 /* [RW][32] Software Init register for 656 DVF_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0  0x006a5d04 /* [RW][32] Software Init register for 656 Formatter 0 */
#define BCHP_VEC_CFG_SW_INIT_CCE_0               0x006a5d08 /* [RW][32] Software Init register for CCE_0 */
#define BCHP_VEC_CFG_SW_INIT_WSE_0               0x006a5d0c /* [RW][32] Software Init register for WSE_0 */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0            0x006a5d10 /* [RW][32] Software Init register for CGMSAE_0 */
#define BCHP_VEC_CFG_SW_INIT_TTE_0               0x006a5d14 /* [RW][32] Software Init register for TTE_0 */
#define BCHP_VEC_CFG_SW_INIT_GSE_0               0x006a5d18 /* [RW][32] Software Init register for GSE_0 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0             0x006a5d1c /* [RW][32] Software Init register for AMOLE_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0          0x006a5d20 /* [RW][32] Software Init register for PASSTHRU_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1          0x006a5d24 /* [RW][32] Software Init register for PASSTHRU_1 */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0         0x006a5d28 /* [RW][32] Software Init register for CCE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0         0x006a5d2c /* [RW][32] Software Init register for WSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0         0x006a5d30 /* [RW][32] Software Init register for TTE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0         0x006a5d34 /* [RW][32] Software Init register for GSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0       0x006a5d38 /* [RW][32] Software Init register for AMOLE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0     0x006a5d3c /* [RW][32] Software Init register for ANCI656_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0    0x006a5d40 /* [RW][32] Software Init register for PASSTHRU_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC            0x006a5d44 /* [RW][32] Software Init register for VBI_MISC */

/***************************************************************************
 *REVISION_ID - Revision ID Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VEC_CFG_REVISION_ID_reserved0_MASK                    0xffff0000
#define BCHP_VEC_CFG_REVISION_ID_reserved0_SHIFT                   16

/* VEC_CFG :: REVISION_ID :: REVISION_ID [15:00] */
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_MASK                  0x0000ffff
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_SHIFT                 0
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_DEFAULT               0x00006101

/***************************************************************************
 *TP_CTRL - Test port control Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: TP_CTRL :: reserved0 [31:03] */
#define BCHP_VEC_CFG_TP_CTRL_reserved0_MASK                        0xfffffff8
#define BCHP_VEC_CFG_TP_CTRL_reserved0_SHIFT                       3

/* VEC_CFG :: TP_CTRL :: TP_SELECT [02:00] */
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_MASK                        0x00000007
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_SHIFT                       0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_DEFAULT                     0x00000000
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_0                        0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_1                        1
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_2                        2
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_3                        3
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_4                        4
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_5                        5
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_6                        6
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_7                        7

/***************************************************************************
 *ITU656_TEST_SEL_0 - ITU656 test control register for path 0
 ***************************************************************************/
/* VEC_CFG :: ITU656_TEST_SEL_0 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_reserved0_MASK              0xffffffe0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_reserved0_SHIFT             5

/* VEC_CFG :: ITU656_TEST_SEL_0 :: SEL [04:00] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_MASK                    0x0000001f
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_SHIFT                   0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_CBAR - RAM test control for CBAR RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: reserved0 [31:12] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_MASK             0xfffff000
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_SHIFT            12

/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: TM [11:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_MASK                    0x00000fff
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_0 - RAM test control for IT_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_1 - RAM test control for IT_1 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_DTRAM_0 - RAM test control for DTRAM_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_MASK          0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_SHIFT         4

/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_MASK                 0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_SHIFT                0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_DEFAULT              0x00000000

/***************************************************************************
 *TRIGGER_DEBUG_0 - trigger debug 0 register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG_0 :: MASTER_SEL [31:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_MASK               0xffffffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_SHIFT              0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_DEFAULT            0x00000000

/***************************************************************************
 *TRIGGER_DEBUG_1 - trigger debug 1 register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG_1 :: TRIGGER_SEL [31:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_MASK              0xffffffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_SHIFT             0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_DEFAULT           0x00000000

/***************************************************************************
 *CLK_CTRL_0 - clock control register  for clock gating
 ***************************************************************************/
/* VEC_CFG :: CLK_CTRL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_CLK_CTRL_0_reserved0_MASK                     0xfffffffe
#define BCHP_VEC_CFG_CLK_CTRL_0_reserved0_SHIFT                    1

/* VEC_CFG :: CLK_CTRL_0 :: DSCL_FREERUN [00:00] */
#define BCHP_VEC_CFG_CLK_CTRL_0_DSCL_FREERUN_MASK                  0x00000001
#define BCHP_VEC_CFG_CLK_CTRL_0_DSCL_FREERUN_SHIFT                 0
#define BCHP_VEC_CFG_CLK_CTRL_0_DSCL_FREERUN_DEFAULT               0x00000000

/***************************************************************************
 *DSCL_CTRL_0 - DSCL control register 0
 ***************************************************************************/
/* VEC_CFG :: DSCL_CTRL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DSCL_CTRL_0_reserved0_MASK                    0xfffffffe
#define BCHP_VEC_CFG_DSCL_CTRL_0_reserved0_SHIFT                   1

/* VEC_CFG :: DSCL_CTRL_0 :: OUTPUT_SEL [00:00] */
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_MASK                   0x00000001
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_SHIFT                  0
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_DEFAULT                0x00000001
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_BYPASS                 1
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_DSCL                   0

/***************************************************************************
 *VF_0_SOURCE - Source Select Register for VF_0
 ***************************************************************************/
/* VEC_CFG :: VF_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DEFAULT                    0x00000002
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DISABLE                    2

/***************************************************************************
 *VF_1_SOURCE - Source Select Register for VF_1
 ***************************************************************************/
/* VEC_CFG :: VF_1_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_1_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_1_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_1_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_DEFAULT                    0x00000002
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_DISABLE                    2

/***************************************************************************
 *SECAM_0_SOURCE - Source Select Register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SECAM_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DEFAULT                 0x00000002
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DISABLE                 2

/***************************************************************************
 *SECAM_1_SOURCE - Source Select Register for SECAM_1
 ***************************************************************************/
/* VEC_CFG :: SECAM_1_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_1_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_1_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_1_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_DEFAULT                 0x00000002
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_DISABLE                 2

/***************************************************************************
 *SECAM_2_SOURCE - Source Select Register for SECAM_2
 ***************************************************************************/
/* VEC_CFG :: SECAM_2_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_2_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_2_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_2_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_DEFAULT                 0x00000002
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_DISABLE                 2

/***************************************************************************
 *SDSRC_0_SOURCE - Source Select Register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SDSRC_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SDSRC_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DEFAULT                 0x00000003
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *HDSRC_0_SOURCE - Source Select Register for HDSRC_0
 ***************************************************************************/
/* VEC_CFG :: HDSRC_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: HDSRC_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_DEFAULT                 0x00000003
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *GRPD_0_SOURCE - Source Select Register for GRPD_0
 ***************************************************************************/
/* VEC_CFG :: GRPD_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_GRPD_0_SOURCE_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_GRPD_0_SOURCE_reserved0_SHIFT                 1

/* VEC_CFG :: GRPD_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_GRPD_0_SOURCE_SOURCE_MASK                     0x00000001
#define BCHP_VEC_CFG_GRPD_0_SOURCE_SOURCE_SHIFT                    0
#define BCHP_VEC_CFG_GRPD_0_SOURCE_SOURCE_DEFAULT                  0x00000001
#define BCHP_VEC_CFG_GRPD_0_SOURCE_SOURCE_SDSRC_0                  0
#define BCHP_VEC_CFG_GRPD_0_SOURCE_SOURCE_DISABLE                  1

/***************************************************************************
 *IT_0_SOURCE - Source Select Register for IT_0
 ***************************************************************************/
/* VEC_CFG :: IT_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DEFAULT                    0x00000004
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DECIM_0                    2
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_TPG_0                      3
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DISABLE                    4

/***************************************************************************
 *IT_1_SOURCE - Source Select Register for IT_1
 ***************************************************************************/
/* VEC_CFG :: IT_1_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_1_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DEFAULT                    0x00000004
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DECIM_0                    2
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_TPG_0                      3
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DISABLE                    4

/***************************************************************************
 *DVI_DTG_0_SOURCE - Source Select Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_MASK               0xfffffff8
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_SHIFT              3

/* VEC_CFG :: DVI_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_MASK                  0x00000007
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DEFAULT               0x00000004
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_0                   0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_1                   1
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DECIM_0               2
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_TPG_0                 3
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DISABLE               4

/***************************************************************************
 *ITU656_DTG_0_SOURCE - Source Select Register for ITU656_DTG_0
 ***************************************************************************/
/* VEC_CFG :: ITU656_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_MASK            0xfffffff8
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_SHIFT           3

/* VEC_CFG :: ITU656_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_MASK               0x00000007
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_SHIFT              0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DEFAULT            0x00000004
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_0                0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_1                1
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DECIM_0            2
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_TPG_0              3
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DISABLE            4

/***************************************************************************
 *STG_0_SOURCE - Source Select Register for STG_0
 ***************************************************************************/
/* VEC_CFG :: STG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_STG_0_SOURCE_reserved0_MASK                   0xfffffff8
#define BCHP_VEC_CFG_STG_0_SOURCE_reserved0_SHIFT                  3

/* VEC_CFG :: STG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_MASK                      0x00000007
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DEFAULT                   0x00000004
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DECIM_0                   2
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_TPG_0                     3
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DISABLE                   4

/***************************************************************************
 *DECIM_0_SOURCE - Source Select Register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: DECIM_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: DECIM_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DEFAULT                 0x00000004
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_0                     0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_1                     1
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *DVI_DTG_0_BP_SOURCE - Source Select Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_BP_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_reserved0_MASK            0xfffffffc
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_reserved0_SHIFT           2

/* VEC_CFG :: DVI_DTG_0_BP_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_MASK               0x00000003
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_SHIFT              0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_DEFAULT            0x00000003
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_0                0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_1                1
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_BP_0               2
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_DISABLE            3

/***************************************************************************
 *DVI_DTG_0_BP_ASSOC - BP Association Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_BP_ASSOC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_reserved0_SHIFT            1

/* VEC_CFG :: DVI_DTG_0_BP_ASSOC :: SOURCE [00:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_MASK                0x00000001
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_SHIFT               0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_DEFAULT             0x00000001
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_BP_0                0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_DISABLE             1

/***************************************************************************
 *DVI_DVF_0_SOURCE - Source Select Register for DVI_DVF_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DVF_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_reserved0_SHIFT              1

/* VEC_CFG :: DVI_DVF_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_MASK                  0x00000001
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DEFAULT               0x00000000
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DVI_DTG_0             0
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DISABLE               1

/***************************************************************************
 *TRIGGER_SEL_0 - Trigger Select Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_0 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_reserved0_MASK                  0xffffffe0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_reserved0_SHIFT                 5

/* VEC_CFG :: TRIGGER_SEL_0 :: DONT_SUPPRESS_FIRST_TRIGGER [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 4
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_0 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_MASK                   0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_SHIFT                  3
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_0 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_MASK                        0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DEFAULT                     0x00000005
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DVI_DTG_0                   2
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_ITU656_DTG_0                3
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_0                       4
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DISABLE                     5

/***************************************************************************
 *TRIGGER_SEL_1 - Trigger Select Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_1 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_reserved0_MASK                  0xffffffe0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_reserved0_SHIFT                 5

/* VEC_CFG :: TRIGGER_SEL_1 :: DONT_SUPPRESS_FIRST_TRIGGER [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 4
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_1 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_MASK                   0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_SHIFT                  3
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_1 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_MASK                        0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DEFAULT                     0x00000005
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DVI_DTG_0                   2
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_ITU656_DTG_0                3
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_0                       4
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DISABLE                     5

/***************************************************************************
 *CFG_EOP_MODE - VEC EOP Mode Control
 ***************************************************************************/
/* VEC_CFG :: CFG_EOP_MODE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_CFG_EOP_MODE_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_CFG_EOP_MODE_reserved0_SHIFT                  1

/* VEC_CFG :: CFG_EOP_MODE :: CFG_EOP_MODE [00:00] */
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_MASK                0x00000001
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_SHIFT               0
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_DEFAULT             0x00000000
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_NORMAL              0
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_VACTIVE_ONLY        1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_0 - VEC Source Enable Mode Control Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_0 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_0 - VEC Source Enable Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_0 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_1 - VEC Source Enable Mode Control Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_1 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_1 - VEC Source Enable Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_1 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *BP_SOURCE_ENABLE_CONTROL_0 - VEC BP Source Enable Mode Control Register for source BP_0
 ***************************************************************************/
/* VEC_CFG :: BP_SOURCE_ENABLE_CONTROL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_reserved0_MASK     0xfffffffe
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_reserved0_SHIFT    1

/* VEC_CFG :: BP_SOURCE_ENABLE_CONTROL_0 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_MASK   0x00000001
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_SHIFT  0
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_DEFAULT 0x00000000
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *BP_SOURCE_ENABLE_0 - VEC BP Source Enable Register for source BP_0
 ***************************************************************************/
/* VEC_CFG :: BP_SOURCE_ENABLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_reserved0_SHIFT            1

/* VEC_CFG :: BP_SOURCE_ENABLE_0 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_MASK     0x00000001
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_SHIFT    0
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_DEFAULT  0x00000000
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_OFF      0
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_ON       1

/***************************************************************************
 *SW_INIT_IT_0 - Software Init register for IT_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_0_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_0_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_IT_1 - Software Init register for IT_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_1_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_1_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_VF_0 - Software Init register for VF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VF_0_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VF_0_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_VF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_VF_1 - Software Init register for VF_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VF_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VF_1_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VF_1_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_VF_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VF_1_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_VF_1_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_VF_1_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_SECAM_0 - Software Init register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SECAM_1 - Software Init register for SECAM_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SECAM_2 - Software Init register for SECAM_2
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_2 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SDSRC_0 - Software Init register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SDSRC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_HDSRC_0 - Software Init register for HDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_HDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_HDSRC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_GRPD_0 - Software Init register for GRPD_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GRPD_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GRPD_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GRPD_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_INIT_GRPD_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GRPD_0_INIT_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_INIT_GRPD_0_INIT_SHIFT                     0
#define BCHP_VEC_CFG_SW_INIT_GRPD_0_INIT_DEFAULT                   0x00000000

/***************************************************************************
 *SW_INIT_ANA_MISC - Software Init register for ANA_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANA_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_ANA_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_VEC_MISC - Software Init register for VEC MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VEC_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_VEC_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_TPG_0 - Software Init register for TPG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TPG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TPG_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TPG_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TPG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_0 - Software Init register for STG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_DVI_DSCL_0 - Software Init register for DVI_DSCL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DSCL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_DSCL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_MISC - Software Init register for MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_MISC_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_MISC_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_CABLE_DETECT_0 - Software Init register for CABLE_DETECT_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CABLE_DETECT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_reserved0_MASK         0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_reserved0_SHIFT        1

/* VEC_CFG :: SW_INIT_CABLE_DETECT_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_MASK              0x00000001
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_SHIFT             0
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_DEFAULT           0x00000000

/***************************************************************************
 *SW_INIT_DECIM_0 - Software Init register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DECIM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_DECIM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_BP_FIFO_0 - Software Init register for BP_FIFO_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_BP_FIFO_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_BP_FIFO_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_DTG_0 - Software Init register for DVI DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_DTG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_CSC_0 - Software Init register for DVI CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_CSC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_DVF_0 - Software Init register for DVI DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_DVF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_FC_0 - Software Init register for DVI FC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_FC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_DVI_FC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_DVI_MISC_0 - Software Init register for DVI MISC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_MISC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_MISC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_DVI_MISC_1 - Software Init register for DVI MISC_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_MISC_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_MISC_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DTG_0 - Software Init register for ITU656 DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DTG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_CSC_0 - Software Init register for 656 CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_CSC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DVF_0 - Software Init register for 656 DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DVF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_FORMATTER_0 - Software Init register for 656 Formatter 0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_reserved0_MASK     0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_reserved0_SHIFT    1

/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_MASK          0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_SHIFT         0
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_DEFAULT       0x00000000

/***************************************************************************
 *SW_INIT_CCE_0 - Software Init register for CCE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_CCE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_WSE_0 - Software Init register for WSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_WSE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_CGMSAE_0 - Software Init register for CGMSAE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CGMSAE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_CGMSAE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_TTE_0 - Software Init register for TTE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TTE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_GSE_0 - Software Init register for GSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_GSE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_0 - Software Init register for AMOLE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_AMOLE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_0 - Software Init register for PASSTHRU_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_1 - Software Init register for PASSTHRU_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_CCE_ANCIL_0 - Software Init register for CCE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_CCE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_WSE_ANCIL_0 - Software Init register for WSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_WSE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_TTE_ANCIL_0 - Software Init register for TTE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_TTE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_GSE_ANCIL_0 - Software Init register for GSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_GSE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_ANCIL_0 - Software Init register for AMOLE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_reserved0_MASK          0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_reserved0_SHIFT         1

/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_MASK               0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_SHIFT              0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_DEFAULT            0x00000000

/***************************************************************************
 *SW_INIT_ANCI656_ANCIL_0 - Software Init register for ANCI656_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_reserved0_SHIFT       1

/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_MASK             0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_SHIFT            0
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_DEFAULT          0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_ANCIL_0 - Software Init register for PASSTHRU_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_reserved0_MASK       0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_reserved0_SHIFT      1

/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_MASK            0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_SHIFT           0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_DEFAULT         0x00000000

/***************************************************************************
 *SW_INIT_VBI_MISC - Software Init register for VBI_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VBI_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_VBI_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_DEFAULT                 0x00000000

#endif /* #ifndef BCHP_VEC_CFG_H__ */

/* End of File */
