# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Clock.srcs/sources_1/new/AlarmClock.v" \
"../../../../Clock.srcs/sources_1/new/DigitalClock.v" \
"../../../../Clock.srcs/sources_1/new/FrequencyDivider.v" \
"../../../../Clock.srcs/sources_1/new/SetAlarm.v" \
"../../../../Clock.srcs/sources_1/new/StopWatch.v" \
"../../../../Clock.srcs/sources_1/new/Switch.v" \
"../../../../Clock.srcs/sources_1/new/Timer.v" \
"../../../../Clock.srcs/sim_1/new/DigitalClock_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
