module BCD_counter_rtl ( input wire clk_in,
input wire reset_in, output reg [1:0] bcd_out
);
always @(posedge clk_in or posedge reset_in) begin if (reset_in) begin
bcd_out <= 2'b00;
end else if (bcd_out == 2'b10) begin bcd_out <= 2'b00;
end else begin
bcd_out <= bcd_out + 1;
end
end endmodule
