# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 0.000256 1024 0.4 1080 49664 6.37882 3.52675 81.6227 104.723 196.388 196.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 0.000256 1024 0.4 1080 49536 6.36394 3.53123 91.2959 104.568 205.895 206.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 0.000256 1024 0.4 1080 49280 6.33037 3.51053 94.934 104.218 209.134 209.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 0.000256 1024 0.4 1080 49152 6.35075 3.52246 89.5979 104.431 204.041 204.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 0.000256 1024 0.4 1080 49600 6.37082 3.5287 90.4852 104.377 204.902 205.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 0.000256 1024 0.4 1080 50176 6.3617 3.5328 94.3773 104.855 209.259 209.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 0.000256 1024 0.4 1080 49920 6.36925 3.53779 93.4508 104.706 208.201 208.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 0.000256 1024 0.4 1080 49152 6.3753 3.52755 89.8054 104.813 204.659 204.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 0.000256 1024 0.4 1080 47616 6.34525 3.48534 88.9122 103.524 202.4 202.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 0.000256 1024 0.4 1080 48000 6.35568 3.49389 94.5687 103.424 207.981 208.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 0.000256 1024 0.4 1080 49152 6.38499 3.53088 108.429 104.881 223.363 223.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 730 0.000256 1024 0.4 1080 49664 6.38122 3.53594 80.2258 104.92 195.202 195.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 730 0.000256 1024 0.4 1080 49600 6.4104 3.54419 80.9425 104.937 195.975 196.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 0.000256 1024 0.4 1080 49536 6.38387 3.52784 80.6234 104.865 195.536 195.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 0.000256 1024 0.4 1080 49728 6.39981 3.53846 80.839 104.899 195.817 195.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 0.000256 1024 0.4 1080 49152 6.38566 3.52592 84.1244 104.629 198.807 198.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 0.000256 1024 0.4 1080 49536 6.37914 3.52944 93.8269 104.567 208.441 208.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 0.000256 1024 0.4 1080 48640 6.36032 3.50637 90.3845 104.213 204.603 204.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 0.000256 1024 0.4 1080 49152 6.35146 3.51626 96.3261 104.333 210.667 210.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 0.000256 1024 0.4 1080 48800 6.41565 3.53075 95.6527 104.468 210.201 210.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 0.000256 1024 0.4 1080 49280 6.39782 3.53325 96.1112 104.866 211.048 211.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 0.000256 1024 0.4 1080 48960 6.40157 3.53485 94.5179 104.695 209.288 209.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 0.000256 1024 0.4 1080 49152 6.37494 3.52941 89.7965 104.716 204.549 204.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 0.000256 1024 0.4 1080 47616 6.34006 3.48858 98.7036 103.423 212.09 212.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 0.000256 1024 0.4 1080 48000 6.3457 3.49146 102.093 103.528 215.593 215.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 0.000256 1024 0.4 1080 49152 6.38877 3.52877 96.578 104.969 211.603 211.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 730 0.000256 1024 0.4 1080 49920 6.3679 3.53638 76.6202 104.943 191.605 191.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 730 0.000256 1024 0.4 1080 49920 6.40026 3.54125 84.511 105.028 199.626 199.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 0.000256 1024 0.4 1080 49536 6.3857 3.5305 79.6391 104.795 194.487 194.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 0.000256 1024 0.4 1080 49728 6.38957 3.53773 81.6588 104.789 196.51 196.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 0.000256 1024 0.4 1080 49664 6.35613 3.5287 81.4354 104.712 196.17 196.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 0.000256 1024 0.4 1080 49536 6.37667 3.53306 98.127 104.642 212.813 212.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 0.000256 1024 0.4 1080 48384 6.51821 3.50192 72.2289 103.875 186.264 186.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 0.000256 1024 0.4 1080 49280 6.33523 3.5081 95.3802 104.137 209.499 209.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 0.000256 1024 0.4 1080 48640 6.47005 3.48307 70.6765 103.455 184.224 184.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 0.000256 1024 0.4 1080 49152 6.34262 3.51648 88.9747 104.327 203.297 203.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 0.000256 1024 0.4 1080 47616 6.52205 3.47981 66.986 103.524 180.651 180.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 0.000256 1024 0.4 1080 48800 6.3983 3.53574 91.8042 104.35 206.228 206.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 0.000256 1024 0.4 1080 48000 6.5359 3.49376 68.1287 103.44 181.739 181.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 0.000256 1024 0.4 1080 49280 6.39021 3.53152 111.025 104.943 226.033 226.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 0.000256 1024 0.4 1080 48384 6.33939 3.49002 77.6337 103.91 191.51 191.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 0.000256 1024 0.4 1080 48960 6.40355 3.53654 107.158 104.635 221.873 221.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 0.000256 1024 0.4 1080 48000 6.37722 3.48365 77.8999 103.467 191.366 191.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 0.000256 1024 0.4 1080 49152 6.37667 3.52909 105.44 104.787 220.267 220.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 0.000256 1024 0.4 1080 49152 6.38934 3.5327 77.1644 104.97 192.195 192.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 0.000256 1024 0.4 1080 47616 6.34061 3.48534 93.0382 103.527 206.526 206.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 0.000256 1024 0.4 1080 46080 6.6201 3.49341 67.8894 103.688 181.832 181.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 0.000256 1024 0.4 1080 48000 6.35568 3.49344 97.1312 103.536 210.659 210.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 0.000256 1024 0.4 1080 48000 6.51664 3.49427 75.0207 103.688 188.859 188.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 730 0.000256 1024 0.4 1080 49664 6.4631 3.5353 76.517 104.925 191.579 191.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 730 0.000256 1024 0.4 1080 49600 6.40541 3.54317 79.6933 104.957 194.734 194.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 0.000256 1024 0.4 1080 49536 6.38339 3.5353 79.5164 104.867 194.439 194.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 730 0.000256 1024 0.4 1080 49152 6.73366 3.51936 56.6364 104.346 171.378 171.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 0.000256 1024 0.4 1080 49280 6.41002 3.53715 87.7366 104.785 202.607 202.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 0.000256 1024 0.4 1080 49280 6.68243 3.5369 62.5609 104.862 177.784 177.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 0.000256 1024 0.4 1080 49152 6.37546 3.5287 85.8824 104.719 200.64 200.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 0.000256 1024 0.4 1080 49152 6.57837 3.52854 61.3402 104.808 176.389 176.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 0.000256 1024 0.4 1080 48960 6.38998 3.53146 93.24 104.553 207.851 207.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 0.000256 1024 0.4 1080 48384 6.52336 3.49712 70.1998 103.954 184.313 184.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 0.000256 1024 0.4 1080 48640 6.3575 3.51027 89.3357 104.143 203.476 203.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 0.000256 1024 0.4 1080 47360 6.52093 3.48048 67.1872 103.401 180.726 180.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 0.000256 1024 0.4 1080 49152 6.34672 3.51469 108.806 104.43 223.234 223.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 0.000256 1024 0.4 1080 47616 6.52509 3.4857 73.4332 103.429 187.013 187.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 0.000256 1024 0.4 1080 48800 6.40365 3.53203 107.848 104.354 222.279 222.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 0.000256 1024 0.4 1080 48000 6.5215 3.4904 77.3408 103.523 191.016 191.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 0.000256 1024 0.4 1080 49280 6.38611 3.52973 104.783 104.869 219.707 219.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 0.000256 1024 0.4 1080 48384 6.33664 3.49075 74.172 103.885 188.02 188.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 0.000256 1024 0.4 1080 48960 6.40374 3.53238 101.119 104.615 215.811 215.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 0.000256 1024 0.4 1080 48000 6.51846 3.48698 72.4627 103.512 186.121 186.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 0.000256 1024 0.4 1080 49152 6.38278 3.52461 98.0549 104.709 212.811 212.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 0.000256 1024 0.4 1080 49152 6.58534 3.53008 72.503 104.987 187.741 187.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 730 0.000256 1024 0.4 1100 49920 6.35978 3.5336 85.5095 105.023 200.57 200.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 730 0.000256 1024 0.4 1100 49920 6.3969 3.54323 78.4963 105.029 193.6 193.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 730 0.000256 1024 0.4 1100 49280 6.71322 3.51203 55.1633 104.234 169.768 169.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 0.000256 1024 0.4 1100 49536 6.37354 3.5287 82.7803 104.776 197.593 197.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 730 0.000256 1024 0.4 1100 49152 6.64099 3.51437 58.5554 104.407 173.256 173.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 0.000256 1024 0.4 1100 49728 6.3879 3.53402 86.8963 104.865 201.819 201.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 0.000256 1024 0.4 1100 49280 6.67786 3.53075 61.4585 104.866 176.673 176.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 0.000256 1024 0.4 1100 49664 6.35328 3.52509 89.5942 104.622 204.235 204.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 0.000256 1024 0.4 1100 49152 6.56685 3.52736 64.1524 104.814 179.202 179.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 0.000256 1024 0.4 1100 49536 6.3735 3.5384 96.4945 104.556 211.099 211.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 0.000256 1024 0.4 1100 48384 6.52371 3.50218 72.2289 103.89 186.286 186.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 0.000256 1024 0.4 1100 49280 6.32992 3.50739 93.2462 104.113 207.336 207.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 0.000256 1024 0.4 1100 48640 6.28893 3.4816 65.7 103.478 179.085 179.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 0.000256 1024 0.4 1100 49152 6.34589 3.51878 108.067 104.328 222.397 222.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 0.000256 1024 0.4 1100 47616 6.35325 3.48541 74.9156 103.525 188.415 188.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 0.000256 1024 0.4 1100 48800 6.4016 3.5328 107.642 104.452 222.164 222.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 0.000256 1024 0.4 1100 48000 6.3551 3.48976 78.167 103.515 191.666 191.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 0.000256 1024 0.4 1100 49280 6.39011 3.53818 103.814 104.887 218.766 218.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 0.000256 1024 0.4 1100 48384 6.50947 3.49395 73.9705 103.882 187.996 188.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 0.000256 1024 0.4 1100 48960 6.41584 3.53805 101.074 104.622 215.788 215.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 0.000256 1024 0.4 1100 48000 6.50822 3.48608 73.419 103.498 187.05 187.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 0.000256 1024 0.4 1100 49152 6.3815 3.52666 99.4104 104.712 214.174 214.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 0.000256 1024 0.4 1100 49152 6.56944 3.53075 73.9087 104.88 189.028 189.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 730 0.000256 1024 0.4 1088 49920 6.39251 3.53491 76.4556 104.941 191.468 191.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 730 0.000256 1024 0.4 1088 49664 6.75274 3.52256 53.793 104.647 168.856 168.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 730 0.000256 1024 0.4 1088 49920 6.3904 3.54061 78.7952 105.026 193.894 194.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 730 0.000256 1024 0.4 1088 49280 6.71542 3.51027 55.646 104.136 170.152 170.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 0.000256 1024 0.4 1088 49920 6.35965 3.53002 84.7173 104.867 199.609 199.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 0.000256 1024 0.4 1088 49152 6.64131 3.52016 57.1929 104.342 171.839 171.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 0.000256 1024 0.4 1088 49728 6.38787 3.53885 80.5094 104.87 195.444 195.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 0.000256 1024 0.4 1088 49280 6.68509 3.5321 56.4293 104.956 171.746 171.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 730 0.000256 1024 0.4 1088 49728 6.80678 3.54304 49.1665 104.943 164.603 164.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 0.000256 1024 0.4 1088 49664 6.35907 3.52333 82.4235 104.645 197.084 197.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 0.000256 1024 0.4 1088 49152 6.68672 3.52563 60.0729 104.819 175.25 175.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 0.000256 1024 0.4 1088 47616 6.73107 3.48365 49.8074 103.43 163.595 163.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 0.000256 1024 0.4 1088 49536 6.36317 3.53699 109.491 104.541 224.07 224.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 0.000256 1024 0.4 1088 48384 6.39741 3.50003 74.8889 103.966 188.891 189.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 0.000256 1024 0.4 1088 48384 6.63933 3.53661 64.7952 104.744 179.853 179.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 0.000256 1024 0.4 1088 49280 6.33216 3.50483 104.743 104.134 218.854 218.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 0.000256 1024 0.4 1088 48640 6.46938 3.48243 76.7595 103.459 190.307 190.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 0.000256 1024 0.4 1088 48000 6.51693 3.48592 63.6158 103.502 177.265 177.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 0.000256 1024 0.4 1088 49152 6.34403 3.52 97.2053 104.393 211.596 211.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 0.000256 1024 0.4 1088 47616 6.53008 3.48125 70.1822 103.513 183.849 183.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 0.000256 1024 0.4 1088 46080 6.63165 3.45488 62.9381 102.621 175.788 175.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 0.000256 1024 0.4 1088 49600 6.36422 3.5328 99.8123 104.475 214.317 214.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 0.000256 1024 0.4 1088 48000 6.53277 3.4927 72.2866 103.428 185.88 185.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 0.000256 1024 0.4 1088 48000 6.5569 3.50413 65.3845 103.591 179.18 179.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 0.000256 1024 0.4 1088 49280 6.39507 3.52915 95.6327 104.88 210.577 210.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 0.000256 1024 0.4 1088 48384 6.50848 3.49334 70.477 103.9 184.518 184.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 0.000256 1024 0.4 1088 45696 6.58384 3.42262 60.4335 101.541 172.125 172.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 0.000256 1024 0.4 1088 48960 6.40266 3.5369 95.5472 104.718 210.337 210.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 0.000256 1024 0.4 1088 48000 6.33344 3.48774 66.3332 103.588 179.883 180.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 0.000256 1024 0.4 1088 48960 6.6288 3.54304 63.8743 105.005 179.186 179.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 0.000256 1024 0.4 1088 49152 6.37882 3.52704 94.224 104.799 209.064 209.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 0.000256 1024 0.4 1088 49152 6.40122 3.53222 72.6016 104.885 187.559 187.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 0.000256 1024 0.4 1088 46080 6.7512 3.49184 61.2633 103.787 175.434 175.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 730 0.000256 1024 0.4 1080 49664 6.37584 3.5328 76.8705 105.026 191.948 192.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 730 0.000256 1024 0.4 1080 49152 6.7767 3.53069 55.4784 104.717 170.644 170.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 0.000256 1024 0.4 1080 49600 6.40346 3.54688 85.5214 104.953 200.563 200.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 730 0.000256 1024 0.4 1080 48640 6.65341 3.50867 59.9038 104.11 174.313 174.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 730 0.000256 1024 0.4 1080 48960 6.81133 3.53123 51.2469 104.591 166.326 166.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 0.000256 1024 0.4 1080 49536 6.37942 3.53075 80.7206 104.858 195.624 195.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 0.000256 1024 0.4 1080 49152 6.73747 3.51875 56.8665 104.416 171.681 171.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 730 0.000256 1024 0.4 1080 48384 6.72307 3.49795 47.2375 103.959 161.558 161.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 0.000256 1024 0.4 1080 49280 6.39795 3.53782 105.28 104.878 220.234 220.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 0.000256 1024 0.4 1080 49280 6.572 3.53075 71.2892 104.957 186.486 186.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 0.000256 1024 0.4 1080 48384 6.78419 3.54522 61.881 104.951 177.302 177.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 0.000256 1024 0.4 1080 49152 6.35866 3.52461 100.539 104.718 215.274 215.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 0.000256 1024 0.4 1080 49152 6.56672 3.52592 69.6447 104.686 184.564 184.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 0.000256 1024 0.4 1080 47616 6.71526 3.4816 58.2061 103.504 172.051 172.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 0.000256 1024 0.4 1080 48960 6.39344 3.5335 101.425 104.561 216.049 216.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 0.000256 1024 0.4 1080 48384 6.52054 3.49933 73.3242 104.87 188.352 188.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 0.000256 1024 0.4 1080 48384 6.63706 3.53485 66.5982 104.836 181.744 181.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 0.000256 1024 0.4 1080 46080 6.65869 3.46026 58.6008 102.504 171.366 171.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 0.000256 1024 0.4 1080 48640 6.35373 3.51043 98.2703 104.221 212.492 212.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 0.000256 1024 0.4 1080 47360 6.53085 3.48365 69.3043 103.465 182.921 183.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 0.000256 1024 0.4 1080 48000 6.51302 3.49053 65.1575 103.563 178.858 178.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 0.000256 1024 0.4 1080 46080 6.84461 3.48922 57.662 103.602 171.739 171.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 0.000256 1024 0.4 1080 49152 6.34819 3.51846 94.2881 104.412 208.704 208.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 0.000256 1024 0.4 1080 47616 6.53174 3.48723 69.4725 103.526 183.154 183.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 0.000256 1024 0.4 1080 46080 6.64832 3.45658 59.0593 102.595 171.898 172.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 0.000256 1024 0.4 1080 46080 6.85827 3.48816 55.6612 103.775 169.924 170.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 0.000256 1024 0.4 1080 48800 6.40109 3.53363 95.4709 104.378 209.924 210.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 0.000256 1024 0.4 1080 48000 6.54406 3.49158 73.1831 103.537 186.895 187.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 0.000256 1024 0.4 1080 48000 6.69357 3.50032 63.6154 103.669 177.618 177.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 0.000256 1024 0.4 1080 48000 6.64278 3.4929 60.5357 103.695 174.509 174.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 730 0.000256 1024 0.4 1104 48128 6.44211 3.53382 83.2013 105.01 198.323 198.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 730 0.000256 1024 0.4 1104 47616 6.76864 3.52666 56.2976 104.629 171.363 171.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 730 0.000256 1024 0.4 1104 47616 6.80858 3.51651 47.9898 104.407 162.865 162.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 0.000256 1024 0.4 1104 48000 6.49021 3.54467 80.1215 104.929 195.226 195.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 730 0.000256 1024 0.4 1104 47360 6.80147 3.50864 56.029 104.217 170.702 170.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 730 0.000256 1024 0.4 1104 47040 6.90928 3.53414 46.8362 104.619 162.046 162.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 0.000256 1024 0.4 1104 48000 6.44938 3.53485 102.511 104.868 217.504 217.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 0.000256 1024 0.4 1104 47616 6.6009 3.51846 68.6883 104.343 183.29 183.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 0.000256 1024 0.4 1104 47232 6.6951 3.50221 59.9432 103.876 174.159 174.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 730 0.000256 1024 0.4 1104 46080 6.82691 3.48358 51.082 103.427 164.964 165.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 0.000256 1024 0.4 1104 47936 6.46832 3.53485 98.1908 104.805 213.132 213.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 0.000256 1024 0.4 1104 47488 6.64925 3.53162 67.6257 104.953 182.9 183.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 0.000256 1024 0.4 1104 47040 6.83747 3.54304 57.2122 104.961 172.696 172.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 0.000256 1024 0.4 1104 46592 6.81645 3.49594 51.566 103.906 165.931 166.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 0.000256 1024 0.4 1104 47616 6.45021 3.52307 94.0447 104.733 208.887 209.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 0.000256 1024 0.4 1104 47104 6.66003 3.52461 66.1244 104.787 181.237 181.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 0.000256 1024 0.4 1104 46080 6.82874 3.48378 56.5481 103.411 170.416 170.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 0.000256 1024 0.4 1104 47104 6.90397 3.5287 52.5065 104.903 167.982 168.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 0.000256 1024 0.4 1104 47808 6.45814 3.53306 94.6879 104.57 209.386 209.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 0.000256 1024 0.4 1104 47232 6.57472 3.50038 70.0693 103.979 184.263 184.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 0.000256 1024 0.4 1104 46656 6.74272 3.53414 61.9945 104.849 177.26 177.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 0.000256 1024 0.4 1104 46080 6.73904 3.45702 59.7547 102.545 172.64 172.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 0.000256 1024 0.4 1104 47360 6.42944 3.50618 93.6595 104.127 207.858 207.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 0.000256 1024 0.4 1104 46080 6.58134 3.48336 70.2291 103.446 183.884 184.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 0.000256 1024 0.4 1104 46080 6.72675 3.4879 61.0393 103.588 174.983 175.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 0.000256 1024 0.4 1104 46080 6.75472 3.4855 58.4231 103.597 172.403 172.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 730 0.000256 1024 0.4 1100 49664 6.39517 3.5328 86.1553 104.936 201.177 201.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 730 0.000256 1024 0.4 1100 49152 6.68077 3.52694 61.4626 104.619 176.431 176.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 730 0.000256 1024 0.4 1100 49152 6.72768 3.51642 52.0846 104.394 166.869 166.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 0.000256 1024 0.4 1100 49600 6.40646 3.54291 82.1954 105.027 197.309 197.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 730 0.000256 1024 0.4 1100 48640 6.65696 3.51456 57.0286 104.232 171.58 171.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 730 0.000256 1024 0.4 1100 48960 6.81456 3.53658 49.1326 104.711 164.336 164.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 730 0.000256 1024 0.4 1100 47360 6.73776 3.48957 41.5963 103.392 155.356 155.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 0.000256 1024 0.4 1100 49536 6.36963 3.5328 103.093 104.87 217.998 218.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 0.000256 1024 0.4 1100 49152 6.5216 3.51834 70.2617 104.328 184.767 184.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 0.000256 1024 0.4 1100 48384 6.63587 3.50618 60.6583 103.879 174.821 174.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 730 0.000256 1024 0.4 1100 47616 6.72906 3.48563 52.5206 103.43 166.31 166.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 0.000256 1024 0.4 1100 49280 6.40499 3.53875 98.7693 104.859 213.705 213.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 0.000256 1024 0.4 1100 49280 6.57536 3.53005 67.8755 104.952 183.075 183.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 0.000256 1024 0.4 1100 48384 6.81034 3.5432 58.5052 104.94 173.943 174.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 0.000256 1024 0.4 1100 48384 6.72182 3.49446 52.0245 103.911 166.292 166.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 0.000256 1024 0.4 1100 49152 6.37133 3.52499 94.8831 104.702 209.62 209.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 0.000256 1024 0.4 1100 49152 6.55882 3.52618 68.7889 104.726 183.738 183.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 0.000256 1024 0.4 1100 47616 6.6865 3.48307 60.1904 103.418 173.918 174.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 0.000256 1024 0.4 1100 49152 6.79152 3.52854 55.3906 104.987 170.84 170.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 0.000256 1024 0.4 1100 48960 6.39117 3.53382 99.1822 104.635 213.876 213.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 0.000256 1024 0.4 1100 48384 6.51507 3.49798 74.4873 103.943 188.582 188.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 0.000256 1024 0.4 1100 48384 6.63795 3.5369 64.6624 104.826 179.798 179.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 0.000256 1024 0.4 1100 46080 6.73549 3.45293 60.1518 102.499 172.983 173.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 0.000256 1024 0.4 1100 48960 6.75626 3.54326 60.5254 104.958 175.924 176.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 0.000256 1024 0.4 1100 48640 6.35741 3.51027 97.0066 104.115 211.124 211.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 0.000256 1024 0.4 1100 47360 6.52371 3.48413 71.4311 103.387 184.965 185.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 0.000256 1024 0.4 1100 48000 6.62448 3.48746 63.7841 103.508 177.543 177.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 0.000256 1024 0.4 1100 46080 6.74813 3.48742 57.5487 103.7 171.624 171.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 0.000256 1024 0.4 1100 48000 6.63885 3.49248 60.4843 103.805 174.562 174.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 730 0.000256 1024 0.4 1080 49152 6.39104 3.53533 78.5808 105.026 193.671 193.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 730 0.000256 1024 0.4 1080 48640 6.80266 3.52666 56.0632 104.646 171.182 171.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 730 0.000256 1024 0.4 1080 48384 6.75971 3.51226 46.6351 104.428 161.474 161.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 730 0.000256 1024 0.4 1080 48128 6.8545 3.52797 41.35 104.818 156.693 156.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 0.000256 1024 0.4 1080 48960 6.43565 3.54736 100.927 104.954 216.001 216.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 730 0.000256 1024 0.4 1080 48000 6.56982 3.50595 68.1245 104.226 182.567 182.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 730 0.000256 1024 0.4 1080 48000 6.77872 3.5328 58.434 104.62 173.507 173.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 730 0.000256 1024 0.4 1080 47360 6.74 3.47987 51.0245 103.474 164.864 164.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 0.000256 1024 0.4 1080 48768 6.40829 3.5351 96.9731 104.778 211.834 211.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 0.000256 1024 0.4 1080 48384 6.56294 3.51466 66.1133 104.331 180.661 180.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 0.000256 1024 0.4 1080 47232 6.69728 3.49542 55.1057 103.894 169.337 169.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 730 0.000256 1024 0.4 1080 47616 6.74733 3.48323 49.8814 103.428 163.683 163.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 730 0.000256 1024 0.4 1080 46080 6.82166 3.48768 43.4176 103.478 157.351 157.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 0.000256 1024 0.4 1080 48832 6.42426 3.53498 91.2069 104.805 206.105 206.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 0.000256 1024 0.4 1080 48384 6.6152 3.53075 63.9698 104.959 179.211 179.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 0.000256 1024 0.4 1080 48384 6.7929 3.54211 55.7487 105.046 171.265 171.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 0.000256 1024 0.4 1080 46592 6.82234 3.49446 48.2268 103.813 162.499 162.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 0.000256 1024 0.4 1080 47040 6.74906 3.47136 42.9924 102.788 156.14 156.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 0.000256 1024 0.4 1080 48640 6.39786 3.52515 88.1799 104.629 202.876 202.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 0.000256 1024 0.4 1080 48128 6.63622 3.53034 65.2105 104.815 180.333 180.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 0.000256 1024 0.4 1080 47616 6.66243 3.48051 55.9187 103.523 169.729 169.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 0.000256 1024 0.4 1080 47104 6.90813 3.53283 50.8803 104.889 166.352 166.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 0.000256 1024 0.4 1080 46080 6.84534 3.48365 46.4722 103.602 160.545 160.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 730 0.000256 1024 0.4 1088 48640 6.42435 3.5344 77.6597 105.026 192.784 192.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 730 0.000256 1024 0.4 1088 48128 6.83878 3.52294 55.2932 104.697 170.493 170.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 730 0.000256 1024 0.4 1088 47616 6.80573 3.51846 45.9706 104.415 160.853 160.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 730 0.000256 1024 0.4 1088 48128 6.85178 3.53075 41.1438 104.784 156.45 156.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 0.000256 1024 0.4 1088 48640 6.45286 3.54605 99.3712 105.038 214.543 214.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 730 0.000256 1024 0.4 1088 48000 6.57552 3.50928 66.2545 104.15 180.628 180.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 730 0.000256 1024 0.4 1088 48000 6.88154 3.5329 53.2293 104.937 168.724 168.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 730 0.000256 1024 0.4 1088 47360 6.73181 3.48218 50.4644 103.364 164.189 164.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 730 0.000256 1024 0.4 1088 46400 6.83718 3.48819 43.4045 103.539 157.409 157.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 0.000256 1024 0.4 1088 48384 6.43174 3.53395 92.9137 104.855 207.869 207.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 0.000256 1024 0.4 1088 47616 6.6087 3.5209 64.1899 104.401 178.858 178.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 0.000256 1024 0.4 1088 47232 6.78506 3.50083 54.4666 103.896 168.792 168.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 0.000256 1024 0.4 1088 46080 6.82762 3.48054 48.1255 103.448 162.027 162.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 730 0.000256 1024 0.4 1088 46080 6.82746 3.4857 41.6448 103.582 155.683 155.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 0.000256 1024 0.4 1088 48384 6.45981 3.54304 89.062 104.79 203.987 204.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 0.000256 1024 0.4 1088 48384 6.62016 3.53088 62.769 104.862 177.923 178.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 0.000256 1024 0.4 1088 48384 6.86912 3.54419 54.7567 105.02 170.334 170.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 0.000256 1024 0.4 1088 46592 6.81344 3.49184 46.7632 103.904 161.113 161.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 0.000256 1024 0.4 1088 44800 6.87174 3.46662 40.3053 102.713 153.5 153.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 0.000256 1024 0.4 1088 48128 6.4287 3.52675 87.0275 104.715 201.834 201.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 0.000256 1024 0.4 1088 48128 6.6639 3.5287 64.5603 104.808 179.699 179.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 0.000256 1024 0.4 1088 46080 6.82195 3.48205 53.8663 103.498 167.807 167.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 0.000256 1024 0.4 1088 47104 6.91184 3.5287 50.4726 104.979 166.034 166.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 0.000256 1024 0.4 1088 46080 6.84806 3.48826 45.9529 103.595 160.029 160.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 0.000256 1024 0.4 1088 46080 6.85088 3.4871 44.9024 103.776 159.16 159.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 0.000256 1024 0.4 1152 46720 6.51942 3.53334 83.3568 104.998 198.545 198.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 730 0.000256 1024 0.4 1152 46592 6.51571 3.53379 87.6065 104.943 202.736 202.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 730 0.000256 1024 0.4 1152 46080 6.71155 3.5264 62.3075 104.731 177.414 177.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 730 0.000256 1024 0.4 1152 46080 6.90138 3.5207 54.4479 104.348 169.363 169.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 730 0.000256 1024 0.4 1152 46080 6.95373 3.52842 47.772 104.805 163.202 163.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 730 0.000256 1024 0.4 1152 44800 6.86678 3.48102 43.7293 103.462 157.685 157.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 730 0.000256 1024 0.4 1152 44544 6.90832 3.48365 40.1237 103.442 154.108 154.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 730 0.000256 1024 0.4 1152 44800 6.90509 3.49389 37.8554 103.913 152.312 152.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 730 0.000256 1024 0.4 1152 45056 7.0215 3.5287 36.6915 104.966 152.355 152.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 0.000256 1024 0.4 1080 46592 6.81574 3.49331 44.2245 103.91 158.588 158.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 730 0.000256 1024 0.4 1088 46592 6.81411 3.4912 33.7708 103.802 148.02 148.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 730 0.000256 1024 0.4 1100 47040 6.74256 3.46202 45.6516 102.762 158.765 158.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 0.000256 1024 0.4 1104 44800 6.85674 3.46336 43.825 102.775 157.062 157.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 0.000256 1024 0.4 1088 49152 6.77558 3.5287 49.6659 104.718 164.833 164.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 730 0.000256 1024 0.4 1088 46080 6.8489 3.49389 53.8527 103.912 168.25 168.372
