{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1593918844864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1593918844865 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" TopModule.v(22) " "Verilog HDL syntax error at TopModule.v(22) near text: \"output\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/TopModule.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1593918851334 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "TopModule.v(43) " "Verilog HDL Module Instantiation error at TopModule.v(43): cannot connect instance ports both by order and by name" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/TopModule.v" 43 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Design Software" 0 -1 1593918851335 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TopModule TopModule.v(1) " "Ignored design unit \"TopModule\" at TopModule.v(1) due to previous errors" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/TopModule.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1593918851335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.v 0 0 " "Found 0 design units, including 0 entities, in source file TopModule.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593918851335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicFunc.v 4 4 " "Found 4 design units, including 4 entities, in source file LogicFunc.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_and " "Found entity 1: m_and" {  } { { "LogicFunc.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/LogicFunc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593918851339 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_or " "Found entity 2: m_or" {  } { { "LogicFunc.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/LogicFunc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593918851339 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_not " "Found entity 3: m_not" {  } { { "LogicFunc.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/LogicFunc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593918851339 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_xor " "Found entity 4: m_xor" {  } { { "LogicFunc.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/LogicFunc.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593918851339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593918851339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seg7Dec.v 1 1 " "Found 1 design units, including 1 entities, in source file Seg7Dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC " "Found entity 1: SEG7DEC" {  } { { "Seg7Dec.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/Seg7Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593918851343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593918851343 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seccnt.v(10) " "Verilog HDL information at seccnt.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "seccnt.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/seccnt.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1593918851346 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seccnt.v(23) " "Verilog HDL information at seccnt.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "seccnt.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/seccnt.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1593918851346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seccnt.v 1 1 " "Found 1 design units, including 1 entities, in source file seccnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SECCNT " "Found entity 1: SECCNT" {  } { { "seccnt.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/seccnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593918851346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593918851346 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" mincnt.v(26) " "Verilog HDL syntax error at mincnt.v(26) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mincnt.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/mincnt.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1593918851349 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MINCNT mincnt.v(1) " "Ignored design unit \"MINCNT\" at mincnt.v(1) due to previous errors" {  } { { "mincnt.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/mincnt.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1593918851349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mincnt.v 0 0 " "Found 0 design units, including 0 entities, in source file mincnt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593918851350 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hourcnt.v(49) " "Verilog HDL warning at hourcnt.v(49): extended using \"x\" or \"z\"" {  } { { "hourcnt.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/hourcnt.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1593918851353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hourcnt.v 1 1 " "Found 1 design units, including 1 entities, in source file hourcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 HOURCNT " "Found entity 1: HOURCNT" {  } { { "hourcnt.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/hourcnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593918851354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593918851354 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/vagrant/shared/K03_CLOCK24/seg7dec.v /home/vagrant/shared/K03_CLOCK24/Seg7Dec.v " "File \"/home/vagrant/shared/K03_CLOCK24/seg7dec.v\" is a duplicate of already analyzed file \"/home/vagrant/shared/K03_CLOCK24/Seg7Dec.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1593918851356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec.v 0 0 " "Found 0 design units, including 0 entities, in source file seg7dec.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593918851357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt1sec.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT1SEC " "Found entity 1: CNT1SEC" {  } { { "cnt1sec.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/cnt1sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593918851361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593918851361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state.v 1 1 " "Found 1 design units, including 1 entities, in source file state.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATE " "Found entity 1: STATE" {  } { { "state.v" "" { Text "/home/vagrant/shared/K03_CLOCK24/state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593918851366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593918851366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vagrant/shared/K03_CLOCK24/output_files/TopModule.map.smsg " "Generated suppressed messages file /home/vagrant/shared/K03_CLOCK24/output_files/TopModule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1593918851382 ""}
