{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573388217132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573388217132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 12:16:57 2019 " "Processing started: Sun Nov 10 12:16:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573388217132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573388217132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProgramCounter_8Bits -c ProgramCounter_8Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProgramCounter_8Bits -c ProgramCounter_8Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573388217133 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573388217385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevelIO_pkg " "Found design unit 1: TopLevelIO_pkg" {  } { { "../TopLevelIO_pkg/TopLevelIO_pkg.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/TopLevelIO_pkg/TopLevelIO_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388217756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388217756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-behavioral " "Found design unit 1: MUX_2_1-behavioral" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388217760 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388217760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388217760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcountertoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcountertoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounterTopLevel-behavioral " "Found design unit 1: ProgramCounterTopLevel-behavioral" {  } { { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388217762 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounterTopLevel " "Found entity 1: ProgramCounterTopLevel" {  } { { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388217762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388217762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_1-Behavioral " "Found design unit 1: DFF_1-Behavioral" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388217764 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388217764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388217764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProgramCounterTopLevel " "Elaborating entity \"ProgramCounterTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573388217791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_1 DFF_1:\\GenerateDFFs:0:DFFn " "Elaborating entity \"DFF_1\" for hierarchy \"DFF_1:\\GenerateDFFs:0:DFFn\"" {  } { { "ProgramCounterTopLevel.vhd" "\\GenerateDFFs:0:DFFn" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388217812 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST DFF_1.vhd(19) " "VHDL Process Statement warning at DFF_1.vhd(19): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573388217813 "|ProgramCounterTopLevel|DFF_1:\GenerateDFFs:1:DFFn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 MUX_2_1:\\GenerateDMUX:0:DMUX " "Elaborating entity \"MUX_2_1\" for hierarchy \"MUX_2_1:\\GenerateDMUX:0:DMUX\"" {  } { { "ProgramCounterTopLevel.vhd" "\\GenerateDMUX:0:DMUX" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388217816 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX_2_1:CMUX1\|Selector0~0 " "Found clock multiplexer MUX_2_1:CMUX1\|Selector0~0" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573388218006 "|ProgramCounterTopLevel|MUX_2_1:CMUX1|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX_2_1:\\GenerateCMUX:1:CMUX\|Selector0~0 " "Found clock multiplexer MUX_2_1:\\GenerateCMUX:1:CMUX\|Selector0~0" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573388218006 "|ProgramCounterTopLevel|MUX_2_1:\GenerateCMUX:1:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX_2_1:\\GenerateCMUX:2:CMUX\|Selector0~0 " "Found clock multiplexer MUX_2_1:\\GenerateCMUX:2:CMUX\|Selector0~0" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573388218006 "|ProgramCounterTopLevel|MUX_2_1:\GenerateCMUX:2:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX_2_1:\\GenerateCMUX:3:CMUX\|Selector0~0 " "Found clock multiplexer MUX_2_1:\\GenerateCMUX:3:CMUX\|Selector0~0" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573388218006 "|ProgramCounterTopLevel|MUX_2_1:\GenerateCMUX:3:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX_2_1:\\GenerateCMUX:4:CMUX\|Selector0~0 " "Found clock multiplexer MUX_2_1:\\GenerateCMUX:4:CMUX\|Selector0~0" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573388218006 "|ProgramCounterTopLevel|MUX_2_1:\GenerateCMUX:4:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX_2_1:\\GenerateCMUX:5:CMUX\|Selector0~0 " "Found clock multiplexer MUX_2_1:\\GenerateCMUX:5:CMUX\|Selector0~0" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573388218006 "|ProgramCounterTopLevel|MUX_2_1:\GenerateCMUX:5:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX_2_1:\\GenerateCMUX:6:CMUX\|Selector0~0 " "Found clock multiplexer MUX_2_1:\\GenerateCMUX:6:CMUX\|Selector0~0" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573388218006 "|ProgramCounterTopLevel|MUX_2_1:\GenerateCMUX:6:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX_2_1:\\GenerateCMUX:7:CMUX\|Selector0~0 " "Found clock multiplexer MUX_2_1:\\GenerateCMUX:7:CMUX\|Selector0~0" {  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573388218006 "|ProgramCounterTopLevel|MUX_2_1:\GenerateCMUX:7:CMUX|Selector0~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1573388218006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573388218321 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ProgramCounter_8Bits " "Ignored assignments for entity \"ProgramCounter_8Bits\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity ProgramCounter_8Bits -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ProgramCounter_8Bits -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573388218422 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ProgramCounter_8Bits -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ProgramCounter_8Bits -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573388218422 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity ProgramCounter_8Bits -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity ProgramCounter_8Bits -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573388218422 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1573388218422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573388218620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388218620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573388218674 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573388218674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573388218674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573388218674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573388218714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 12:16:58 2019 " "Processing ended: Sun Nov 10 12:16:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573388218714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573388218714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573388218714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573388218714 ""}
