vendor_name = ModelSim
source_file = 1, C:/Users/Danijel/Desktop/new/DS2/DS2.vhd
source_file = 1, C:/Users/Danijel/Desktop/new/DS2/DS2_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Danijel/Desktop/new/DS2/db/DS2.cbx.xml
design_name = hard_block
design_name = DS2
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DS2, 1
instance = comp, \oRESULT[0]~output\, oRESULT[0]~output, DS2, 1
instance = comp, \oRESULT[1]~output\, oRESULT[1]~output, DS2, 1
instance = comp, \oRESULT[2]~output\, oRESULT[2]~output, DS2, 1
instance = comp, \oRESULT[3]~output\, oRESULT[3]~output, DS2, 1
instance = comp, \oRESULT[4]~output\, oRESULT[4]~output, DS2, 1
instance = comp, \oRESULT[5]~output\, oRESULT[5]~output, DS2, 1
instance = comp, \oRESULT[6]~output\, oRESULT[6]~output, DS2, 1
instance = comp, \oRESULT[7]~output\, oRESULT[7]~output, DS2, 1
instance = comp, \iB[0]~input\, iB[0]~input, DS2, 1
instance = comp, \iA[1]~input\, iA[1]~input, DS2, 1
instance = comp, \iSEL[3]~input\, iSEL[3]~input, DS2, 1
instance = comp, \iSEL[2]~input\, iSEL[2]~input, DS2, 1
instance = comp, \iSEL[1]~input\, iSEL[1]~input, DS2, 1
instance = comp, \sCoder[0]~0\, sCoder[0]~0, DS2, 1
instance = comp, \iA[2]~input\, iA[2]~input, DS2, 1
instance = comp, \sMux~0\, sMux~0, DS2, 1
instance = comp, \iA[0]~input\, iA[0]~input, DS2, 1
instance = comp, \sMux~1\, sMux~1, DS2, 1
instance = comp, \iC[0]~input\, iC[0]~input, DS2, 1
instance = comp, \sAdd[0]~0\, sAdd[0]~0, DS2, 1
instance = comp, \sMux~2\, sMux~2, DS2, 1
instance = comp, \iB[1]~input\, iB[1]~input, DS2, 1
instance = comp, \sMux~3\, sMux~3, DS2, 1
instance = comp, \iC[1]~input\, iC[1]~input, DS2, 1
instance = comp, \sAdd[1]~2\, sAdd[1]~2, DS2, 1
instance = comp, \sMux~4\, sMux~4, DS2, 1
instance = comp, \sMux~6\, sMux~6, DS2, 1
instance = comp, \iB[2]~input\, iB[2]~input, DS2, 1
instance = comp, \sMux~5\, sMux~5, DS2, 1
instance = comp, \sMux~7\, sMux~7, DS2, 1
instance = comp, \iC[2]~input\, iC[2]~input, DS2, 1
instance = comp, \sAdd[2]~4\, sAdd[2]~4, DS2, 1
instance = comp, \sMux~8\, sMux~8, DS2, 1
instance = comp, \Equal6~0\, Equal6~0, DS2, 1
instance = comp, \iB[3]~input\, iB[3]~input, DS2, 1
instance = comp, \iC[3]~input\, iC[3]~input, DS2, 1
instance = comp, \sAdd[3]~6\, sAdd[3]~6, DS2, 1
instance = comp, \sMux~9\, sMux~9, DS2, 1
instance = comp, \sMux~10\, sMux~10, DS2, 1
instance = comp, \Equal6~1\, Equal6~1, DS2, 1
instance = comp, \sMux~11\, sMux~11, DS2, 1
instance = comp, \iB[4]~input\, iB[4]~input, DS2, 1
instance = comp, \iC[4]~input\, iC[4]~input, DS2, 1
instance = comp, \sAdd[4]~8\, sAdd[4]~8, DS2, 1
instance = comp, \sMux~12\, sMux~12, DS2, 1
instance = comp, \sDecoder[5]~0\, sDecoder[5]~0, DS2, 1
instance = comp, \iB[5]~input\, iB[5]~input, DS2, 1
instance = comp, \iC[5]~input\, iC[5]~input, DS2, 1
instance = comp, \sAdd[5]~10\, sAdd[5]~10, DS2, 1
instance = comp, \sMux~13\, sMux~13, DS2, 1
instance = comp, \sMux~14\, sMux~14, DS2, 1
instance = comp, \Equal6~2\, Equal6~2, DS2, 1
instance = comp, \sMux~15\, sMux~15, DS2, 1
instance = comp, \iB[6]~input\, iB[6]~input, DS2, 1
instance = comp, \iC[6]~input\, iC[6]~input, DS2, 1
instance = comp, \sAdd[6]~12\, sAdd[6]~12, DS2, 1
instance = comp, \sMux~16\, sMux~16, DS2, 1
instance = comp, \sMux~17\, sMux~17, DS2, 1
instance = comp, \Add0~0\, Add0~0, DS2, 1
instance = comp, \sMux~18\, sMux~18, DS2, 1
instance = comp, \iSEL[0]~input\, iSEL[0]~input, DS2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, DS2, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, DS2, 1
