INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/Branch_Condition.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Condition
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/new/Clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/Data_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/Immediate_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/Program_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/Register_File.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol reg_wr, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:24]
INFO: [VRFC 10-2458] undeclared symbol dbiterra, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:47]
INFO: [VRFC 10-2458] undeclared symbol sbiterra, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:51]
INFO: [VRFC 10-2458] undeclared symbol dina, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:56]
INFO: [VRFC 10-2458] undeclared symbol injectdbiterra, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:61]
INFO: [VRFC 10-2458] undeclared symbol injectsbiterra, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:65]
INFO: [VRFC 10-2458] undeclared symbol rsta, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:72]
INFO: [VRFC 10-2458] undeclared symbol sleep, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:76]
INFO: [VRFC 10-2458] undeclared symbol br_taken, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:85]
INFO: [VRFC 10-2458] undeclared symbol unsign, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:87]
INFO: [VRFC 10-2458] undeclared symbol wr_en, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:101]
INFO: [VRFC 10-2458] undeclared symbol rd_en, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/imports/srcs/top.sv:101]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/new/top_hardware.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_hardware
INFO: [VRFC 10-2458] undeclared symbol clk_new, assumed default net type wire [C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sources_1/new/top_hardware.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ali11/Desktop/Single Cycle Hardware/Single Cycle Hardware.srcs/sim_1/new/simulation_hardware.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_hardware
