# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/choose_module.v" \
"../../../../project_1.srcs/sources_1/new/dzielnik.v" \
"../../../../project_1.srcs/sources_1/new/licznik.v" \
"../../../../project_1.srcs/sources_1/new/main.v" \
"../../../../project_1.srcs/sources_1/new/old_main.v" \
"../../../../project_1.srcs/sources_1/new/ready_test.v" \
"../../../../project_1.srcs/sources_1/new/wyswietlacz.v" \
"../../../../project_1.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
