==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: source ./kernel_3mm/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.341 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.011 seconds; peak allocated memory: 87.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: source ./kernel_3mm/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.071 seconds; current allocated memory: 0.426 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.038 seconds; peak allocated memory: 87.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: source ./kernel_3mm/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.138 seconds; current allocated memory: 86.918 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.371 seconds; current allocated memory: 87.676 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.943 seconds; current allocated memory: 87.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 87.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 93.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 94.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_2' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5) in function 'kernel_3mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5) in function 'kernel_3mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_8' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5) in function 'kernel_3mm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_8_2' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5) in function 'kernel_3mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_17_5' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5) in function 'kernel_3mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_8' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5) in function 'kernel_3mm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_11_3' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5) in function 'kernel_3mm' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_6' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5) in function 'kernel_3mm' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_9' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5) in function 'kernel_3mm' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_3mm' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:3)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 117.121 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_7_1' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5:9) in function 'kernel_3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_4' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5:9) in function 'kernel_3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_7' (../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5:9) in function 'kernel_3mm'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 139.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_3mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('A_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('B_load_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12) on array 'B' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'B'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('B_load_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12) on array 'B' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'B'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' (loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'): Unable to schedule 'load' operation ('B_load_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 145.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 146.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5' (loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'): Unable to schedule 'load' operation ('C_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16) on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5' (loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'): Unable to schedule 'load' operation ('D_load_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) on array 'D' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'D'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5' (loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'): Unable to schedule 'load' operation ('D_load_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) on array 'D' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'D'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5' (loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'): Unable to schedule 'load' operation ('D_load_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) on array 'D' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'D'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'VITIS_LOOP_16_4_VITIS_LOOP_17_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 147.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 147.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8'): Unable to schedule 'load' operation ('E_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25) on array 'E' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'E'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8'): Unable to schedule 'load' operation ('F_load_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30) on array 'F' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'F'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8'): Unable to schedule 'load' operation ('F_load_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30) on array 'F' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'F'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8' (loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8'): Unable to schedule 'load' operation ('F_load_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30) on array 'F' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'F'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'VITIS_LOOP_25_7_VITIS_LOOP_26_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 148.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 149.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_3mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 149.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 149.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2' pipeline 'VITIS_LOOP_7_1_VITIS_LOOP_8_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 152.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5' pipeline 'VITIS_LOOP_16_4_VITIS_LOOP_17_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.789 seconds; current allocated memory: 156.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8' pipeline 'VITIS_LOOP_25_7_VITIS_LOOP_26_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 159.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_3mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/E' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/F' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_3mm/G' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_3mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_3mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 162.727 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.903 seconds; current allocated memory: 167.793 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.855 seconds; current allocated memory: 173.141 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_3mm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_3mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 291.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 12.761 seconds; current allocated memory: 86.367 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 24.721 seconds; peak allocated memory: 173.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: source ./kernel_3mm/solution1/directives.tcl
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 22.529 seconds; current allocated memory: 5.445 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 2 seconds. Total elapsed time: 34.405 seconds; peak allocated memory: 92.332 MB.
