#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jun  3 01:43:28 2023
# Process ID: 19072
# Current directory: Z:/coen122/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15236 Z:\coen122\final_project\final_project.xpr
# Log file: Z:/coen122/final_project/vivado.log
# Journal file: Z:/coen122/final_project\vivado.jou
# Running On: win10722, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68431 MB
#-----------------------------------------------------------
start_gui
open_project Z:/coen122/final_project/final_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Apps/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'Z:/coen122/final_project/final_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.402 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Apps/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module twoToOne
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_32
INFO: [VRFC 10-311] analyzing module negate
INFO: [VRFC 10-311] analyzing module threeToOne
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-311] analyzing module register
ERROR: [VRFC 10-3163] cannot assign to non-variable 'register' [Z:/coen122/final_project/final_project.srcs/sources_1/new/memory.v:95]
ERROR: [VRFC 10-1280] procedural assignment to a non-register register is not permitted, left-hand side should be reg/integer/time/genvar [Z:/coen122/final_project/final_project.srcs/sources_1/new/memory.v:95]
ERROR: [VRFC 10-3000] 'register' is not valid in an expression [Z:/coen122/final_project/final_project.srcs/sources_1/new/memory.v:95]
ERROR: [VRFC 10-8530] module 'register' is ignored due to previous errors [Z:/coen122/final_project/final_project.srcs/sources_1/new/memory.v:78]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Apps/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module twoToOne
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_32
INFO: [VRFC 10-311] analyzing module negate
INFO: [VRFC 10-311] analyzing module threeToOne
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/pipelines.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_buffer
INFO: [VRFC 10-311] analyzing module ID_EX_buffer
INFO: [VRFC 10-311] analyzing module EX_WB_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_testbench
WARNING: [VRFC 10-3248] data object 'readDataEx' is already declared [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:98]
WARNING: [VRFC 10-9364] second declaration of 'readDataEx' is ignored [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:98]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_testbench_behav xil_defaultlib.datapath_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_testbench_behav xil_defaultlib.datapath_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'A' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'in0' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:115]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'in0' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_32
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.IF_ID_buffer
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID_EX_buffer
Compiling module xil_defaultlib.data
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_WB_buffer
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.or_gate
Compiling module xil_defaultlib.datapath_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_testbench_behav -key {Behavioral:sim_1:Functional:datapath_testbench} -tclbatch {datapath_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source datapath_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v" Line 125
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1275.168 ; gain = 54.848
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Apps/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module twoToOne
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_32
INFO: [VRFC 10-311] analyzing module negate
INFO: [VRFC 10-311] analyzing module threeToOne
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/pipelines.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_buffer
INFO: [VRFC 10-311] analyzing module ID_EX_buffer
INFO: [VRFC 10-311] analyzing module EX_WB_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_testbench
WARNING: [VRFC 10-3248] data object 'readDataEx' is already declared [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:98]
WARNING: [VRFC 10-9364] second declaration of 'readDataEx' is ignored [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:98]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_testbench_behav xil_defaultlib.datapath_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_testbench_behav xil_defaultlib.datapath_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'A' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'in0' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:115]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'in0' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_32
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.IF_ID_buffer
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID_EX_buffer
Compiling module xil_defaultlib.data
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_WB_buffer
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.or_gate
Compiling module xil_defaultlib.datapath_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v" Line 125
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.930 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module twoToOne
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_32
INFO: [VRFC 10-311] analyzing module negate
INFO: [VRFC 10-311] analyzing module threeToOne
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/pipelines.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_buffer
INFO: [VRFC 10-311] analyzing module ID_EX_buffer
INFO: [VRFC 10-311] analyzing module EX_WB_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_testbench
WARNING: [VRFC 10-3248] data object 'readDataEx' is already declared [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:98]
WARNING: [VRFC 10-9364] second declaration of 'readDataEx' is ignored [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:98]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'datapath_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/coen122/final_project/final_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_testbench_behav xil_defaultlib.datapath_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_testbench_behav xil_defaultlib.datapath_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'A' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'in0' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:115]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'in0' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_32
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.IF_ID_buffer
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID_EX_buffer
Compiling module xil_defaultlib.data
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_WB_buffer
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.or_gate
Compiling module xil_defaultlib.datapath_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v" Line 125
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.930 ; gain = 0.000
