Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 20 18:24:55 2025
| Host         : DESKTOP-VKHET3S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (286)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (286)
--------------------------------
 There are 286 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.017        0.000                      0                  790        0.041        0.000                      0                  790        3.000        0.000                       0                   292  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clkfbout_mmcm    {0.000 25.000}     50.000          20.000          
  clkout_mmcm      {0.000 10.417}     20.833          48.000          
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  clkfbout_mmcm_1  {0.000 25.000}     50.000          20.000          
  clkout_mmcm_1    {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_mmcm                                                                                                                                                     47.845        0.000                       0                     3  
  clkout_mmcm            7.017        0.000                      0                  790        0.182        0.000                      0                  790        9.917        0.000                       0                   288  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout_mmcm_1                                                                                                                                                   47.845        0.000                       0                     3  
  clkout_mmcm_1          7.021        0.000                      0                  790        0.182        0.000                      0                  790        9.917        0.000                       0                   288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout_mmcm_1  clkout_mmcm          7.017        0.000                      0                  790        0.041        0.000                      0                  790  
clkout_mmcm    clkout_mmcm_1        7.017        0.000                      0                  790        0.041        0.000                      0                  790  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clkfbout_mmcm                     
(none)           clkfbout_mmcm_1                   
(none)           clkout_mmcm                       
(none)           clkout_mmcm_1                     
(none)                            clkout_mmcm      
(none)                            clkout_mmcm_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout_mmcm
  To Clock:  clkout_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.408ns  (logic 5.234ns (39.038%)  route 8.174ns (60.962%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.206     9.978    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.116    10.094 r  soc_inst/cpu_inst/instr[rs1][4]_i_1/O
                         net (fo=5, routed)           0.956    11.050    soc_inst/cpu_inst/master_up[rdata][19]
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.328    11.378 r  soc_inst/cpu_inst/regf_reg_1_i_139/O
                         net (fo=1, routed)           0.402    11.780    soc_inst/cpu_inst/regf_reg_1_i_139_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_35/O
                         net (fo=2, routed)           0.826    12.730    soc_inst/cpu_inst/wback[19]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.395ns  (logic 5.038ns (37.612%)  route 8.357ns (62.388%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.154     9.926    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.050 r  soc_inst/cpu_inst/instr[rs2][2]_i_1/O
                         net (fo=5, routed)           0.895    10.946    soc_inst/cpu_inst/master_up[rdata][22]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.124    11.070 r  soc_inst/cpu_inst/regf_reg_1_i_129/O
                         net (fo=1, routed)           0.619    11.689    soc_inst/cpu_inst/regf_reg_1_i_129_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I3_O)        0.124    11.813 r  soc_inst/cpu_inst/regf_reg_1_i_32/O
                         net (fo=2, routed)           0.905    12.718    soc_inst/cpu_inst/wback[22]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.344ns  (logic 5.234ns (39.223%)  route 8.110ns (60.777%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.206     9.978    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.116    10.094 r  soc_inst/cpu_inst/instr[rs1][4]_i_1/O
                         net (fo=5, routed)           0.956    11.050    soc_inst/cpu_inst/master_up[rdata][19]
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.328    11.378 r  soc_inst/cpu_inst/regf_reg_1_i_139/O
                         net (fo=1, routed)           0.402    11.780    soc_inst/cpu_inst/regf_reg_1_i_139_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_35/O
                         net (fo=2, routed)           0.763    12.667    soc_inst/cpu_inst/wback[19]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.329ns  (logic 5.234ns (39.267%)  route 8.095ns (60.733%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.162    10.800    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.116    10.916 f  soc_inst/cpu_inst/regf_reg_1_i_116/O
                         net (fo=1, routed)           0.660    11.576    soc_inst/cpu_inst/regf_reg_1_i_116_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.328    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_28/O
                         net (fo=2, routed)           0.748    12.652    soc_inst/cpu_inst/wback[26]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.274ns  (logic 5.234ns (39.430%)  route 8.040ns (60.570%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.162    10.800    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.116    10.916 f  soc_inst/cpu_inst/regf_reg_1_i_116/O
                         net (fo=1, routed)           0.660    11.576    soc_inst/cpu_inst/regf_reg_1_i_116_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.328    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_28/O
                         net (fo=2, routed)           0.692    12.597    soc_inst/cpu_inst/wback[26]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 5.038ns (37.972%)  route 8.230ns (62.028%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.150    10.788    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I0_O)        0.124    10.912 f  soc_inst/cpu_inst/regf_reg_1_i_120/O
                         net (fo=1, routed)           0.737    11.649    soc_inst/cpu_inst/regf_reg_1_i_120_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.773 r  soc_inst/cpu_inst/regf_reg_1_i_29/O
                         net (fo=2, routed)           0.818    12.590    soc_inst/cpu_inst/wback[25]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.933ns  (logic 5.142ns (39.760%)  route 7.791ns (60.240%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 19.547 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.154     9.926    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.150    10.076 r  soc_inst/cpu_inst/instr[rs2][4]_i_1/O
                         net (fo=5, routed)           0.918    10.994    soc_inst/cpu_inst/master_up[rdata][24]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.326    11.320 r  soc_inst/cpu_inst/regf_reg_1_i_2/O
                         net (fo=1, routed)           0.936    12.255    soc_inst/cpu_inst/instn[rs2][4]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.734    19.547    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                         clock pessimism              0.587    20.134    
                         clock uncertainty           -0.141    19.993    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    19.427    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.427    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 5.268ns (39.811%)  route 7.965ns (60.189%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.150    10.567 r  soc_inst/cpu_inst/regf_reg_1_i_182/O
                         net (fo=1, routed)           0.455    11.022    soc_inst/cpu_inst/regf_reg_1_i_182_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.328    11.350 r  soc_inst/cpu_inst/regf_reg_1_i_54/O
                         net (fo=1, routed)           0.315    11.665    soc_inst/cpu_inst/regf_reg_1_i_54_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124    11.789 r  soc_inst/cpu_inst/regf_reg_1_i_10/O
                         net (fo=2, routed)           0.767    12.555    soc_inst/cpu_inst/wback[12]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.194ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 5.038ns (38.077%)  route 8.193ns (61.923%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.541 r  soc_inst/cpu_inst/regf_reg_1_i_177/O
                         net (fo=1, routed)           0.670    11.211    soc_inst/cpu_inst/regf_reg_1_i_177_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.335 r  soc_inst/cpu_inst/regf_reg_1_i_51/O
                         net (fo=1, routed)           0.455    11.790    soc_inst/cpu_inst/regf_reg_1_i_51_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.124    11.914 r  soc_inst/cpu_inst/regf_reg_1_i_9/O
                         net (fo=2, routed)           0.640    12.554    soc_inst/cpu_inst/wback[13]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  7.194    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 5.038ns (38.098%)  route 8.186ns (61.902%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.541 r  soc_inst/cpu_inst/regf_reg_1_i_177/O
                         net (fo=1, routed)           0.670    11.211    soc_inst/cpu_inst/regf_reg_1_i_177_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.335 r  soc_inst/cpu_inst/regf_reg_1_i_51/O
                         net (fo=1, routed)           0.455    11.790    soc_inst/cpu_inst/regf_reg_1_i_51_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.124    11.914 r  soc_inst/cpu_inst/regf_reg_1_i_9/O
                         net (fo=2, routed)           0.632    12.547    soc_inst/cpu_inst/wback[13]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  7.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.333 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/Q
                         net (fo=1, routed)           0.108    -0.224    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[8]
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.045    -0.179 r  soc_inst/uart_inst/iface/rr[rdata][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    soc_inst/uart_inst/iface/rn[rdata][8]
    SLICE_X6Y37          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.942    -0.731    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y37          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][8]/C
                         clock pessimism              0.249    -0.483    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.121    -0.362    soc_inst/uart_inst/iface/rr_reg[rdata][8]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.670    -0.494    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y49          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/Q
                         net (fo=2, routed)           0.133    -0.220    soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.060 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.059    soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.005 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.005    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105    -0.189    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Communications/instruction_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.599    -0.565    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.308    soc_inst/spi_inst/Communications/in12[7]
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.071    -0.494    soc_inst/spi_inst/Communications/instruction_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X4Y38          FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/Q
                         net (fo=2, routed)           0.117    -0.239    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]_1[8]
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.944    -0.729    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                         clock pessimism              0.249    -0.481    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.052    -0.429    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/C
                            (rising edge-triggered cell FDSE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/D
                            (rising edge-triggered cell FDSE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.668    -0.496    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X1Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.355 r  soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/Q
                         net (fo=8, routed)           0.144    -0.210    soc_inst/uart_inst/core/rxp/rr_reg[bits][0]_0
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.045    -0.165 r  soc_inst/uart_inst/core/rxp/rr[bits][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    soc_inst/uart_inst/core/rxp/rr[bits][2]_i_1_n_0
    SLICE_X2Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.945    -0.728    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X2Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X2Y38          FDSE (Hold_fdse_C_D)         0.120    -0.360    soc_inst/uart_inst/core/rxp/rr_reg[bits][2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.670    -0.494    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y49          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/Q
                         net (fo=2, routed)           0.133    -0.220    soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.060 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.059    soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.006 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105    -0.189    soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.292%)  route 0.150ns (44.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.605    -0.559    soc_inst/spi_inst/Controller/clkout
    SLICE_X3Y98          FDCE                                         r  soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/Q
                         net (fo=5, routed)           0.150    -0.268    soc_inst/spi_inst/Controller/axis_addr_SPI[29]
    SLICE_X4Y98          LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.223    soc_inst/spi_inst/Controller/FSM_onehot_state_reg[0]_i_1__0_n_0
    SLICE_X4Y98          FDPE                                         r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/spi_inst/Controller/clkout
    SLICE_X4Y98          FDPE                                         r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X4Y98          FDPE (Hold_fdpe_C_D)         0.092    -0.431    soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Controller/enable_down_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.605    -0.559    soc_inst/spi_inst/Controller/clkout
    SLICE_X2Y98          FDCE                                         r  soc_inst/spi_inst/Controller/enable_down_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.148    -0.411 f  soc_inst/spi_inst/Controller/enable_down_reg_reg/Q
                         net (fo=9, routed)           0.088    -0.323    soc_inst/spi_inst/Communications/enable_down_SPI
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.098    -0.225 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    soc_inst/spi_inst/Communications/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X2Y98          FDPE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.878    -0.795    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y98          FDPE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y98          FDPE (Hold_fdpe_C_D)         0.121    -0.438    soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.046%)  route 0.159ns (52.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.665    -0.499    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X4Y36          FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  soc_inst/uart_inst/core/rxp/rr_reg[data][0]/Q
                         net (fo=1, routed)           0.159    -0.199    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]_1[0]
    SLICE_X7Y36          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.941    -0.732    soc_inst/uart_inst/iface/clkout
    SLICE_X7Y36          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.070    -0.414    soc_inst/uart_inst/iface/rr_reg[mmap][2][0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[parity]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/Q
                         net (fo=2, routed)           0.122    -0.234    soc_inst/uart_inst/core/txp/rr_reg[data_n_0_][0]
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.045    -0.189 r  soc_inst/uart_inst/core/txp/rr[parity]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.189    soc_inst/uart_inst/core/txp/rr[parity]_i_1__0_n_0
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.944    -0.729    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/C
                         clock pessimism              0.233    -0.497    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.092    -0.405    soc_inst/uart_inst/core/txp/rr_reg[parity]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout_mmcm
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y16     soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y16     soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y17     soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y17     soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X0Y6      soc_inst/mem_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X0Y7      soc_inst/mem_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X0Y9      soc_inst/mem_inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X0Y10     soc_inst/mem_inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.833      18.257     RAMB36_X0Y6      soc_inst/mem_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.833      18.257     RAMB36_X0Y7      soc_inst/mem_inst/mem_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y39      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y39      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X13Y42     soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X13Y42     soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y40      soc_inst/cpu_inst/instr_reg[funct3][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y40      soc_inst/cpu_inst/instr_reg[funct3][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y39      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y39      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X13Y42     soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X13Y42     soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y40      soc_inst/cpu_inst/instr_reg[funct3][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y40      soc_inst/cpu_inst/instr_reg[funct3][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout_mmcm_1
  To Clock:  clkout_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        7.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.408ns  (logic 5.234ns (39.038%)  route 8.174ns (60.962%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.206     9.978    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.116    10.094 r  soc_inst/cpu_inst/instr[rs1][4]_i_1/O
                         net (fo=5, routed)           0.956    11.050    soc_inst/cpu_inst/master_up[rdata][19]
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.328    11.378 r  soc_inst/cpu_inst/regf_reg_1_i_139/O
                         net (fo=1, routed)           0.402    11.780    soc_inst/cpu_inst/regf_reg_1_i_139_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_35/O
                         net (fo=2, routed)           0.826    12.730    soc_inst/cpu_inst/wback[19]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.395ns  (logic 5.038ns (37.612%)  route 8.357ns (62.388%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.154     9.926    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.050 r  soc_inst/cpu_inst/instr[rs2][2]_i_1/O
                         net (fo=5, routed)           0.895    10.946    soc_inst/cpu_inst/master_up[rdata][22]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.124    11.070 r  soc_inst/cpu_inst/regf_reg_1_i_129/O
                         net (fo=1, routed)           0.619    11.689    soc_inst/cpu_inst/regf_reg_1_i_129_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I3_O)        0.124    11.813 r  soc_inst/cpu_inst/regf_reg_1_i_32/O
                         net (fo=2, routed)           0.905    12.718    soc_inst/cpu_inst/wback[22]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.344ns  (logic 5.234ns (39.223%)  route 8.110ns (60.777%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.206     9.978    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.116    10.094 r  soc_inst/cpu_inst/instr[rs1][4]_i_1/O
                         net (fo=5, routed)           0.956    11.050    soc_inst/cpu_inst/master_up[rdata][19]
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.328    11.378 r  soc_inst/cpu_inst/regf_reg_1_i_139/O
                         net (fo=1, routed)           0.402    11.780    soc_inst/cpu_inst/regf_reg_1_i_139_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_35/O
                         net (fo=2, routed)           0.763    12.667    soc_inst/cpu_inst/wback[19]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.329ns  (logic 5.234ns (39.267%)  route 8.095ns (60.733%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.162    10.800    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.116    10.916 f  soc_inst/cpu_inst/regf_reg_1_i_116/O
                         net (fo=1, routed)           0.660    11.576    soc_inst/cpu_inst/regf_reg_1_i_116_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.328    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_28/O
                         net (fo=2, routed)           0.748    12.652    soc_inst/cpu_inst/wback[26]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.274ns  (logic 5.234ns (39.430%)  route 8.040ns (60.570%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.162    10.800    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.116    10.916 f  soc_inst/cpu_inst/regf_reg_1_i_116/O
                         net (fo=1, routed)           0.660    11.576    soc_inst/cpu_inst/regf_reg_1_i_116_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.328    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_28/O
                         net (fo=2, routed)           0.692    12.597    soc_inst/cpu_inst/wback[26]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 5.038ns (37.972%)  route 8.230ns (62.028%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.150    10.788    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I0_O)        0.124    10.912 f  soc_inst/cpu_inst/regf_reg_1_i_120/O
                         net (fo=1, routed)           0.737    11.649    soc_inst/cpu_inst/regf_reg_1_i_120_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.773 r  soc_inst/cpu_inst/regf_reg_1_i_29/O
                         net (fo=2, routed)           0.818    12.590    soc_inst/cpu_inst/wback[25]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.933ns  (logic 5.142ns (39.760%)  route 7.791ns (60.240%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 19.547 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.154     9.926    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.150    10.076 r  soc_inst/cpu_inst/instr[rs2][4]_i_1/O
                         net (fo=5, routed)           0.918    10.994    soc_inst/cpu_inst/master_up[rdata][24]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.326    11.320 r  soc_inst/cpu_inst/regf_reg_1_i_2/O
                         net (fo=1, routed)           0.936    12.255    soc_inst/cpu_inst/instn[rs2][4]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.734    19.547    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                         clock pessimism              0.587    20.134    
                         clock uncertainty           -0.138    19.996    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    19.430    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 5.268ns (39.811%)  route 7.965ns (60.189%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.150    10.567 r  soc_inst/cpu_inst/regf_reg_1_i_182/O
                         net (fo=1, routed)           0.455    11.022    soc_inst/cpu_inst/regf_reg_1_i_182_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.328    11.350 r  soc_inst/cpu_inst/regf_reg_1_i_54/O
                         net (fo=1, routed)           0.315    11.665    soc_inst/cpu_inst/regf_reg_1_i_54_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124    11.789 r  soc_inst/cpu_inst/regf_reg_1_i_10/O
                         net (fo=2, routed)           0.767    12.555    soc_inst/cpu_inst/wback[12]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 5.038ns (38.077%)  route 8.193ns (61.923%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.541 r  soc_inst/cpu_inst/regf_reg_1_i_177/O
                         net (fo=1, routed)           0.670    11.211    soc_inst/cpu_inst/regf_reg_1_i_177_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.335 r  soc_inst/cpu_inst/regf_reg_1_i_51/O
                         net (fo=1, routed)           0.455    11.790    soc_inst/cpu_inst/regf_reg_1_i_51_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.124    11.914 r  soc_inst/cpu_inst/regf_reg_1_i_9/O
                         net (fo=2, routed)           0.640    12.554    soc_inst/cpu_inst/wback[13]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 5.038ns (38.098%)  route 8.186ns (61.902%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.541 r  soc_inst/cpu_inst/regf_reg_1_i_177/O
                         net (fo=1, routed)           0.670    11.211    soc_inst/cpu_inst/regf_reg_1_i_177_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.335 r  soc_inst/cpu_inst/regf_reg_1_i_51/O
                         net (fo=1, routed)           0.455    11.790    soc_inst/cpu_inst/regf_reg_1_i_51_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.124    11.914 r  soc_inst/cpu_inst/regf_reg_1_i_9/O
                         net (fo=2, routed)           0.632    12.547    soc_inst/cpu_inst/wback[13]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  7.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.333 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/Q
                         net (fo=1, routed)           0.108    -0.224    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[8]
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.045    -0.179 r  soc_inst/uart_inst/iface/rr[rdata][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    soc_inst/uart_inst/iface/rn[rdata][8]
    SLICE_X6Y37          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.942    -0.731    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y37          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][8]/C
                         clock pessimism              0.249    -0.483    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.121    -0.362    soc_inst/uart_inst/iface/rr_reg[rdata][8]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.670    -0.494    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y49          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/Q
                         net (fo=2, routed)           0.133    -0.220    soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.060 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.059    soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.005 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.005    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105    -0.189    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Communications/instruction_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.599    -0.565    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.308    soc_inst/spi_inst/Communications/in12[7]
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.071    -0.494    soc_inst/spi_inst/Communications/instruction_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X4Y38          FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/Q
                         net (fo=2, routed)           0.117    -0.239    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]_1[8]
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.944    -0.729    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                         clock pessimism              0.249    -0.481    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.052    -0.429    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/C
                            (rising edge-triggered cell FDSE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/D
                            (rising edge-triggered cell FDSE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.668    -0.496    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X1Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.355 r  soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/Q
                         net (fo=8, routed)           0.144    -0.210    soc_inst/uart_inst/core/rxp/rr_reg[bits][0]_0
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.045    -0.165 r  soc_inst/uart_inst/core/rxp/rr[bits][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    soc_inst/uart_inst/core/rxp/rr[bits][2]_i_1_n_0
    SLICE_X2Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.945    -0.728    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X2Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X2Y38          FDSE (Hold_fdse_C_D)         0.120    -0.360    soc_inst/uart_inst/core/rxp/rr_reg[bits][2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.670    -0.494    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y49          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/Q
                         net (fo=2, routed)           0.133    -0.220    soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.060 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.059    soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.006 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105    -0.189    soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.292%)  route 0.150ns (44.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.605    -0.559    soc_inst/spi_inst/Controller/clkout
    SLICE_X3Y98          FDCE                                         r  soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/Q
                         net (fo=5, routed)           0.150    -0.268    soc_inst/spi_inst/Controller/axis_addr_SPI[29]
    SLICE_X4Y98          LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.223    soc_inst/spi_inst/Controller/FSM_onehot_state_reg[0]_i_1__0_n_0
    SLICE_X4Y98          FDPE                                         r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/spi_inst/Controller/clkout
    SLICE_X4Y98          FDPE                                         r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X4Y98          FDPE (Hold_fdpe_C_D)         0.092    -0.431    soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Controller/enable_down_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.605    -0.559    soc_inst/spi_inst/Controller/clkout
    SLICE_X2Y98          FDCE                                         r  soc_inst/spi_inst/Controller/enable_down_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.148    -0.411 f  soc_inst/spi_inst/Controller/enable_down_reg_reg/Q
                         net (fo=9, routed)           0.088    -0.323    soc_inst/spi_inst/Communications/enable_down_SPI
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.098    -0.225 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    soc_inst/spi_inst/Communications/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X2Y98          FDPE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.878    -0.795    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y98          FDPE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y98          FDPE (Hold_fdpe_C_D)         0.121    -0.438    soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.046%)  route 0.159ns (52.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.665    -0.499    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X4Y36          FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  soc_inst/uart_inst/core/rxp/rr_reg[data][0]/Q
                         net (fo=1, routed)           0.159    -0.199    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]_1[0]
    SLICE_X7Y36          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.941    -0.732    soc_inst/uart_inst/iface/clkout
    SLICE_X7Y36          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.070    -0.414    soc_inst/uart_inst/iface/rr_reg[mmap][2][0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[parity]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/Q
                         net (fo=2, routed)           0.122    -0.234    soc_inst/uart_inst/core/txp/rr_reg[data_n_0_][0]
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.045    -0.189 r  soc_inst/uart_inst/core/txp/rr[parity]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.189    soc_inst/uart_inst/core/txp/rr[parity]_i_1__0_n_0
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.944    -0.729    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/C
                         clock pessimism              0.233    -0.497    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.092    -0.405    soc_inst/uart_inst/core/txp/rr_reg[parity]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout_mmcm_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y16     soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y16     soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y17     soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y17     soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X0Y6      soc_inst/mem_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X0Y7      soc_inst/mem_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X0Y9      soc_inst/mem_inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X0Y10     soc_inst/mem_inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.833      18.257     RAMB36_X0Y6      soc_inst/mem_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.833      18.257     RAMB36_X0Y7      soc_inst/mem_inst/mem_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y39      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y39      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X13Y42     soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X13Y42     soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y40      soc_inst/cpu_inst/instr_reg[funct3][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y40      soc_inst/cpu_inst/instr_reg[funct3][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y39      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y39      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X13Y42     soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X13Y42     soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y40     soc_inst/cpu_inst/instr_reg[funct3][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y40      soc_inst/cpu_inst/instr_reg[funct3][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y40      soc_inst/cpu_inst/instr_reg[funct3][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout_mmcm_1
  To Clock:  clkout_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.408ns  (logic 5.234ns (39.038%)  route 8.174ns (60.962%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.206     9.978    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.116    10.094 r  soc_inst/cpu_inst/instr[rs1][4]_i_1/O
                         net (fo=5, routed)           0.956    11.050    soc_inst/cpu_inst/master_up[rdata][19]
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.328    11.378 r  soc_inst/cpu_inst/regf_reg_1_i_139/O
                         net (fo=1, routed)           0.402    11.780    soc_inst/cpu_inst/regf_reg_1_i_139_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_35/O
                         net (fo=2, routed)           0.826    12.730    soc_inst/cpu_inst/wback[19]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.395ns  (logic 5.038ns (37.612%)  route 8.357ns (62.388%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.154     9.926    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.050 r  soc_inst/cpu_inst/instr[rs2][2]_i_1/O
                         net (fo=5, routed)           0.895    10.946    soc_inst/cpu_inst/master_up[rdata][22]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.124    11.070 r  soc_inst/cpu_inst/regf_reg_1_i_129/O
                         net (fo=1, routed)           0.619    11.689    soc_inst/cpu_inst/regf_reg_1_i_129_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I3_O)        0.124    11.813 r  soc_inst/cpu_inst/regf_reg_1_i_32/O
                         net (fo=2, routed)           0.905    12.718    soc_inst/cpu_inst/wback[22]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.344ns  (logic 5.234ns (39.223%)  route 8.110ns (60.777%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.206     9.978    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.116    10.094 r  soc_inst/cpu_inst/instr[rs1][4]_i_1/O
                         net (fo=5, routed)           0.956    11.050    soc_inst/cpu_inst/master_up[rdata][19]
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.328    11.378 r  soc_inst/cpu_inst/regf_reg_1_i_139/O
                         net (fo=1, routed)           0.402    11.780    soc_inst/cpu_inst/regf_reg_1_i_139_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_35/O
                         net (fo=2, routed)           0.763    12.667    soc_inst/cpu_inst/wback[19]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.329ns  (logic 5.234ns (39.267%)  route 8.095ns (60.733%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.162    10.800    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.116    10.916 f  soc_inst/cpu_inst/regf_reg_1_i_116/O
                         net (fo=1, routed)           0.660    11.576    soc_inst/cpu_inst/regf_reg_1_i_116_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.328    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_28/O
                         net (fo=2, routed)           0.748    12.652    soc_inst/cpu_inst/wback[26]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.274ns  (logic 5.234ns (39.430%)  route 8.040ns (60.570%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.162    10.800    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.116    10.916 f  soc_inst/cpu_inst/regf_reg_1_i_116/O
                         net (fo=1, routed)           0.660    11.576    soc_inst/cpu_inst/regf_reg_1_i_116_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.328    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_28/O
                         net (fo=2, routed)           0.692    12.597    soc_inst/cpu_inst/wback[26]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 5.038ns (37.972%)  route 8.230ns (62.028%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.150    10.788    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I0_O)        0.124    10.912 f  soc_inst/cpu_inst/regf_reg_1_i_120/O
                         net (fo=1, routed)           0.737    11.649    soc_inst/cpu_inst/regf_reg_1_i_120_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.773 r  soc_inst/cpu_inst/regf_reg_1_i_29/O
                         net (fo=2, routed)           0.818    12.590    soc_inst/cpu_inst/wback[25]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.933ns  (logic 5.142ns (39.760%)  route 7.791ns (60.240%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 19.547 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.154     9.926    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.150    10.076 r  soc_inst/cpu_inst/instr[rs2][4]_i_1/O
                         net (fo=5, routed)           0.918    10.994    soc_inst/cpu_inst/master_up[rdata][24]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.326    11.320 r  soc_inst/cpu_inst/regf_reg_1_i_2/O
                         net (fo=1, routed)           0.936    12.255    soc_inst/cpu_inst/instn[rs2][4]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.734    19.547    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                         clock pessimism              0.587    20.134    
                         clock uncertainty           -0.141    19.993    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    19.427    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.427    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 5.268ns (39.811%)  route 7.965ns (60.189%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.150    10.567 r  soc_inst/cpu_inst/regf_reg_1_i_182/O
                         net (fo=1, routed)           0.455    11.022    soc_inst/cpu_inst/regf_reg_1_i_182_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.328    11.350 r  soc_inst/cpu_inst/regf_reg_1_i_54/O
                         net (fo=1, routed)           0.315    11.665    soc_inst/cpu_inst/regf_reg_1_i_54_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124    11.789 r  soc_inst/cpu_inst/regf_reg_1_i_10/O
                         net (fo=2, routed)           0.767    12.555    soc_inst/cpu_inst/wback[12]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.194ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 5.038ns (38.077%)  route 8.193ns (61.923%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.541 r  soc_inst/cpu_inst/regf_reg_1_i_177/O
                         net (fo=1, routed)           0.670    11.211    soc_inst/cpu_inst/regf_reg_1_i_177_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.335 r  soc_inst/cpu_inst/regf_reg_1_i_51/O
                         net (fo=1, routed)           0.455    11.790    soc_inst/cpu_inst/regf_reg_1_i_51_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.124    11.914 r  soc_inst/cpu_inst/regf_reg_1_i_9/O
                         net (fo=2, routed)           0.640    12.554    soc_inst/cpu_inst/wback[13]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  7.194    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 5.038ns (38.098%)  route 8.186ns (61.902%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.541 r  soc_inst/cpu_inst/regf_reg_1_i_177/O
                         net (fo=1, routed)           0.670    11.211    soc_inst/cpu_inst/regf_reg_1_i_177_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.335 r  soc_inst/cpu_inst/regf_reg_1_i_51/O
                         net (fo=1, routed)           0.455    11.790    soc_inst/cpu_inst/regf_reg_1_i_51_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.124    11.914 r  soc_inst/cpu_inst/regf_reg_1_i_9/O
                         net (fo=2, routed)           0.632    12.547    soc_inst/cpu_inst/wback[13]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  7.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.333 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/Q
                         net (fo=1, routed)           0.108    -0.224    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[8]
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.045    -0.179 r  soc_inst/uart_inst/iface/rr[rdata][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    soc_inst/uart_inst/iface/rn[rdata][8]
    SLICE_X6Y37          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.942    -0.731    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y37          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][8]/C
                         clock pessimism              0.249    -0.483    
                         clock uncertainty            0.141    -0.341    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.121    -0.220    soc_inst/uart_inst/iface/rr_reg[rdata][8]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.670    -0.494    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y49          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/Q
                         net (fo=2, routed)           0.133    -0.220    soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.060 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.059    soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.005 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.005    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/C
                         clock pessimism              0.504    -0.294    
                         clock uncertainty            0.141    -0.153    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105    -0.048    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Communications/instruction_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.599    -0.565    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.308    soc_inst/spi_inst/Communications/in12[7]
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.141    -0.424    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.071    -0.353    soc_inst/spi_inst/Communications/instruction_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X4Y38          FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/Q
                         net (fo=2, routed)           0.117    -0.239    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]_1[8]
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.944    -0.729    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.141    -0.339    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.052    -0.287    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/C
                            (rising edge-triggered cell FDSE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/D
                            (rising edge-triggered cell FDSE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.668    -0.496    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X1Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.355 r  soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/Q
                         net (fo=8, routed)           0.144    -0.210    soc_inst/uart_inst/core/rxp/rr_reg[bits][0]_0
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.045    -0.165 r  soc_inst/uart_inst/core/rxp/rr[bits][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    soc_inst/uart_inst/core/rxp/rr[bits][2]_i_1_n_0
    SLICE_X2Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.945    -0.728    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X2Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.141    -0.338    
    SLICE_X2Y38          FDSE (Hold_fdse_C_D)         0.120    -0.218    soc_inst/uart_inst/core/rxp/rr_reg[bits][2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.670    -0.494    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y49          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/Q
                         net (fo=2, routed)           0.133    -0.220    soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.060 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.059    soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.006 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/C
                         clock pessimism              0.504    -0.294    
                         clock uncertainty            0.141    -0.153    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105    -0.048    soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.292%)  route 0.150ns (44.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.605    -0.559    soc_inst/spi_inst/Controller/clkout
    SLICE_X3Y98          FDCE                                         r  soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/Q
                         net (fo=5, routed)           0.150    -0.268    soc_inst/spi_inst/Controller/axis_addr_SPI[29]
    SLICE_X4Y98          LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.223    soc_inst/spi_inst/Controller/FSM_onehot_state_reg[0]_i_1__0_n_0
    SLICE_X4Y98          FDPE                                         r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/spi_inst/Controller/clkout
    SLICE_X4Y98          FDPE                                         r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.141    -0.382    
    SLICE_X4Y98          FDPE (Hold_fdpe_C_D)         0.092    -0.290    soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Controller/enable_down_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.605    -0.559    soc_inst/spi_inst/Controller/clkout
    SLICE_X2Y98          FDCE                                         r  soc_inst/spi_inst/Controller/enable_down_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.148    -0.411 f  soc_inst/spi_inst/Controller/enable_down_reg_reg/Q
                         net (fo=9, routed)           0.088    -0.323    soc_inst/spi_inst/Communications/enable_down_SPI
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.098    -0.225 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    soc_inst/spi_inst/Communications/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X2Y98          FDPE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.878    -0.795    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y98          FDPE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.141    -0.418    
    SLICE_X2Y98          FDPE (Hold_fdpe_C_D)         0.121    -0.297    soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.046%)  route 0.159ns (52.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.665    -0.499    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X4Y36          FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  soc_inst/uart_inst/core/rxp/rr_reg[data][0]/Q
                         net (fo=1, routed)           0.159    -0.199    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]_1[0]
    SLICE_X7Y36          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.941    -0.732    soc_inst/uart_inst/iface/clkout
    SLICE_X7Y36          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.141    -0.342    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.070    -0.272    soc_inst/uart_inst/iface/rr_reg[mmap][2][0]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[parity]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/Q
                         net (fo=2, routed)           0.122    -0.234    soc_inst/uart_inst/core/txp/rr_reg[data_n_0_][0]
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.045    -0.189 r  soc_inst/uart_inst/core/txp/rr[parity]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.189    soc_inst/uart_inst/core/txp/rr[parity]_i_1__0_n_0
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.944    -0.729    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/C
                         clock pessimism              0.233    -0.497    
                         clock uncertainty            0.141    -0.355    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.092    -0.263    soc_inst/uart_inst/core/txp/rr_reg[parity]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clkout_mmcm
  To Clock:  clkout_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        7.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.408ns  (logic 5.234ns (39.038%)  route 8.174ns (60.962%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.206     9.978    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.116    10.094 r  soc_inst/cpu_inst/instr[rs1][4]_i_1/O
                         net (fo=5, routed)           0.956    11.050    soc_inst/cpu_inst/master_up[rdata][19]
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.328    11.378 r  soc_inst/cpu_inst/regf_reg_1_i_139/O
                         net (fo=1, routed)           0.402    11.780    soc_inst/cpu_inst/regf_reg_1_i_139_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_35/O
                         net (fo=2, routed)           0.826    12.730    soc_inst/cpu_inst/wback[19]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.395ns  (logic 5.038ns (37.612%)  route 8.357ns (62.388%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.154     9.926    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.050 r  soc_inst/cpu_inst/instr[rs2][2]_i_1/O
                         net (fo=5, routed)           0.895    10.946    soc_inst/cpu_inst/master_up[rdata][22]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.124    11.070 r  soc_inst/cpu_inst/regf_reg_1_i_129/O
                         net (fo=1, routed)           0.619    11.689    soc_inst/cpu_inst/regf_reg_1_i_129_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I3_O)        0.124    11.813 r  soc_inst/cpu_inst/regf_reg_1_i_32/O
                         net (fo=2, routed)           0.905    12.718    soc_inst/cpu_inst/wback[22]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.344ns  (logic 5.234ns (39.223%)  route 8.110ns (60.777%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.206     9.978    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.116    10.094 r  soc_inst/cpu_inst/instr[rs1][4]_i_1/O
                         net (fo=5, routed)           0.956    11.050    soc_inst/cpu_inst/master_up[rdata][19]
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.328    11.378 r  soc_inst/cpu_inst/regf_reg_1_i_139/O
                         net (fo=1, routed)           0.402    11.780    soc_inst/cpu_inst/regf_reg_1_i_139_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_35/O
                         net (fo=2, routed)           0.763    12.667    soc_inst/cpu_inst/wback[19]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.329ns  (logic 5.234ns (39.267%)  route 8.095ns (60.733%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.162    10.800    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.116    10.916 f  soc_inst/cpu_inst/regf_reg_1_i_116/O
                         net (fo=1, routed)           0.660    11.576    soc_inst/cpu_inst/regf_reg_1_i_116_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.328    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_28/O
                         net (fo=2, routed)           0.748    12.652    soc_inst/cpu_inst/wback[26]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.274ns  (logic 5.234ns (39.430%)  route 8.040ns (60.570%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.162    10.800    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.116    10.916 f  soc_inst/cpu_inst/regf_reg_1_i_116/O
                         net (fo=1, routed)           0.660    11.576    soc_inst/cpu_inst/regf_reg_1_i_116_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.328    11.904 r  soc_inst/cpu_inst/regf_reg_1_i_28/O
                         net (fo=2, routed)           0.692    12.597    soc_inst/cpu_inst/wback[26]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 5.038ns (37.972%)  route 8.230ns (62.028%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.947     8.964    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  soc_inst/cpu_inst/regf_reg_1_i_323/O
                         net (fo=3, routed)           0.426     9.514    soc_inst/cpu_inst/regf_reg_1_i_323_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.638 f  soc_inst/cpu_inst/regf_reg_1_i_242/O
                         net (fo=21, routed)          1.150    10.788    soc_inst/cpu_inst/regf_reg_1_i_242_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I0_O)        0.124    10.912 f  soc_inst/cpu_inst/regf_reg_1_i_120/O
                         net (fo=1, routed)           0.737    11.649    soc_inst/cpu_inst/regf_reg_1_i_120_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I4_O)        0.124    11.773 r  soc_inst/cpu_inst/regf_reg_1_i_29/O
                         net (fo=2, routed)           0.818    12.590    soc_inst/cpu_inst/wback[25]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.933ns  (logic 5.142ns (39.760%)  route 7.791ns (60.240%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 19.547 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.154     9.926    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.150    10.076 r  soc_inst/cpu_inst/instr[rs2][4]_i_1/O
                         net (fo=5, routed)           0.918    10.994    soc_inst/cpu_inst/master_up[rdata][24]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.326    11.320 r  soc_inst/cpu_inst/regf_reg_1_i_2/O
                         net (fo=1, routed)           0.936    12.255    soc_inst/cpu_inst/instn[rs2][4]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.734    19.547    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                         clock pessimism              0.587    20.134    
                         clock uncertainty           -0.141    19.993    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    19.427    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.427    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 5.268ns (39.811%)  route 7.965ns (60.189%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.150    10.567 r  soc_inst/cpu_inst/regf_reg_1_i_182/O
                         net (fo=1, routed)           0.455    11.022    soc_inst/cpu_inst/regf_reg_1_i_182_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.328    11.350 r  soc_inst/cpu_inst/regf_reg_1_i_54/O
                         net (fo=1, routed)           0.315    11.665    soc_inst/cpu_inst/regf_reg_1_i_54_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124    11.789 r  soc_inst/cpu_inst/regf_reg_1_i_10/O
                         net (fo=2, routed)           0.767    12.555    soc_inst/cpu_inst/wback[12]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.194ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 5.038ns (38.077%)  route 8.193ns (61.923%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.541 r  soc_inst/cpu_inst/regf_reg_1_i_177/O
                         net (fo=1, routed)           0.670    11.211    soc_inst/cpu_inst/regf_reg_1_i_177_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.335 r  soc_inst/cpu_inst/regf_reg_1_i_51/O
                         net (fo=1, routed)           0.455    11.790    soc_inst/cpu_inst/regf_reg_1_i_51_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.124    11.914 r  soc_inst/cpu_inst/regf_reg_1_i_9/O
                         net (fo=2, routed)           0.640    12.554    soc_inst/cpu_inst/wback[13]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  7.194    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 5.038ns (38.098%)  route 8.186ns (61.902%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[8]
                         net (fo=26, routed)          1.131     2.908    soc_inst/cpu_inst/rs1[8]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     3.032 r  soc_inst/cpu_inst/mem_reg_0_i_35/O
                         net (fo=1, routed)           0.000     3.032    soc_inst/cpu_inst/mem_reg_0_i_35_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.545 r  soc_inst/cpu_inst/mem_reg_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.545    soc_inst/cpu_inst/mem_reg_0_i_19_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.662 r  soc_inst/cpu_inst/mem_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.662    soc_inst/cpu_inst/mem_reg_0_i_17_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.779 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.779    soc_inst/cpu_inst/instr_reg[rd][4]_i_22_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.896 r  soc_inst/cpu_inst/regf_reg_1_i_309/CO[3]
                         net (fo=1, routed)           0.001     3.897    soc_inst/cpu_inst/regf_reg_1_i_309_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.212 f  soc_inst/cpu_inst/regf_reg_1_i_464/O[3]
                         net (fo=1, routed)           0.851     5.062    soc_inst/cpu_inst/lsaddr0[27]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.307     5.369 f  soc_inst/cpu_inst/regf_reg_1_i_303/O
                         net (fo=2, routed)           0.900     6.270    soc_inst/cpu_inst/master_dn[addr][27]
    SLICE_X7Y53          LUT4 (Prop_lut4_I1_O)        0.152     6.422 f  soc_inst/cpu_inst/regf_reg_1_i_153/O
                         net (fo=5, routed)           1.269     7.691    soc_inst/cpu_inst/regf_reg_1_i_153_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.326     8.017 r  soc_inst/cpu_inst/instr[rd][4]_i_4/O
                         net (fo=30, routed)          0.631     8.648    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  soc_inst/cpu_inst/regf_reg_1_i_40/O
                         net (fo=43, routed)          1.645    10.417    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.124    10.541 r  soc_inst/cpu_inst/regf_reg_1_i_177/O
                         net (fo=1, routed)           0.670    11.211    soc_inst/cpu_inst/regf_reg_1_i_177_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.335 r  soc_inst/cpu_inst/regf_reg_1_i_51/O
                         net (fo=1, routed)           0.455    11.790    soc_inst/cpu_inst/regf_reg_1_i_51_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.124    11.914 r  soc_inst/cpu_inst/regf_reg_1_i_9/O
                         net (fo=2, routed)           0.632    12.547    soc_inst/cpu_inst/wback[13]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  7.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164    -0.333 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/Q
                         net (fo=1, routed)           0.108    -0.224    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[8]
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.045    -0.179 r  soc_inst/uart_inst/iface/rr[rdata][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    soc_inst/uart_inst/iface/rn[rdata][8]
    SLICE_X6Y37          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.942    -0.731    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y37          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][8]/C
                         clock pessimism              0.249    -0.483    
                         clock uncertainty            0.141    -0.341    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.121    -0.220    soc_inst/uart_inst/iface/rr_reg[rdata][8]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.670    -0.494    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y49          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/Q
                         net (fo=2, routed)           0.133    -0.220    soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.060 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.059    soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.005 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.005    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]/C
                         clock pessimism              0.504    -0.294    
                         clock uncertainty            0.141    -0.153    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105    -0.048    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Communications/instruction_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.599    -0.565    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.308    soc_inst/spi_inst/Communications/in12[7]
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.141    -0.424    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.071    -0.353    soc_inst/spi_inst/Communications/instruction_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X4Y38          FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/Q
                         net (fo=2, routed)           0.117    -0.239    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]_1[8]
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.944    -0.729    soc_inst/uart_inst/iface/clkout
    SLICE_X6Y38          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.141    -0.339    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.052    -0.287    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/C
                            (rising edge-triggered cell FDSE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/D
                            (rising edge-triggered cell FDSE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.668    -0.496    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X1Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.355 r  soc_inst/uart_inst/core/rxp/rr_reg[bits][0]/Q
                         net (fo=8, routed)           0.144    -0.210    soc_inst/uart_inst/core/rxp/rr_reg[bits][0]_0
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.045    -0.165 r  soc_inst/uart_inst/core/rxp/rr[bits][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    soc_inst/uart_inst/core/rxp/rr[bits][2]_i_1_n_0
    SLICE_X2Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.945    -0.728    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X2Y38          FDSE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[bits][2]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.141    -0.338    
    SLICE_X2Y38          FDSE (Hold_fdse_C_D)         0.120    -0.218    soc_inst/uart_inst/core/rxp/rr_reg[bits][2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.670    -0.494    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y49          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]/Q
                         net (fo=2, routed)           0.133    -0.220    soc_inst/uart_inst/core/txp/rr_reg[prescaler][14]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.060 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.059    soc_inst/uart_inst/core/txp/rr_reg[prescaler][12]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.006 r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.006    soc_inst/uart_inst/core/txp/rr_reg[prescaler][16]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/uart_inst/core/txp/clkout
    SLICE_X4Y50          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]/C
                         clock pessimism              0.504    -0.294    
                         clock uncertainty            0.141    -0.153    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105    -0.048    soc_inst/uart_inst/core/txp/rr_reg[prescaler][18]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.292%)  route 0.150ns (44.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.605    -0.559    soc_inst/spi_inst/Controller/clkout
    SLICE_X3Y98          FDCE                                         r  soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  soc_inst/spi_inst/Controller/axis_addr_reg_reg[29]/Q
                         net (fo=5, routed)           0.150    -0.268    soc_inst/spi_inst/Controller/axis_addr_SPI[29]
    SLICE_X4Y98          LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.223    soc_inst/spi_inst/Controller/FSM_onehot_state_reg[0]_i_1__0_n_0
    SLICE_X4Y98          FDPE                                         r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.875    -0.798    soc_inst/spi_inst/Controller/clkout
    SLICE_X4Y98          FDPE                                         r  soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.141    -0.382    
    SLICE_X4Y98          FDPE (Hold_fdpe_C_D)         0.092    -0.290    soc_inst/spi_inst/Controller/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Controller/enable_down_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.605    -0.559    soc_inst/spi_inst/Controller/clkout
    SLICE_X2Y98          FDCE                                         r  soc_inst/spi_inst/Controller/enable_down_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.148    -0.411 f  soc_inst/spi_inst/Controller/enable_down_reg_reg/Q
                         net (fo=9, routed)           0.088    -0.323    soc_inst/spi_inst/Communications/enable_down_SPI
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.098    -0.225 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    soc_inst/spi_inst/Communications/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X2Y98          FDPE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.878    -0.795    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y98          FDPE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.141    -0.418    
    SLICE_X2Y98          FDPE (Hold_fdpe_C_D)         0.121    -0.297    soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.046%)  route 0.159ns (52.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.665    -0.499    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X4Y36          FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  soc_inst/uart_inst/core/rxp/rr_reg[data][0]/Q
                         net (fo=1, routed)           0.159    -0.199    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]_1[0]
    SLICE_X7Y36          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.941    -0.732    soc_inst/uart_inst/iface/clkout
    SLICE_X7Y36          FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][0]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.141    -0.342    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.070    -0.272    soc_inst/uart_inst/iface/rr_reg[mmap][2][0]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[parity]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.667    -0.497    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/Q
                         net (fo=2, routed)           0.122    -0.234    soc_inst/uart_inst/core/txp/rr_reg[data_n_0_][0]
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.045    -0.189 r  soc_inst/uart_inst/core/txp/rr[parity]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.189    soc_inst/uart_inst/core/txp/rr[parity]_i_1__0_n_0
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.944    -0.729    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y39          FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/C
                         clock pessimism              0.233    -0.497    
                         clock uncertainty            0.141    -0.355    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.092    -0.263    soc_inst/uart_inst/core/txp/rr_reg[parity]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.074    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mmcm
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.389ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    mmcm_inst/inst/clkin_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    mmcm_inst/inst/clkfbout_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  mmcm_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    mmcm_inst/inst/clkfbout_buf_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.389ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkfbout_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    mmcm_inst/inst/clkfbout_buf_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mmcm_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    mmcm_inst/inst/clkin_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    mmcm_inst/inst/clkfbout_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  mmcm_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    mmcm_inst/inst/clkfbout_buf_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkfbout_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    mmcm_inst/inst/clkfbout_buf_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout_mmcm
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.327ns  (logic 4.633ns (37.588%)  route 7.693ns (62.412%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.896    -0.644    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y40          FDRE                                         r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.225 f  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/Q
                         net (fo=25, routed)          1.142     0.917    soc_inst/uart_inst/iface/tx_OBUF_inst_i_1[0]
    SLICE_X5Y40          LUT5 (Prop_lut5_I0_O)        0.327     1.244 r  soc_inst/uart_inst/iface/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.266     1.509    soc_inst/uart_inst/core/txp/tx
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     1.841 r  soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.286     8.128    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.683 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.683    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.365ns  (logic 4.544ns (48.526%)  route 4.820ns (51.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.710    -0.830    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y101         FDCE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518    -0.312 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.281     0.969    soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     1.093 r  soc_inst/spi_inst/Communications/mosi_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.730     1.823    soc_inst/spi_inst/Communications/mosi_OBUF_inst_i_2_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.153     1.976 r  soc_inst/spi_inst/Communications/mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.809     4.785    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.749     8.534 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     8.534    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 4.180ns (51.309%)  route 3.967ns (48.691%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.726    -0.814    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y98          FDPE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDPE (Prop_fdpe_C_Q)         0.518    -0.296 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=16, routed)          1.325     1.029    soc_inst/spi_inst/Communications/Q[0]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.124     1.153 r  soc_inst/spi_inst/Communications/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.642     3.795    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     7.334 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     7.334    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/cr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 4.307ns (57.934%)  route 3.127ns (42.066%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.710    -0.830    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y102         FDRE                                         r  soc_inst/spi_inst/Communications/cr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.478    -0.352 r  soc_inst/spi_inst/Communications/cr_reg_reg[3]/Q
                         net (fo=3, routed)           0.833     0.481    soc_inst/spi_inst/Communications/cr_reg[3]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.301     0.782 r  soc_inst/spi_inst/Communications/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.294     3.076    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.528     6.604 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.604    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.438ns (64.264%)  route 0.799ns (35.736%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.599    -0.565    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y101         FDCE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=14, routed)          0.202    -0.199    soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X1Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.154 r  soc_inst/spi_inst/Communications/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.597     0.443    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     1.672 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.672    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.448ns (59.862%)  route 0.971ns (40.138%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.599    -0.565    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y101         FDCE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.231    -0.171    soc_inst/spi_inst/Communications/enable_Serial
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.045    -0.126 r  soc_inst/spi_inst/Communications/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.740     0.615    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     1.854 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.854    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.518ns (59.720%)  route 1.024ns (40.280%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.599    -0.565    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y101         FDCE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.231    -0.171    soc_inst/spi_inst/Communications/enable_Serial
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.043    -0.128 r  soc_inst/spi_inst/Communications/mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.793     0.666    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.311     1.977 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.977    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.120ns  (logic 1.442ns (34.998%)  route 2.678ns (65.002%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.668    -0.496    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y40          FDRE                                         r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/Q
                         net (fo=7, routed)           0.158    -0.197    soc_inst/uart_inst/core/txp/rr_reg[state][0]
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.045    -0.152 r  soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.520     2.368    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.624 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.624    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout_mmcm_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.327ns  (logic 4.633ns (37.588%)  route 7.693ns (62.412%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.896    -0.644    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y40          FDRE                                         r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.225 f  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/Q
                         net (fo=25, routed)          1.142     0.917    soc_inst/uart_inst/iface/tx_OBUF_inst_i_1[0]
    SLICE_X5Y40          LUT5 (Prop_lut5_I0_O)        0.327     1.244 r  soc_inst/uart_inst/iface/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.266     1.509    soc_inst/uart_inst/core/txp/tx
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     1.841 r  soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.286     8.128    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.683 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.683    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.365ns  (logic 4.544ns (48.526%)  route 4.820ns (51.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.710    -0.830    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y101         FDCE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518    -0.312 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.281     0.969    soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     1.093 r  soc_inst/spi_inst/Communications/mosi_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.730     1.823    soc_inst/spi_inst/Communications/mosi_OBUF_inst_i_2_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.153     1.976 r  soc_inst/spi_inst/Communications/mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.809     4.785    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.749     8.534 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     8.534    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 4.180ns (51.309%)  route 3.967ns (48.691%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.726    -0.814    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y98          FDPE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDPE (Prop_fdpe_C_Q)         0.518    -0.296 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=16, routed)          1.325     1.029    soc_inst/spi_inst/Communications/Q[0]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.124     1.153 r  soc_inst/spi_inst/Communications/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.642     3.795    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     7.334 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     7.334    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/cr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 4.307ns (57.934%)  route 3.127ns (42.066%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.710    -0.830    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y102         FDRE                                         r  soc_inst/spi_inst/Communications/cr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.478    -0.352 r  soc_inst/spi_inst/Communications/cr_reg_reg[3]/Q
                         net (fo=3, routed)           0.833     0.481    soc_inst/spi_inst/Communications/cr_reg[3]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.301     0.782 r  soc_inst/spi_inst/Communications/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.294     3.076    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.528     6.604 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.604    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.438ns (64.264%)  route 0.799ns (35.736%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.599    -0.565    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y101         FDCE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=14, routed)          0.202    -0.199    soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X1Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.154 r  soc_inst/spi_inst/Communications/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.597     0.443    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     1.672 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.672    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.448ns (59.862%)  route 0.971ns (40.138%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.599    -0.565    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y101         FDCE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.231    -0.171    soc_inst/spi_inst/Communications/enable_Serial
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.045    -0.126 r  soc_inst/spi_inst/Communications/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.740     0.615    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     1.854 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.854    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.518ns (59.720%)  route 1.024ns (40.280%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.599    -0.565    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y101         FDCE                                         r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  soc_inst/spi_inst/Communications/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.231    -0.171    soc_inst/spi_inst/Communications/enable_Serial
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.043    -0.128 r  soc_inst/spi_inst/Communications/mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.793     0.666    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.311     1.977 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.977    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.120ns  (logic 1.442ns (34.998%)  route 2.678ns (65.002%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.668    -0.496    soc_inst/uart_inst/core/txp/clkout
    SLICE_X5Y40          FDRE                                         r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/Q
                         net (fo=7, routed)           0.158    -0.197    soc_inst/uart_inst/core/txp/rr_reg[state][0]
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.045    -0.152 r  soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.520     2.368    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.624 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.624    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout_mmcm

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[iimm][0]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.330ns  (logic 1.624ns (17.406%)  route 7.706ns (82.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         5.043     9.330    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y44         FDCE                                         f  soc_inst/cpu_inst/instr_reg[iimm][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.692    -1.329    soc_inst/cpu_inst/clkout
    SLICE_X14Y44         FDCE                                         r  soc_inst/cpu_inst/instr_reg[iimm][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[rs2][0]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.330ns  (logic 1.624ns (17.406%)  route 7.706ns (82.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         5.043     9.330    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y44         FDCE                                         f  soc_inst/cpu_inst/instr_reg[rs2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.692    -1.329    soc_inst/cpu_inst/clkout
    SLICE_X14Y44         FDCE                                         r  soc_inst/cpu_inst/instr_reg[rs2][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[29]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.224ns  (logic 1.624ns (17.606%)  route 7.600ns (82.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.937     9.224    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X10Y52         FDCE                                         f  soc_inst/cpu_inst/pcr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.528    -1.492    soc_inst/cpu_inst/clkout
    SLICE_X10Y52         FDCE                                         r  soc_inst/cpu_inst/pcr_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[30]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.224ns  (logic 1.624ns (17.606%)  route 7.600ns (82.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.937     9.224    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X10Y52         FDCE                                         f  soc_inst/cpu_inst/pcr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.528    -1.492    soc_inst/cpu_inst/clkout
    SLICE_X10Y52         FDCE                                         r  soc_inst/cpu_inst/pcr_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[31]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.224ns  (logic 1.624ns (17.606%)  route 7.600ns (82.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.937     9.224    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X10Y52         FDCE                                         f  soc_inst/cpu_inst/pcr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.528    -1.492    soc_inst/cpu_inst/clkout
    SLICE_X10Y52         FDCE                                         r  soc_inst/cpu_inst/pcr_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[iimm][1]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.190ns  (logic 1.624ns (17.672%)  route 7.566ns (82.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.903     9.190    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y43         FDCE                                         f  soc_inst/cpu_inst/instr_reg[iimm][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.692    -1.329    soc_inst/cpu_inst/clkout
    SLICE_X14Y43         FDCE                                         r  soc_inst/cpu_inst/instr_reg[iimm][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[rs2][1]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.190ns  (logic 1.624ns (17.672%)  route 7.566ns (82.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.903     9.190    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y43         FDCE                                         f  soc_inst/cpu_inst/instr_reg[rs2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.692    -1.329    soc_inst/cpu_inst/clkout
    SLICE_X14Y43         FDCE                                         r  soc_inst/cpu_inst/instr_reg[rs2][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[iimm][30]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 1.624ns (17.770%)  route 7.515ns (82.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.852     9.139    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X15Y48         FDCE                                         f  soc_inst/cpu_inst/instr_reg[iimm][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.693    -1.328    soc_inst/cpu_inst/clkout
    SLICE_X15Y48         FDCE                                         r  soc_inst/cpu_inst/instr_reg[iimm][30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[iimm][6]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 1.624ns (17.770%)  route 7.515ns (82.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.852     9.139    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y48         FDCE                                         f  soc_inst/cpu_inst/instr_reg[iimm][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.693    -1.328    soc_inst/cpu_inst/clkout
    SLICE_X14Y48         FDCE                                         r  soc_inst/cpu_inst/instr_reg[iimm][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[iimm][7]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 1.624ns (17.770%)  route 7.515ns (82.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.852     9.139    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y48         FDCE                                         f  soc_inst/cpu_inst/instr_reg[iimm][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.693    -1.328    soc_inst/cpu_inst/clkout
    SLICE_X14Y48         FDCE                                         r  soc_inst/cpu_inst/instr_reg[iimm][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/fr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.323ns (23.652%)  route 1.041ns (76.348%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.041     1.316    soc_inst/spi_inst/Controller/rst_IBUF
    SLICE_X3Y101         LUT5 (Prop_lut5_I2_O)        0.048     1.364 r  soc_inst/spi_inst/Controller/fr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.364    soc_inst/spi_inst/Communications/fr_reg_reg[1]_0
    SLICE_X3Y101         FDRE                                         r  soc_inst/spi_inst/Communications/fr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y101         FDRE                                         r  soc_inst/spi_inst/Communications/fr_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.320ns (20.855%)  route 1.213ns (79.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.140     1.532    soc_inst/spi_inst/Communications/instruction_reg0
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.320ns (20.855%)  route 1.213ns (79.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.140     1.532    soc_inst/spi_inst/Communications/instruction_reg0
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.320ns (20.855%)  route 1.213ns (79.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.140     1.532    soc_inst/spi_inst/Communications/instruction_reg0
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.320ns (20.855%)  route 1.213ns (79.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.140     1.532    soc_inst/spi_inst/Communications/instruction_reg0
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.320ns (20.855%)  route 1.213ns (79.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.140     1.532    soc_inst/spi_inst/Communications/instruction_reg0
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/br_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.365ns (23.689%)  route 1.174ns (76.311%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/br_reg[2]_i_3/O
                         net (fo=3, routed)           0.101     1.494    soc_inst/spi_inst/Communications/br_reg0
    SLICE_X2Y100         LUT4 (Prop_lut4_I2_O)        0.045     1.539 r  soc_inst/spi_inst/Communications/br_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.539    soc_inst/spi_inst/Communications/br_reg[1]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  soc_inst/spi_inst/Communications/br_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y100         FDRE                                         r  soc_inst/spi_inst/Communications/br_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/br_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.369ns (23.887%)  route 1.174ns (76.113%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/br_reg[2]_i_3/O
                         net (fo=3, routed)           0.101     1.494    soc_inst/spi_inst/Communications/br_reg0
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.049     1.543 r  soc_inst/spi_inst/Communications/br_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.543    soc_inst/spi_inst/Communications/br_reg[2]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  soc_inst/spi_inst/Communications/br_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y100         FDRE                                         r  soc_inst/spi_inst/Communications/br_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/dr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.320ns (20.544%)  route 1.236ns (79.456%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.120     1.395    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.440 r  soc_inst/spi_inst/Communications/dr_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     1.556    soc_inst/spi_inst/Communications/dr_reg0
    SLICE_X2Y97          FDRE                                         r  soc_inst/spi_inst/Communications/dr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.878    -0.795    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y97          FDRE                                         r  soc_inst/spi_inst/Communications/dr_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/dr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.320ns (20.544%)  route 1.236ns (79.456%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.120     1.395    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.440 r  soc_inst/spi_inst/Communications/dr_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     1.556    soc_inst/spi_inst/Communications/dr_reg0
    SLICE_X2Y97          FDRE                                         r  soc_inst/spi_inst/Communications/dr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.878    -0.795    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y97          FDRE                                         r  soc_inst/spi_inst/Communications/dr_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout_mmcm_1

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[iimm][0]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.330ns  (logic 1.624ns (17.406%)  route 7.706ns (82.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         5.043     9.330    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y44         FDCE                                         f  soc_inst/cpu_inst/instr_reg[iimm][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.692    -1.329    soc_inst/cpu_inst/clkout
    SLICE_X14Y44         FDCE                                         r  soc_inst/cpu_inst/instr_reg[iimm][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[rs2][0]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.330ns  (logic 1.624ns (17.406%)  route 7.706ns (82.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         5.043     9.330    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y44         FDCE                                         f  soc_inst/cpu_inst/instr_reg[rs2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.692    -1.329    soc_inst/cpu_inst/clkout
    SLICE_X14Y44         FDCE                                         r  soc_inst/cpu_inst/instr_reg[rs2][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[29]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.224ns  (logic 1.624ns (17.606%)  route 7.600ns (82.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.937     9.224    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X10Y52         FDCE                                         f  soc_inst/cpu_inst/pcr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.528    -1.492    soc_inst/cpu_inst/clkout
    SLICE_X10Y52         FDCE                                         r  soc_inst/cpu_inst/pcr_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[30]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.224ns  (logic 1.624ns (17.606%)  route 7.600ns (82.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.937     9.224    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X10Y52         FDCE                                         f  soc_inst/cpu_inst/pcr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.528    -1.492    soc_inst/cpu_inst/clkout
    SLICE_X10Y52         FDCE                                         r  soc_inst/cpu_inst/pcr_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[31]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.224ns  (logic 1.624ns (17.606%)  route 7.600ns (82.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.937     9.224    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X10Y52         FDCE                                         f  soc_inst/cpu_inst/pcr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.528    -1.492    soc_inst/cpu_inst/clkout
    SLICE_X10Y52         FDCE                                         r  soc_inst/cpu_inst/pcr_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[iimm][1]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.190ns  (logic 1.624ns (17.672%)  route 7.566ns (82.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.903     9.190    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y43         FDCE                                         f  soc_inst/cpu_inst/instr_reg[iimm][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.692    -1.329    soc_inst/cpu_inst/clkout
    SLICE_X14Y43         FDCE                                         r  soc_inst/cpu_inst/instr_reg[iimm][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[rs2][1]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.190ns  (logic 1.624ns (17.672%)  route 7.566ns (82.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.903     9.190    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y43         FDCE                                         f  soc_inst/cpu_inst/instr_reg[rs2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.692    -1.329    soc_inst/cpu_inst/clkout
    SLICE_X14Y43         FDCE                                         r  soc_inst/cpu_inst/instr_reg[rs2][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[iimm][30]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 1.624ns (17.770%)  route 7.515ns (82.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.852     9.139    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X15Y48         FDCE                                         f  soc_inst/cpu_inst/instr_reg[iimm][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.693    -1.328    soc_inst/cpu_inst/clkout
    SLICE_X15Y48         FDCE                                         r  soc_inst/cpu_inst/instr_reg[iimm][30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[iimm][6]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 1.624ns (17.770%)  route 7.515ns (82.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.852     9.139    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y48         FDCE                                         f  soc_inst/cpu_inst/instr_reg[iimm][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.693    -1.328    soc_inst/cpu_inst/clkout
    SLICE_X14Y48         FDCE                                         r  soc_inst/cpu_inst/instr_reg[iimm][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/instr_reg[iimm][7]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 1.624ns (17.770%)  route 7.515ns (82.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.663     4.170    soc_inst/rst_IBUF
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.117     4.287 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         4.852     9.139    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_3
    SLICE_X14Y48         FDCE                                         f  soc_inst/cpu_inst/instr_reg[iimm][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         1.693    -1.328    soc_inst/cpu_inst/clkout
    SLICE_X14Y48         FDCE                                         r  soc_inst/cpu_inst/instr_reg[iimm][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/fr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.323ns (23.652%)  route 1.041ns (76.348%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.041     1.316    soc_inst/spi_inst/Controller/rst_IBUF
    SLICE_X3Y101         LUT5 (Prop_lut5_I2_O)        0.048     1.364 r  soc_inst/spi_inst/Controller/fr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.364    soc_inst/spi_inst/Communications/fr_reg_reg[1]_0
    SLICE_X3Y101         FDRE                                         r  soc_inst/spi_inst/Communications/fr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y101         FDRE                                         r  soc_inst/spi_inst/Communications/fr_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.320ns (20.855%)  route 1.213ns (79.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.140     1.532    soc_inst/spi_inst/Communications/instruction_reg0
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.320ns (20.855%)  route 1.213ns (79.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.140     1.532    soc_inst/spi_inst/Communications/instruction_reg0
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.320ns (20.855%)  route 1.213ns (79.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.140     1.532    soc_inst/spi_inst/Communications/instruction_reg0
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.320ns (20.855%)  route 1.213ns (79.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.140     1.532    soc_inst/spi_inst/Communications/instruction_reg0
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/instruction_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.320ns (20.855%)  route 1.213ns (79.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.140     1.532    soc_inst/spi_inst/Communications/instruction_reg0
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X3Y100         FDRE                                         r  soc_inst/spi_inst/Communications/instruction_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/br_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.365ns (23.689%)  route 1.174ns (76.311%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/br_reg[2]_i_3/O
                         net (fo=3, routed)           0.101     1.494    soc_inst/spi_inst/Communications/br_reg0
    SLICE_X2Y100         LUT4 (Prop_lut4_I2_O)        0.045     1.539 r  soc_inst/spi_inst/Communications/br_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.539    soc_inst/spi_inst/Communications/br_reg[1]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  soc_inst/spi_inst/Communications/br_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y100         FDRE                                         r  soc_inst/spi_inst/Communications/br_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/br_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.369ns (23.887%)  route 1.174ns (76.113%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.073     1.348    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.393 r  soc_inst/spi_inst/Communications/br_reg[2]_i_3/O
                         net (fo=3, routed)           0.101     1.494    soc_inst/spi_inst/Communications/br_reg0
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.049     1.543 r  soc_inst/spi_inst/Communications/br_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.543    soc_inst/spi_inst/Communications/br_reg[2]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  soc_inst/spi_inst/Communications/br_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.872    -0.801    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y100         FDRE                                         r  soc_inst/spi_inst/Communications/br_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/dr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.320ns (20.544%)  route 1.236ns (79.456%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.120     1.395    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.440 r  soc_inst/spi_inst/Communications/dr_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     1.556    soc_inst/spi_inst/Communications/dr_reg0
    SLICE_X2Y97          FDRE                                         r  soc_inst/spi_inst/Communications/dr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.878    -0.795    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y97          FDRE                                         r  soc_inst/spi_inst/Communications/dr_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/Communications/dr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.320ns (20.544%)  route 1.236ns (79.456%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.120     1.395    soc_inst/spi_inst/Communications/rst_IBUF
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.440 r  soc_inst/spi_inst/Communications/dr_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     1.556    soc_inst/spi_inst/Communications/dr_reg0
    SLICE_X2Y97          FDRE                                         r  soc_inst/spi_inst/Communications/dr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=286, routed)         0.878    -0.795    soc_inst/spi_inst/Communications/clkout
    SLICE_X2Y97          FDRE                                         r  soc_inst/spi_inst/Communications/dr_reg_reg[1]/C





