#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jul 24 19:17:24 2021
# Process ID: 27669
# Current directory: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_m03_regslice_0_synth_1
# Command line: vivado -log design_1_m03_regslice_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_m03_regslice_0.tcl
# Log file: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_m03_regslice_0_synth_1/design_1_m03_regslice_0.vds
# Journal file: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_m03_regslice_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_m03_regslice_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1496.746 ; gain = 0.000 ; free physical = 16445 ; free virtual = 48078
INFO: [Synth 8-638] synthesizing module 'design_1_m03_regslice_0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/synth/design_1_m03_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (2#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-256] done synthesizing module 'design_1_m03_regslice_0' (5#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/synth/design_1_m03_regslice_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1496.746 ; gain = 0.000 ; free physical = 16183 ; free virtual = 47817
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1496.746 ; gain = 0.000 ; free physical = 16300 ; free virtual = 47934
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2119.691 ; gain = 0.000 ; free physical = 12608 ; free virtual = 44255
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2119.691 ; gain = 622.945 ; free physical = 12328 ; free virtual = 43960
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2119.691 ; gain = 622.945 ; free physical = 12328 ; free virtual = 43960
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2119.691 ; gain = 622.945 ; free physical = 12328 ; free virtual = 43960
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2119.691 ; gain = 622.945 ; free physical = 12274 ; free virtual = 43907
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2119.691 ; gain = 622.945 ; free physical = 12135 ; free virtual = 43768
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:19 . Memory (MB): peak = 2733.668 ; gain = 1236.922 ; free physical = 3882 ; free virtual = 35515
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:19 . Memory (MB): peak = 2743.684 ; gain = 1246.938 ; free physical = 3876 ; free virtual = 35509
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:19 . Memory (MB): peak = 2753.707 ; gain = 1256.961 ; free physical = 3869 ; free virtual = 35502
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2753.707 ; gain = 1256.961 ; free physical = 3805 ; free virtual = 35438
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2753.707 ; gain = 1256.961 ; free physical = 3805 ; free virtual = 35437
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2753.707 ; gain = 1256.961 ; free physical = 3803 ; free virtual = 35436
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2753.707 ; gain = 1256.961 ; free physical = 3802 ; free virtual = 35435
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2753.707 ; gain = 1256.961 ; free physical = 3800 ; free virtual = 35433
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2753.707 ; gain = 1256.961 ; free physical = 3800 ; free virtual = 35433

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     8|
|2     |LUT3 |     5|
|3     |LUT4 |     5|
|4     |FDRE |   116|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2753.707 ; gain = 1256.961 ; free physical = 3800 ; free virtual = 35433
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 2775.707 ; gain = 1300.336 ; free physical = 3418 ; free virtual = 35050
