verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/50.002-1D/work/planAhead/matrixtest/matrixtest.srcs/sources_1/imports/verilog/pipeline_9.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/50.002-1D/work/planAhead/matrixtest/matrixtest.srcs/sources_1/imports/verilog/edge_detector_7.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/50.002-1D/work/planAhead/matrixtest/matrixtest.srcs/sources_1/imports/verilog/button_conditioner_8.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/50.002-1D/work/planAhead/matrixtest/matrixtest.srcs/sources_1/imports/verilog/numbersDisplay_6.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/50.002-1D/work/planAhead/matrixtest/matrixtest.srcs/sources_1/imports/verilog/levelButtonState_5.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/50.002-1D/work/planAhead/matrixtest/matrixtest.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/50.002-1D/work/planAhead/matrixtest/matrixtest.srcs/sources_1/imports/verilog/numbersDisplayMain_4.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/50.002-1D/work/planAhead/matrixtest/matrixtest.srcs/sources_1/imports/verilog/matrixDisplay_2.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/50.002-1D/work/planAhead/matrixtest/matrixtest.srcs/sources_1/imports/verilog/gameLogic_3.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/50.002-1D/work/planAhead/matrixtest/matrixtest.srcs/sources_1/imports/verilog/mojo_top_0.v"
