EESchema-LIBRARY Version 2.3
#encoding utf-8
EESchema-LIBRARY Version 2.3
#encoding utf-8
##
## ASSOC
##
DEF ASSOC  U     0 40 Y Y 1 F N
F0 "U    " 200 250 60 H V L CNN
F1 "ASSOC " 200 150 60 H V L CNN
F2 "*LCC68*14* " 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X VIN 6 0 -100 200 R 50 50 1 1 W 
X PVIN 4 0 -300 200 R 50 50 1 1 W 
X PVIN 5 0 -400 200 R 50 50 1 1 W 
X EN 10 0 -500 200 R 50 50 1 1 I 
X PGOOD 14 0 -600 200 R 50 50 1 1 W 
X RT/SYNC 1 0 -700 200 R 50 50 1 1 P 
X SS/TR 9 0 -800 200 R 50 50 1 1 I 
X GND 3 1200 -900 200 L 50 50 1 1 W 
X GND 2 1200 -800 200 L 50 50 1 1 W 
X COMP 8 1200 -600 200 L 50 50 1 1 P 
X FB 7 1200 -500 200 L 50 50 1 1 P 
X LX 12 1200 -300 200 L 50 50 1 1 W 
X LX 11 1200 -200 200 L 50 50 1 1 W 
X BOOT 13 1200 0 200 L 50 50 1 1 W 
S 200 100 1000 -1000 1 1 0 f
ENDDRAW
ENDDEF
DEF # Pin Function 0 40 Y Y 6 F N
F0 "Function" 200 250 60 H V L CNN
F1 "# Pin" 200 150 60 H V L CNN
F2 "Obs" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X  dl_i 0 0 200 R 50 50 1 1 B 
X  dl_o 0 -100 200 R 50 50 1 1 B 
X  vdd_async 0 -200 200 R 50 50 1 1 B 
X  gpio_b_0 0 -300 200 R 50 50 1 1 B 
X  gpio_b_1 0 -400 200 R 50 50 1 1 B 
X  gpio_b_2 0 -500 200 R 50 50 1 1 B 
X  gpio_b_3 0 -600 200 R 50 50 1 1 B 
X  gpio_b_4 0 -700 200 R 50 50 1 1 B 
X  gpio_b_5 0 -800 200 R 50 50 1 1 B 
X  gpio_b_6 0 -900 200 R 50 50 1 1 B 
X  gpio_b_7 0 -1000 200 R 50 50 1 1 B 
X  gpio_b_8 0 -1100 200 R 50 50 1 1 B 
X  gpio_b_9 0 -1200 200 R 50 50 1 1 B 
X  gpio_b_10 0 -1300 200 R 50 50 1 1 B 
X  gpio_b_11 0 -1400 200 R 50 50 1 1 B 
X  vdd_periph 0 -1500 200 R 50 50 1 1 B 
X  gpio_b_12 0 -1600 200 R 50 50 1 1 B 
X  gpio_b_13 0 -1700 200 R 50 50 1 1 B 
X  gpio_b_14 0 -1800 200 R 50 50 1 1 B 
X  gpio_b_15 0 -1900 200 R 50 50 1 1 B 
X  gpio_a_15 0 -2000 200 R 50 50 1 1 B 
X  gpio_a_14 0 -2100 200 R 50 50 1 1 B 
X  gpio_a_13 0 -2200 200 R 50 50 1 1 B 
X  gpio_a_12 0 -2300 200 R 50 50 1 1 B 
X  gpio_a_11 0 -2400 200 R 50 50 1 1 B 
X  gpio_a_10 0 -2500 200 R 50 50 1 1 B 
X  gpio_a_9 0 -2600 200 R 50 50 1 1 B 
X  vdd_io 0 -2700 200 R 50 50 1 1 B 
X  vdd_io 0 -2800 200 R 50 50 1 1 B 
X  vdd_periph 0 -2900 200 R 50 50 1 1 B 
X  gpio_a_8 0 -3000 200 R 50 50 1 1 B 
X  gpio_a_7 0 -3100 200 R 50 50 1 1 B 
X  gpio_a_6 0 -3200 200 R 50 50 1 1 B 
X  gpio_a_5 0 -3300 200 R 50 50 1 1 B 
X  gpio_a_4 0 -3400 200 R 50 50 1 1 B 
X  gpio_a_3 0 -3500 200 R 50 50 1 1 B 
X  gpio_a_2 0 -3600 200 R 50 50 1 1 B 
X  gpio_a_1 0 -3700 200 R 50 50 1 1 B 
X  gpio_a_0 0 -3800 200 R 50 50 1 1 B 
X  vdd_core 0 -3900 200 R 50 50 1 1 B 
X  spi_miso 0 -4000 200 R 50 50 1 1 B 
X  spi_mosi 0 -4100 200 R 50 50 1 1 B 
X  spi_clk 0 -4200 200 R 50 50 1 1 B 
X  spi_ssn2 0 -4300 200 R 50 50 1 1 B 
X  spi_ssn 0 -4400 200 R 50 50 1 1 B 
X  test_tm 0 -4500 200 R 50 50 1 1 B 
X  test_se 0 -4600 200 R 50 50 1 1 B 
X  reset_n 0 -4700 200 R 50 50 1 1 B 
X  vdd_periph 0 -4800 200 R 50 50 1 1 B 
X  xtal 0 -4900 200 R 50 50 1 1 B 
X  xtal 0 -5000 200 R 50 50 1 1 B 
X  vdd_io 0 -5100 200 R 50 50 1 1 B 
X  vdd_io 0 -5200 200 R 50 50 1 1 B 
S 200 100 300 -5300 1 1 0 f
X  gnd 0 0 200 R 50 50 2 1 B 
S 200 100 300 -100 2 1 0 f
X  gnd 0 0 200 R 50 50 3 1 B 
S 200 100 300 -100 3 1 0 f
X  gnd 0 0 200 R 50 50 4 1 B 
X  gnd 0 -100 200 R 50 50 4 1 B 
X  gnd 0 -200 200 R 50 50 4 1 B 
S 200 100 300 -300 4 1 0 f
X  gnd 0 0 200 R 50 50 5 1 B 
X  gnd 0 -100 200 R 50 50 5 1 B 
X  gnd 0 -200 200 R 50 50 5 1 B 
S 200 100 300 -300 5 1 0 f
X  gnd 0 0 200 R 50 50 6 1 B 
X  gnd 0 -100 200 R 50 50 6 1 B 
X  gnd 0 -200 200 R 50 50 6 1 B 
X  gnd 0 -300 200 R 50 50 6 1 B 
X  gnd 0 -400 200 R 50 50 6 1 B 
X  gnd 0 -500 200 R 50 50 6 1 B 
S 200 100 300 -600 6 1 0 f
ENDDRAW
ENDDEF
##
## BERYL
##
DEF BERYL-MBLite  U     0 40 Y Y 7 F N
F0 "U    " 200 250 60 H V L CNN
F1 "BERYL-MBLite " 200 150 60 H V L CNN
F2 "*PGA*209* " 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X scan_se_i 30 1600 -200 200 L 50 50 1 1 I 
X scan_tm_i 31 1600 -100 200 L 50 50 1 1 I 
X chip_clk_i 196 0 0 200 R 50 50 1 1 I 
X chip_rst_i 198 0 -100 200 R 50 50 1 1 I 
X chip_int_i 199 0 -200 200 R 50 50 1 1 I 
S 200 100 1400 -300 1 1 0 f
X dmem_i32 153 0 0 200 R 50 50 2 1 I 
X dmem_i31 154 0 -100 200 R 50 50 2 1 I 
X dmem_i30 155 0 -200 200 R 50 50 2 1 I 
X dmem_i29 156 0 -300 200 R 50 50 2 1 I 
X dmem_i28 157 0 -400 200 R 50 50 2 1 I 
X dmem_i27 158 0 -500 200 R 50 50 2 1 I 
X dmem_i26 159 0 -600 200 R 50 50 2 1 I 
X dmem_i25 160 0 -700 200 R 50 50 2 1 I 
X dmem_i24 163 0 -800 200 R 50 50 2 1 I 
X dmem_i23 164 0 -900 200 R 50 50 2 1 I 
X dmem_i22 165 0 -1000 200 R 50 50 2 1 I 
X dmem_i21 166 0 -1100 200 R 50 50 2 1 I 
X dmem_i20 167 0 -1200 200 R 50 50 2 1 I 
X dmem_i19 168 0 -1300 200 R 50 50 2 1 I 
X dmem_i18 169 0 -1400 200 R 50 50 2 1 I 
X dmem_i17 170 0 -1500 200 R 50 50 2 1 I 
X dmem_i16 171 0 -1600 200 R 50 50 2 1 I 
X dmem_i15 172 0 -1700 200 R 50 50 2 1 I 
X dmem_i14 173 0 -1800 200 R 50 50 2 1 I 
X dmem_i13 176 0 -1900 200 R 50 50 2 1 I 
X dmem_i12 177 0 -2000 200 R 50 50 2 1 I 
X dmem_i11 178 0 -2100 200 R 50 50 2 1 I 
X dmem_i10 179 0 -2200 200 R 50 50 2 1 I 
X dmem_i9 180 0 -2300 200 R 50 50 2 1 I 
X dmem_i8 181 0 -2400 200 R 50 50 2 1 I 
X dmem_i7 182 0 -2500 200 R 50 50 2 1 I 
X dmem_i6 183 0 -2600 200 R 50 50 2 1 I 
X dmem_i5 184 0 -2700 200 R 50 50 2 1 I 
X dmem_i4 185 0 -2800 200 R 50 50 2 1 I 
X dmem_i3 186 0 -2900 200 R 50 50 2 1 I 
X dmem_i2 187 0 -3000 200 R 50 50 2 1 I 
X dmem_i1 188 0 -3100 200 R 50 50 2 1 I 
X dmem_i0 189 0 -3200 200 R 50 50 2 1 I 
S 200 100 700 -3300 2 1 0 f
X imem_i0 29 0 0 200 R 50 50 3 1 I 
X imem_i1 28 0 -100 200 R 50 50 3 1 I 
X imem_i2 27 0 -200 200 R 50 50 3 1 I 
X imem_i3 24 0 -300 200 R 50 50 3 1 I 
X imem_i4 23 0 -400 200 R 50 50 3 1 I 
X imem_i5 22 0 -500 200 R 50 50 3 1 I 
X imem_i6 21 0 -600 200 R 50 50 3 1 I 
X imem_i7 20 0 -700 200 R 50 50 3 1 I 
X imem_i8 19 0 -800 200 R 50 50 3 1 I 
X imem_i9 18 0 -900 200 R 50 50 3 1 I 
X imem_i10 15 0 -1000 200 R 50 50 3 1 I 
X imem_i11 14 0 -1100 200 R 50 50 3 1 I 
X imem_i12 13 0 -1200 200 R 50 50 3 1 I 
X imem_i13 12 0 -1300 200 R 50 50 3 1 I 
X imem_i14 11 0 -1400 200 R 50 50 3 1 I 
X imem_i15 10 0 -1500 200 R 50 50 3 1 I 
X imem_i16 7 0 -1600 200 R 50 50 3 1 I 
X imem_i17 6 0 -1700 200 R 50 50 3 1 I 
X imem_i18 5 0 -1800 200 R 50 50 3 1 I 
X imem_i19 4 0 -1900 200 R 50 50 3 1 I 
X imem_i20 3 0 -2000 200 R 50 50 3 1 I 
X imem_i21 2 0 -2100 200 R 50 50 3 1 I 
X imem_i22 1 0 -2200 200 R 50 50 3 1 I 
X imem_i31 192 0 -2300 200 R 50 50 3 1 I 
X imem_i30 193 0 -2400 200 R 50 50 3 1 I 
X imem_i29 202 0 -2500 200 R 50 50 3 1 I 
X imem_i28 203 0 -2600 200 R 50 50 3 1 I 
X imem_i27 204 0 -2700 200 R 50 50 3 1 I 
X imem_i26 205 0 -2800 200 R 50 50 3 1 I 
X imem_i25 206 0 -2900 200 R 50 50 3 1 I 
X imem_i24 207 0 -3000 200 R 50 50 3 1 I 
X imem_i23 208 0 -3100 200 R 50 50 3 1 I 
S 200 100 700 -3200 3 1 0 f
X chip_dmem_o69 148 1200 -6900 200 L 50 50 4 1 O 
X chip_dmem_o68 147 1200 -6800 200 L 50 50 4 1 O 
X chip_dmem_o67 146 1200 -6700 200 L 50 50 4 1 O 
X chip_dmem_o66 145 1200 -6600 200 L 50 50 4 1 O 
X chip_dmem_o65 144 1200 -6500 200 L 50 50 4 1 O 
X chip_dmem_o64 143 1200 -6400 200 L 50 50 4 1 O 
X chip_dmem_o63 142 1200 -6300 200 L 50 50 4 1 O 
X chip_dmem_o62 141 1200 -6200 200 L 50 50 4 1 O 
X chip_dmem_o61 140 1200 -6100 200 L 50 50 4 1 O 
X chip_dmem_o60 139 1200 -6000 200 L 50 50 4 1 O 
X chip_dmem_o59 136 1200 -5900 200 L 50 50 4 1 O 
X chip_dmem_o58 133 1200 -5800 200 L 50 50 4 1 O 
X chip_dmem_o57 132 1200 -5700 200 L 50 50 4 1 O 
X chip_dmem_o56 131 1200 -5600 200 L 50 50 4 1 O 
X chip_dmem_o55 130 1200 -5500 200 L 50 50 4 1 O 
X chip_dmem_o54 129 1200 -5400 200 L 50 50 4 1 O 
X chip_dmem_o53 128 1200 -5300 200 L 50 50 4 1 O 
X chip_dmem_o52 127 1200 -5200 200 L 50 50 4 1 O 
X chip_dmem_o51 126 1200 -5100 200 L 50 50 4 1 O 
X chip_dmem_o50 125 1200 -5000 200 L 50 50 4 1 O 
X chip_dmem_o49 124 1200 -4900 200 L 50 50 4 1 O 
X chip_dmem_o48 123 1200 -4800 200 L 50 50 4 1 O 
X chip_dmem_o47 122 1200 -4700 200 L 50 50 4 1 O 
X chip_dmem_o46 119 1200 -4600 200 L 50 50 4 1 O 
X chip_dmem_o45 118 1200 -4500 200 L 50 50 4 1 O 
X chip_dmem_o44 115 1200 -4400 200 L 50 50 4 1 O 
X chip_dmem_o43 114 1200 -4300 200 L 50 50 4 1 O 
X chip_dmem_o42 113 1200 -4200 200 L 50 50 4 1 O 
X chip_dmem_o41 112 1200 -4100 200 L 50 50 4 1 O 
X chip_dmem_o40 111 1200 -4000 200 L 50 50 4 1 O 
X chip_dmem_o39 110 1200 -3900 200 L 50 50 4 1 O 
X chip_dmem_o38 109 1200 -3800 200 L 50 50 4 1 O 
X chip_dmem_o37 108 1200 -3700 200 L 50 50 4 1 O 
X chip_dmem_o36 107 1200 -3600 200 L 50 50 4 1 O 
X chip_dmem_o16 104 1200 -3500 200 L 50 50 4 1 O 
X chip_dmem_o17 103 1200 -3400 200 L 50 50 4 1 O 
X chip_dmem_o18 102 1200 -3300 200 L 50 50 4 1 O 
X chip_dmem_o19 101 1200 -3200 200 L 50 50 4 1 O 
X chip_dmem_o20 100 1200 -3100 200 L 50 50 4 1 O 
X chip_dmem_o21 99 1200 -3000 200 L 50 50 4 1 O 
X chip_dmem_o22 96 1200 -2900 200 L 50 50 4 1 O 
X chip_dmem_o23 95 1200 -2800 200 L 50 50 4 1 O 
X chip_dmem_o24 94 1200 -2700 200 L 50 50 4 1 O 
X chip_dmem_o25 93 1200 -2600 200 L 50 50 4 1 O 
X chip_dmem_o26 90 1200 -2500 200 L 50 50 4 1 O 
X chip_dmem_o27 89 1200 -2400 200 L 50 50 4 1 O 
X chip_dmem_o28 88 1200 -2300 200 L 50 50 4 1 O 
X chip_dmem_o29 85 1200 -2200 200 L 50 50 4 1 O 
X chip_dmem_o30 84 1200 -2100 200 L 50 50 4 1 O 
X chip_dmem_o31 83 1200 -2000 200 L 50 50 4 1 O 
X chip_dmem_o32 82 1200 -1900 200 L 50 50 4 1 O 
X chip_dmem_o33 81 1200 -1800 200 L 50 50 4 1 O 
X chip_dmem_o34 80 1200 -1700 200 L 50 50 4 1 O 
X chip_dmem_o35 79 1200 -1600 200 L 50 50 4 1 O 
X chip_dmem_o0 57 1200 -1500 200 L 50 50 4 1 O 
X chip_dmem_o1 58 1200 -1400 200 L 50 50 4 1 O 
X chip_dmem_o2 59 1200 -1300 200 L 50 50 4 1 O 
X chip_dmem_o3 60 1200 -1200 200 L 50 50 4 1 O 
X chip_dmem_o4 61 1200 -1100 200 L 50 50 4 1 O 
X chip_dmem_o5 64 1200 -1000 200 L 50 50 4 1 O 
X chip_dmem_o6 65 1200 -900 200 L 50 50 4 1 O 
X chip_dmem_o7 68 1200 -800 200 L 50 50 4 1 O 
X chip_dmem_o8 69 1200 -700 200 L 50 50 4 1 O 
X chip_dmem_o9 70 1200 -600 200 L 50 50 4 1 O 
X chip_dmem_o10 71 1200 -500 200 L 50 50 4 1 O 
X chip_dmem_o11 72 1200 -400 200 L 50 50 4 1 O 
X chip_dmem_o12 73 1200 -300 200 L 50 50 4 1 O 
X chip_dmem_o13 74 1200 -200 200 L 50 50 4 1 O 
X chip_dmem_o14 75 1200 -100 200 L 50 50 4 1 O 
X chip_dmem_o15 76 1200 0 200 L 50 50 4 1 O 
S 200 100 1000 -7000 4 1 0 f
X chip_imem_o0 34 1200 -1600 200 L 50 50 5 1 O 
X chip_imem_o1 35 1200 -1500 200 L 50 50 5 1 O 
X chip_imem_o2 36 1200 -1400 200 L 50 50 5 1 O 
X chip_imem_o3 37 1200 -1300 200 L 50 50 5 1 O 
X chip_imem_o4 40 1200 -1200 200 L 50 50 5 1 O 
X chip_imem_o5 41 1200 -1100 200 L 50 50 5 1 O 
X chip_imem_o6 42 1200 -1000 200 L 50 50 5 1 O 
X chip_imem_o7 43 1200 -900 200 L 50 50 5 1 O 
X chip_imem_o8 44 1200 -800 200 L 50 50 5 1 O 
X chip_imem_o9 45 1200 -700 200 L 50 50 5 1 O 
X chip_imem_o10 46 1200 -600 200 L 50 50 5 1 O 
X chip_imem_o11 49 1200 -500 200 L 50 50 5 1 O 
X chip_imem_o12 50 1200 -400 200 L 50 50 5 1 O 
X chip_imem_o13 51 1200 -300 200 L 50 50 5 1 O 
X chip_imem_o14 52 1200 -200 200 L 50 50 5 1 O 
X chip_imem_o15 53 1200 -100 200 L 50 50 5 1 O 
X chip_imem_o16 56 1200 0 200 L 50 50 5 1 O 
S 200 100 1000 -1700 5 1 0 f
X vdd_pad_3 78 0 0 200 R 50 50 6 1 W 
X gnd_pad_3 77 0 -100 200 R 50 50 6 1 W 
X vdd_pad_2 63 0 -200 200 R 50 50 6 1 W 
X gnd_pad_2 62 0 -300 200 R 50 50 6 1 W 
X vdd_pad_1 48 0 -400 200 R 50 50 6 1 W 
X gnd_pad_1 47 0 -500 200 R 50 50 6 1 W 
X vdd_pad_0 33 0 -600 200 R 50 50 6 1 W 
X gnd_pad_0 32 0 -700 200 R 50 50 6 1 W 
X vdd_pad_4 91 0 -800 200 R 50 50 6 1 W 
X gnd_pad_4 92 0 -900 200 R 50 50 6 1 W 
X vdd_pad_5 105 0 -1000 200 R 50 50 6 1 W 
X gnd_pad_5 106 0 -1100 200 R 50 50 6 1 W 
X vdd_pad_6 120 0 -1200 200 R 50 50 6 1 W 
X gnd_pad_6 121 0 -1300 200 R 50 50 6 1 W 
X vdd_pad_7 134 0 -1400 200 R 50 50 6 1 W 
X gnd_pad_7 135 0 -1500 200 R 50 50 6 1 W 
X vdd_pad_8 149 0 -1600 200 R 50 50 6 1 W 
X gnd_pad_8 150 0 -1700 200 R 50 50 6 1 W 
X vdd_pad_9 194 0 -1800 200 R 50 50 6 1 W 
X gnd_pad_9 195 0 -1900 200 R 50 50 6 1 W 
X gnd_pad_10 197 0 -2000 200 R 50 50 6 1 W 
S 200 100 800 -2100 6 1 0 f
X vdd_core_5 67 0 0 200 R 50 50 7 1 W 
X gnd_core_5 66 0 -100 200 R 50 50 7 1 W 
X vdd_core_4 55 0 -200 200 R 50 50 7 1 W 
X gnd_core_4 54 0 -300 200 R 50 50 7 1 W 
X vdd_core_3 39 0 -400 200 R 50 50 7 1 W 
X gnd_core_3 38 0 -500 200 R 50 50 7 1 W 
X vdd_core_2 26 0 -600 200 R 50 50 7 1 W 
X gnd_core_2 25 0 -700 200 R 50 50 7 1 W 
X vdd_core_1 17 0 -800 200 R 50 50 7 1 W 
X gnd_core_1 16 0 -900 200 R 50 50 7 1 W 
X vdd_core_0 9 0 -1000 200 R 50 50 7 1 W 
X gnd_core_0 8 0 -1100 200 R 50 50 7 1 W 
X vdd_core_7 86 0 -1200 200 R 50 50 7 1 W 
X gnd_core_7 87 0 -1300 200 R 50 50 7 1 W 
X vdd_core_6 97 0 -1400 200 R 50 50 7 1 W 
X gnd_core_6 98 0 -1500 200 R 50 50 7 1 W 
X vdd_core_8 116 0 -1600 200 R 50 50 7 1 W 
X gnd_core_8 117 0 -1700 200 R 50 50 7 1 W 
X vdd_core_9 137 0 -1800 200 R 50 50 7 1 W 
X gnd_core_9 138 0 -1900 200 R 50 50 7 1 W 
X vdd_core_10 151 0 -2000 200 R 50 50 7 1 W 
X gnd_core_10 152 0 -2100 200 R 50 50 7 1 W 
X vdd_core_11 161 0 -2200 200 R 50 50 7 1 W 
X gnd_core_11 162 0 -2300 200 R 50 50 7 1 W 
X vdd_core_12 174 0 -2400 200 R 50 50 7 1 W 
X gnd_core_12 175 0 -2500 200 R 50 50 7 1 W 
X vdd_core_13 190 0 -2600 200 R 50 50 7 1 W 
X gnd_core_13 191 0 -2700 200 R 50 50 7 1 W 
X vdd_core_14 200 0 -2800 200 R 50 50 7 1 W 
X gnd_core_14 201 0 -2900 200 R 50 50 7 1 W 
S 200 100 900 -3000 7 1 0 f
ENDDRAW
ENDDEF
##
## RT7299B
##
DEF RT7299B  U     0 40 Y Y 1 F N
F0 "U    " 200 250 60 H V L CNN
F1 "RT7299B " 200 150 60 H V L CNN
F2 "*QFN*14* " 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X VIN 6 0 -100 200 R 50 50 1 1 W 
X PVIN 4 0 -300 200 R 50 50 1 1 W 
X PVIN 5 0 -400 200 R 50 50 1 1 W 
X EN 10 0 -500 200 R 50 50 1 1 I 
X PGOOD 14 0 -600 200 R 50 50 1 1 W 
X RT/SYNC 1 0 -700 200 R 50 50 1 1 P 
X SS/TR 9 0 -800 200 R 50 50 1 1 I 
X GND 3 1200 -900 200 L 50 50 1 1 W 
X GND 2 1200 -800 200 L 50 50 1 1 W 
X COMP 8 1200 -600 200 L 50 50 1 1 P 
X FB 7 1200 -500 200 L 50 50 1 1 P 
X LX 12 1200 -300 200 L 50 50 1 1 W 
X LX 11 1200 -200 200 L 50 50 1 1 W 
X BOOT 13 1200 0 200 L 50 50 1 1 W 
S 200 100 1000 -1000 1 1 0 f
ENDDRAW
ENDDEF
