Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 21 09:52:52 2023
| Host         : Joshuas-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file part2_timing_summary_routed.rpt -pb part2_timing_summary_routed.pb -rpx part2_timing_summary_routed.rpx -warn_on_violation
| Design       : part2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        45          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10518)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8677)
5. checking no_input_delay (7)
6. checking no_output_delay (26)
7. checking multiple_clock (216)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10518)
----------------------------
 There are 3496 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: apple_should_move_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display/clock_divide_reg[15]/Q (HIGH)

 There are 3496 register/latch pins with no clock driven by root clock pin: graphics/hd/v_sync_reg/Q (HIGH)

 There are 3496 register/latch pins with no clock driven by root clock pin: graphics/sd/v_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8677)
---------------------------------------------------
 There are 8677 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (216)
--------------------------------
 There are 216 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.036       -0.057                      2                 1783        0.030        0.000                      0                 1783        0.000        0.000                       0                   228  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clkfbout_vga_clock      {0.000 25.000}       50.000          20.000          
  tile_clock_vga_clock    {0.000 13.468}       26.936          37.125          
  vga_hd_vga_clock        {0.000 3.367}        6.734           148.500         
  vga_sd_vga_clock        {0.000 20.202}       40.404          24.750          
sys_clk_pin               {0.000 10.000}       20.000          50.000          
  clkfbout_vga_clock_1    {0.000 50.000}       100.000         10.000          
  tile_clock_vga_clock_1  {0.000 26.936}       53.872          18.562          
  vga_hd_vga_clock_1      {0.000 6.734}        13.468          74.250          
  vga_sd_vga_clock_1      {0.000 40.404}       80.808          12.375          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_vga_clock                                                                                                                                                       47.845        0.000                       0                     3  
  tile_clock_vga_clock         14.256        0.000                      0                   55        0.254        0.000                      0                   55       12.968        0.000                       0                   130  
  vga_hd_vga_clock              1.038        0.000                      0                   66        0.189        0.000                      0                   66        2.867        0.000                       0                    57  
  vga_sd_vga_clock             34.790        0.000                      0                   46        0.243        0.000                      0                   46       19.702        0.000                       0                    37  
sys_clk_pin                                                                                                                                                                 8.000        0.000                       0                     1  
  clkfbout_vga_clock_1                                                                                                                                                      0.000        0.000                       0                     3  
  tile_clock_vga_clock_1       41.204        0.000                      0                   55        0.254        0.000                      0                   55       26.436        0.000                       0                   130  
  vga_hd_vga_clock_1            7.774        0.000                      0                   66        0.189        0.000                      0                   66        6.234        0.000                       0                    57  
  vga_sd_vga_clock_1           75.208        0.000                      0                   46        0.243        0.000                      0                   46       39.904        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_hd_vga_clock        tile_clock_vga_clock         -0.036       -0.057                      2                 1619        0.965        0.000                      0                 1619  
vga_sd_vga_clock        tile_clock_vga_clock          4.926        0.000                      0                 1619        1.046        0.000                      0                 1619  
tile_clock_vga_clock_1  tile_clock_vga_clock         14.256        0.000                      0                   55        0.056        0.000                      0                   55  
vga_hd_vga_clock_1      tile_clock_vga_clock          6.698        0.000                      0                 1619        0.965        0.000                      0                 1619  
vga_sd_vga_clock_1      tile_clock_vga_clock         18.408        0.000                      0                 1619        1.059        0.000                      0                 1619  
tile_clock_vga_clock    vga_hd_vga_clock              0.001        0.000                      0                    3        0.176        0.000                      0                    3  
tile_clock_vga_clock_1  vga_hd_vga_clock              0.012        0.000                      0                    3        0.188        0.000                      0                    3  
vga_hd_vga_clock_1      vga_hd_vga_clock              1.038        0.000                      0                   66        0.036        0.000                      0                   66  
tile_clock_vga_clock    vga_sd_vga_clock              4.753        0.000                      0                    3        0.569        0.000                      0                    3  
tile_clock_vga_clock_1  vga_sd_vga_clock              4.753        0.000                      0                    3        0.569        0.000                      0                    3  
vga_sd_vga_clock_1      vga_sd_vga_clock             34.790        0.000                      0                   46        0.030        0.000                      0                   46  
tile_clock_vga_clock    tile_clock_vga_clock_1       14.256        0.000                      0                   55        0.056        0.000                      0                   55  
vga_hd_vga_clock        tile_clock_vga_clock_1       -0.025       -0.033                      2                 1619        0.977        0.000                      0                 1619  
vga_sd_vga_clock        tile_clock_vga_clock_1        4.926        0.000                      0                 1619        1.046        0.000                      0                 1619  
vga_hd_vga_clock_1      tile_clock_vga_clock_1        6.709        0.000                      0                 1619        0.977        0.000                      0                 1619  
vga_sd_vga_clock_1      tile_clock_vga_clock_1       18.408        0.000                      0                 1619        1.059        0.000                      0                 1619  
tile_clock_vga_clock    vga_hd_vga_clock_1            6.735        0.000                      0                    3        0.176        0.000                      0                    3  
vga_hd_vga_clock        vga_hd_vga_clock_1            1.038        0.000                      0                   66        0.036        0.000                      0                   66  
tile_clock_vga_clock_1  vga_hd_vga_clock_1            6.746        0.000                      0                    3        0.188        0.000                      0                    3  
tile_clock_vga_clock    vga_sd_vga_clock_1           18.235        0.000                      0                    3        0.583        0.000                      0                    3  
vga_sd_vga_clock        vga_sd_vga_clock_1           34.790        0.000                      0                   46        0.030        0.000                      0                   46  
tile_clock_vga_clock_1  vga_sd_vga_clock_1           18.235        0.000                      0                    3        0.583        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clkfbout_vga_clock                              
(none)                  clkfbout_vga_clock_1                            
(none)                  tile_clock_vga_clock                            
(none)                  tile_clock_vga_clock_1                          
(none)                  vga_hd_vga_clock                                
(none)                  vga_hd_vga_clock_1                              
(none)                  vga_sd_vga_clock                                
(none)                  vga_sd_vga_clock_1                              
(none)                                          tile_clock_vga_clock    
(none)                                          tile_clock_vga_clock_1  
(none)                                          vga_hd_vga_clock        
(none)                                          vga_hd_vga_clock_1      
(none)                                          vga_sd_vga_clock        
(none)                                          vga_sd_vga_clock_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock
  To Clock:  clkfbout_vga_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.256ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        12.472ns  (logic 2.179ns (17.471%)  route 10.293ns (82.529%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X43Y36         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         4.384     3.852    snek/part_number_reg_n_0_[2]
    SLICE_X56Y17         MUXF7 (Prop_muxf7_S_O)       0.465     4.318 r  snek/found_hit_reg_i_513/O
                         net (fo=1, routed)           0.000     4.318    snek/found_hit_reg_i_513_n_0
    SLICE_X56Y17         MUXF8 (Prop_muxf8_I1_O)      0.088     4.405 r  snek/found_hit_reg_i_362/O
                         net (fo=1, routed)           1.990     6.396    snek/found_hit_reg_i_362_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.319     6.715 r  snek/found_hit_i_183/O
                         net (fo=1, routed)           0.000     6.715    snek/found_hit_i_183_n_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     6.932 r  snek/found_hit_reg_i_77/O
                         net (fo=1, routed)           0.795     7.727    snek/found_hit_reg_i_77_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.299     8.026 r  snek/found_hit_i_27/O
                         net (fo=1, routed)           1.138     9.164    snek/found_hit_i_27_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.288 r  snek/found_hit_i_6/O
                         net (fo=1, routed)           0.665     9.953    snek/found_hit2
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.077 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           1.321    11.398    snek/found_hit0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124    11.522 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    11.522    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.564    25.945    
                         clock uncertainty           -0.199    25.747    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.031    25.778    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.778    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                 14.256    

Slack (MET) :             22.577ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.213ns (29.258%)  route 2.933ns (70.742%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         1.632     1.141    snek/part_number_reg_n_0_[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.150     1.291 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     1.291    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     1.774 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.301     3.074    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.124     3.198 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     3.198    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.564    25.945    
                         clock uncertainty           -0.199    25.747    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    25.776    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.776    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 22.577    

Slack (MET) :             22.595ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.241ns (29.732%)  route 2.933ns (70.268%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         1.632     1.141    snek/part_number_reg_n_0_[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.150     1.291 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     1.291    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     1.774 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.301     3.074    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.152     3.226 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     3.226    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    25.945    
                         clock uncertainty           -0.199    25.747    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.075    25.822    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.822    
                         arrival time                          -3.226    
  -------------------------------------------------------------------
                         slack                                 22.595    

Slack (MET) :             22.647ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.605ns (16.035%)  route 3.168ns (83.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         2.405     1.913    snek/part_number_reg_n_0_[0]
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.149     2.062 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.763     2.826    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.578    25.960    
                         clock uncertainty           -0.199    25.762    
    SLICE_X43Y36         FDSE (Setup_fdse_C_D)       -0.289    25.473    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         25.473    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                 22.647    

Slack (MET) :             22.987ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.580ns (15.782%)  route 3.095ns (84.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         2.405     1.913    snek/part_number_reg_n_0_[0]
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.037 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.691     2.728    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.578    25.960    
                         clock uncertainty           -0.199    25.762    
    SLICE_X43Y36         FDSE (Setup_fdse_C_D)       -0.047    25.715    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         25.715    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 22.987    

Slack (MET) :             23.215ns  (required time - arrival time)
  Source:                 snek/part_number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.580ns (16.321%)  route 2.974ns (83.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/part_number_reg[5]/Q
                         net (fo=23, routed)          2.974     2.479    snek/part_number_reg_n_0_[5]
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  snek/part_number[5]_i_1/O
                         net (fo=1, routed)           0.000     2.603    snek/in6[5]
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/C
                         clock pessimism              0.603    25.985    
                         clock uncertainty           -0.199    25.787    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.031    25.818    snek/part_number_reg[5]
  -------------------------------------------------------------------
                         required time                         25.818    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                 23.215    

Slack (MET) :             23.485ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.564    25.946    
                         clock uncertainty           -0.199    25.748    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    25.224    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.224    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 23.485    

Slack (MET) :             23.485ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.564    25.946    
                         clock uncertainty           -0.199    25.748    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    25.224    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         25.224    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 23.485    

Slack (MET) :             23.580ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.564    25.946    
                         clock uncertainty           -0.199    25.748    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    25.319    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         25.319    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 23.580    

Slack (MET) :             23.580ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[4]/C
                         clock pessimism              0.564    25.946    
                         clock uncertainty           -0.199    25.748    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    25.319    snek/part_number_reg[4]
  -------------------------------------------------------------------
                         required time                         25.319    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 23.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.458    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.460    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.461    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.459    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.141    -0.479 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.193    -0.287    snek/part_number_reg_n_0_[0]
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.042    -0.245 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    snek/in6[0]
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.831    -0.859    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X43Y39         FDSE (Hold_fdse_C_D)         0.105    -0.515    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_pstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.499%)  route 0.219ns (54.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  snek/FSM_sequential_pstate_reg[0]/Q
                         net (fo=3, routed)           0.219    -0.260    snek/pstate[0]
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.042    -0.218 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107    -0.499    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.458    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.170 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.460    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.171 r  display/clock_divide_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    display/clock_divide_reg[12]_i_1_n_4
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[15]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.461    display/clock_divide_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.169 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.459    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y6      srl_ramb18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y6      srl_ramb18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X2Y4      srl_ramb18__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X2Y4      srl_ramb18__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y0      srl_ramb18__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y0      srl_ramb18__1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y2      srl_ramb18__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y2      srl_ramb18__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y7      srl_ramb18__11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y7      srl_ramb18__11/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       26.936      186.424    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y17     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y17     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y17     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y17     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 1.687ns (31.984%)  route 3.588ns (68.016%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 8.010 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.951 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.566     7.517    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     8.010    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.946     8.956    
                         clock uncertainty           -0.153     8.803    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)       -0.248     8.555    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.555    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.592ns (30.660%)  route 3.600ns (69.340%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 8.010 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.856 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.578     7.434    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     8.010    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.946     8.956    
                         clock uncertainty           -0.153     8.803    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)       -0.281     8.522    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.836ns (35.469%)  route 3.340ns (64.531%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 8.014 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.079 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.339     7.418    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436     8.014    graphics/hd/pixel_clock01_out
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.946     8.960    
                         clock uncertainty           -0.153     8.807    
    SLICE_X41Y29         FDCE (Setup_fdce_C_D)       -0.237     8.570    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.666ns (32.842%)  route 3.407ns (67.158%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 8.011 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.930 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.385     7.315    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.011    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.946     8.957    
                         clock uncertainty           -0.153     8.804    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.243     8.561    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.724ns (34.013%)  route 3.345ns (65.987%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 8.011 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.967 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.344     7.311    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.011    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.946     8.957    
                         clock uncertainty           -0.153     8.804    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.233     8.571    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.741ns (34.647%)  route 3.284ns (65.353%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 8.013 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.984 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.283     7.267    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.435     8.013    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.946     8.959    
                         clock uncertainty           -0.153     8.806    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)       -0.250     8.556    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.575ns (31.879%)  route 3.366ns (68.121%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 8.011 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.839 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.344     7.183    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.011    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.946     8.957    
                         clock uncertainty           -0.153     8.804    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.242     8.562    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.376ns (28.517%)  route 3.449ns (71.483%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 8.011 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.506     5.868    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.992 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     5.992    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.416 r  graphics/hd/v_count_reg[0]_i_2__0/O[1]
                         net (fo=1, routed)           0.651     7.067    graphics/hd/v_count_reg[0]_i_2__0_n_6
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.011    graphics/hd/pixel_clock01_out
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.946     8.957    
                         clock uncertainty           -0.153     8.804    
    SLICE_X40Y27         FDCE (Setup_fdce_C_D)       -0.287     8.517    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.592ns (33.031%)  route 3.228ns (66.969%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 8.011 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.510     5.872    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.996 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.996    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.636 r  graphics/hd/v_count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.426     7.062    graphics/hd/v_count_reg[0]_i_2__0_n_4
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.011    graphics/hd/pixel_clock01_out
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.946     8.957    
                         clock uncertainty           -0.153     8.804    
    SLICE_X40Y27         FDCE (Setup_fdce_C_D)       -0.254     8.550    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.815ns (37.687%)  route 3.001ns (62.313%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 8.013 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.058 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.058    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.435     8.013    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.946     8.959    
                         clock uncertainty           -0.153     8.806    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)        0.062     8.868    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  1.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.295%)  route 0.127ns (43.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDPE (Prop_fdpe_C_Q)         0.164    -0.454 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.327    food/rng/Q[5]
    SLICE_X28Y46         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y46         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.274    -0.582    
    SLICE_X28Y46         FDPE (Hold_fdpe_C_D)         0.066    -0.516    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.941%)  route 0.121ns (39.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.356    food/rng/Q[0]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.048    -0.308 r  food/rng/value[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    food/rng/value[18]_i_1_n_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[18]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.107    -0.498    food/rng/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.356    food/rng/Q[0]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.311 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    food/rng/value[16]_i_1_n_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.091    -0.514    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.624%)  route 0.155ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.155    -0.322    food/rng/Q[1]
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X29Y45         FDPE (Hold_fdpe_C_D)         0.070    -0.548    food/rng/value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.277%)  route 0.164ns (53.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.164    -0.313    food/rng/Q[13]
    SLICE_X32Y49         FDPE                                         r  food/rng/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X32Y49         FDPE                                         r  food/rng/value_reg[12]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X32Y49         FDPE (Hold_fdpe_C_D)         0.055    -0.546    food/rng/value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.629%)  route 0.168ns (54.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y47         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.168    -0.308    food/rng/Q[7]
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.832    -0.858    food/rng/value_reg[19]_0
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X30Y46         FDPE (Hold_fdpe_C_D)         0.052    -0.550    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.661 f  graphics/hd/h_count_reg[0]/Q
                         net (fo=3, routed)           0.175     0.837    graphics/hd/sen_h_count[1]_15[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.882 r  graphics/hd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.882    graphics/hd/h_count[0]
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/C
                         clock pessimism             -0.127     0.497    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.120     0.617    graphics/hd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.151%)  route 0.194ns (57.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.194    -0.284    food/rng/Q[0]
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X29Y45         FDPE (Hold_fdpe_C_D)         0.070    -0.548    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.191    -0.286    food/rng/Q[3]
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.066    -0.552    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.942%)  route 0.186ns (47.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDCE (Prop_fdce_C_Q)         0.164     0.660 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.186     0.846    graphics/hd/sen_h_count[1]_15[7]
    SLICE_X42Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  graphics/hd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.891    graphics/hd/h_count[7]
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.623    graphics/hd/pixel_clock01_out
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/C
                         clock pessimism             -0.127     0.496    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.121     0.617    graphics/hd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X29Y45     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X32Y48     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X32Y49     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X32Y49     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X32Y48     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X32Y48     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y46     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X29Y45     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X29Y45     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y48     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y48     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y49     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y49     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y49     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y49     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y48     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y48     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X29Y45     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X29Y45     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y48     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y48     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y49     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y49     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y49     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y49     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y48     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X32Y48     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.889ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.836ns (34.453%)  route 3.493ns (65.548%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 f  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.047     6.383    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.507 r  graphics/sd/v_count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.507    graphics/sd/v_count[4]_i_4_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.057 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.391 r  graphics/sd/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.391    graphics/sd/v_count_reg[8]_i_1_n_6
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_D)        0.062    42.280    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         42.280    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 34.889    

Slack (MET) :             34.910ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.815ns (34.193%)  route 3.493ns (65.807%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 f  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.047     6.383    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.507 r  graphics/sd/v_count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.507    graphics/sd/v_count[4]_i_4_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.057 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.370 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.370    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_D)        0.062    42.280    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.280    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 34.910    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 34.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.465%)  route 0.162ns (46.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.162     0.737    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.782 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.782    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X33Y28         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X33Y28         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.098     0.448    
    SLICE_X33Y28         FDPE (Hold_fdpe_C_D)         0.091     0.539    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.196%)  route 0.200ns (51.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.200     0.773    graphics/sd/Q[2]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.818 r  graphics/sd/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.818    graphics/sd/h_count[8]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.112     0.432    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.524    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.245%)  route 0.216ns (53.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.216     0.789    graphics/sd/Q[2]
    SLICE_X28Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.834 r  graphics/sd/h_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.834    graphics/sd/h_count[11]
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[11]/C
                         clock pessimism             -0.099     0.447    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.091     0.538    graphics/sd/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.204     0.777    graphics/sd/Q[2]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.822 r  graphics/sd/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.822    graphics/sd/h_count[7]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.112     0.432    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.524    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.893%)  route 0.238ns (56.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/h_count_reg[9]/Q
                         net (fo=9, routed)           0.238     0.813    graphics/sd/Q[5]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.858 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.858    graphics/sd/h_video_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.079     0.466    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091     0.557    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.403%)  route 0.223ns (51.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.223     0.821    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  graphics/sd/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.866    graphics/sd/h_count[6]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.079     0.465    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.557    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.292%)  route 0.224ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.224     0.822    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.867 r  graphics/sd/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.867    graphics/sd/h_count[5]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
                         clock pessimism             -0.079     0.465    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.091     0.556    graphics/sd/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[3]/Q
                         net (fo=4, routed)           0.184     0.759    graphics/sd/sen_v_count[0]_12[3]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.804 r  graphics/sd/v_count[0]_i_5/O
                         net (fo=1, routed)           0.000     0.804    graphics/sd/v_count[0]_i_5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.867 r  graphics/sd/v_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.867    graphics/sd/v_count_reg[0]_i_2_n_4
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism             -0.111     0.434    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.105     0.539    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.185     0.760    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.805 r  graphics/sd/v_count[0]_i_8/O
                         net (fo=1, routed)           0.000     0.805    graphics/sd/v_count[0]_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.875 r  graphics/sd/v_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.875    graphics/sd/v_count_reg[0]_i_2_n_7
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.111     0.434    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.105     0.539    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.240%)  route 0.253ns (54.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.253     0.851    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.896 r  graphics/sd/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.896    graphics/sd/h_count[10]
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.079     0.467    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.092     0.559    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock
Waveform(ns):       { 0.000 20.202 }
Period(ns):         40.404
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.404      39.155     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X36Y33     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X36Y33     graphics/sd/green_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X30Y27     graphics/sd/h_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X28Y27     graphics/sd/h_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X28Y27     graphics/sd/h_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X28Y25     graphics/sd/h_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X28Y25     graphics/sd/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.404      172.956    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y33     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y33     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y33     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y33     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X30Y27     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X30Y27     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y27     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y27     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y27     graphics/sd/h_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y27     graphics/sd/h_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y33     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y33     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y33     graphics/sd/green_out_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y33     graphics/sd/green_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X30Y27     graphics/sd/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X30Y27     graphics/sd/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y27     graphics/sd/h_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y27     graphics/sd/h_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y27     graphics/sd/h_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X28Y27     graphics/sd/h_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock_1
  To Clock:  clkfbout_vga_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       41.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.204ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        12.472ns  (logic 2.179ns (17.471%)  route 10.293ns (82.529%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X43Y36         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         4.384     3.852    snek/part_number_reg_n_0_[2]
    SLICE_X56Y17         MUXF7 (Prop_muxf7_S_O)       0.465     4.318 r  snek/found_hit_reg_i_513/O
                         net (fo=1, routed)           0.000     4.318    snek/found_hit_reg_i_513_n_0
    SLICE_X56Y17         MUXF8 (Prop_muxf8_I1_O)      0.088     4.405 r  snek/found_hit_reg_i_362/O
                         net (fo=1, routed)           1.990     6.396    snek/found_hit_reg_i_362_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.319     6.715 r  snek/found_hit_i_183/O
                         net (fo=1, routed)           0.000     6.715    snek/found_hit_i_183_n_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     6.932 r  snek/found_hit_reg_i_77/O
                         net (fo=1, routed)           0.795     7.727    snek/found_hit_reg_i_77_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.299     8.026 r  snek/found_hit_i_27/O
                         net (fo=1, routed)           1.138     9.164    snek/found_hit_i_27_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.288 r  snek/found_hit_i_6/O
                         net (fo=1, routed)           0.665     9.953    snek/found_hit2
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.077 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           1.321    11.398    snek/found_hit0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124    11.522 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    11.522    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.564    52.882    
                         clock uncertainty           -0.187    52.694    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.031    52.725    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.725    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                 41.204    

Slack (MET) :             49.525ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.213ns (29.258%)  route 2.933ns (70.742%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         1.632     1.141    snek/part_number_reg_n_0_[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.150     1.291 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     1.291    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     1.774 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.301     3.074    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.124     3.198 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     3.198    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.564    52.882    
                         clock uncertainty           -0.187    52.694    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    52.723    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.723    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 49.525    

Slack (MET) :             49.543ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.241ns (29.732%)  route 2.933ns (70.268%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         1.632     1.141    snek/part_number_reg_n_0_[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.150     1.291 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     1.291    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     1.774 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.301     3.074    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.152     3.226 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     3.226    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    52.882    
                         clock uncertainty           -0.187    52.694    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.075    52.769    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.769    
                         arrival time                          -3.226    
  -------------------------------------------------------------------
                         slack                                 49.543    

Slack (MET) :             49.595ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.605ns (16.035%)  route 3.168ns (83.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         2.405     1.913    snek/part_number_reg_n_0_[0]
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.149     2.062 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.763     2.826    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.578    52.897    
                         clock uncertainty           -0.187    52.709    
    SLICE_X43Y36         FDSE (Setup_fdse_C_D)       -0.289    52.420    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         52.420    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                 49.595    

Slack (MET) :             49.935ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.580ns (15.782%)  route 3.095ns (84.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         2.405     1.913    snek/part_number_reg_n_0_[0]
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.037 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.691     2.728    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.578    52.897    
                         clock uncertainty           -0.187    52.709    
    SLICE_X43Y36         FDSE (Setup_fdse_C_D)       -0.047    52.662    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         52.662    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 49.935    

Slack (MET) :             50.162ns  (required time - arrival time)
  Source:                 snek/part_number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.580ns (16.321%)  route 2.974ns (83.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/part_number_reg[5]/Q
                         net (fo=23, routed)          2.974     2.479    snek/part_number_reg_n_0_[5]
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  snek/part_number[5]_i_1/O
                         net (fo=1, routed)           0.000     2.603    snek/in6[5]
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/C
                         clock pessimism              0.603    52.922    
                         clock uncertainty           -0.187    52.734    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.031    52.765    snek/part_number_reg[5]
  -------------------------------------------------------------------
                         required time                         52.765    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                 50.162    

Slack (MET) :             50.433ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.564    52.883    
                         clock uncertainty           -0.187    52.695    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    52.171    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.171    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 50.433    

Slack (MET) :             50.433ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.564    52.883    
                         clock uncertainty           -0.187    52.695    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    52.171    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         52.171    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 50.433    

Slack (MET) :             50.528ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.564    52.883    
                         clock uncertainty           -0.187    52.695    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    52.266    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         52.266    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 50.528    

Slack (MET) :             50.528ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[4]/C
                         clock pessimism              0.564    52.883    
                         clock uncertainty           -0.187    52.695    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    52.266    snek/part_number_reg[4]
  -------------------------------------------------------------------
                         required time                         52.266    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 50.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.458    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.460    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.461    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.459    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.141    -0.479 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.193    -0.287    snek/part_number_reg_n_0_[0]
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.042    -0.245 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    snek/in6[0]
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.831    -0.859    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X43Y39         FDSE (Hold_fdse_C_D)         0.105    -0.515    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_pstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.499%)  route 0.219ns (54.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  snek/FSM_sequential_pstate_reg[0]/Q
                         net (fo=3, routed)           0.219    -0.260    snek/pstate[0]
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.042    -0.218 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107    -0.499    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.458    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.170 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.460    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.171 r  display/clock_divide_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    display/clock_divide_reg[12]_i_1_n_4
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[15]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.461    display/clock_divide_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.169 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.459    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock_1
Waveform(ns):       { 0.000 26.936 }
Period(ns):         53.872
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y6      srl_ramb18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y6      srl_ramb18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X2Y4      srl_ramb18__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X2Y4      srl_ramb18__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y0      srl_ramb18__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y0      srl_ramb18__1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y2      srl_ramb18__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y2      srl_ramb18__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y7      srl_ramb18__11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y7      srl_ramb18__11/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       53.872      159.488    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y17     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y17     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y17     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y17     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        7.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 1.687ns (31.984%)  route 3.588ns (68.016%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.744 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.951 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.566     7.517    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432    14.744    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.946    15.690    
                         clock uncertainty           -0.151    15.539    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)       -0.248    15.291    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.592ns (30.660%)  route 3.600ns (69.340%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.744 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.856 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.578     7.434    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432    14.744    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.946    15.690    
                         clock uncertainty           -0.151    15.539    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)       -0.281    15.258    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.887ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.836ns (35.469%)  route 3.340ns (64.531%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 14.748 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.079 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.339     7.418    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436    14.748    graphics/hd/pixel_clock01_out
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.946    15.694    
                         clock uncertainty           -0.151    15.543    
    SLICE_X41Y29         FDCE (Setup_fdce_C_D)       -0.237    15.306    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  7.887    

Slack (MET) :             7.982ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.666ns (32.842%)  route 3.407ns (67.158%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 14.745 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.930 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.385     7.315    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.745    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.946    15.691    
                         clock uncertainty           -0.151    15.540    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.243    15.297    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.982    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.724ns (34.013%)  route 3.345ns (65.987%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 14.745 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.967 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.344     7.311    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.745    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.946    15.691    
                         clock uncertainty           -0.151    15.540    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.233    15.307    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             8.025ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.741ns (34.647%)  route 3.284ns (65.353%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 14.747 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.984 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.283     7.267    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.435    14.747    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.946    15.693    
                         clock uncertainty           -0.151    15.542    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)       -0.250    15.292    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  8.025    

Slack (MET) :             8.115ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.575ns (31.879%)  route 3.366ns (68.121%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 14.745 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.839 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.344     7.183    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.745    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.946    15.691    
                         clock uncertainty           -0.151    15.540    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.242    15.298    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  8.115    

Slack (MET) :             8.186ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.376ns (28.517%)  route 3.449ns (71.483%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 14.745 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.506     5.868    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.992 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     5.992    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.416 r  graphics/hd/v_count_reg[0]_i_2__0/O[1]
                         net (fo=1, routed)           0.651     7.067    graphics/hd/v_count_reg[0]_i_2__0_n_6
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.745    graphics/hd/pixel_clock01_out
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.946    15.691    
                         clock uncertainty           -0.151    15.540    
    SLICE_X40Y27         FDCE (Setup_fdce_C_D)       -0.287    15.253    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                  8.186    

Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.592ns (33.031%)  route 3.228ns (66.969%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 14.745 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.510     5.872    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.996 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.996    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.636 r  graphics/hd/v_count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.426     7.062    graphics/hd/v_count_reg[0]_i_2__0_n_4
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.745    graphics/hd/pixel_clock01_out
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.946    15.691    
                         clock uncertainty           -0.151    15.540    
    SLICE_X40Y27         FDCE (Setup_fdce_C_D)       -0.254    15.286    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.546ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.815ns (37.687%)  route 3.001ns (62.313%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 14.747 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.058 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.058    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.435    14.747    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.946    15.693    
                         clock uncertainty           -0.151    15.542    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)        0.062    15.604    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  8.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.295%)  route 0.127ns (43.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDPE (Prop_fdpe_C_Q)         0.164    -0.454 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.327    food/rng/Q[5]
    SLICE_X28Y46         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y46         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.274    -0.582    
    SLICE_X28Y46         FDPE (Hold_fdpe_C_D)         0.066    -0.516    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.941%)  route 0.121ns (39.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.356    food/rng/Q[0]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.048    -0.308 r  food/rng/value[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    food/rng/value[18]_i_1_n_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[18]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.107    -0.498    food/rng/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.356    food/rng/Q[0]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.311 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    food/rng/value[16]_i_1_n_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.091    -0.514    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.624%)  route 0.155ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.155    -0.322    food/rng/Q[1]
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X29Y45         FDPE (Hold_fdpe_C_D)         0.070    -0.548    food/rng/value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.277%)  route 0.164ns (53.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.164    -0.313    food/rng/Q[13]
    SLICE_X32Y49         FDPE                                         r  food/rng/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X32Y49         FDPE                                         r  food/rng/value_reg[12]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X32Y49         FDPE (Hold_fdpe_C_D)         0.055    -0.546    food/rng/value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.629%)  route 0.168ns (54.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y47         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.168    -0.308    food/rng/Q[7]
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.832    -0.858    food/rng/value_reg[19]_0
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X30Y46         FDPE (Hold_fdpe_C_D)         0.052    -0.550    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.661 f  graphics/hd/h_count_reg[0]/Q
                         net (fo=3, routed)           0.175     0.837    graphics/hd/sen_h_count[1]_15[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.882 r  graphics/hd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.882    graphics/hd/h_count[0]
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/C
                         clock pessimism             -0.127     0.497    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.120     0.617    graphics/hd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.151%)  route 0.194ns (57.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.194    -0.284    food/rng/Q[0]
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X29Y45         FDPE (Hold_fdpe_C_D)         0.070    -0.548    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.191    -0.286    food/rng/Q[3]
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.066    -0.552    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.942%)  route 0.186ns (47.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDCE (Prop_fdce_C_Q)         0.164     0.660 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.186     0.846    graphics/hd/sen_h_count[1]_15[7]
    SLICE_X42Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  graphics/hd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.891    graphics/hd/h_count[7]
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.623    graphics/hd/pixel_clock01_out
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/C
                         clock pessimism             -0.127     0.496    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.121     0.617    graphics/hd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X29Y45     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X32Y48     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X32Y49     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X32Y49     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X32Y48     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X32Y48     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y46     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X29Y45     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X29Y45     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y48     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y48     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y49     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y49     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y49     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y49     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y48     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y48     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X29Y45     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X29Y45     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y48     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y48     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y49     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y49     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y49     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y49     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y48     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X32Y48     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       75.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.208ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.199    82.636    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    82.431    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.431    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 75.208    

Slack (MET) :             75.208ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.199    82.636    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    82.431    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.431    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 75.208    

Slack (MET) :             75.208ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.199    82.636    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    82.431    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         82.431    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 75.208    

Slack (MET) :             75.208ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.199    82.636    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    82.431    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.431    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 75.208    

Slack (MET) :             75.307ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.836ns (34.453%)  route 3.493ns (65.548%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 f  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.047     6.383    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.507 r  graphics/sd/v_count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.507    graphics/sd/v_count[4]_i_4_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.057 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.391 r  graphics/sd/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.391    graphics/sd/v_count_reg[8]_i_1_n_6
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.199    82.636    
    SLICE_X32Y29         FDCE (Setup_fdce_C_D)        0.062    82.698    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.698    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 75.307    

Slack (MET) :             75.328ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.815ns (34.193%)  route 3.493ns (65.807%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 f  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.047     6.383    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.507 r  graphics/sd/v_count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.507    graphics/sd/v_count[4]_i_4_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.057 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.370 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.370    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.199    82.636    
    SLICE_X32Y29         FDCE (Setup_fdce_C_D)        0.062    82.698    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.698    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 75.328    

Slack (MET) :             75.348ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.199    82.635    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    82.430    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         82.430    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 75.348    

Slack (MET) :             75.348ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.199    82.635    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    82.430    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         82.430    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 75.348    

Slack (MET) :             75.348ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.199    82.635    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    82.430    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.430    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 75.348    

Slack (MET) :             75.348ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.199    82.635    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    82.430    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         82.430    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 75.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.465%)  route 0.162ns (46.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.162     0.737    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.782 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.782    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X33Y28         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X33Y28         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.098     0.448    
    SLICE_X33Y28         FDPE (Hold_fdpe_C_D)         0.091     0.539    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.196%)  route 0.200ns (51.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.200     0.773    graphics/sd/Q[2]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.818 r  graphics/sd/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.818    graphics/sd/h_count[8]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.112     0.432    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.524    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.245%)  route 0.216ns (53.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.216     0.789    graphics/sd/Q[2]
    SLICE_X28Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.834 r  graphics/sd/h_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.834    graphics/sd/h_count[11]
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[11]/C
                         clock pessimism             -0.099     0.447    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.091     0.538    graphics/sd/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.204     0.777    graphics/sd/Q[2]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.822 r  graphics/sd/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.822    graphics/sd/h_count[7]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.112     0.432    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.524    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.893%)  route 0.238ns (56.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/h_count_reg[9]/Q
                         net (fo=9, routed)           0.238     0.813    graphics/sd/Q[5]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.858 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.858    graphics/sd/h_video_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.079     0.466    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091     0.557    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.403%)  route 0.223ns (51.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.223     0.821    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  graphics/sd/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.866    graphics/sd/h_count[6]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.079     0.465    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.557    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.292%)  route 0.224ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.224     0.822    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.867 r  graphics/sd/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.867    graphics/sd/h_count[5]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
                         clock pessimism             -0.079     0.465    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.091     0.556    graphics/sd/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[3]/Q
                         net (fo=4, routed)           0.184     0.759    graphics/sd/sen_v_count[0]_12[3]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.804 r  graphics/sd/v_count[0]_i_5/O
                         net (fo=1, routed)           0.000     0.804    graphics/sd/v_count[0]_i_5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.867 r  graphics/sd/v_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.867    graphics/sd/v_count_reg[0]_i_2_n_4
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism             -0.111     0.434    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.105     0.539    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.185     0.760    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.805 r  graphics/sd/v_count[0]_i_8/O
                         net (fo=1, routed)           0.000     0.805    graphics/sd/v_count[0]_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.875 r  graphics/sd/v_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.875    graphics/sd/v_count_reg[0]_i_2_n_7
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.111     0.434    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.105     0.539    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.240%)  route 0.253ns (54.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.253     0.851    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.896 r  graphics/sd/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.896    graphics/sd/h_count[10]
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.079     0.467    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.092     0.559    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock_1
Waveform(ns):       { 0.000 40.404 }
Period(ns):         80.808
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.808      79.559     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X36Y33     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X36Y33     graphics/sd/green_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X30Y27     graphics/sd/h_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X28Y27     graphics/sd/h_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X28Y27     graphics/sd/h_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X28Y25     graphics/sd/h_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X28Y25     graphics/sd/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.808      132.552    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y33     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y33     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y33     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y33     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X30Y27     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X30Y27     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y27     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y27     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y27     graphics/sd/h_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y27     graphics/sd/h_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y33     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y33     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y33     graphics/sd/green_out_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y33     graphics/sd/green_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X30Y27     graphics/sd/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X30Y27     graphics/sd/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y27     graphics/sd/h_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y27     graphics/sd/h_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y27     graphics/sd/h_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X28Y27     graphics/sd/h_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            2  Failing Endpoints,  Worst Slack       -0.036ns,  Total Violation       -0.057ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.965ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__2/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.272%)  route 2.281ns (79.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 22.450 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    20.098    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.222 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.802    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.898 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    22.450    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    22.906 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    23.694    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    23.818 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.493    25.311    graphics_n_45
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    25.275    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -25.311    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__2/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.846ns  (logic 0.580ns (20.383%)  route 2.266ns (79.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 22.450 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    20.098    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.222 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.802    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.898 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    22.450    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    22.906 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    23.694    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    23.818 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.477    25.296    graphics_n_45
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    25.275    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -25.296    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__7/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.797ns  (logic 0.580ns (20.740%)  route 2.217ns (79.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.429 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 22.450 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    20.098    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.222 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.802    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.898 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    22.450    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    22.906 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    23.694    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    23.818 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.428    25.247    graphics_n_45
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    25.429    tile_clock
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.398    25.828    
                         clock uncertainty           -0.319    25.509    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    25.268    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         25.268    
                         arrival time                         -25.247    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__7/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.797ns  (logic 0.580ns (20.740%)  route 2.217ns (79.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.429 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 22.450 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    20.098    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.222 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.802    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.898 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    22.450    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    22.906 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    23.694    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    23.818 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.428    25.247    graphics_n_45
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    25.429    tile_clock
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.398    25.828    
                         clock uncertainty           -0.319    25.509    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    25.268    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         25.268    
                         arrival time                         -25.247    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__2/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.798ns  (logic 0.580ns (20.727%)  route 2.218ns (79.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 22.447 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    20.098    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.222 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.802    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.898 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    22.447    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456    22.903 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.723    23.626    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    23.750 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.496    25.245    graphics_n_48
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.241    25.275    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -25.245    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__2/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.798ns  (logic 0.580ns (20.727%)  route 2.218ns (79.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 22.447 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    20.098    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.222 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.802    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.898 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    22.447    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456    22.903 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.723    23.626    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    23.750 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.496    25.245    graphics_n_48
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    25.275    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -25.245    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__1/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.087%)  route 2.170ns (78.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 22.447 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    20.098    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.222 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.802    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.898 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    22.447    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456    22.903 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.885    23.788    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.124    23.912 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          1.285    25.198    graphics_n_42
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    25.274    srl_ramb18__1
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -25.197    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__1/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.141%)  route 2.163ns (78.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 22.450 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    20.098    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.222 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.802    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.898 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    22.450    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    22.906 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    23.694    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    23.818 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.375    25.194    graphics_n_45
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.241    25.274    srl_ramb18__1
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -25.194    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__5/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.141%)  route 2.163ns (78.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 22.450 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    20.098    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.222 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.802    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.898 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    22.450    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    22.906 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    23.694    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    23.818 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.375    25.194    graphics_n_45
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__5/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.241    25.274    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -25.194    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__6/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.723ns  (logic 0.580ns (21.300%)  route 2.143ns (78.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 25.424 - 26.936 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 22.447 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    20.098    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.222 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.802    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.898 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    22.447    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456    22.903 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.885    23.788    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.124    23.912 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          1.258    25.170    graphics_n_42
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    25.424    tile_clock
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/CLKBWRCLK
                         clock pessimism              0.398    25.823    
                         clock uncertainty           -0.319    25.504    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    25.263    srl_ramb18__6
  -------------------------------------------------------------------
                         required time                         25.263    
                         arrival time                         -25.170    
  -------------------------------------------------------------------
                         slack                                  0.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__14/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X43Y23         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.207     0.845    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  graphics/hd/srl_ramb18_i_13/O
                         net (fo=36, routed)          0.281     1.171    graphics_n_50
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.205    srl_ramb18__14
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__14/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X43Y23         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.207     0.845    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  graphics/hd/srl_ramb18_i_13/O
                         net (fo=36, routed)          0.281     1.171    graphics_n_50
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.205    srl_ramb18__14
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__19/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.589%)  route 0.488ns (72.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.194     0.835    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.880 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.294     1.174    graphics_n_41
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.202    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__19/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.589%)  route 0.488ns (72.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.194     0.835    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.880 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.294     1.174    graphics_n_41
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.202    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__25/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.796%)  route 0.508ns (73.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=8, routed)           0.201     0.840    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.885 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.307     1.191    graphics_n_39
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.202    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__25/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.796%)  route 0.508ns (73.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=8, routed)           0.201     0.840    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.885 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.307     1.191    graphics_n_39
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.202    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__16/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.116%)  route 0.526ns (73.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.178     0.819    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.864 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.348     1.212    graphics_n_29
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.208    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__16/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.090%)  route 0.527ns (73.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.500    graphics/hd/pixel_clock01_out
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.141     0.641 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.245     0.886    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.931 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.282     1.213    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.208    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__16/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.742%)  route 0.537ns (74.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     0.637 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.220     0.857    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.902 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          0.317     1.219    graphics_n_36
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.208    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__16/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.742%)  route 0.537ns (74.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     0.637 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.220     0.857    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.902 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          0.317     1.219    graphics_n_36
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.208    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.010    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__28/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.803ns  (logic 0.580ns (12.075%)  route 4.223ns (87.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 52.370 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.531    47.268    graphics_n_31
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__28/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494    52.370    tile_clock
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.769    
                         clock uncertainty           -0.333    52.436    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.241    52.195    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.195    
                         arrival time                         -47.268    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__17/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.703ns  (logic 0.580ns (12.333%)  route 4.123ns (87.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 52.361 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.431    47.168    graphics_n_31
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    52.361    tile_clock
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    52.759    
                         clock uncertainty           -0.333    52.426    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241    52.185    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         52.185    
                         arrival time                         -47.168    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__17/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.703ns  (logic 0.580ns (12.333%)  route 4.123ns (87.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 52.361 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.431    47.168    graphics_n_31
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    52.361    tile_clock
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    52.759    
                         clock uncertainty           -0.333    52.426    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    52.185    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         52.185    
                         arrival time                         -47.168    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__26/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.696ns  (logic 0.580ns (12.350%)  route 4.116ns (87.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 52.367 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.424    47.161    graphics_n_31
    RAMB18_X2Y15         RAMB18E1                                     r  srl_ramb18__26/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.491    52.367    tile_clock
    RAMB18_X2Y15         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.398    52.766    
                         clock uncertainty           -0.333    52.433    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    52.192    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         52.192    
                         arrival time                         -47.161    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__27/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.345%)  route 4.118ns (87.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.426    47.163    graphics_n_31
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.333    52.437    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    52.196    srl_ramb18__27
  -------------------------------------------------------------------
                         required time                         52.196    
                         arrival time                         -47.163    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__27/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.345%)  route 4.118ns (87.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.426    47.163    graphics_n_31
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.333    52.437    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    52.196    srl_ramb18__27
  -------------------------------------------------------------------
                         required time                         52.196    
                         arrival time                         -47.163    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__29/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.694ns  (logic 0.580ns (12.356%)  route 4.114ns (87.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 52.370 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.422    47.159    graphics_n_31
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494    52.370    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    52.769    
                         clock uncertainty           -0.333    52.436    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241    52.195    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         52.195    
                         arrival time                         -47.159    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__29/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.694ns  (logic 0.580ns (12.356%)  route 4.114ns (87.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 52.370 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.422    47.159    graphics_n_31
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494    52.370    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    52.769    
                         clock uncertainty           -0.333    52.436    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    52.195    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         52.195    
                         arrival time                         -47.159    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__18/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.382%)  route 4.104ns (87.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.412    47.149    graphics_n_31
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.333    52.438    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    52.197    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         52.197    
                         arrival time                         -47.149    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__18/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.382%)  route 4.104ns (87.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.412    47.149    graphics_n_31
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.333    52.438    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    52.197    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         52.197    
                         arrival time                         -47.149    
  -------------------------------------------------------------------
                         slack                                  5.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__16/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.322%)  route 0.647ns (77.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.282     1.269    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.333     0.068    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.223    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__16/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.382%)  route 0.684ns (78.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.348     1.305    graphics_n_29
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.333     0.068    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.223    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.337     1.323    graphics_n_27
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.333     0.072    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.227    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.337     1.323    graphics_n_27
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.333     0.072    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.227    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__19/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.982%)  route 0.700ns (79.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.364     1.322    graphics_n_29
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.333     0.062    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     0.217    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__19/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.982%)  route 0.700ns (79.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.364     1.322    graphics_n_29
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.333     0.062    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     0.217    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__16/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.343     1.329    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.333     0.068    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.223    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__33/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.080%)  route 0.740ns (79.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.276     0.852    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18__31_i_5/O
                         net (fo=29, routed)          0.464     1.362    v_count[8]
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.333     0.068    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     0.223    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__33/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.080%)  route 0.740ns (79.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.276     0.852    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18__31_i_5/O
                         net (fo=29, routed)          0.464     1.362    v_count[8]
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.333     0.068    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     0.223    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__37/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.283     0.858    graphics/hd/Q[6]
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.903 r  graphics/hd/srl_ramb18__31_i_15/O
                         net (fo=29, routed)          0.454     1.357    h_count[10]
    RAMB18_X0Y10         RAMB18E1                                     r  srl_ramb18__37/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X0Y10         RAMB18E1                                     r  srl_ramb18__37/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.333     0.062    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     0.217    srl_ramb18__37
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  1.140    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.256ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        12.472ns  (logic 2.179ns (17.471%)  route 10.293ns (82.529%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X43Y36         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         4.384     3.852    snek/part_number_reg_n_0_[2]
    SLICE_X56Y17         MUXF7 (Prop_muxf7_S_O)       0.465     4.318 r  snek/found_hit_reg_i_513/O
                         net (fo=1, routed)           0.000     4.318    snek/found_hit_reg_i_513_n_0
    SLICE_X56Y17         MUXF8 (Prop_muxf8_I1_O)      0.088     4.405 r  snek/found_hit_reg_i_362/O
                         net (fo=1, routed)           1.990     6.396    snek/found_hit_reg_i_362_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.319     6.715 r  snek/found_hit_i_183/O
                         net (fo=1, routed)           0.000     6.715    snek/found_hit_i_183_n_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     6.932 r  snek/found_hit_reg_i_77/O
                         net (fo=1, routed)           0.795     7.727    snek/found_hit_reg_i_77_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.299     8.026 r  snek/found_hit_i_27/O
                         net (fo=1, routed)           1.138     9.164    snek/found_hit_i_27_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.288 r  snek/found_hit_i_6/O
                         net (fo=1, routed)           0.665     9.953    snek/found_hit2
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.077 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           1.321    11.398    snek/found_hit0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124    11.522 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    11.522    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.564    25.945    
                         clock uncertainty           -0.199    25.747    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.031    25.778    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.778    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                 14.256    

Slack (MET) :             22.577ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.213ns (29.258%)  route 2.933ns (70.742%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         1.632     1.141    snek/part_number_reg_n_0_[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.150     1.291 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     1.291    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     1.774 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.301     3.074    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.124     3.198 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     3.198    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.564    25.945    
                         clock uncertainty           -0.199    25.747    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    25.776    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.776    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 22.577    

Slack (MET) :             22.595ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.241ns (29.732%)  route 2.933ns (70.268%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         1.632     1.141    snek/part_number_reg_n_0_[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.150     1.291 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     1.291    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     1.774 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.301     3.074    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.152     3.226 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     3.226    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    25.945    
                         clock uncertainty           -0.199    25.747    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.075    25.822    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.822    
                         arrival time                          -3.226    
  -------------------------------------------------------------------
                         slack                                 22.595    

Slack (MET) :             22.647ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.605ns (16.035%)  route 3.168ns (83.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         2.405     1.913    snek/part_number_reg_n_0_[0]
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.149     2.062 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.763     2.826    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.578    25.960    
                         clock uncertainty           -0.199    25.762    
    SLICE_X43Y36         FDSE (Setup_fdse_C_D)       -0.289    25.473    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         25.473    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                 22.647    

Slack (MET) :             22.987ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.580ns (15.782%)  route 3.095ns (84.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    -0.948    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    -0.492 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         2.405     1.913    snek/part_number_reg_n_0_[0]
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.037 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.691     2.728    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.578    25.960    
                         clock uncertainty           -0.199    25.762    
    SLICE_X43Y36         FDSE (Setup_fdse_C_D)       -0.047    25.715    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         25.715    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 22.987    

Slack (MET) :             23.215ns  (required time - arrival time)
  Source:                 snek/part_number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.580ns (16.321%)  route 2.974ns (83.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/part_number_reg[5]/Q
                         net (fo=23, routed)          2.974     2.479    snek/part_number_reg_n_0_[5]
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  snek/part_number[5]_i_1/O
                         net (fo=1, routed)           0.000     2.603    snek/in6[5]
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/C
                         clock pessimism              0.603    25.985    
                         clock uncertainty           -0.199    25.787    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.031    25.818    snek/part_number_reg[5]
  -------------------------------------------------------------------
                         required time                         25.818    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                 23.215    

Slack (MET) :             23.485ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.564    25.946    
                         clock uncertainty           -0.199    25.748    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    25.224    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.224    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 23.485    

Slack (MET) :             23.485ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.564    25.946    
                         clock uncertainty           -0.199    25.748    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    25.224    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         25.224    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 23.485    

Slack (MET) :             23.580ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.564    25.946    
                         clock uncertainty           -0.199    25.748    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    25.319    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         25.319    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 23.580    

Slack (MET) :             23.580ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697     0.203    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.327 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411     1.738    snek/part_number[7]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    25.383    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[4]/C
                         clock pessimism              0.564    25.946    
                         clock uncertainty           -0.199    25.748    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    25.319    snek/part_number_reg[4]
  -------------------------------------------------------------------
                         required time                         25.319    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 23.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.199    -0.394    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.260    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.199    -0.396    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.262    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.199    -0.397    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.263    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.199    -0.395    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.261    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.141    -0.479 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.193    -0.287    snek/part_number_reg_n_0_[0]
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.042    -0.245 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    snek/in6[0]
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.831    -0.859    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.199    -0.422    
    SLICE_X43Y39         FDSE (Hold_fdse_C_D)         0.105    -0.317    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_pstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.499%)  route 0.219ns (54.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  snek/FSM_sequential_pstate_reg[0]/Q
                         net (fo=3, routed)           0.219    -0.260    snek/pstate[0]
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.042    -0.218 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.199    -0.408    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107    -0.301    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.199    -0.394    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.260    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.170 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.199    -0.396    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.262    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.171 r  display/clock_divide_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    display/clock_divide_reg[12]_i_1_n_4
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[15]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.199    -0.397    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.263    display/clock_divide_reg[15]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.169 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.199    -0.395    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.261    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.965ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__2/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.272%)  route 2.281ns (79.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 15.716 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    13.364    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    14.068    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.164 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    15.716    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    16.172 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    16.960    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    17.084 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.493    18.577    graphics_n_45
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    25.275    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -18.577    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__2/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.846ns  (logic 0.580ns (20.383%)  route 2.266ns (79.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 15.716 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    13.364    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    14.068    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.164 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    15.716    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    16.172 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    16.960    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    17.084 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.477    18.562    graphics_n_45
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    25.275    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -18.562    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__7/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.797ns  (logic 0.580ns (20.740%)  route 2.217ns (79.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.429 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 15.716 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    13.364    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    14.068    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.164 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    15.716    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    16.172 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    16.960    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    17.084 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.428    18.513    graphics_n_45
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    25.429    tile_clock
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.398    25.828    
                         clock uncertainty           -0.319    25.509    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    25.268    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         25.268    
                         arrival time                         -18.513    
  -------------------------------------------------------------------
                         slack                                  6.755    

Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__7/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.797ns  (logic 0.580ns (20.740%)  route 2.217ns (79.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.429 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 15.716 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    13.364    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    14.068    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.164 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    15.716    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    16.172 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    16.960    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    17.084 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.428    18.513    graphics_n_45
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    25.429    tile_clock
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.398    25.828    
                         clock uncertainty           -0.319    25.509    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    25.268    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         25.268    
                         arrival time                         -18.513    
  -------------------------------------------------------------------
                         slack                                  6.755    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__2/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.798ns  (logic 0.580ns (20.727%)  route 2.218ns (79.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 15.713 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    13.364    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    14.068    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.164 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    15.713    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456    16.169 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.723    16.892    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    17.016 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.496    18.511    graphics_n_48
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.241    25.275    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -18.511    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__2/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.798ns  (logic 0.580ns (20.727%)  route 2.218ns (79.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 15.713 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    13.364    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    14.068    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.164 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    15.713    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456    16.169 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.723    16.892    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    17.016 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.496    18.511    graphics_n_48
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    25.275    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -18.511    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__1/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.087%)  route 2.170ns (78.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 15.713 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    13.364    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    14.068    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.164 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    15.713    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456    16.169 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.885    17.054    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.124    17.178 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          1.285    18.463    graphics_n_42
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    25.274    srl_ramb18__1
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__1/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.141%)  route 2.163ns (78.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 15.716 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    13.364    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    14.068    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.164 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    15.716    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    16.172 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    16.960    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    17.084 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.375    18.460    graphics_n_45
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.241    25.274    srl_ramb18__1
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -18.460    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__5/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.141%)  route 2.163ns (78.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 15.716 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    13.364    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    14.068    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.164 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    15.716    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    16.172 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    16.960    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    17.084 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.375    18.460    graphics_n_45
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__5/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.241    25.274    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -18.460    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__6/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.723ns  (logic 0.580ns (21.300%)  route 2.143ns (78.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 25.424 - 26.936 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 15.713 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    13.364    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.488 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    14.068    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    14.164 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    15.713    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456    16.169 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.885    17.054    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.124    17.178 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          1.258    18.436    graphics_n_42
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    25.424    tile_clock
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/CLKBWRCLK
                         clock pessimism              0.398    25.823    
                         clock uncertainty           -0.319    25.504    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    25.263    srl_ramb18__6
  -------------------------------------------------------------------
                         required time                         25.263    
                         arrival time                         -18.436    
  -------------------------------------------------------------------
                         slack                                  6.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__14/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X43Y23         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.207     0.845    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  graphics/hd/srl_ramb18_i_13/O
                         net (fo=36, routed)          0.281     1.171    graphics_n_50
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.205    srl_ramb18__14
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__14/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X43Y23         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.207     0.845    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  graphics/hd/srl_ramb18_i_13/O
                         net (fo=36, routed)          0.281     1.171    graphics_n_50
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.205    srl_ramb18__14
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__19/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.589%)  route 0.488ns (72.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.194     0.835    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.880 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.294     1.174    graphics_n_41
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.202    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__19/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.589%)  route 0.488ns (72.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.194     0.835    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.880 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.294     1.174    graphics_n_41
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.202    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__25/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.796%)  route 0.508ns (73.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=8, routed)           0.201     0.840    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.885 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.307     1.191    graphics_n_39
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.202    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__25/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.796%)  route 0.508ns (73.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=8, routed)           0.201     0.840    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.885 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.307     1.191    graphics_n_39
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.047    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.202    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__16/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.116%)  route 0.526ns (73.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.178     0.819    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.864 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.348     1.212    graphics_n_29
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.208    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__16/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.090%)  route 0.527ns (73.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.500    graphics/hd/pixel_clock01_out
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.141     0.641 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.245     0.886    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.931 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.282     1.213    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.208    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__16/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.742%)  route 0.537ns (74.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     0.637 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.220     0.857    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.902 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          0.317     1.219    graphics_n_36
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.208    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__16/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.742%)  route 0.537ns (74.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     0.637 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.220     0.857    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.902 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          0.317     1.219    graphics_n_36
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.053    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.208    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.010    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.408ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__28/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.580ns (12.075%)  route 4.223ns (87.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 25.434 - 26.936 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548     2.061    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     2.517 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692     5.209    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.333 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.531     6.864    graphics_n_31
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__28/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494    25.434    tile_clock
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.833    
                         clock uncertainty           -0.319    25.513    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.241    25.272    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                 18.408    

Slack (MET) :             18.499ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__17/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.580ns (12.333%)  route 4.123ns (87.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 25.425 - 26.936 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548     2.061    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     2.517 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692     5.209    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.333 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.431     6.764    graphics_n_31
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    25.425    tile_clock
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    25.823    
                         clock uncertainty           -0.319    25.504    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241    25.263    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         25.263    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 18.499    

Slack (MET) :             18.499ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__17/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.580ns (12.333%)  route 4.123ns (87.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 25.425 - 26.936 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548     2.061    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     2.517 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692     5.209    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.333 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.431     6.764    graphics_n_31
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    25.425    tile_clock
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    25.823    
                         clock uncertainty           -0.319    25.504    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    25.263    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         25.263    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 18.499    

Slack (MET) :             18.512ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__26/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.580ns (12.350%)  route 4.116ns (87.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 25.431 - 26.936 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548     2.061    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     2.517 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692     5.209    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.333 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.424     6.757    graphics_n_31
    RAMB18_X2Y15         RAMB18E1                                     r  srl_ramb18__26/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.491    25.431    tile_clock
    RAMB18_X2Y15         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.398    25.830    
                         clock uncertainty           -0.319    25.510    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    25.269    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         25.269    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                 18.512    

Slack (MET) :             18.514ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__27/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.345%)  route 4.118ns (87.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548     2.061    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     2.517 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692     5.209    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.333 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.426     6.759    graphics_n_31
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.514    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    25.273    srl_ramb18__27
  -------------------------------------------------------------------
                         required time                         25.273    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 18.514    

Slack (MET) :             18.514ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__27/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.345%)  route 4.118ns (87.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 25.435 - 26.936 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548     2.061    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     2.517 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692     5.209    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.333 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.426     6.759    graphics_n_31
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    25.435    tile_clock
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/CLKBWRCLK
                         clock pessimism              0.398    25.834    
                         clock uncertainty           -0.319    25.514    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    25.273    srl_ramb18__27
  -------------------------------------------------------------------
                         required time                         25.273    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 18.514    

Slack (MET) :             18.518ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__29/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.580ns (12.356%)  route 4.114ns (87.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 25.434 - 26.936 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548     2.061    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     2.517 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692     5.209    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.333 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.422     6.755    graphics_n_31
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494    25.434    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    25.833    
                         clock uncertainty           -0.319    25.513    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241    25.272    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 18.518    

Slack (MET) :             18.518ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__29/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.580ns (12.356%)  route 4.114ns (87.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 25.434 - 26.936 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548     2.061    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     2.517 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692     5.209    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.333 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.422     6.755    graphics_n_31
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494    25.434    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    25.833    
                         clock uncertainty           -0.319    25.513    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    25.272    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 18.518    

Slack (MET) :             18.529ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__18/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.382%)  route 4.104ns (87.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548     2.061    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     2.517 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692     5.209    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.333 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.412     6.745    graphics_n_31
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    25.274    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 18.529    

Slack (MET) :             18.529ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__18/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.382%)  route 4.104ns (87.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548     2.061    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456     2.517 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692     5.209    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.333 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.412     6.745    graphics_n_31
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.515    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    25.274    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 18.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__16/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.322%)  route 0.647ns (77.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.282     1.269    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.054    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.209    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__16/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.382%)  route 0.684ns (78.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.348     1.305    graphics_n_29
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.054    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.209    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.337     1.323    graphics_n_27
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.319     0.058    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.213    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.337     1.323    graphics_n_27
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.319     0.058    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.213    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__19/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.982%)  route 0.700ns (79.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.364     1.322    graphics_n_29
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.048    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     0.203    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__19/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.982%)  route 0.700ns (79.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.364     1.322    graphics_n_29
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.048    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     0.203    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__16/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.343     1.329    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.054    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.209    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__33/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.080%)  route 0.740ns (79.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.276     0.852    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18__31_i_5/O
                         net (fo=29, routed)          0.464     1.362    v_count[8]
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.054    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     0.209    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__33/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.080%)  route 0.740ns (79.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.276     0.852    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18__31_i_5/O
                         net (fo=29, routed)          0.464     1.362    v_count[8]
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.054    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     0.209    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__37/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.283     0.858    graphics/hd/Q[6]
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.903 r  graphics/hd/srl_ramb18__31_i_15/O
                         net (fo=29, routed)          0.454     1.357    h_count[10]
    RAMB18_X0Y10         RAMB18E1                                     r  srl_ramb18__37/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X0Y10         RAMB18E1                                     r  srl_ramb18__37/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.048    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     0.203    srl_ramb18__37
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  1.154    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 4.784ns (52.709%)  route 4.292ns (47.291%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 8.015 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    -0.903    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.551 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075     2.626    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124     2.750 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691     3.441    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.565 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718     4.284    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748     5.156    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.280 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.280    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.830 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009     5.839    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.953 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.953    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.067    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.181    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.295 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.295    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.409 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.409    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.523    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.637    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.794 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.050     7.844    graphics/hd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.329     8.173 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.173    graphics/hd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437     8.015    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.414    
                         clock uncertainty           -0.319     8.095    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.079     8.174    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 4.777ns (52.672%)  route 4.292ns (47.328%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 8.015 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    -0.903    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.551 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075     2.626    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124     2.750 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691     3.441    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.565 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718     4.284    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748     5.156    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.280 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.280    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.830 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009     5.839    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.953 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.953    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.067    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.181    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.295 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.295    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.409 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.409    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.523    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.637    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.794 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.050     7.844    graphics/hd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.322     8.166 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.166    graphics/hd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437     8.015    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.414    
                         clock uncertainty           -0.319     8.095    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.118     8.213    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.213    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 3.074ns (35.869%)  route 5.496ns (64.131%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 8.010 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.600    -0.912    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.542 r  srl_ramb18__43/DOBDO[7]
                         net (fo=1, routed)           1.609     3.151    food/part/DOBDO[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.275 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.780     4.054    food/part/red_out[3]_i_9_n_0
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.178 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.962     5.140    food/part/red_out[3]_i_7_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.264 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.192     6.457    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.581 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.953     7.534    graphics/hd/apple_exists
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.658    graphics/hd/red_out0[3]
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     8.010    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.409    
                         clock uncertainty           -0.319     8.090    
    SLICE_X42Y26         FDCE (Setup_fdce_C_D)        0.077     8.167    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  0.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.720ns (30.320%)  route 1.655ns (69.680%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.600    -0.581    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.585     0.004 r  srl_ramb18__43/DOBDO[2]
                         net (fo=1, routed)           0.783     0.787    food/part/DOBDO[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.832 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           0.449     1.281    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.326 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.422     1.749    graphics/hd/apple_exists
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    graphics/hd/red_out0[3]
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.179    
                         clock uncertainty            0.319     1.498    
    SLICE_X42Y26         FDCE (Hold_fdce_C_D)         0.120     1.618    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.149ns (47.804%)  route 1.255ns (52.196%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     1.708    graphics/hd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.118     1.826 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    graphics/hd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.185    
                         clock uncertainty            0.319     1.504    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.131     1.635    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.145ns (47.717%)  route 1.255ns (52.283%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     1.708    graphics/hd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.114     1.822 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    graphics/hd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.185    
                         clock uncertainty            0.319     1.504    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.121     1.625    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 4.784ns (52.709%)  route 4.292ns (47.291%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 8.015 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    -0.903    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.551 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075     2.626    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124     2.750 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691     3.441    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.565 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718     4.284    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748     5.156    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.280 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.280    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.830 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009     5.839    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.953 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.953    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.067    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.181    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.295 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.295    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.409 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.409    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.523    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.637    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.794 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.050     7.844    graphics/hd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.329     8.173 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.173    graphics/hd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437     8.015    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.414    
                         clock uncertainty           -0.307     8.107    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.079     8.186    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 4.777ns (52.672%)  route 4.292ns (47.328%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 8.015 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    -0.903    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.551 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075     2.626    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124     2.750 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691     3.441    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.565 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718     4.284    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748     5.156    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.280 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.280    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.830 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009     5.839    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.953 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.953    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.067    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.181    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.295 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.295    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.409 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.409    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.523    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.637    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.794 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.050     7.844    graphics/hd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.322     8.166 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.166    graphics/hd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437     8.015    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.414    
                         clock uncertainty           -0.307     8.107    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.118     8.225    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 3.074ns (35.869%)  route 5.496ns (64.131%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 8.010 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.600    -0.912    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.542 r  srl_ramb18__43/DOBDO[7]
                         net (fo=1, routed)           1.609     3.151    food/part/DOBDO[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.275 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.780     4.054    food/part/red_out[3]_i_9_n_0
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.178 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.962     5.140    food/part/red_out[3]_i_7_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.264 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.192     6.457    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.581 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.953     7.534    graphics/hd/apple_exists
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.658    graphics/hd/red_out0[3]
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     8.010    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.409    
                         clock uncertainty           -0.307     8.102    
    SLICE_X42Y26         FDCE (Setup_fdce_C_D)        0.077     8.179    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  0.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.720ns (30.320%)  route 1.655ns (69.680%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.600    -0.581    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.585     0.004 r  srl_ramb18__43/DOBDO[2]
                         net (fo=1, routed)           0.783     0.787    food/part/DOBDO[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.832 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           0.449     1.281    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.326 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.422     1.749    graphics/hd/apple_exists
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    graphics/hd/red_out0[3]
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.179    
                         clock uncertainty            0.307     1.486    
    SLICE_X42Y26         FDCE (Hold_fdce_C_D)         0.120     1.606    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.149ns (47.804%)  route 1.255ns (52.196%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     1.708    graphics/hd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.118     1.826 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    graphics/hd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.185    
                         clock uncertainty            0.307     1.492    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.131     1.623    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.145ns (47.717%)  route 1.255ns (52.283%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     1.708    graphics/hd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.114     1.822 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    graphics/hd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.185    
                         clock uncertainty            0.307     1.492    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.121     1.613    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 1.687ns (31.984%)  route 3.588ns (68.016%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 8.010 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.951 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.566     7.517    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     8.010    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.946     8.956    
                         clock uncertainty           -0.153     8.803    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)       -0.248     8.555    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.555    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.592ns (30.660%)  route 3.600ns (69.340%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 8.010 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.856 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.578     7.434    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     8.010    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.946     8.956    
                         clock uncertainty           -0.153     8.803    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)       -0.281     8.522    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.836ns (35.469%)  route 3.340ns (64.531%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 8.014 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.079 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.339     7.418    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436     8.014    graphics/hd/pixel_clock01_out
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.946     8.960    
                         clock uncertainty           -0.153     8.807    
    SLICE_X41Y29         FDCE (Setup_fdce_C_D)       -0.237     8.570    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.666ns (32.842%)  route 3.407ns (67.158%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 8.011 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.930 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.385     7.315    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.011    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.946     8.957    
                         clock uncertainty           -0.153     8.804    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.243     8.561    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.724ns (34.013%)  route 3.345ns (65.987%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 8.011 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.967 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.344     7.311    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.011    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.946     8.957    
                         clock uncertainty           -0.153     8.804    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.233     8.571    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.741ns (34.647%)  route 3.284ns (65.353%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 8.013 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.984 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.283     7.267    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.435     8.013    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.946     8.959    
                         clock uncertainty           -0.153     8.806    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)       -0.250     8.556    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.575ns (31.879%)  route 3.366ns (68.121%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 8.011 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730     6.092    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.216 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.216    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.617 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.839 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.344     7.183    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.011    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.946     8.957    
                         clock uncertainty           -0.153     8.804    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.242     8.562    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.376ns (28.517%)  route 3.449ns (71.483%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 8.011 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.506     5.868    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.992 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     5.992    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.416 r  graphics/hd/v_count_reg[0]_i_2__0/O[1]
                         net (fo=1, routed)           0.651     7.067    graphics/hd/v_count_reg[0]_i_2__0_n_6
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.011    graphics/hd/pixel_clock01_out
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.946     8.957    
                         clock uncertainty           -0.153     8.804    
    SLICE_X40Y27         FDCE (Setup_fdce_C_D)       -0.287     8.517    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.592ns (33.031%)  route 3.228ns (66.969%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 8.011 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.510     5.872    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.996 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000     5.996    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.636 r  graphics/hd/v_count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.426     7.062    graphics/hd/v_count_reg[0]_i_2__0_n_4
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.011    graphics/hd/pixel_clock01_out
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.946     8.957    
                         clock uncertainty           -0.153     8.804    
    SLICE_X40Y27         FDCE (Setup_fdce_C_D)       -0.254     8.550    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.815ns (37.687%)  route 3.001ns (62.313%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 8.013 - 6.734 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     2.242    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     2.698 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252     3.950    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124     4.074 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564     4.638    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.762 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476     5.238    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.362 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709     6.071    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.195 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     6.195    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.058 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.058    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127     5.866    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.966 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.487    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.578 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.435     8.013    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.946     8.959    
                         clock uncertainty           -0.153     8.806    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)        0.062     8.868    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  1.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.295%)  route 0.127ns (43.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDPE (Prop_fdpe_C_Q)         0.164    -0.454 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.327    food/rng/Q[5]
    SLICE_X28Y46         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y46         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.274    -0.582    
                         clock uncertainty            0.153    -0.429    
    SLICE_X28Y46         FDPE (Hold_fdpe_C_D)         0.066    -0.363    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.941%)  route 0.121ns (39.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.356    food/rng/Q[0]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.048    -0.308 r  food/rng/value[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    food/rng/value[18]_i_1_n_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[18]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.153    -0.452    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.107    -0.345    food/rng/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.356    food/rng/Q[0]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.311 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    food/rng/value[16]_i_1_n_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.153    -0.452    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.091    -0.361    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.624%)  route 0.155ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.155    -0.322    food/rng/Q[1]
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.153    -0.465    
    SLICE_X29Y45         FDPE (Hold_fdpe_C_D)         0.070    -0.395    food/rng/value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.277%)  route 0.164ns (53.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.164    -0.313    food/rng/Q[13]
    SLICE_X32Y49         FDPE                                         r  food/rng/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X32Y49         FDPE                                         r  food/rng/value_reg[12]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X32Y49         FDPE (Hold_fdpe_C_D)         0.055    -0.393    food/rng/value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.629%)  route 0.168ns (54.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y47         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.168    -0.308    food/rng/Q[7]
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.832    -0.858    food/rng/value_reg[19]_0
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.153    -0.449    
    SLICE_X30Y46         FDPE (Hold_fdpe_C_D)         0.052    -0.397    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.661 f  graphics/hd/h_count_reg[0]/Q
                         net (fo=3, routed)           0.175     0.837    graphics/hd/sen_h_count[1]_15[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.882 r  graphics/hd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.882    graphics/hd/h_count[0]
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/C
                         clock pessimism             -0.127     0.497    
                         clock uncertainty            0.153     0.651    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.120     0.771    graphics/hd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.151%)  route 0.194ns (57.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.194    -0.284    food/rng/Q[0]
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.153    -0.465    
    SLICE_X29Y45         FDPE (Hold_fdpe_C_D)         0.070    -0.395    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.191    -0.286    food/rng/Q[3]
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.153    -0.465    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.066    -0.399    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.942%)  route 0.186ns (47.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDCE (Prop_fdce_C_Q)         0.164     0.660 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.186     0.846    graphics/hd/sen_h_count[1]_15[7]
    SLICE_X42Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  graphics/hd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.891    graphics/hd/h_count[7]
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.623    graphics/hd/pixel_clock01_out
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/C
                         clock pessimism             -0.127     0.496    
                         clock uncertainty            0.153     0.650    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.121     0.771    graphics/hd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.739ns  (logic 3.198ns (29.780%)  route 7.541ns (70.220%))
  Logic Levels:           6  (LUT1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 26.024 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.600    26.024    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454    28.478 r  srl_ramb18__43/DOBDO[7]
                         net (fo=1, routed)           1.609    30.087    food/part/DOBDO[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.124    30.211 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.780    30.990    food/part/red_out[3]_i_9_n_0
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.124    31.114 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.962    32.076    food/part/red_out[3]_i_7_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124    32.200 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.192    33.393    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124    33.517 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.958    34.475    graphics/sd/apple_exists
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124    34.599 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           1.074    35.673    graphics/sd/red_out0[3]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    35.797 r  graphics/sd/red_out0[3]_hold_fix/O
                         net (fo=1, routed)           0.966    36.763    graphics/sd/red_out0[3]_hold_fix_1
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    41.930    
                         clock uncertainty           -0.333    41.597    
    SLICE_X35Y29         FDCE (Setup_fdce_C_D)       -0.081    41.516    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.516    
                         arrival time                         -36.763    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.839ns  (logic 4.784ns (48.625%)  route 5.055ns (51.375%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 41.536 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 26.033 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    26.033    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    28.487 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075    29.562    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    29.686 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691    30.377    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    30.501 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718    31.220    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.344 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748    32.092    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124    32.216 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    32.216    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.766 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009    32.775    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.889 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.889    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.003 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    33.003    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.117 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    33.117    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.231 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.231    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.345 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.345    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.459 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.459    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.573 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.573    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.730 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813    35.543    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.329    35.872 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    35.872    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438    41.536    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    41.935    
                         clock uncertainty           -0.333    41.602    
    SLICE_X36Y33         FDCE (Setup_fdce_C_D)        0.031    41.633    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.633    
                         arrival time                         -35.872    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.869ns  (logic 4.814ns (48.781%)  route 5.055ns (51.219%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 41.536 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 26.033 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    26.033    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    28.487 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075    29.562    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    29.686 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691    30.377    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    30.501 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718    31.220    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.344 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748    32.092    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124    32.216 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    32.216    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.766 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009    32.775    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.889 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.889    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.003 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    33.003    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.117 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    33.117    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.231 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.231    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.345 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.345    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.459 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.459    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.573 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.573    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.730 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813    35.543    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.359    35.902 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    35.902    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438    41.536    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    41.935    
                         clock uncertainty           -0.333    41.602    
    SLICE_X36Y33         FDCE (Setup_fdce_C_D)        0.075    41.677    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.677    
                         arrival time                         -35.902    
  -------------------------------------------------------------------
                         slack                                  5.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 1.143ns (42.446%)  route 1.550ns (57.554%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     2.003    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.112     2.115 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.115    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.333     1.439    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.107     1.546    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.145ns (42.488%)  route 1.550ns (57.512%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     2.003    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.114     2.117 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.117    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.333     1.439    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.092     1.531    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.765ns (24.573%)  route 2.348ns (75.427%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.600    -0.581    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.585     0.004 r  srl_ramb18__43/DOBDO[2]
                         net (fo=1, routed)           0.783     0.787    food/part/DOBDO[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.832 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           0.449     1.281    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.326 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.341     1.667    graphics/sd/apple_exists
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.712 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.403     2.116    graphics/sd/red_out0[3]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.161 r  graphics/sd/red_out0[3]_hold_fix/O
                         net (fo=1, routed)           0.372     2.532    graphics/sd/red_out0[3]_hold_fix_1
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.101    
                         clock uncertainty            0.333     1.434    
    SLICE_X35Y29         FDCE (Hold_fdce_C_D)         0.066     1.500    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.032    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.739ns  (logic 3.198ns (29.780%)  route 7.541ns (70.220%))
  Logic Levels:           6  (LUT1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 122.339 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 106.832 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.600   106.832    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454   109.286 r  srl_ramb18__43/DOBDO[7]
                         net (fo=1, routed)           1.609   110.895    food/part/DOBDO[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.124   111.019 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.780   111.799    food/part/red_out[3]_i_9_n_0
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.124   111.923 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.962   112.885    food/part/red_out[3]_i_7_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124   113.009 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.192   114.201    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124   114.325 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.958   115.283    graphics/sd/apple_exists
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.407 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           1.074   116.481    graphics/sd/red_out0[3]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124   116.605 r  graphics/sd/red_out0[3]_hold_fix/O
                         net (fo=1, routed)           0.966   117.571    graphics/sd/red_out0[3]_hold_fix_1
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121   120.138 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514   120.652    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254   120.906 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433   122.339    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398   122.738    
                         clock uncertainty           -0.333   122.405    
    SLICE_X35Y29         FDCE (Setup_fdce_C_D)       -0.081   122.324    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.324    
                         arrival time                        -117.571    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.839ns  (logic 4.784ns (48.625%)  route 5.055ns (51.375%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 122.344 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 106.841 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609   106.841    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454   109.295 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075   110.370    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124   110.494 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691   111.186    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124   111.310 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718   112.028    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124   112.152 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748   112.900    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124   113.024 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000   113.024    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.574 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009   113.583    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.697 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   113.697    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.811 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.811    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.925 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.925    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.039 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   114.039    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.153 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   114.153    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.267 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.267    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.381 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.381    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.538 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813   116.351    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.329   116.680 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000   116.680    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121   120.138 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514   120.652    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254   120.906 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438   122.344    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398   122.743    
                         clock uncertainty           -0.333   122.410    
    SLICE_X36Y33         FDCE (Setup_fdce_C_D)        0.031   122.441    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                        122.441    
                         arrival time                        -116.680    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.869ns  (logic 4.814ns (48.781%)  route 5.055ns (51.219%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 122.344 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 106.841 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609   106.841    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454   109.295 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075   110.370    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124   110.494 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691   111.186    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124   111.310 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718   112.028    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124   112.152 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748   112.900    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124   113.024 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000   113.024    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.574 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009   113.583    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.697 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   113.697    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.811 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.811    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.925 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.925    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.039 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   114.039    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.153 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   114.153    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.267 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.267    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.381 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.381    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.538 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813   116.351    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.359   116.710 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000   116.710    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121   120.138 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514   120.652    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254   120.906 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438   122.344    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398   122.743    
                         clock uncertainty           -0.333   122.410    
    SLICE_X36Y33         FDCE (Setup_fdce_C_D)        0.075   122.485    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.485    
                         arrival time                        -116.710    
  -------------------------------------------------------------------
                         slack                                  5.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 1.143ns (42.446%)  route 1.550ns (57.554%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     2.003    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.112     2.115 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.115    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.333     1.439    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.107     1.546    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.145ns (42.488%)  route 1.550ns (57.512%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     2.003    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.114     2.117 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.117    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.333     1.439    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.092     1.531    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.765ns (24.573%)  route 2.348ns (75.427%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.600    -0.581    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.585     0.004 r  srl_ramb18__43/DOBDO[2]
                         net (fo=1, routed)           0.783     0.787    food/part/DOBDO[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.832 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           0.449     1.281    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.326 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.341     1.667    graphics/sd/apple_exists
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.712 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.403     2.116    graphics/sd/red_out0[3]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.161 r  graphics/sd/red_out0[3]_hold_fix/O
                         net (fo=1, routed)           0.372     2.532    graphics/sd/red_out0[3]_hold_fix_1
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.101    
                         clock uncertainty            0.333     1.434    
    SLICE_X35Y29         FDCE (Hold_fdce_C_D)         0.066     1.500    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.032    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905     7.223    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    42.013    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         42.013    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.889ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.836ns (34.453%)  route 3.493ns (65.548%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 f  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.047     6.383    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.507 r  graphics/sd/v_count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.507    graphics/sd/v_count[4]_i_4_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.057 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.391 r  graphics/sd/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.391    graphics/sd/v_count_reg[8]_i_1_n_6
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_D)        0.062    42.280    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         42.280    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 34.889    

Slack (MET) :             34.910ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.815ns (34.193%)  route 3.493ns (65.807%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 f  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.047     6.383    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.507 r  graphics/sd/v_count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.507    graphics/sd/v_count[4]_i_4_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.057 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.370 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.370    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    42.431    
                         clock uncertainty           -0.213    42.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_D)        0.062    42.280    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.280    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 34.910    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549     2.062    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912     3.430    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.554 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101     4.655    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.779 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433     5.212    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.336 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858     6.194    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.318 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764     7.082    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    42.430    
                         clock uncertainty           -0.213    42.217    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    42.012    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.012    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                 34.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.465%)  route 0.162ns (46.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.162     0.737    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.782 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.782    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X33Y28         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X33Y28         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.098     0.448    
                         clock uncertainty            0.213     0.661    
    SLICE_X33Y28         FDPE (Hold_fdpe_C_D)         0.091     0.752    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.196%)  route 0.200ns (51.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.200     0.773    graphics/sd/Q[2]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.818 r  graphics/sd/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.818    graphics/sd/h_count[8]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.112     0.432    
                         clock uncertainty            0.213     0.645    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.737    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.245%)  route 0.216ns (53.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.216     0.789    graphics/sd/Q[2]
    SLICE_X28Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.834 r  graphics/sd/h_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.834    graphics/sd/h_count[11]
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[11]/C
                         clock pessimism             -0.099     0.447    
                         clock uncertainty            0.213     0.660    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.091     0.751    graphics/sd/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.204     0.777    graphics/sd/Q[2]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.822 r  graphics/sd/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.822    graphics/sd/h_count[7]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.112     0.432    
                         clock uncertainty            0.213     0.645    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.737    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.893%)  route 0.238ns (56.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/h_count_reg[9]/Q
                         net (fo=9, routed)           0.238     0.813    graphics/sd/Q[5]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.858 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.858    graphics/sd/h_video_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.079     0.466    
                         clock uncertainty            0.213     0.679    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091     0.770    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.403%)  route 0.223ns (51.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.223     0.821    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  graphics/sd/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.866    graphics/sd/h_count[6]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.079     0.465    
                         clock uncertainty            0.213     0.678    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.770    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.292%)  route 0.224ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.224     0.822    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.867 r  graphics/sd/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.867    graphics/sd/h_count[5]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
                         clock pessimism             -0.079     0.465    
                         clock uncertainty            0.213     0.678    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.091     0.769    graphics/sd/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[3]/Q
                         net (fo=4, routed)           0.184     0.759    graphics/sd/sen_v_count[0]_12[3]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.804 r  graphics/sd/v_count[0]_i_5/O
                         net (fo=1, routed)           0.000     0.804    graphics/sd/v_count[0]_i_5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.867 r  graphics/sd/v_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.867    graphics/sd/v_count_reg[0]_i_2_n_4
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism             -0.111     0.434    
                         clock uncertainty            0.213     0.647    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.105     0.752    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.185     0.760    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.805 r  graphics/sd/v_count[0]_i_8/O
                         net (fo=1, routed)           0.000     0.805    graphics/sd/v_count[0]_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.875 r  graphics/sd/v_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.875    graphics/sd/v_count_reg[0]_i_2_n_7
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.111     0.434    
                         clock uncertainty            0.213     0.647    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.105     0.752    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.240%)  route 0.253ns (54.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.253     0.851    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.896 r  graphics/sd/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.896    graphics/sd/h_count[10]
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.079     0.467    
                         clock uncertainty            0.213     0.680    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.092     0.772    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       14.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.256ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        12.472ns  (logic 2.179ns (17.471%)  route 10.293ns (82.529%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 25.985 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    25.985    snek/tile_clock
    SLICE_X43Y36         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.419    26.404 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         4.384    30.789    snek/part_number_reg_n_0_[2]
    SLICE_X56Y17         MUXF7 (Prop_muxf7_S_O)       0.465    31.254 r  snek/found_hit_reg_i_513/O
                         net (fo=1, routed)           0.000    31.254    snek/found_hit_reg_i_513_n_0
    SLICE_X56Y17         MUXF8 (Prop_muxf8_I1_O)      0.088    31.342 r  snek/found_hit_reg_i_362/O
                         net (fo=1, routed)           1.990    33.332    snek/found_hit_reg_i_362_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.319    33.651 r  snek/found_hit_i_183/O
                         net (fo=1, routed)           0.000    33.651    snek/found_hit_i_183_n_0
    SLICE_X43Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    33.868 r  snek/found_hit_reg_i_77/O
                         net (fo=1, routed)           0.795    34.663    snek/found_hit_reg_i_77_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.299    34.962 r  snek/found_hit_i_27/O
                         net (fo=1, routed)           1.138    36.100    snek/found_hit_i_27_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124    36.224 r  snek/found_hit_i_6/O
                         net (fo=1, routed)           0.665    36.889    snek/found_hit2
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124    37.013 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           1.321    38.334    snek/found_hit0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124    38.458 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    38.458    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.564    52.882    
                         clock uncertainty           -0.199    52.683    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.031    52.714    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.714    
                         arrival time                         -38.458    
  -------------------------------------------------------------------
                         slack                                 14.256    

Slack (MET) :             22.577ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.146ns  (logic 1.213ns (29.258%)  route 2.933ns (70.742%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 25.988 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    25.988    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    26.444 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         1.632    28.077    snek/part_number_reg_n_0_[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.150    28.227 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000    28.227    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.710 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.301    30.010    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.124    30.134 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    30.134    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.564    52.882    
                         clock uncertainty           -0.199    52.683    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    52.712    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.712    
                         arrival time                         -30.134    
  -------------------------------------------------------------------
                         slack                                 22.577    

Slack (MET) :             22.595ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.174ns  (logic 1.241ns (29.732%)  route 2.933ns (70.268%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 25.988 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    25.988    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    26.444 r  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         1.632    28.077    snek/part_number_reg_n_0_[0]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.150    28.227 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000    28.227    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    28.710 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.301    30.010    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.152    30.162 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    30.162    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    52.882    
                         clock uncertainty           -0.199    52.683    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.075    52.758    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.758    
                         arrival time                         -30.162    
  -------------------------------------------------------------------
                         slack                                 22.595    

Slack (MET) :             22.647ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.773ns  (logic 0.605ns (16.035%)  route 3.168ns (83.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 25.988 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    25.988    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    26.444 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         2.405    28.849    snek/part_number_reg_n_0_[0]
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.149    28.998 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.763    29.762    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.578    52.897    
                         clock uncertainty           -0.199    52.698    
    SLICE_X43Y36         FDSE (Setup_fdse_C_D)       -0.289    52.409    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         52.409    
                         arrival time                         -29.762    
  -------------------------------------------------------------------
                         slack                                 22.647    

Slack (MET) :             22.987ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.675ns  (logic 0.580ns (15.782%)  route 3.095ns (84.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 25.988 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.564    25.988    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.456    26.444 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         2.405    28.849    snek/part_number_reg_n_0_[0]
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124    28.973 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.691    29.664    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X43Y36         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.578    52.897    
                         clock uncertainty           -0.199    52.698    
    SLICE_X43Y36         FDSE (Setup_fdse_C_D)       -0.047    52.651    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         52.651    
                         arrival time                         -29.664    
  -------------------------------------------------------------------
                         slack                                 22.987    

Slack (MET) :             23.215ns  (required time - arrival time)
  Source:                 snek/part_number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.554ns  (logic 0.580ns (16.321%)  route 2.974ns (83.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 25.985 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    25.985    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456    26.441 r  snek/part_number_reg[5]/Q
                         net (fo=23, routed)          2.974    29.415    snek/part_number_reg_n_0_[5]
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.539 r  snek/part_number[5]_i_1/O
                         net (fo=1, routed)           0.000    29.539    snek/in6[5]
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[5]/C
                         clock pessimism              0.603    52.922    
                         clock uncertainty           -0.199    52.723    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)        0.031    52.754    snek/part_number_reg[5]
  -------------------------------------------------------------------
                         required time                         52.754    
                         arrival time                         -29.539    
  -------------------------------------------------------------------
                         slack                                 23.215    

Slack (MET) :             23.485ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 25.986 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    25.986    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    26.442 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697    27.139    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    27.263 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411    28.674    snek/part_number[7]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.564    52.883    
                         clock uncertainty           -0.199    52.684    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    52.160    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.160    
                         arrival time                         -28.674    
  -------------------------------------------------------------------
                         slack                                 23.485    

Slack (MET) :             23.485ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 25.986 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    25.986    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    26.442 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697    27.139    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    27.263 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411    28.674    snek/part_number[7]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X42Y35         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.564    52.883    
                         clock uncertainty           -0.199    52.684    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    52.160    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         52.160    
                         arrival time                         -28.674    
  -------------------------------------------------------------------
                         slack                                 23.485    

Slack (MET) :             23.580ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 25.986 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    25.986    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    26.442 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697    27.139    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    27.263 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411    28.674    snek/part_number[7]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.564    52.883    
                         clock uncertainty           -0.199    52.684    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    52.255    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         52.255    
                         arrival time                         -28.674    
  -------------------------------------------------------------------
                         slack                                 23.580    

Slack (MET) :             23.580ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.578%)  route 2.108ns (78.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 25.986 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    25.986    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    26.442 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=4, routed)           0.697    27.139    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    27.263 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          1.411    28.674    snek/part_number[7]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    52.319    snek/tile_clock
    SLICE_X43Y35         FDRE                                         r  snek/part_number_reg[4]/C
                         clock pessimism              0.564    52.883    
                         clock uncertainty           -0.199    52.684    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    52.255    snek/part_number_reg[4]
  -------------------------------------------------------------------
                         required time                         52.255    
                         arrival time                         -28.674    
  -------------------------------------------------------------------
                         slack                                 23.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.199    -0.394    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.260    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.199    -0.396    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.262    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.199    -0.397    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.263    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.199    -0.395    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.261    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDSE (Prop_fdse_C_Q)         0.141    -0.479 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.193    -0.287    snek/part_number_reg_n_0_[0]
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.042    -0.245 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    snek/in6[0]
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.831    -0.859    snek/tile_clock
    SLICE_X43Y39         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.199    -0.422    
    SLICE_X43Y39         FDSE (Hold_fdse_C_D)         0.105    -0.317    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_pstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.499%)  route 0.219ns (54.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  snek/FSM_sequential_pstate_reg[0]/Q
                         net (fo=3, routed)           0.219    -0.260    snek/pstate[0]
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.042    -0.218 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.199    -0.408    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107    -0.301    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.199    -0.394    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.260    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.170 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.199    -0.396    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.262    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.171 r  display/clock_divide_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    display/clock_divide_reg[12]_i_1_n_4
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[15]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.199    -0.397    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.263    display/clock_divide_reg[15]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.169 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.199    -0.395    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.261    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.025ns,  Total Violation       -0.033ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__2/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.272%)  route 2.281ns (79.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 49.386 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    47.034    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    47.158 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.738    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.834 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    49.386    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    49.842 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    50.630    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    50.754 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.493    52.247    graphics_n_45
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    52.223    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -52.247    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__2/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.846ns  (logic 0.580ns (20.383%)  route 2.266ns (79.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 49.386 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    47.034    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    47.158 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.738    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.834 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    49.386    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    49.842 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    50.630    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    50.754 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.477    52.232    graphics_n_45
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    52.223    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -52.232    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__7/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.797ns  (logic 0.580ns (20.740%)  route 2.217ns (79.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 52.365 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 49.386 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    47.034    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    47.158 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.738    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.834 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    49.386    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    49.842 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    50.630    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    50.754 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.428    52.183    graphics_n_45
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    52.365    tile_clock
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.398    52.764    
                         clock uncertainty           -0.307    52.457    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    52.216    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -52.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__7/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.797ns  (logic 0.580ns (20.740%)  route 2.217ns (79.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 52.365 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 49.386 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    47.034    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    47.158 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.738    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.834 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    49.386    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    49.842 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    50.630    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    50.754 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.428    52.183    graphics_n_45
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    52.365    tile_clock
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.398    52.764    
                         clock uncertainty           -0.307    52.457    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    52.216    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -52.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__2/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.798ns  (logic 0.580ns (20.727%)  route 2.218ns (79.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 49.383 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    47.034    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    47.158 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.738    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.834 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    49.383    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456    49.839 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.723    50.562    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    50.686 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.496    52.181    graphics_n_48
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.241    52.223    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -52.181    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__2/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.798ns  (logic 0.580ns (20.727%)  route 2.218ns (79.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 49.383 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    47.034    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    47.158 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.738    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.834 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    49.383    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456    49.839 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.723    50.562    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    50.686 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.496    52.181    graphics_n_48
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    52.223    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -52.181    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__1/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.087%)  route 2.170ns (78.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 49.383 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    47.034    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    47.158 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.738    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.834 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    49.383    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456    49.839 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.885    50.724    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.124    50.848 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          1.285    52.134    graphics_n_42
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.307    52.463    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    52.222    srl_ramb18__1
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -52.134    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__1/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.141%)  route 2.163ns (78.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 49.386 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    47.034    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    47.158 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.738    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.834 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    49.386    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    49.842 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    50.630    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    50.754 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.375    52.130    graphics_n_45
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.307    52.463    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.241    52.222    srl_ramb18__1
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -52.130    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__5/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.141%)  route 2.163ns (78.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 49.386 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    47.034    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    47.158 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.738    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.834 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    49.386    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    49.842 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    50.630    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    50.754 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.375    52.130    graphics_n_45
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__5/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.307    52.463    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.241    52.222    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -52.130    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__6/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.723ns  (logic 0.580ns (21.300%)  route 2.143ns (78.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 52.360 - 53.872 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 49.383 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    47.034    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    47.158 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.738    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.834 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    49.383    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456    49.839 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.885    50.724    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.124    50.848 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          1.258    52.106    graphics_n_42
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    52.360    tile_clock
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/CLKBWRCLK
                         clock pessimism              0.398    52.759    
                         clock uncertainty           -0.307    52.452    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    52.211    srl_ramb18__6
  -------------------------------------------------------------------
                         required time                         52.211    
                         arrival time                         -52.106    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__14/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X43Y23         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.207     0.845    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  graphics/hd/srl_ramb18_i_13/O
                         net (fo=36, routed)          0.281     1.171    graphics_n_50
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.194    srl_ramb18__14
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__14/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X43Y23         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.207     0.845    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  graphics/hd/srl_ramb18_i_13/O
                         net (fo=36, routed)          0.281     1.171    graphics_n_50
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.194    srl_ramb18__14
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__19/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.589%)  route 0.488ns (72.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.194     0.835    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.880 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.294     1.174    graphics_n_41
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.191    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__19/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.589%)  route 0.488ns (72.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.194     0.835    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.880 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.294     1.174    graphics_n_41
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.191    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__25/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.796%)  route 0.508ns (73.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=8, routed)           0.201     0.840    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.885 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.307     1.191    graphics_n_39
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.191    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__25/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.796%)  route 0.508ns (73.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=8, routed)           0.201     0.840    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.885 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.307     1.191    graphics_n_39
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.191    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__16/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.116%)  route 0.526ns (73.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.178     0.819    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.864 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.348     1.212    graphics_n_29
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.197    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__16/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.090%)  route 0.527ns (73.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.500    graphics/hd/pixel_clock01_out
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.141     0.641 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.245     0.886    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.931 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.282     1.213    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.197    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__16/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.742%)  route 0.537ns (74.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     0.637 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.220     0.857    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.902 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          0.317     1.219    graphics_n_36
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.197    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__16/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.742%)  route 0.537ns (74.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     0.637 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.220     0.857    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.902 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          0.317     1.219    graphics_n_36
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.197    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.022    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        4.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__28/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.803ns  (logic 0.580ns (12.075%)  route 4.223ns (87.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 52.370 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.531    47.268    graphics_n_31
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__28/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494    52.370    tile_clock
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.769    
                         clock uncertainty           -0.333    52.436    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.241    52.195    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.195    
                         arrival time                         -47.268    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__17/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.703ns  (logic 0.580ns (12.333%)  route 4.123ns (87.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 52.361 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.431    47.168    graphics_n_31
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    52.361    tile_clock
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    52.759    
                         clock uncertainty           -0.333    52.426    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241    52.185    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         52.185    
                         arrival time                         -47.168    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__17/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.703ns  (logic 0.580ns (12.333%)  route 4.123ns (87.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 52.361 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.431    47.168    graphics_n_31
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    52.361    tile_clock
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398    52.759    
                         clock uncertainty           -0.333    52.426    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    52.185    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                         52.185    
                         arrival time                         -47.168    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__26/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.696ns  (logic 0.580ns (12.350%)  route 4.116ns (87.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 52.367 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.424    47.161    graphics_n_31
    RAMB18_X2Y15         RAMB18E1                                     r  srl_ramb18__26/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.491    52.367    tile_clock
    RAMB18_X2Y15         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.398    52.766    
                         clock uncertainty           -0.333    52.433    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    52.192    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         52.192    
                         arrival time                         -47.161    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__27/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.345%)  route 4.118ns (87.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.426    47.163    graphics_n_31
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.333    52.437    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    52.196    srl_ramb18__27
  -------------------------------------------------------------------
                         required time                         52.196    
                         arrival time                         -47.163    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__27/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.345%)  route 4.118ns (87.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.426    47.163    graphics_n_31
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.333    52.437    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    52.196    srl_ramb18__27
  -------------------------------------------------------------------
                         required time                         52.196    
                         arrival time                         -47.163    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__29/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.694ns  (logic 0.580ns (12.356%)  route 4.114ns (87.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 52.370 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.422    47.159    graphics_n_31
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494    52.370    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    52.769    
                         clock uncertainty           -0.333    52.436    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241    52.195    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         52.195    
                         arrival time                         -47.159    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__29/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.694ns  (logic 0.580ns (12.356%)  route 4.114ns (87.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 52.370 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.422    47.159    graphics_n_31
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494    52.370    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    52.769    
                         clock uncertainty           -0.333    52.436    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    52.195    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         52.195    
                         arrival time                         -47.159    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__18/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.382%)  route 4.104ns (87.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.412    47.149    graphics_n_31
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.333    52.438    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    52.197    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         52.197    
                         arrival time                         -47.149    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__18/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.382%)  route 4.104ns (87.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 42.465 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    42.465    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    42.921 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    45.613    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    45.737 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.412    47.149    graphics_n_31
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.333    52.438    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    52.197    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                         52.197    
                         arrival time                         -47.149    
  -------------------------------------------------------------------
                         slack                                  5.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__16/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.322%)  route 0.647ns (77.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.282     1.269    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.333     0.068    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.223    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__16/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.382%)  route 0.684ns (78.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.348     1.305    graphics_n_29
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.333     0.068    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.223    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.337     1.323    graphics_n_27
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.333     0.072    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.227    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.337     1.323    graphics_n_27
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.333     0.072    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.227    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__19/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.982%)  route 0.700ns (79.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.364     1.322    graphics_n_29
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.333     0.062    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     0.217    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__19/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.982%)  route 0.700ns (79.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.364     1.322    graphics_n_29
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.333     0.062    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     0.217    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__16/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.343     1.329    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.333     0.068    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.223    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__33/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.080%)  route 0.740ns (79.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.276     0.852    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18__31_i_5/O
                         net (fo=29, routed)          0.464     1.362    v_count[8]
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.333     0.068    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     0.223    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__33/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.080%)  route 0.740ns (79.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.276     0.852    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18__31_i_5/O
                         net (fo=29, routed)          0.464     1.362    v_count[8]
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.333     0.068    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     0.223    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__37/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.283     0.858    graphics/hd/Q[6]
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.903 r  graphics/hd/srl_ramb18__31_i_15/O
                         net (fo=29, routed)          0.454     1.357    h_count[10]
    RAMB18_X0Y10         RAMB18E1                                     r  srl_ramb18__37/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X0Y10         RAMB18E1                                     r  srl_ramb18__37/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.333     0.062    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     0.217    srl_ramb18__37
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  1.140    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__2/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.272%)  route 2.281ns (79.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 42.652 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    40.300    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.424 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    41.004    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.100 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    42.652    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    43.108 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    43.896    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    44.020 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.493    45.513    graphics_n_45
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    52.223    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -45.513    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__2/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.846ns  (logic 0.580ns (20.383%)  route 2.266ns (79.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 42.652 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    40.300    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.424 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    41.004    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.100 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    42.652    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    43.108 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    43.896    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    44.020 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.477    45.498    graphics_n_45
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    52.223    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -45.498    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__7/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.797ns  (logic 0.580ns (20.740%)  route 2.217ns (79.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 52.365 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 42.652 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    40.300    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.424 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    41.004    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.100 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    42.652    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    43.108 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    43.896    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    44.020 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.428    45.449    graphics_n_45
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    52.365    tile_clock
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.398    52.764    
                         clock uncertainty           -0.307    52.457    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    52.216    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -45.449    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__7/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.797ns  (logic 0.580ns (20.740%)  route 2.217ns (79.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 52.365 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 42.652 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    40.300    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.424 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    41.004    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.100 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    42.652    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    43.108 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    43.896    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    44.020 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.428    45.449    graphics_n_45
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    52.365    tile_clock
    RAMB18_X2Y6          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.398    52.764    
                         clock uncertainty           -0.307    52.457    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    52.216    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         52.216    
                         arrival time                         -45.449    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__2/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.798ns  (logic 0.580ns (20.727%)  route 2.218ns (79.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 42.649 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    40.300    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.424 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    41.004    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.100 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    42.649    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456    43.105 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.723    43.828    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    43.952 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.496    45.447    graphics_n_48
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.241    52.223    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -45.447    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__2/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.798ns  (logic 0.580ns (20.727%)  route 2.218ns (79.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 42.649 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    40.300    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.424 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    41.004    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.100 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    42.649    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.456    43.105 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.723    43.828    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    43.952 r  graphics/hd/srl_ramb18_i_11/O
                         net (fo=36, routed)          1.496    45.447    graphics_n_48
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y2          RAMB18E1                                     r  srl_ramb18__2/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    52.223    srl_ramb18__2
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -45.447    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__1/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.750ns  (logic 0.580ns (21.087%)  route 2.170ns (78.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 42.649 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    40.300    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.424 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    41.004    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.100 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    42.649    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456    43.105 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.885    43.990    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.124    44.114 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          1.285    45.400    graphics_n_42
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.307    52.463    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    52.222    srl_ramb18__1
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -45.400    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__1/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.141%)  route 2.163ns (78.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 42.652 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    40.300    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.424 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    41.004    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.100 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    42.652    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    43.108 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    43.896    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    44.020 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.375    45.396    graphics_n_45
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X1Y0          RAMB18E1                                     r  srl_ramb18__1/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.307    52.463    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.241    52.222    srl_ramb18__1
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -45.396    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__5/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.141%)  route 2.163ns (78.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 52.371 - 53.872 ) 
    Source Clock Delay      (SCD):    2.248ns = ( 42.652 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    40.300    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.424 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    41.004    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.100 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.552    42.652    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456    43.108 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.788    43.896    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    44.020 r  graphics/hd/srl_ramb18_i_8/O
                         net (fo=36, routed)          1.375    45.396    graphics_n_45
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__5/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495    52.371    tile_clock
    RAMB18_X1Y1          RAMB18E1                                     r  srl_ramb18__5/CLKBWRCLK
                         clock pessimism              0.398    52.770    
                         clock uncertainty           -0.307    52.463    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.241    52.222    srl_ramb18__5
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -45.396    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__6/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.723ns  (logic 0.580ns (21.300%)  route 2.143ns (78.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 52.360 - 53.872 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 42.649 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    40.300    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.424 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    41.004    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    41.100 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549    42.649    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456    43.105 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.885    43.990    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.124    44.114 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          1.258    45.372    graphics_n_42
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484    52.360    tile_clock
    RAMB18_X2Y9          RAMB18E1                                     r  srl_ramb18__6/CLKBWRCLK
                         clock pessimism              0.398    52.759    
                         clock uncertainty           -0.307    52.452    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    52.211    srl_ramb18__6
  -------------------------------------------------------------------
                         required time                         52.211    
                         arrival time                         -45.372    
  -------------------------------------------------------------------
                         slack                                  6.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__14/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X43Y23         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.207     0.845    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  graphics/hd/srl_ramb18_i_13/O
                         net (fo=36, routed)          0.281     1.171    graphics_n_50
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.194    srl_ramb18__14
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__14/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X43Y23         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.207     0.845    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X46Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.890 r  graphics/hd/srl_ramb18_i_13/O
                         net (fo=36, routed)          0.281     1.171    graphics_n_50
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__14/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.194    srl_ramb18__14
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__19/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.589%)  route 0.488ns (72.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.194     0.835    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.880 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.294     1.174    graphics_n_41
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.191    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__19/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.589%)  route 0.488ns (72.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.194     0.835    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.880 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.294     1.174    graphics_n_41
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.191    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__25/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.796%)  route 0.508ns (73.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=8, routed)           0.201     0.840    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.885 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.307     1.191    graphics_n_39
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.191    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__25/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.796%)  route 0.508ns (73.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     0.638 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=8, routed)           0.201     0.840    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.885 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.307     1.191    graphics_n_39
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.307     0.036    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.191    srl_ramb18__25
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__16/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.116%)  route 0.526ns (73.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.499    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     0.640 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.178     0.819    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.864 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.348     1.212    graphics_n_29
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.197    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__16/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.090%)  route 0.527ns (73.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.500    graphics/hd/pixel_clock01_out
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.141     0.641 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.245     0.886    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.931 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.282     1.213    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.197    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__16/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.742%)  route 0.537ns (74.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     0.637 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.220     0.857    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.902 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          0.317     1.219    graphics_n_36
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.197    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__16/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.742%)  route 0.537ns (74.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     0.637 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           0.220     0.857    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.902 r  graphics/hd/srl_ramb18__15_i_15/O
                         net (fo=36, routed)          0.317     1.219    graphics_n_36
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.307     0.042    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.197    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.022    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.408ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__28/DIPBDIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.803ns  (logic 0.580ns (12.075%)  route 4.223ns (87.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 106.243 - 107.744 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 82.869 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    82.869    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    83.325 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    86.017    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    86.141 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.531    87.672    graphics_n_31
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__28/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494   106.243    tile_clock
    RAMB18_X1Y18         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398   106.641    
                         clock uncertainty           -0.319   106.322    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.241   106.081    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                        106.081    
                         arrival time                         -87.672    
  -------------------------------------------------------------------
                         slack                                 18.408    

Slack (MET) :             18.499ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__17/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.703ns  (logic 0.580ns (12.333%)  route 4.123ns (87.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 106.233 - 107.744 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 82.869 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    82.869    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    83.325 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    86.017    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    86.141 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.431    87.572    graphics_n_31
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484   106.233    tile_clock
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398   106.631    
                         clock uncertainty           -0.319   106.312    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241   106.071    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                        106.071    
                         arrival time                         -87.572    
  -------------------------------------------------------------------
                         slack                                 18.499    

Slack (MET) :             18.499ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__17/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.703ns  (logic 0.580ns (12.333%)  route 4.123ns (87.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 106.233 - 107.744 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 82.869 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    82.869    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    83.325 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    86.017    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    86.141 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.431    87.572    graphics_n_31
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.484   106.233    tile_clock
    RAMB18_X1Y20         RAMB18E1                                     r  srl_ramb18__17/CLKBWRCLK
                         clock pessimism              0.398   106.631    
                         clock uncertainty           -0.319   106.312    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241   106.071    srl_ramb18__17
  -------------------------------------------------------------------
                         required time                        106.071    
                         arrival time                         -87.572    
  -------------------------------------------------------------------
                         slack                                 18.499    

Slack (MET) :             18.512ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__26/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.696ns  (logic 0.580ns (12.350%)  route 4.116ns (87.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 106.240 - 107.744 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 82.869 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    82.869    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    83.325 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    86.017    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    86.141 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.424    87.565    graphics_n_31
    RAMB18_X2Y15         RAMB18E1                                     r  srl_ramb18__26/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.491   106.240    tile_clock
    RAMB18_X2Y15         RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.398   106.638    
                         clock uncertainty           -0.319   106.319    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241   106.078    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                        106.078    
                         arrival time                         -87.565    
  -------------------------------------------------------------------
                         slack                                 18.512    

Slack (MET) :             18.514ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__27/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.345%)  route 4.118ns (87.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 106.244 - 107.744 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 82.869 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    82.869    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    83.325 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    86.017    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    86.141 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.426    87.567    graphics_n_31
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495   106.244    tile_clock
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/CLKBWRCLK
                         clock pessimism              0.398   106.642    
                         clock uncertainty           -0.319   106.323    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241   106.082    srl_ramb18__27
  -------------------------------------------------------------------
                         required time                        106.082    
                         arrival time                         -87.567    
  -------------------------------------------------------------------
                         slack                                 18.514    

Slack (MET) :             18.514ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__27/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.345%)  route 4.118ns (87.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 106.244 - 107.744 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 82.869 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    82.869    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    83.325 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    86.017    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    86.141 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.426    87.567    graphics_n_31
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.495   106.244    tile_clock
    RAMB18_X2Y16         RAMB18E1                                     r  srl_ramb18__27/CLKBWRCLK
                         clock pessimism              0.398   106.642    
                         clock uncertainty           -0.319   106.323    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241   106.082    srl_ramb18__27
  -------------------------------------------------------------------
                         required time                        106.082    
                         arrival time                         -87.567    
  -------------------------------------------------------------------
                         slack                                 18.514    

Slack (MET) :             18.518ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__29/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.694ns  (logic 0.580ns (12.356%)  route 4.114ns (87.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 106.243 - 107.744 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 82.869 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    82.869    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    83.325 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    86.017    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    86.141 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.422    87.563    graphics_n_31
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494   106.243    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398   106.641    
                         clock uncertainty           -0.319   106.322    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241   106.081    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                        106.081    
                         arrival time                         -87.563    
  -------------------------------------------------------------------
                         slack                                 18.518    

Slack (MET) :             18.518ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__29/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.694ns  (logic 0.580ns (12.356%)  route 4.114ns (87.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 106.243 - 107.744 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 82.869 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    82.869    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    83.325 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    86.017    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    86.141 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.422    87.563    graphics_n_31
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.494   106.243    tile_clock
    RAMB18_X1Y19         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398   106.641    
                         clock uncertainty           -0.319   106.322    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241   106.081    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                        106.081    
                         arrival time                         -87.563    
  -------------------------------------------------------------------
                         slack                                 18.518    

Slack (MET) :             18.529ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__18/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.382%)  route 4.104ns (87.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 106.245 - 107.744 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 82.869 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    82.869    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    83.325 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    86.017    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    86.141 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.412    87.553    graphics_n_31
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496   106.245    tile_clock
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398   106.643    
                         clock uncertainty           -0.319   106.324    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241   106.083    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                        106.083    
                         arrival time                         -87.553    
  -------------------------------------------------------------------
                         slack                                 18.529    

Slack (MET) :             18.529ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__18/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.382%)  route 4.104ns (87.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 106.245 - 107.744 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 82.869 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.548    82.869    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.456    83.325 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=8, routed)           2.692    86.017    graphics/hd/Q[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.124    86.141 r  graphics/hd/srl_ramb18__15_i_10/O
                         net (fo=36, routed)          1.412    87.553    graphics_n_31
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496   106.245    tile_clock
    RAMB18_X2Y18         RAMB18E1                                     r  srl_ramb18__18/CLKBWRCLK
                         clock pessimism              0.398   106.643    
                         clock uncertainty           -0.319   106.324    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241   106.083    srl_ramb18__18
  -------------------------------------------------------------------
                         required time                        106.083    
                         arrival time                         -87.553    
  -------------------------------------------------------------------
                         slack                                 18.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__16/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.322%)  route 0.647ns (77.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.282     1.269    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.054    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.209    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__16/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.382%)  route 0.684ns (78.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.348     1.305    graphics_n_29
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.054    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.209    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.337     1.323    graphics_n_27
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.319     0.058    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.213    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.949%)  route 0.702ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.337     1.323    graphics_n_27
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.319     0.058    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.213    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__19/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.982%)  route 0.700ns (79.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.364     1.322    graphics_n_29
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.048    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     0.203    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__19/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.982%)  route 0.700ns (79.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.336     0.912    graphics/hd/sen_v_count[0]_12[7]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_8/O
                         net (fo=36, routed)          0.364     1.322    graphics_n_29
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y11         RAMB18E1                                     r  srl_ramb18__19/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.048    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     0.203    srl_ramb18__19
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__16/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.365     0.941    graphics/hd/sen_v_count[0]_12[5]
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.986 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          0.343     1.329    graphics_n_27
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.054    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     0.209    srl_ramb18__16
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__33/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.080%)  route 0.740ns (79.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.276     0.852    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18__31_i_5/O
                         net (fo=29, routed)          0.464     1.362    v_count[8]
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.054    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     0.209    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__33/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.080%)  route 0.740ns (79.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.276     0.852    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  graphics/hd/srl_ramb18__31_i_5/O
                         net (fo=29, routed)          0.464     1.362    v_count[8]
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y13         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.319     0.054    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     0.209    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__37/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.283     0.858    graphics/hd/Q[6]
    SLICE_X33Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.903 r  graphics/hd/srl_ramb18__31_i_15/O
                         net (fo=29, routed)          0.454     1.357    h_count[10]
    RAMB18_X0Y10         RAMB18E1                                     r  srl_ramb18__37/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X0Y10         RAMB18E1                                     r  srl_ramb18__37/CLKBWRCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.319     0.048    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     0.203    srl_ramb18__37
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  1.154    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 4.784ns (52.709%)  route 4.292ns (47.291%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 14.749 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    -0.903    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.551 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075     2.626    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124     2.750 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691     3.441    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.565 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718     4.284    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748     5.156    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.280 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.280    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.830 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009     5.839    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.953 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.953    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.067    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.181    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.295 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.295    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.409 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.409    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.523    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.637    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.794 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.050     7.844    graphics/hd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.329     8.173 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.173    graphics/hd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437    14.749    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    15.148    
                         clock uncertainty           -0.319    14.829    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.079    14.908    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 4.777ns (52.672%)  route 4.292ns (47.328%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 14.749 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    -0.903    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.551 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075     2.626    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124     2.750 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691     3.441    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.565 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718     4.284    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748     5.156    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.280 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.280    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.830 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009     5.839    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.953 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.953    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.067    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.181    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.295 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.295    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.409 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.409    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.523    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.637    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.794 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.050     7.844    graphics/hd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.322     8.166 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.166    graphics/hd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437    14.749    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    15.148    
                         clock uncertainty           -0.319    14.829    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.118    14.947    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 3.074ns (35.869%)  route 5.496ns (64.131%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.744 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.600    -0.912    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.542 r  srl_ramb18__43/DOBDO[7]
                         net (fo=1, routed)           1.609     3.151    food/part/DOBDO[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.275 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.780     4.054    food/part/red_out[3]_i_9_n_0
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.178 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.962     5.140    food/part/red_out[3]_i_7_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.264 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.192     6.457    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.581 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.953     7.534    graphics/hd/apple_exists
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.658    graphics/hd/red_out0[3]
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432    14.744    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    15.143    
                         clock uncertainty           -0.319    14.824    
    SLICE_X42Y26         FDCE (Setup_fdce_C_D)        0.077    14.901    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.720ns (30.320%)  route 1.655ns (69.680%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.600    -0.581    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.585     0.004 r  srl_ramb18__43/DOBDO[2]
                         net (fo=1, routed)           0.783     0.787    food/part/DOBDO[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.832 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           0.449     1.281    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.326 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.422     1.749    graphics/hd/apple_exists
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    graphics/hd/red_out0[3]
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.179    
                         clock uncertainty            0.319     1.498    
    SLICE_X42Y26         FDCE (Hold_fdce_C_D)         0.120     1.618    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.149ns (47.804%)  route 1.255ns (52.196%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     1.708    graphics/hd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.118     1.826 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    graphics/hd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.185    
                         clock uncertainty            0.319     1.504    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.131     1.635    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.145ns (47.717%)  route 1.255ns (52.283%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     1.708    graphics/hd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.114     1.822 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    graphics/hd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.185    
                         clock uncertainty            0.319     1.504    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.121     1.625    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.275ns  (logic 1.687ns (31.984%)  route 3.588ns (68.016%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.744 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 8.976 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407     6.630    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.334    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.430 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.976    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     9.432 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252    10.684    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564    11.372    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.496 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476    11.972    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.096 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730    12.826    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.950 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000    12.950    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.351 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.351    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.685 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.566    14.251    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432    14.744    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.946    15.690    
                         clock uncertainty           -0.153    15.537    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)       -0.248    15.289    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.192ns  (logic 1.592ns (30.660%)  route 3.600ns (69.340%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.744 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 8.976 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407     6.630    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.334    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.430 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.976    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     9.432 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252    10.684    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564    11.372    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.496 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476    11.972    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.096 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730    12.826    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.950 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000    12.950    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.351 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.351    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.590 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.578    14.168    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432    14.744    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.946    15.690    
                         clock uncertainty           -0.153    15.537    
    SLICE_X40Y26         FDCE (Setup_fdce_C_D)       -0.281    15.256    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.176ns  (logic 1.836ns (35.469%)  route 3.340ns (64.531%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 14.748 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 8.976 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407     6.630    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.334    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.430 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.976    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     9.432 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252    10.684    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564    11.372    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.496 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476    11.972    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.096 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709    12.805    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124    12.929 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000    12.929    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.479 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.479    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.813 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.339    14.152    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.436    14.748    graphics/hd/pixel_clock01_out
    SLICE_X41Y29         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.946    15.694    
                         clock uncertainty           -0.153    15.541    
    SLICE_X41Y29         FDCE (Setup_fdce_C_D)       -0.237    15.304    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.073ns  (logic 1.666ns (32.842%)  route 3.407ns (67.158%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 14.745 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 8.976 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407     6.630    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.334    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.430 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.976    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     9.432 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252    10.684    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564    11.372    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.496 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476    11.972    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.096 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730    12.826    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.950 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000    12.950    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.351 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.351    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.664 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.385    14.049    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.745    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.946    15.691    
                         clock uncertainty           -0.153    15.538    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.243    15.295    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.069ns  (logic 1.724ns (34.013%)  route 3.345ns (65.987%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 14.745 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 8.976 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407     6.630    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.334    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.430 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.976    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     9.432 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252    10.684    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564    11.372    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.496 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476    11.972    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.096 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709    12.805    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124    12.929 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000    12.929    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.479 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.479    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.701 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.344    14.045    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.745    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.946    15.691    
                         clock uncertainty           -0.153    15.538    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.233    15.305    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.025ns  (logic 1.741ns (34.647%)  route 3.284ns (65.353%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 14.747 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 8.976 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407     6.630    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.334    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.430 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.976    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     9.432 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252    10.684    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564    11.372    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.496 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476    11.972    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.096 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709    12.805    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124    12.929 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000    12.929    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.479 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.479    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.718 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.283    14.001    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.435    14.747    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.946    15.693    
                         clock uncertainty           -0.153    15.540    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)       -0.250    15.290    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.941ns  (logic 1.575ns (31.879%)  route 3.366ns (68.121%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 14.745 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 8.976 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407     6.630    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.334    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.430 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.976    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     9.432 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252    10.684    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564    11.372    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.496 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476    11.972    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.096 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.730    12.826    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.950 r  graphics/hd/v_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000    12.950    graphics/hd/v_count[0]_i_5__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.351 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.351    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.573 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.344    13.917    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.745    graphics/hd/pixel_clock01_out
    SLICE_X41Y27         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.946    15.691    
                         clock uncertainty           -0.153    15.538    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.242    15.296    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.825ns  (logic 1.376ns (28.517%)  route 3.449ns (71.483%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 14.745 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 8.976 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407     6.630    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.334    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.430 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.976    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     9.432 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252    10.684    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564    11.372    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.496 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476    11.972    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.096 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.506    12.602    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.726 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    12.726    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.150 r  graphics/hd/v_count_reg[0]_i_2__0/O[1]
                         net (fo=1, routed)           0.651    13.801    graphics/hd/v_count_reg[0]_i_2__0_n_6
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.745    graphics/hd/pixel_clock01_out
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.946    15.691    
                         clock uncertainty           -0.153    15.538    
    SLICE_X40Y27         FDCE (Setup_fdce_C_D)       -0.287    15.251    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.820ns  (logic 1.592ns (33.031%)  route 3.228ns (66.969%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 14.745 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 8.976 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407     6.630    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.334    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.430 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.976    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     9.432 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252    10.684    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564    11.372    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.496 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476    11.972    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.096 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.510    12.606    graphics/hd/v_count1__11
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.730 r  graphics/hd/v_count[0]_i_7__0/O
                         net (fo=1, routed)           0.000    12.730    graphics/hd/v_count[0]_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.370 r  graphics/hd/v_count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.426    13.796    graphics/hd/v_count_reg[0]_i_2__0_n_4
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.745    graphics/hd/pixel_clock01_out
    SLICE_X40Y27         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.946    15.691    
                         clock uncertainty           -0.153    15.538    
    SLICE_X40Y27         FDCE (Setup_fdce_C_D)       -0.254    15.284    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.816ns  (logic 1.815ns (37.687%)  route 3.001ns (62.313%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 14.747 - 13.468 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 8.976 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407     6.630    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.334    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.430 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.546     8.976    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     9.432 f  graphics/hd/h_count_reg[10]/Q
                         net (fo=7, routed)           1.252    10.684    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.564    11.372    graphics/hd/h_video_i_2__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.496 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.476    11.972    graphics/hd/h_sync_state1__7
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.096 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.709    12.805    graphics/hd/v_count1__11
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124    12.929 r  graphics/hd/v_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000    12.929    graphics/hd/v_count[4]_i_4__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.479 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.479    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.792 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.792    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.435    14.747    graphics/hd/pixel_clock01_out
    SLICE_X40Y28         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.946    15.693    
                         clock uncertainty           -0.153    15.540    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)        0.062    15.602    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                         -13.792    
  -------------------------------------------------------------------
                         slack                                  1.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.295%)  route 0.127ns (43.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDPE (Prop_fdpe_C_Q)         0.164    -0.454 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.327    food/rng/Q[5]
    SLICE_X28Y46         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y46         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.274    -0.582    
                         clock uncertainty            0.153    -0.429    
    SLICE_X28Y46         FDPE (Hold_fdpe_C_D)         0.066    -0.363    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.941%)  route 0.121ns (39.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.356    food/rng/Q[0]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.048    -0.308 r  food/rng/value[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    food/rng/value[18]_i_1_n_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[18]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.153    -0.452    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.107    -0.345    food/rng/value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.356    food/rng/Q[0]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.311 r  food/rng/value[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    food/rng/value[16]_i_1_n_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[16]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.153    -0.452    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.091    -0.361    food/rng/value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.624%)  route 0.155ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.155    -0.322    food/rng/Q[1]
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.153    -0.465    
    SLICE_X29Y45         FDPE (Hold_fdpe_C_D)         0.070    -0.395    food/rng/value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.277%)  route 0.164ns (53.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.164    -0.313    food/rng/Q[13]
    SLICE_X32Y49         FDPE                                         r  food/rng/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X32Y49         FDPE                                         r  food/rng/value_reg[12]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X32Y49         FDPE (Hold_fdpe_C_D)         0.055    -0.393    food/rng/value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.629%)  route 0.168ns (54.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y47         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.168    -0.308    food/rng/Q[7]
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.832    -0.858    food/rng/value_reg[19]_0
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.153    -0.449    
    SLICE_X30Y46         FDPE (Hold_fdpe_C_D)         0.052    -0.397    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.497    graphics/hd/pixel_clock01_out
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.661 f  graphics/hd/h_count_reg[0]/Q
                         net (fo=3, routed)           0.175     0.837    graphics/hd/sen_h_count[1]_15[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.882 r  graphics/hd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.882    graphics/hd/h_count[0]
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/C
                         clock pessimism             -0.127     0.497    
                         clock uncertainty            0.153     0.651    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.120     0.771    graphics/hd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.151%)  route 0.194ns (57.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.194    -0.284    food/rng/Q[0]
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[19]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.153    -0.465    
    SLICE_X29Y45         FDPE (Hold_fdpe_C_D)         0.070    -0.395    food/rng/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.563    -0.618    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.191    -0.286    food/rng/Q[3]
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.153    -0.465    
    SLICE_X28Y45         FDPE (Hold_fdpe_C_D)         0.066    -0.399    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.942%)  route 0.186ns (47.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.845    -0.336    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.550     0.496    graphics/hd/pixel_clock01_out
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDCE (Prop_fdce_C_Q)         0.164     0.660 f  graphics/hd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.186     0.846    graphics/hd/sen_h_count[1]_15[7]
    SLICE_X42Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  graphics/hd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.891    graphics/hd/h_count[7]
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.623    graphics/hd/pixel_clock01_out
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/C
                         clock pessimism             -0.127     0.496    
                         clock uncertainty            0.153     0.650    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.121     0.771    graphics/hd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 4.784ns (52.709%)  route 4.292ns (47.291%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 14.749 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    -0.903    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.551 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075     2.626    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124     2.750 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691     3.441    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.565 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718     4.284    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748     5.156    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.280 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.280    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.830 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009     5.839    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.953 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.953    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.067    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.181    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.295 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.295    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.409 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.409    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.523    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.637    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.794 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.050     7.844    graphics/hd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.329     8.173 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.173    graphics/hd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437    14.749    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    15.148    
                         clock uncertainty           -0.307    14.841    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.079    14.920    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 4.777ns (52.672%)  route 4.292ns (47.328%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 14.749 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    -0.903    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.551 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075     2.626    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124     2.750 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691     3.441    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.565 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718     4.284    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748     5.156    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.280 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.280    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.830 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009     5.839    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.953 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.953    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.067 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.067    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.181 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.181    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.295 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.295    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.409 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.409    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.523    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.637    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.794 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.050     7.844    graphics/hd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.322     8.166 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.166    graphics/hd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437    14.749    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    15.148    
                         clock uncertainty           -0.307    14.841    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.118    14.959    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 3.074ns (35.869%)  route 5.496ns (64.131%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 14.744 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.600    -0.912    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.542 r  srl_ramb18__43/DOBDO[7]
                         net (fo=1, routed)           1.609     3.151    food/part/DOBDO[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.275 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.780     4.054    food/part/red_out[3]_i_9_n_0
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.178 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.962     5.140    food/part/red_out[3]_i_7_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.264 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.192     6.457    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.581 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.953     7.534    graphics/hd/apple_exists
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.658    graphics/hd/red_out0[3]
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    12.600    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.700 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.221    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.312 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432    14.744    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    15.143    
                         clock uncertainty           -0.307    14.836    
    SLICE_X42Y26         FDCE (Setup_fdce_C_D)        0.077    14.913    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.720ns (30.320%)  route 1.655ns (69.680%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.600    -0.581    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.585     0.004 r  srl_ramb18__43/DOBDO[2]
                         net (fo=1, routed)           0.783     0.787    food/part/DOBDO[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.832 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           0.449     1.281    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.326 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.422     1.749    graphics/hd/apple_exists
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    graphics/hd/red_out0[3]
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.179    
                         clock uncertainty            0.307     1.486    
    SLICE_X42Y26         FDCE (Hold_fdce_C_D)         0.120     1.606    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.149ns (47.804%)  route 1.255ns (52.196%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     1.708    graphics/hd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.118     1.826 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    graphics/hd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.185    
                         clock uncertainty            0.307     1.492    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.131     1.623    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.145ns (47.717%)  route 1.255ns (52.283%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     1.708    graphics/hd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.114     1.822 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    graphics/hd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.185    
                         clock uncertainty            0.307     1.492    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.121     1.613    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       18.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.235ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.739ns  (logic 3.198ns (29.780%)  route 7.541ns (70.220%))
  Logic Levels:           6  (LUT1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 52.960 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.600    52.960    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454    55.414 r  srl_ramb18__43/DOBDO[7]
                         net (fo=1, routed)           1.609    57.023    food/part/DOBDO[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.124    57.147 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.780    57.926    food/part/red_out[3]_i_9_n_0
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.124    58.050 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.962    59.013    food/part/red_out[3]_i_7_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124    59.137 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.192    60.329    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124    60.453 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.958    61.411    graphics/sd/apple_exists
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124    61.535 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           1.074    62.609    graphics/sd/red_out0[3]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    62.733 r  graphics/sd/red_out0[3]_hold_fix/O
                         net (fo=1, routed)           0.966    63.699    graphics/sd/red_out0[3]_hold_fix_1
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.334    
                         clock uncertainty           -0.319    82.014    
    SLICE_X35Y29         FDCE (Setup_fdce_C_D)       -0.081    81.933    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.933    
                         arrival time                         -63.699    
  -------------------------------------------------------------------
                         slack                                 18.235    

Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.839ns  (logic 4.784ns (48.625%)  route 5.055ns (51.375%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 81.940 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 52.969 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    52.969    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    55.423 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075    56.498    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    56.622 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691    57.313    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    57.437 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718    58.156    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    58.280 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748    59.028    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124    59.152 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    59.152    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.702 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009    59.711    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.825    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.939 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.939    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.053 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    60.053    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.167 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.167    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.281 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.281    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.395 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.395    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.509 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.509    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.666 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813    62.479    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.329    62.808 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    62.808    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438    81.940    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.339    
                         clock uncertainty           -0.319    82.019    
    SLICE_X36Y33         FDCE (Setup_fdce_C_D)        0.031    82.050    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.050    
                         arrival time                         -62.808    
  -------------------------------------------------------------------
                         slack                                 19.243    

Slack (MET) :             19.257ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.869ns  (logic 4.814ns (48.781%)  route 5.055ns (51.219%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 81.940 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 52.969 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    52.969    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    55.423 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075    56.498    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    56.622 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691    57.313    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    57.437 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718    58.156    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    58.280 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748    59.028    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124    59.152 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    59.152    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.702 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009    59.711    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.825    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.939 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.939    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.053 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    60.053    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.167 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.167    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.281 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.281    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.395 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.395    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.509 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.509    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.666 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813    62.479    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.359    62.838 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    62.838    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438    81.940    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.339    
                         clock uncertainty           -0.319    82.019    
    SLICE_X36Y33         FDCE (Setup_fdce_C_D)        0.075    82.094    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.094    
                         arrival time                         -62.838    
  -------------------------------------------------------------------
                         slack                                 19.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 1.143ns (42.446%)  route 1.550ns (57.554%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     2.003    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.112     2.115 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.115    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.319     1.425    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.107     1.532    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.145ns (42.488%)  route 1.550ns (57.512%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     2.003    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.114     2.117 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.117    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.319     1.425    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.092     1.517    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.765ns (24.573%)  route 2.348ns (75.427%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.600    -0.581    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.585     0.004 r  srl_ramb18__43/DOBDO[2]
                         net (fo=1, routed)           0.783     0.787    food/part/DOBDO[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.832 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           0.449     1.281    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.326 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.341     1.667    graphics/sd/apple_exists
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.712 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.403     2.116    graphics/sd/red_out0[3]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.161 r  graphics/sd/red_out0[3]_hold_fix/O
                         net (fo=1, routed)           0.372     2.532    graphics/sd/red_out0[3]_hold_fix_1
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.101    
                         clock uncertainty            0.319     1.420    
    SLICE_X35Y29         FDCE (Hold_fdce_C_D)         0.066     1.486    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.046    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       34.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912    43.834    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.958 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101    45.059    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.183 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433    45.616    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    45.740 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858    46.598    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124    46.722 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905    47.627    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.213    82.622    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    82.417    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.417    
                         arrival time                         -47.627    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912    43.834    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.958 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101    45.059    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.183 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433    45.616    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    45.740 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858    46.598    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124    46.722 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905    47.627    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.213    82.622    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    82.417    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.417    
                         arrival time                         -47.627    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912    43.834    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.958 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101    45.059    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.183 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433    45.616    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    45.740 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858    46.598    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124    46.722 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905    47.627    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.213    82.622    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    82.417    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         82.417    
                         arrival time                         -47.627    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.790ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.161ns  (logic 0.952ns (18.445%)  route 4.209ns (81.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912    43.834    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.958 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101    45.059    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.183 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433    45.616    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    45.740 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858    46.598    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124    46.722 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.905    47.627    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.213    82.622    
    SLICE_X32Y29         FDCE (Setup_fdce_C_CE)      -0.205    82.417    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.417    
                         arrival time                         -47.627    
  -------------------------------------------------------------------
                         slack                                 34.790    

Slack (MET) :             34.889ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.329ns  (logic 1.836ns (34.453%)  route 3.493ns (65.548%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    42.922 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912    43.834    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.958 f  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101    45.059    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.183 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433    45.616    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    45.740 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.047    46.787    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.124    46.911 r  graphics/sd/v_count[4]_i_4/O
                         net (fo=1, routed)           0.000    46.911    graphics/sd/v_count[4]_i_4_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.461 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.461    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.795 r  graphics/sd/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    47.795    graphics/sd/v_count_reg[8]_i_1_n_6
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.213    82.622    
    SLICE_X32Y29         FDCE (Setup_fdce_C_D)        0.062    82.684    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.684    
                         arrival time                         -47.795    
  -------------------------------------------------------------------
                         slack                                 34.889    

Slack (MET) :             34.910ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.308ns  (logic 1.815ns (34.193%)  route 3.493ns (65.807%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    42.922 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912    43.834    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.958 f  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101    45.059    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.183 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433    45.616    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    45.740 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.047    46.787    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.124    46.911 r  graphics/sd/v_count[4]_i_4/O
                         net (fo=1, routed)           0.000    46.911    graphics/sd/v_count[4]_i_4_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.461 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.461    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.774 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    47.774    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X32Y29         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.899    82.835    
                         clock uncertainty           -0.213    82.622    
    SLICE_X32Y29         FDCE (Setup_fdce_C_D)        0.062    82.684    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.684    
                         arrival time                         -47.774    
  -------------------------------------------------------------------
                         slack                                 34.910    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912    43.834    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.958 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101    45.059    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.183 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433    45.616    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    45.740 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858    46.598    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124    46.722 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764    47.486    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.213    82.621    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    82.416    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         82.416    
                         arrival time                         -47.486    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912    43.834    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.958 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101    45.059    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.183 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433    45.616    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    45.740 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858    46.598    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124    46.722 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764    47.486    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.213    82.621    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    82.416    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         82.416    
                         arrival time                         -47.486    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912    43.834    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.958 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101    45.059    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.183 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433    45.616    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    45.740 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858    46.598    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124    46.722 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764    47.486    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.213    82.621    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    82.416    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.416    
                         arrival time                         -47.486    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.020ns  (logic 0.952ns (18.963%)  route 4.068ns (81.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.062ns = ( 42.466 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.549    42.466    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    42.922 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           0.912    43.834    graphics/sd/Q[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.958 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.101    45.059    graphics/sd/h_video_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.124    45.183 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.433    45.616    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    45.740 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.858    46.598    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124    46.722 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.764    47.486    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X32Y28         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.899    82.834    
                         clock uncertainty           -0.213    82.621    
    SLICE_X32Y28         FDCE (Setup_fdce_C_CE)      -0.205    82.416    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         82.416    
                         arrival time                         -47.486    
  -------------------------------------------------------------------
                         slack                                 34.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.465%)  route 0.162ns (46.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.162     0.737    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.782 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.782    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X33Y28         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X33Y28         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.098     0.448    
                         clock uncertainty            0.213     0.661    
    SLICE_X33Y28         FDPE (Hold_fdpe_C_D)         0.091     0.752    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.196%)  route 0.200ns (51.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.200     0.773    graphics/sd/Q[2]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.818 r  graphics/sd/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.818    graphics/sd/h_count[8]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.112     0.432    
                         clock uncertainty            0.213     0.645    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.737    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.245%)  route 0.216ns (53.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.216     0.789    graphics/sd/Q[2]
    SLICE_X28Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.834 r  graphics/sd/h_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.834    graphics/sd/h_count[11]
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[11]/C
                         clock pessimism             -0.099     0.447    
                         clock uncertainty            0.213     0.660    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.091     0.751    graphics/sd/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.204     0.777    graphics/sd/Q[2]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.822 r  graphics/sd/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.822    graphics/sd/h_count[7]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.112     0.432    
                         clock uncertainty            0.213     0.645    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.737    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.893%)  route 0.238ns (56.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/h_count_reg[9]/Q
                         net (fo=9, routed)           0.238     0.813    graphics/sd/Q[5]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.858 r  graphics/sd/h_video_i_1/O
                         net (fo=1, routed)           0.000     0.858    graphics/sd/h_video_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/C
                         clock pessimism             -0.079     0.466    
                         clock uncertainty            0.213     0.679    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091     0.770    graphics/sd/h_video_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.403%)  route 0.223ns (51.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.223     0.821    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  graphics/sd/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.866    graphics/sd/h_count[6]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.079     0.465    
                         clock uncertainty            0.213     0.678    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.092     0.770    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.292%)  route 0.224ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.224     0.822    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.867 r  graphics/sd/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.867    graphics/sd/h_count[5]
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C
                         clock pessimism             -0.079     0.465    
                         clock uncertainty            0.213     0.678    
    SLICE_X28Y26         FDCE (Hold_fdce_C_D)         0.091     0.769    graphics/sd/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[3]/Q
                         net (fo=4, routed)           0.184     0.759    graphics/sd/sen_v_count[0]_12[3]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.804 r  graphics/sd/v_count[0]_i_5/O
                         net (fo=1, routed)           0.000     0.804    graphics/sd/v_count[0]_i_5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.867 r  graphics/sd/v_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.867    graphics/sd/v_count_reg[0]_i_2_n_4
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism             -0.111     0.434    
                         clock uncertainty            0.213     0.647    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.105     0.752    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     0.575 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.185     0.760    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.805 r  graphics/sd/v_count[0]_i_8/O
                         net (fo=1, routed)           0.000     0.805    graphics/sd/v_count[0]_i_8_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.875 r  graphics/sd/v_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.875    graphics/sd/v_count_reg[0]_i_2_n_7
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X32Y27         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.111     0.434    
                         clock uncertainty            0.213     0.647    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.105     0.752    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.240%)  route 0.253ns (54.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X30Y27         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.598 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.253     0.851    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.896 r  graphics/sd/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.896    graphics/sd/h_count[10]
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.079     0.467    
                         clock uncertainty            0.213     0.680    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.092     0.772    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       18.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.235ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.739ns  (logic 3.198ns (29.780%)  route 7.541ns (70.220%))
  Logic Levels:           6  (LUT1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 52.960 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.600    52.960    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454    55.414 r  srl_ramb18__43/DOBDO[7]
                         net (fo=1, routed)           1.609    57.023    food/part/DOBDO[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.124    57.147 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.780    57.926    food/part/red_out[3]_i_9_n_0
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.124    58.050 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.962    59.013    food/part/red_out[3]_i_7_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124    59.137 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.192    60.329    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124    60.453 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.958    61.411    graphics/sd/apple_exists
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124    61.535 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           1.074    62.609    graphics/sd/red_out0[3]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    62.733 r  graphics/sd/red_out0[3]_hold_fix/O
                         net (fo=1, routed)           0.966    63.699    graphics/sd/red_out0[3]_hold_fix_1
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.334    
                         clock uncertainty           -0.319    82.014    
    SLICE_X35Y29         FDCE (Setup_fdce_C_D)       -0.081    81.933    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.933    
                         arrival time                         -63.699    
  -------------------------------------------------------------------
                         slack                                 18.235    

Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.839ns  (logic 4.784ns (48.625%)  route 5.055ns (51.375%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 81.940 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 52.969 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    52.969    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    55.423 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075    56.498    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    56.622 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691    57.313    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    57.437 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718    58.156    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    58.280 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748    59.028    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124    59.152 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    59.152    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.702 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009    59.711    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.825    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.939 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.939    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.053 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    60.053    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.167 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.167    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.281 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.281    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.395 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.395    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.509 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.509    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.666 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813    62.479    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.329    62.808 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    62.808    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438    81.940    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.339    
                         clock uncertainty           -0.319    82.019    
    SLICE_X36Y33         FDCE (Setup_fdce_C_D)        0.031    82.050    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.050    
                         arrival time                         -62.808    
  -------------------------------------------------------------------
                         slack                                 19.243    

Slack (MET) :             19.257ns  (required time - arrival time)
  Source:                 srl_ramb18__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.869ns  (logic 4.814ns (48.781%)  route 5.055ns (51.219%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 81.940 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 52.969 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.609    52.969    tile_clock
    RAMB18_X2Y4          RAMB18E1                                     r  srl_ramb18__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    55.423 r  srl_ramb18__0/DOPADOP[0]
                         net (fo=1, routed)           1.075    56.498    snek/genblk1[4].part/sync_reg[1]_1[3]
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    56.622 f  snek/genblk1[4].part/green_out[3]_i_664/O
                         net (fo=1, routed)           0.691    57.313    snek/genblk1[4].part/green_out[3]_i_664_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.124    57.437 f  snek/genblk1[4].part/green_out[3]_i_599/O
                         net (fo=1, routed)           0.718    58.156    snek/genblk1[4].part/h_match_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    58.280 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.748    59.028    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124    59.152 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    59.152    snek/genblk1[3].part_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.702 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.009    59.711    snek/green_out_reg[3]_i_345_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.825    snek/green_out_reg[3]_i_264_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.939 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.939    snek/green_out_reg[3]_i_183_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.053 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    60.053    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.167 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.167    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.281 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.281    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.395 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.395    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.509 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.509    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.666 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813    62.479    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.359    62.838 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    62.838    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438    81.940    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.339    
                         clock uncertainty           -0.319    82.019    
    SLICE_X36Y33         FDCE (Setup_fdce_C_D)        0.075    82.094    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.094    
                         arrival time                         -62.838    
  -------------------------------------------------------------------
                         slack                                 19.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 1.143ns (42.446%)  route 1.550ns (57.554%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     2.003    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.112     2.115 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.115    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.319     1.425    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.107     1.532    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 srl_ramb18__16/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.145ns (42.488%)  route 1.550ns (57.512%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.603    -0.578    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      0.585     0.007 r  srl_ramb18__16/DOBDO[4]
                         net (fo=1, routed)           0.518     0.525    snek/genblk1[39].part/green_out[3]_i_276_0[4]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.570 f  snek/genblk1[39].part/green_out[3]_i_276/O
                         net (fo=1, routed)           0.340     0.910    snek/genblk1[39].part/v_match
    SLICE_X45Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     0.955    snek/genblk1[39].part_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.110 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     1.110    snek/green_out_reg[3]_i_102_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.149 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     1.149    snek/green_out_reg[3]_i_45_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.188 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.188    snek/green_out_reg[3]_i_16_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.227 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.227    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.266 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.266    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.311 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     2.003    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.114     2.117 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.117    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.319     1.425    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.092     1.517    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.765ns (24.573%)  route 2.348ns (75.427%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.600    -0.581    tile_clock
    RAMB18_X2Y10         RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.585     0.004 r  srl_ramb18__43/DOBDO[2]
                         net (fo=1, routed)           0.783     0.787    food/part/DOBDO[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.832 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           0.449     1.281    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.326 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.341     1.667    graphics/sd/apple_exists
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.712 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.403     2.116    graphics/sd/red_out0[3]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.161 r  graphics/sd/red_out0[3]_hold_fix/O
                         net (fo=1, routed)           0.372     2.532    graphics/sd/red_out0[3]_hold_fix_1
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.101    
                         clock uncertainty            0.319     1.420    
    SLICE_X35Y29         FDCE (Hold_fdce_C_D)         0.066     1.486    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.046    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8687 Endpoints
Min Delay          8687 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.654ns  (logic 5.099ns (40.299%)  route 7.555ns (59.701%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          4.406     5.862    graphics/hd/SW_IBUF[1]
    SLICE_X35Y29         LUT3 (Prop_lut3_I1_O)        0.124     5.986 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.149     9.135    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.654 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.654    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.507ns  (logic 5.104ns (40.809%)  route 7.403ns (59.191%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          4.406     5.862    graphics/hd/SW_IBUF[1]
    SLICE_X35Y29         LUT3 (Prop_lut3_I1_O)        0.124     5.986 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.997     8.983    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.507 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.507    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.307ns  (logic 5.104ns (41.474%)  route 7.203ns (58.526%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          4.406     5.862    graphics/hd/SW_IBUF[1]
    SLICE_X35Y29         LUT3 (Prop_lut3_I1_O)        0.124     5.986 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.797     8.783    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.307 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.307    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.277ns  (logic 5.313ns (43.280%)  route 6.964ns (56.720%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          4.406     5.862    graphics/hd/SW_IBUF[1]
    SLICE_X35Y29         LUT3 (Prop_lut3_I1_O)        0.152     6.014 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.558     8.572    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.705    12.277 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    12.277    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.076ns  (logic 5.083ns (42.090%)  route 6.993ns (57.910%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          4.406     5.862    graphics/hd/SW_IBUF[1]
    SLICE_X35Y29         LUT3 (Prop_lut3_I1_O)        0.124     5.986 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.588     8.573    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.076 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.076    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.829ns  (logic 5.111ns (43.203%)  route 6.719ns (56.797%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          3.181     4.637    graphics/hd/SW_IBUF[1]
    SLICE_X36Y33         LUT3 (Prop_lut3_I1_O)        0.124     4.761 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.538     8.299    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.829 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.829    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.707ns  (logic 1.701ns (14.529%)  route 10.006ns (85.471%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.655    10.108    score/SW_IBUF[0]
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.232 r  score/value[15]_i_3/O
                         net (fo=1, routed)           0.670    10.903    score/value[15]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.027 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.680    11.707    score/value[15]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  score/value_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.707ns  (logic 1.701ns (14.529%)  route 10.006ns (85.471%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.655    10.108    score/SW_IBUF[0]
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.232 r  score/value[15]_i_3/O
                         net (fo=1, routed)           0.670    10.903    score/value[15]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.027 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.680    11.707    score/value[15]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  score/value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.707ns  (logic 1.701ns (14.529%)  route 10.006ns (85.471%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.655    10.108    score/SW_IBUF[0]
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.232 r  score/value[15]_i_3/O
                         net (fo=1, routed)           0.670    10.903    score/value[15]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.027 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.680    11.707    score/value[15]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  score/value_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.535ns  (logic 1.701ns (14.745%)  route 9.834ns (85.255%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.655    10.108    score/SW_IBUF[0]
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.232 r  score/value[15]_i_3/O
                         net (fo=1, routed)           0.670    10.903    score/value[15]_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.027 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.509    11.535    score/value[15]_i_1_n_0
    SLICE_X58Y24         FDCE                                         r  score/value_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[17].on_bits_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[17].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE                         0.000     0.000 r  snek/genblk1[17].on_bits_reg[17]/C
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[17].on_bits_reg[17]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[17].part/on
    SLICE_X39Y24         FDCE                                         r  snek/genblk1[17].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[20].on_bits_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[20].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDCE                         0.000     0.000 r  snek/genblk1[20].on_bits_reg[20]/C
    SLICE_X47Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[20].on_bits_reg[20]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[20].part/on
    SLICE_X47Y26         FDCE                                         r  snek/genblk1[20].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[27].on_bits_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[27].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE                         0.000     0.000 r  snek/genblk1[27].on_bits_reg[27]/C
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[27].on_bits_reg[27]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[27].part/on
    SLICE_X43Y28         FDCE                                         r  snek/genblk1[27].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[73].on_bits_reg[73]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[73].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE                         0.000     0.000 r  snek/genblk1[73].on_bits_reg[73]/C
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[73].on_bits_reg[73]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[73].part/on
    SLICE_X43Y34         FDCE                                         r  snek/genblk1[73].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[84].on_bits_reg[84]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[84].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDCE                         0.000     0.000 r  snek/genblk1[84].on_bits_reg[84]/C
    SLICE_X47Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[84].on_bits_reg[84]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[84].part/on
    SLICE_X47Y30         FDCE                                         r  snek/genblk1[84].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[99].cols_reg[99][4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/genblk1[99].part/cur_col_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.507%)  route 0.074ns (36.493%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDPE                         0.000     0.000 r  snek/genblk1[99].cols_reg[99][4]/C
    SLICE_X32Y31         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  snek/genblk1[99].cols_reg[99][4]/Q
                         net (fo=2, routed)           0.074     0.202    snek/genblk1[99].part/Q[4]
    SLICE_X33Y31         FDCE                                         r  snek/genblk1[99].part/cur_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[24].cols_reg[24][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[24].part/cur_col_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE                         0.000     0.000 r  snek/genblk1[24].cols_reg[24][1]/C
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[24].cols_reg[24][1]/Q
                         net (fo=3, routed)           0.074     0.202    snek/genblk1[24].part/Q[1]
    SLICE_X54Y17         FDCE                                         r  snek/genblk1[24].part/cur_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[8].on_bits_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[8].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE                         0.000     0.000 r  snek/genblk1[8].on_bits_reg[8]/C
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[8].on_bits_reg[8]/Q
                         net (fo=1, routed)           0.062     0.203    snek/genblk1[8].part/on
    SLICE_X44Y25         FDCE                                         r  snek/genblk1[8].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[10].on_bits_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[10].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE                         0.000     0.000 r  snek/genblk1[10].on_bits_reg[10]/C
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[10].on_bits_reg[10]/Q
                         net (fo=1, routed)           0.065     0.206    snek/genblk1[10].part/on
    SLICE_X44Y25         FDCE                                         r  snek/genblk1[10].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[99].cols_reg[99][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[99].part/cur_col_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.028%)  route 0.078ns (37.972%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE                         0.000     0.000 r  snek/genblk1[99].cols_reg[99][5]/C
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[99].cols_reg[99][5]/Q
                         net (fo=2, routed)           0.078     0.206    snek/genblk1[99].part/Q[5]
    SLICE_X33Y31         FDCE                                         r  snek/genblk1[99].part/cur_col_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    23.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    47.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    48.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    48.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    49.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.495ns  (logic 0.580ns (23.251%)  route 1.915ns (76.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.007     0.512    snek/found_hit_reg_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124     0.636 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.908     1.544    snek/snake_dead0
    SLICE_X32Y22         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 0.580ns (25.224%)  route 1.719ns (74.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.007     0.512    snek/found_hit_reg_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124     0.636 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.712     1.349    snek/snake_dead0
    SLICE_X32Y22         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.186ns (21.643%)  route 0.673ns (78.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.385    -0.095    snek/found_hit_reg_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.045    -0.050 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.288     0.238    snek/snake_dead0
    SLICE_X32Y22         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.926ns  (logic 0.186ns (20.097%)  route 0.740ns (79.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.385    -0.095    snek/found_hit_reg_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.045    -0.050 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.355     0.304    snek/snake_dead0
    SLICE_X32Y22         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.495ns  (logic 0.580ns (23.251%)  route 1.915ns (76.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.007     0.512    snek/found_hit_reg_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124     0.636 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.908     1.544    snek/snake_dead0
    SLICE_X32Y22         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 0.580ns (25.224%)  route 1.719ns (74.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           1.007     0.512    snek/found_hit_reg_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124     0.636 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.712     1.349    snek/snake_dead0
    SLICE_X32Y22         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.186ns (21.643%)  route 0.673ns (78.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.385    -0.095    snek/found_hit_reg_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.045    -0.050 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.288     0.238    snek/snake_dead0
    SLICE_X32Y22         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.926ns  (logic 0.186ns (20.097%)  route 0.740ns (79.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.385    -0.095    snek/found_hit_reg_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.045    -0.050 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.355     0.304    snek/snake_dead0
    SLICE_X32Y22         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.772ns  (logic 4.304ns (49.071%)  route 4.467ns (50.929%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.729 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.930     3.659    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.296     3.955 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.538     7.492    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.023 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.023    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 4.375ns (52.093%)  route 4.024ns (47.907%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.769 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.280     4.049    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.152     4.201 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.744     6.945    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.705    10.650 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.650    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.390ns  (logic 4.367ns (52.053%)  route 4.023ns (47.947%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.769 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.280     4.049    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.152     4.201 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.743     6.944    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697    10.641 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.641    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.274ns  (logic 4.391ns (53.070%)  route 3.883ns (46.930%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.769 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.280     4.049    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.152     4.201 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.603     6.804    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.721    10.525 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.525    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.268ns  (logic 4.279ns (51.756%)  route 3.989ns (48.244%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.729 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.930     3.659    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.296     3.955 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.059     7.014    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.519 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.519    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.141ns  (logic 4.303ns (52.856%)  route 3.838ns (47.144%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.729 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.930     3.659    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.296     3.955 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.908     6.863    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.392 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.392    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.067ns  (logic 4.161ns (51.585%)  route 3.906ns (48.415%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548     2.244    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.757     3.519    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.124     3.643 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.149     6.792    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.311 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.311    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 4.295ns (53.801%)  route 3.688ns (46.199%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.729 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.930     3.659    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.296     3.955 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.758     6.713    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.234 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.234    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.166ns (52.601%)  route 3.754ns (47.399%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548     2.244    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.757     3.519    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.124     3.643 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.997     6.640    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.163 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.163    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 4.077ns (52.376%)  route 3.707ns (47.624%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558     2.254    graphics/hd/pixel_clock01_out
    SLICE_X40Y33         FDCE                                         r  graphics/hd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.456     2.710 r  graphics/hd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.824     3.534    graphics/hd/sen_h_sync_line[1]_10
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.658 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.882     6.541    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.037 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.037    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.599ns  (logic 0.367ns (61.281%)  route 0.232ns (38.719%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.232    -0.950    food/rng_sync/D[10]
    SLICE_X33Y48         FDRE                                         r  food/rng_sync/sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.715ns  (logic 0.418ns (58.436%)  route 0.297ns (41.564%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.445    -1.550    food/rng/value_reg[19]_0
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDPE (Prop_fdpe_C_Q)         0.418    -1.132 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.297    -0.835    food/rng_sync/D[6]
    SLICE_X29Y46         FDRE                                         r  food/rng_sync/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.735ns  (logic 0.367ns (49.923%)  route 0.368ns (50.077%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y49         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.368    -0.814    food/rng_sync/D[12]
    SLICE_X33Y49         FDRE                                         r  food/rng_sync/sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.756ns  (logic 0.367ns (48.527%)  route 0.389ns (51.473%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.447    -1.548    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.367    -1.181 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.389    -0.792    food/rng_sync/D[0]
    SLICE_X29Y46         FDRE                                         r  food/rng_sync/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.774ns  (logic 0.367ns (47.404%)  route 0.407ns (52.596%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.407    -0.775    food/rng_sync/D[13]
    SLICE_X33Y51         FDRE                                         r  food/rng_sync/sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.837ns  (logic 0.367ns (43.838%)  route 0.470ns (56.162%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.470    -0.712    food/rng_sync/D[9]
    SLICE_X34Y47         FDRE                                         r  food/rng_sync/sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.892ns  (logic 0.367ns (41.138%)  route 0.525ns (58.862%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.447    -1.548    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.367    -1.181 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.525    -0.656    food/rng_sync/D[1]
    SLICE_X29Y43         FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.902ns  (logic 0.367ns (40.673%)  route 0.535ns (59.327%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.535    -0.647    food/rng_sync/D[14]
    SLICE_X34Y47         FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.904ns  (logic 0.367ns (40.620%)  route 0.537ns (59.380%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.447    -1.548    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDPE (Prop_fdpe_C_Q)         0.367    -1.181 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.537    -0.645    food/rng_sync/D[3]
    SLICE_X29Y43         FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.909ns  (logic 0.367ns (40.367%)  route 0.542ns (59.633%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X33Y47         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.542    -0.640    food/rng_sync/D[8]
    SLICE_X35Y47         FDRE                                         r  food/rng_sync/sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock_1
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.772ns  (logic 4.304ns (49.071%)  route 4.467ns (50.929%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.729 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.930     3.659    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.296     3.955 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.538     7.492    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.023 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.023    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 4.375ns (52.093%)  route 4.024ns (47.907%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.769 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.280     4.049    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.152     4.201 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.744     6.945    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.705    10.650 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.650    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.390ns  (logic 4.367ns (52.053%)  route 4.023ns (47.947%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.769 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.280     4.049    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.152     4.201 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.743     6.944    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697    10.641 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.641    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.274ns  (logic 4.391ns (53.070%)  route 3.883ns (46.930%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.769 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.280     4.049    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.152     4.201 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.603     6.804    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.721    10.525 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.525    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.268ns  (logic 4.279ns (51.756%)  route 3.989ns (48.244%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.729 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.930     3.659    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.296     3.955 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.059     7.014    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.519 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.519    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.141ns  (logic 4.303ns (52.856%)  route 3.838ns (47.144%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.729 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.930     3.659    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.296     3.955 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.908     6.863    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.392 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.392    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.067ns  (logic 4.161ns (51.585%)  route 3.906ns (48.415%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548     2.244    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.757     3.519    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.124     3.643 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.149     6.792    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.311 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.311    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 4.295ns (53.801%)  route 3.688ns (46.199%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.555     2.251    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.729 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.930     3.659    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.296     3.955 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.758     6.713    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.234 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.234    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.166ns (52.601%)  route 3.754ns (47.399%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548     2.244    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.518     2.762 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.757     3.519    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.124     3.643 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.997     6.640    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.163 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.163    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 4.077ns (52.376%)  route 3.707ns (47.624%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.407    -0.105    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.019 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.600    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.696 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558     2.254    graphics/hd/pixel_clock01_out
    SLICE_X40Y33         FDCE                                         r  graphics/hd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.456     2.710 r  graphics/hd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.824     3.534    graphics/hd/sen_h_sync_line[1]_10
    SLICE_X36Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.658 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.882     6.541    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.037 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.037    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.599ns  (logic 0.367ns (61.281%)  route 0.232ns (38.719%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.232    -0.950    food/rng_sync/D[10]
    SLICE_X33Y48         FDRE                                         r  food/rng_sync/sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.715ns  (logic 0.418ns (58.436%)  route 0.297ns (41.564%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.445    -1.550    food/rng/value_reg[19]_0
    SLICE_X30Y46         FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDPE (Prop_fdpe_C_Q)         0.418    -1.132 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.297    -0.835    food/rng_sync/D[6]
    SLICE_X29Y46         FDRE                                         r  food/rng_sync/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.735ns  (logic 0.367ns (49.923%)  route 0.368ns (50.077%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y49         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.368    -0.814    food/rng_sync/D[12]
    SLICE_X33Y49         FDRE                                         r  food/rng_sync/sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.756ns  (logic 0.367ns (48.527%)  route 0.389ns (51.473%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.447    -1.548    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.367    -1.181 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.389    -0.792    food/rng_sync/D[0]
    SLICE_X29Y46         FDRE                                         r  food/rng_sync/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.774ns  (logic 0.367ns (47.404%)  route 0.407ns (52.596%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.407    -0.775    food/rng_sync/D[13]
    SLICE_X33Y51         FDRE                                         r  food/rng_sync/sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.837ns  (logic 0.367ns (43.838%)  route 0.470ns (56.162%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.470    -0.712    food/rng_sync/D[9]
    SLICE_X34Y47         FDRE                                         r  food/rng_sync/sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.892ns  (logic 0.367ns (41.138%)  route 0.525ns (58.862%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.447    -1.548    food/rng/value_reg[19]_0
    SLICE_X29Y45         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.367    -1.181 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.525    -0.656    food/rng_sync/D[1]
    SLICE_X29Y43         FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.902ns  (logic 0.367ns (40.673%)  route 0.535ns (59.327%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y48         FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.535    -0.647    food/rng_sync/D[14]
    SLICE_X34Y47         FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.904ns  (logic 0.367ns (40.620%)  route 0.537ns (59.380%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.447    -1.548    food/rng/value_reg[19]_0
    SLICE_X28Y45         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDPE (Prop_fdpe_C_Q)         0.367    -1.181 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.537    -0.645    food/rng_sync/D[3]
    SLICE_X29Y43         FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.909ns  (logic 0.367ns (40.367%)  route 0.542ns (59.633%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X33Y47         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.542    -0.640    food/rng_sync/D[8]
    SLICE_X35Y47         FDRE                                         r  food/rng_sync/sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 4.246ns (52.666%)  route 3.817ns (47.334%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.419     2.489 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.279     2.768    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.297     3.065 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.538     6.602    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.133 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.133    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.904ns  (logic 4.099ns (51.861%)  route 3.805ns (48.139%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.551     2.064    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.456     2.520 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.176    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.300 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.149     6.449    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     9.968 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.968    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.753ns  (logic 4.311ns (55.606%)  route 3.442ns (44.394%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     2.526 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.698     3.224    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.150     3.374 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.744     6.118    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.705     9.823 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.823    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.104ns (52.904%)  route 3.653ns (47.096%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.551     2.064    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.456     2.520 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.176    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.300 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.997     6.297    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     9.821 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.821    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.744ns  (logic 4.303ns (55.567%)  route 3.441ns (44.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     2.526 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.698     3.224    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.150     3.374 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.743     6.117    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697     9.814 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.814    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 4.327ns (56.724%)  route 3.301ns (43.276%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     2.526 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.698     3.224    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.150     3.374 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.603     5.977    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.721     9.698 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.698    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.560ns  (logic 4.221ns (55.842%)  route 3.338ns (44.158%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.419     2.489 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.279     2.768    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.297     3.065 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.059     6.124    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.630 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.630    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 4.104ns (54.306%)  route 3.453ns (45.694%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.551     2.064    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.456     2.520 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.176    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.300 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.797     6.097    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.621 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.621    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 4.077ns (54.640%)  route 3.384ns (45.360%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     2.526 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.502     3.028    graphics/hd/sen_h_sync_line[0]_4
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.124     3.152 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.882     6.034    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     9.531 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     9.531    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 4.245ns (57.117%)  route 3.187ns (42.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.419     2.489 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.279     2.768    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.297     3.065 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.908     5.973    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     9.502 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.502    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.449ns (60.006%)  route 0.966ns (39.994%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.156     0.731    graphics/hd/sen_v_sync_line[0]_5
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.042     0.773 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.810     1.583    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.266     2.850 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     2.850    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.390ns (57.110%)  route 1.044ns (42.890%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.219     0.794    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.839 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.825     1.664    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.868 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.868    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.448ns (59.240%)  route 0.996ns (40.760%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.128     0.567 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.100     0.667    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.098     0.765 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.896     1.661    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.883 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.883    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.384ns (56.184%)  route 1.079ns (43.816%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.162     0.742    graphics/hd/sen_h_sync_line[0]_4
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.787 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.917     1.704    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.902 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.902    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.456ns (57.842%)  route 1.061ns (42.158%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.128     0.567 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.100     0.667    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.098     0.765 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.961     1.726    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.956 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.956    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.465ns (57.832%)  route 1.068ns (42.168%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.232     0.812    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.042     0.854 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.836     1.690    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.282     2.972 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.972    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.411ns (55.308%)  route 1.140ns (44.692%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.219     0.794    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.839 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.921     1.760    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.985 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.985    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.433ns (55.988%)  route 1.126ns (44.012%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.128     0.567 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.100     0.667    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.098     0.765 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.026     1.791    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.998 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.998    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.442ns (56.252%)  route 1.121ns (43.748%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.232     0.812    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.042     0.854 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.889     1.743    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.259     3.002 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.002    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.450ns (56.344%)  route 1.123ns (43.656%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.232     0.812    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.042     0.854 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.891     1.745    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.267     3.012 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.012    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 4.246ns (52.666%)  route 3.817ns (47.334%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.419     2.489 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.279     2.768    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.297     3.065 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.538     6.602    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.133 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.133    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.904ns  (logic 4.099ns (51.861%)  route 3.805ns (48.139%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.551     2.064    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.456     2.520 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.176    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.300 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.149     6.449    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     9.968 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.968    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.753ns  (logic 4.311ns (55.606%)  route 3.442ns (44.394%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     2.526 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.698     3.224    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.150     3.374 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.744     6.118    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.705     9.823 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.823    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.104ns (52.904%)  route 3.653ns (47.096%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.551     2.064    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.456     2.520 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.176    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.300 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.997     6.297    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     9.821 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.821    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.744ns  (logic 4.303ns (55.567%)  route 3.441ns (44.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     2.526 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.698     3.224    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.150     3.374 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.743     6.117    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697     9.814 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.814    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 4.327ns (56.724%)  route 3.301ns (43.276%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     2.526 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.698     3.224    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.150     3.374 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.603     5.977    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.721     9.698 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.698    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.560ns  (logic 4.221ns (55.842%)  route 3.338ns (44.158%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.419     2.489 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.279     2.768    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.297     3.065 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.059     6.124    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.630 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.630    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 4.104ns (54.306%)  route 3.453ns (45.694%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.551     2.064    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.456     2.520 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.176    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.300 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.797     6.097    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.621 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.621    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 4.077ns (54.640%)  route 3.384ns (45.360%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     2.526 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.502     3.028    graphics/hd/sen_h_sync_line[0]_4
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.124     3.152 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.882     6.034    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     9.531 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     9.531    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 4.245ns (57.117%)  route 3.187ns (42.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.557     2.070    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.419     2.489 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.279     2.768    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.297     3.065 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.908     5.973    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     9.502 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.502    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.449ns (60.006%)  route 0.966ns (39.994%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.156     0.731    graphics/hd/sen_v_sync_line[0]_5
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.042     0.773 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.810     1.583    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.266     2.850 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     2.850    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.390ns (57.110%)  route 1.044ns (42.890%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.219     0.794    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.839 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.825     1.664    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.868 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.868    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.448ns (59.240%)  route 0.996ns (40.760%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.128     0.567 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.100     0.667    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.098     0.765 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.896     1.661    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.883 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.883    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.384ns (56.184%)  route 1.079ns (43.816%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.162     0.742    graphics/hd/sen_h_sync_line[0]_4
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.787 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.917     1.704    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.902 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.902    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.456ns (57.842%)  route 1.061ns (42.158%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.128     0.567 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.100     0.667    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.098     0.765 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.961     1.726    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.956 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.956    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.465ns (57.832%)  route 1.068ns (42.168%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.232     0.812    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.042     0.854 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.836     1.690    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.282     2.972 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.972    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.411ns (55.308%)  route 1.140ns (44.692%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.219     0.794    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.839 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.921     1.760    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.985 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.985    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.433ns (55.988%)  route 1.126ns (44.012%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.128     0.567 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.100     0.667    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.098     0.765 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.026     1.791    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.998 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.998    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.442ns (56.252%)  route 1.121ns (43.748%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.232     0.812    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.042     0.854 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.889     1.743    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.259     3.002 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.002    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.450ns (56.344%)  route 1.123ns (43.656%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.580 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.232     0.812    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.042     0.854 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.891     1.745    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.267     3.012 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.012    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock

Max Delay          1637 Endpoints
Min Delay          1637 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[0].rows_reg[0][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.709ns  (logic 2.153ns (20.105%)  route 8.556ns (79.895%))
  Logic Levels:           10  (FDPE=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDPE                         0.000     0.000 r  snek/genblk1[0].rows_reg[0][0]/C
    SLICE_X35Y22         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  snek/genblk1[0].rows_reg[0][0]/Q
                         net (fo=9, routed)           2.719     3.175    snek/head_row[0]
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124     3.299 r  snek/found_hit_i_560/O
                         net (fo=1, routed)           0.000     3.299    snek/found_hit_i_560_n_0
    SLICE_X49Y11         MUXF7 (Prop_muxf7_I0_O)      0.238     3.537 r  snek/found_hit_reg_i_386/O
                         net (fo=1, routed)           0.000     3.537    snek/found_hit_reg_i_386_n_0
    SLICE_X49Y11         MUXF8 (Prop_muxf8_I0_O)      0.104     3.641 r  snek/found_hit_reg_i_219/O
                         net (fo=1, routed)           1.537     5.177    snek/found_hit_reg_i_219_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.316     5.493 r  snek/found_hit_i_95/O
                         net (fo=1, routed)           0.000     5.493    snek/found_hit_i_95_n_0
    SLICE_X41Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     5.738 r  snek/found_hit_reg_i_36/O
                         net (fo=1, routed)           1.159     6.897    snek/found_hit_reg_i_36_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.298     7.195 r  snek/found_hit_i_9/O
                         net (fo=1, routed)           0.799     7.994    snek/found_hit_i_9_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.118 f  snek/found_hit_i_3/O
                         net (fo=1, routed)           1.022     9.140    snek/found_hit_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.264 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           1.321    10.585    snek/found_hit0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.709 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    10.709    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    -1.554    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.986ns  (logic 1.453ns (14.548%)  route 8.534ns (85.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.534     9.986    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.986ns  (logic 1.453ns (14.548%)  route 8.534ns (85.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.534     9.986    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.986ns  (logic 1.453ns (14.548%)  route 8.534ns (85.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.534     9.986    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.986ns  (logic 1.453ns (14.548%)  route 8.534ns (85.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.534     9.986    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.846ns  (logic 1.453ns (14.756%)  route 8.393ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.393     9.846    display/SW_IBUF[0]
    SLICE_X64Y18         FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.509    -1.486    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.846ns  (logic 1.453ns (14.756%)  route 8.393ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.393     9.846    display/SW_IBUF[0]
    SLICE_X64Y18         FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.509    -1.486    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[6]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.846ns  (logic 1.453ns (14.756%)  route 8.393ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.393     9.846    display/SW_IBUF[0]
    SLICE_X64Y18         FDCE                                         f  display/clock_divide_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.509    -1.486    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[7]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.846ns  (logic 1.453ns (14.756%)  route 8.393ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.393     9.846    display/SW_IBUF[0]
    SLICE_X64Y18         FDCE                                         f  display/clock_divide_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.509    -1.486    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[12]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.837ns  (logic 1.453ns (14.769%)  route 8.385ns (85.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.385     9.837    display/SW_IBUF[0]
    SLICE_X64Y20         FDCE                                         f  display/clock_divide_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.508    -1.487    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/length_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.365ns (34.414%)  route 0.696ns (65.586%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE                         0.000     0.000 r  snek/length_reg[1]/C
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[1]/Q
                         net (fo=18, routed)          0.231     0.372    snek/length_reg[1]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.048     0.420 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     0.420    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.552 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.465     1.017    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.044     1.061 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.061    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C

Slack:                    inf
  Source:                 snek/length_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.366ns (34.475%)  route 0.696ns (65.525%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE                         0.000     0.000 r  snek/length_reg[1]/C
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[1]/Q
                         net (fo=18, routed)          0.231     0.372    snek/length_reg[1]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.048     0.420 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     0.420    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.552 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.465     1.017    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.062 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.062    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[99].rows_reg[99][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.486ns (35.507%)  route 0.883ns (64.493%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE                         0.000     0.000 r  snek/genblk1[99].rows_reg[99][7]/C
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[99].rows_reg[99][7]/Q
                         net (fo=2, routed)           0.116     0.244    snek/genblk1[99].rows_reg_n_0_[99][7]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.098     0.342 r  snek/found_hit_i_58/O
                         net (fo=1, routed)           0.000     0.342    snek/found_hit_i_58_n_0
    SLICE_X36Y29         MUXF7 (Prop_muxf7_I0_O)      0.062     0.404 r  snek/found_hit_reg_i_21/O
                         net (fo=1, routed)           0.254     0.659    snek/found_hit_reg_i_21_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.108     0.767 r  snek/found_hit_i_5/O
                         net (fo=1, routed)           0.051     0.818    snek/found_hit_i_5_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.045     0.863 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.461     1.324    snek/found_hit0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.369 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     1.369    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__16/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.269ns (17.292%)  route 1.288ns (82.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.278     1.557    graphics_n_40
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__16/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.269ns (17.292%)  route 1.288ns (82.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.278     1.557    graphics_n_40
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__25/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.269ns (17.145%)  route 1.301ns (82.855%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.291     1.570    graphics_n_40
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__25/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.269ns (17.145%)  route 1.301ns (82.855%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.291     1.570    graphics_n_40
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__15/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.269ns (16.780%)  route 1.335ns (83.220%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.325     1.605    graphics_n_40
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__15/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.269ns (16.780%)  route 1.335ns (83.220%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.325     1.605    graphics_n_40
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__15/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.269ns (16.772%)  route 1.336ns (83.228%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.002     1.226    graphics/hd/SW_IBUF[1]
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.271 r  graphics/hd/srl_ramb18__15_i_16/O
                         net (fo=36, routed)          0.334     1.605    graphics_n_37
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock_1

Max Delay          1637 Endpoints
Min Delay          1637 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[0].rows_reg[0][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.709ns  (logic 2.153ns (20.105%)  route 8.556ns (79.895%))
  Logic Levels:           10  (FDPE=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDPE                         0.000     0.000 r  snek/genblk1[0].rows_reg[0][0]/C
    SLICE_X35Y22         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  snek/genblk1[0].rows_reg[0][0]/Q
                         net (fo=9, routed)           2.719     3.175    snek/head_row[0]
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124     3.299 r  snek/found_hit_i_560/O
                         net (fo=1, routed)           0.000     3.299    snek/found_hit_i_560_n_0
    SLICE_X49Y11         MUXF7 (Prop_muxf7_I0_O)      0.238     3.537 r  snek/found_hit_reg_i_386/O
                         net (fo=1, routed)           0.000     3.537    snek/found_hit_reg_i_386_n_0
    SLICE_X49Y11         MUXF8 (Prop_muxf8_I0_O)      0.104     3.641 r  snek/found_hit_reg_i_219/O
                         net (fo=1, routed)           1.537     5.177    snek/found_hit_reg_i_219_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.316     5.493 r  snek/found_hit_i_95/O
                         net (fo=1, routed)           0.000     5.493    snek/found_hit_i_95_n_0
    SLICE_X41Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     5.738 r  snek/found_hit_reg_i_36/O
                         net (fo=1, routed)           1.159     6.897    snek/found_hit_reg_i_36_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.298     7.195 r  snek/found_hit_i_9/O
                         net (fo=1, routed)           0.799     7.994    snek/found_hit_i_9_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.118 f  snek/found_hit_i_3/O
                         net (fo=1, routed)           1.022     9.140    snek/found_hit_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.264 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           1.321    10.585    snek/found_hit0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.709 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    10.709    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    -1.554    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.986ns  (logic 1.453ns (14.548%)  route 8.534ns (85.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.534     9.986    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.986ns  (logic 1.453ns (14.548%)  route 8.534ns (85.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.534     9.986    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.986ns  (logic 1.453ns (14.548%)  route 8.534ns (85.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.534     9.986    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.986ns  (logic 1.453ns (14.548%)  route 8.534ns (85.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.534     9.986    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.846ns  (logic 1.453ns (14.756%)  route 8.393ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.393     9.846    display/SW_IBUF[0]
    SLICE_X64Y18         FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.509    -1.486    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.846ns  (logic 1.453ns (14.756%)  route 8.393ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.393     9.846    display/SW_IBUF[0]
    SLICE_X64Y18         FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.509    -1.486    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[6]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.846ns  (logic 1.453ns (14.756%)  route 8.393ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.393     9.846    display/SW_IBUF[0]
    SLICE_X64Y18         FDCE                                         f  display/clock_divide_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.509    -1.486    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[7]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.846ns  (logic 1.453ns (14.756%)  route 8.393ns (85.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.393     9.846    display/SW_IBUF[0]
    SLICE_X64Y18         FDCE                                         f  display/clock_divide_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.509    -1.486    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[12]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.837ns  (logic 1.453ns (14.769%)  route 8.385ns (85.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.385     9.837    display/SW_IBUF[0]
    SLICE_X64Y20         FDCE                                         f  display/clock_divide_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.508    -1.487    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/length_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.365ns (34.414%)  route 0.696ns (65.586%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE                         0.000     0.000 r  snek/length_reg[1]/C
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[1]/Q
                         net (fo=18, routed)          0.231     0.372    snek/length_reg[1]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.048     0.420 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     0.420    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.552 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.465     1.017    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.044     1.061 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.061    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C

Slack:                    inf
  Source:                 snek/length_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.366ns (34.475%)  route 0.696ns (65.525%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE                         0.000     0.000 r  snek/length_reg[1]/C
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[1]/Q
                         net (fo=18, routed)          0.231     0.372    snek/length_reg[1]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.048     0.420 r  snek/FSM_sequential_nstate[1]_i_8/O
                         net (fo=1, routed)           0.000     0.420    snek/FSM_sequential_nstate[1]_i_8_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.552 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.465     1.017    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.062 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.062    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C

Slack:                    inf
  Source:                 snek/genblk1[99].rows_reg[99][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.486ns (35.507%)  route 0.883ns (64.493%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE                         0.000     0.000 r  snek/genblk1[99].rows_reg[99][7]/C
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[99].rows_reg[99][7]/Q
                         net (fo=2, routed)           0.116     0.244    snek/genblk1[99].rows_reg_n_0_[99][7]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.098     0.342 r  snek/found_hit_i_58/O
                         net (fo=1, routed)           0.000     0.342    snek/found_hit_i_58_n_0
    SLICE_X36Y29         MUXF7 (Prop_muxf7_I0_O)      0.062     0.404 r  snek/found_hit_reg_i_21/O
                         net (fo=1, routed)           0.254     0.659    snek/found_hit_reg_i_21_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.108     0.767 r  snek/found_hit_i_5/O
                         net (fo=1, routed)           0.051     0.818    snek/found_hit_i_5_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.045     0.863 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.461     1.324    snek/found_hit0
    SLICE_X37Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.369 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     1.369    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__16/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.269ns (17.292%)  route 1.288ns (82.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.278     1.557    graphics_n_40
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__16/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.269ns (17.292%)  route 1.288ns (82.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.278     1.557    graphics_n_40
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.869    -0.820    tile_clock
    RAMB18_X1Y12         RAMB18E1                                     r  srl_ramb18__16/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__25/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.269ns (17.145%)  route 1.301ns (82.855%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.291     1.570    graphics_n_40
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__25/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.269ns (17.145%)  route 1.301ns (82.855%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.291     1.570    graphics_n_40
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__25/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__15/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.269ns (16.780%)  route 1.335ns (83.220%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.325     1.605    graphics_n_40
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__15/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.269ns (16.780%)  route 1.335ns (83.220%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.010     1.234    graphics/hd/SW_IBUF[1]
    SLICE_X49Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.279 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.325     1.605    graphics_n_40
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__15/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.269ns (16.772%)  route 1.336ns (83.228%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.002     1.226    graphics/hd/SW_IBUF[1]
    SLICE_X49Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.271 r  graphics/hd/srl_ramb18__15_i_16/O
                         net (fo=36, routed)          0.334     1.605    graphics_n_37
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.873    -0.816    tile_clock
    RAMB18_X1Y14         RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[7]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.455ns  (logic 1.453ns (15.365%)  route 8.003ns (84.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.003     9.455    graphics/hd/SW_IBUF[0]
    SLICE_X42Y24         FDCE                                         f  graphics/hd/h_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     1.274    graphics/hd/pixel_clock01_out
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[0]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.427ns  (logic 1.453ns (15.412%)  route 7.974ns (84.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.974     9.427    graphics/hd/SW_IBUF[0]
    SLICE_X42Y23         FDCE                                         f  graphics/hd/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[8]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.427ns  (logic 1.453ns (15.412%)  route 7.974ns (84.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.974     9.427    graphics/hd/SW_IBUF[0]
    SLICE_X43Y23         FDCE                                         f  graphics/hd/h_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X43Y23         FDCE                                         r  graphics/hd/h_count_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[3]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.401ns  (logic 1.453ns (15.455%)  route 7.948ns (84.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.948     9.401    graphics/hd/SW_IBUF[0]
    SLICE_X40Y24         FDCE                                         f  graphics/hd/h_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     1.274    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[5]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.338ns  (logic 1.453ns (15.558%)  route 7.886ns (84.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.886     9.338    graphics/hd/SW_IBUF[0]
    SLICE_X43Y27         FDCE                                         f  graphics/hd/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     1.277    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.338ns  (logic 1.453ns (15.558%)  route 7.886ns (84.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.886     9.338    graphics/hd/SW_IBUF[0]
    SLICE_X43Y27         FDCE                                         f  graphics/hd/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     1.277    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[0]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.277ns  (logic 1.453ns (15.660%)  route 7.824ns (84.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.824     9.277    graphics/hd/SW_IBUF[0]
    SLICE_X40Y26         FDCE                                         f  graphics/hd/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[2]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.277ns  (logic 1.453ns (15.660%)  route 7.824ns (84.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.824     9.277    graphics/hd/SW_IBUF[0]
    SLICE_X40Y26         FDCE                                         f  graphics/hd/v_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[5]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.277ns  (logic 1.453ns (15.660%)  route 7.824ns (84.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.824     9.277    graphics/hd/SW_IBUF[0]
    SLICE_X40Y26         FDCE                                         f  graphics/hd/v_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.277ns  (logic 1.453ns (15.660%)  route 7.824ns (84.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.824     9.277    graphics/hd/SW_IBUF[0]
    SLICE_X40Y26         FDCE                                         f  graphics/hd/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.475ns (44.729%)  route 0.587ns (55.271%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.190     0.318    snek/genblk1[99].part/show_snake
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.098     0.416 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.416    snek/genblk1[99].part_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.551 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     0.948    graphics/hd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.114     1.062 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.062    graphics/hd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.479ns (44.936%)  route 0.587ns (55.064%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.190     0.318    snek/genblk1[99].part/show_snake
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.098     0.416 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.416    snek/genblk1[99].part_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.551 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     0.948    graphics/hd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.118     1.066 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.066    graphics/hd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.306%)  route 0.907ns (79.694%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE                         0.000     0.000 r  food/part/show_snake_reg/C
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/show_snake_reg/Q
                         net (fo=1, routed)           0.484     0.625    food/part/show_snake
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.670 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.422     1.093    graphics/hd/apple_exists
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.138 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.138    graphics/hd/red_out0[3]
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[10]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.119ns  (logic 0.221ns (10.427%)  route 1.898ns (89.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.898     2.119    graphics/hd/SW_IBUF[0]
    SLICE_X40Y25         FDCE                                         f  graphics/hd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.623    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_sync_state_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.119ns  (logic 0.221ns (10.427%)  route 1.898ns (89.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.898     2.119    graphics/hd/SW_IBUF[0]
    SLICE_X40Y25         FDCE                                         f  graphics/hd/h_sync_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.623    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.221ns (10.014%)  route 1.986ns (89.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.986     2.207    graphics/hd/SW_IBUF[0]
    SLICE_X36Y28         FDCE                                         f  graphics/hd/v_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.626    graphics/hd/pixel_clock01_out
    SLICE_X36Y28         FDCE                                         r  graphics/hd/v_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/red_out_reg[3]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.309ns  (logic 0.221ns (9.569%)  route 2.088ns (90.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        2.088     2.309    graphics/hd/SW_IBUF[0]
    SLICE_X42Y26         FDCE                                         f  graphics/hd/red_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.266ns (11.487%)  route 2.049ns (88.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.778     1.999    graphics/hd/SW_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.045     2.044 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.272     2.315    graphics/hd/SW[0]
    SLICE_X36Y31         FDRE                                         r  graphics/hd/v_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.823     0.629    graphics/hd/pixel_clock01_out
    SLICE_X36Y31         FDRE                                         r  graphics/hd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.355ns  (logic 0.266ns (11.295%)  route 2.089ns (88.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.778     1.999    graphics/hd/SW_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.045     2.044 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.311     2.355    graphics/hd/SW[0]
    SLICE_X41Y26         FDRE                                         r  graphics/hd/h_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X41Y26         FDRE                                         r  graphics/hd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[11]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.369ns  (logic 0.221ns (9.325%)  route 2.148ns (90.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        2.148     2.369    graphics/hd/SW_IBUF[0]
    SLICE_X42Y25         FDCE                                         f  graphics/hd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.623    graphics/hd/pixel_clock01_out
    SLICE_X42Y25         FDCE                                         r  graphics/hd/h_count_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock_1

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[7]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.455ns  (logic 1.453ns (15.365%)  route 8.003ns (84.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        8.003     9.455    graphics/hd/SW_IBUF[0]
    SLICE_X42Y24         FDCE                                         f  graphics/hd/h_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     1.274    graphics/hd/pixel_clock01_out
    SLICE_X42Y24         FDCE                                         r  graphics/hd/h_count_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[0]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.427ns  (logic 1.453ns (15.412%)  route 7.974ns (84.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.974     9.427    graphics/hd/SW_IBUF[0]
    SLICE_X42Y23         FDCE                                         f  graphics/hd/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X42Y23         FDCE                                         r  graphics/hd/h_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[8]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.427ns  (logic 1.453ns (15.412%)  route 7.974ns (84.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.974     9.427    graphics/hd/SW_IBUF[0]
    SLICE_X43Y23         FDCE                                         f  graphics/hd/h_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X43Y23         FDCE                                         r  graphics/hd/h_count_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[3]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.401ns  (logic 1.453ns (15.455%)  route 7.948ns (84.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.948     9.401    graphics/hd/SW_IBUF[0]
    SLICE_X40Y24         FDCE                                         f  graphics/hd/h_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     1.274    graphics/hd/pixel_clock01_out
    SLICE_X40Y24         FDCE                                         r  graphics/hd/h_count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[5]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.338ns  (logic 1.453ns (15.558%)  route 7.886ns (84.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.886     9.338    graphics/hd/SW_IBUF[0]
    SLICE_X43Y27         FDCE                                         f  graphics/hd/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     1.277    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.338ns  (logic 1.453ns (15.558%)  route 7.886ns (84.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.886     9.338    graphics/hd/SW_IBUF[0]
    SLICE_X43Y27         FDCE                                         f  graphics/hd/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     1.277    graphics/hd/pixel_clock01_out
    SLICE_X43Y27         FDCE                                         r  graphics/hd/h_count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[0]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.277ns  (logic 1.453ns (15.660%)  route 7.824ns (84.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.824     9.277    graphics/hd/SW_IBUF[0]
    SLICE_X40Y26         FDCE                                         f  graphics/hd/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[2]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.277ns  (logic 1.453ns (15.660%)  route 7.824ns (84.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.824     9.277    graphics/hd/SW_IBUF[0]
    SLICE_X40Y26         FDCE                                         f  graphics/hd/v_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[5]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.277ns  (logic 1.453ns (15.660%)  route 7.824ns (84.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.824     9.277    graphics/hd/SW_IBUF[0]
    SLICE_X40Y26         FDCE                                         f  graphics/hd/v_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.277ns  (logic 1.453ns (15.660%)  route 7.824ns (84.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        7.824     9.277    graphics/hd/SW_IBUF[0]
    SLICE_X40Y26         FDCE                                         f  graphics/hd/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.127    -0.868    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.768 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.247    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.156 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.432     1.276    graphics/hd/pixel_clock01_out
    SLICE_X40Y26         FDCE                                         r  graphics/hd/v_count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.475ns (44.729%)  route 0.587ns (55.271%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.190     0.318    snek/genblk1[99].part/show_snake
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.098     0.416 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.416    snek/genblk1[99].part_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.551 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     0.948    graphics/hd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I1_O)        0.114     1.062 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.062    graphics/hd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.479ns (44.936%)  route 0.587ns (55.064%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.190     0.318    snek/genblk1[99].part/show_snake
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.098     0.416 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.416    snek/genblk1[99].part_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.551 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.396     0.948    graphics/hd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.118     1.066 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.066    graphics/hd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.824     0.630    graphics/hd/pixel_clock01_out
    SLICE_X42Y31         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 food/part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.306%)  route 0.907ns (79.694%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE                         0.000     0.000 r  food/part/show_snake_reg/C
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/show_snake_reg/Q
                         net (fo=1, routed)           0.484     0.625    food/part/show_snake
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.670 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.422     1.093    graphics/hd/apple_exists
    SLICE_X42Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.138 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.138    graphics/hd/red_out0[3]
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[10]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.119ns  (logic 0.221ns (10.427%)  route 1.898ns (89.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.898     2.119    graphics/hd/SW_IBUF[0]
    SLICE_X40Y25         FDCE                                         f  graphics/hd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.623    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_sync_state_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.119ns  (logic 0.221ns (10.427%)  route 1.898ns (89.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.898     2.119    graphics/hd/SW_IBUF[0]
    SLICE_X40Y25         FDCE                                         f  graphics/hd/h_sync_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.623    graphics/hd/pixel_clock01_out
    SLICE_X40Y25         FDCE                                         r  graphics/hd/h_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.221ns (10.014%)  route 1.986ns (89.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.986     2.207    graphics/hd/SW_IBUF[0]
    SLICE_X36Y28         FDCE                                         f  graphics/hd/v_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.626    graphics/hd/pixel_clock01_out
    SLICE_X36Y28         FDCE                                         r  graphics/hd/v_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/red_out_reg[3]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.309ns  (logic 0.221ns (9.569%)  route 2.088ns (90.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        2.088     2.309    graphics/hd/SW_IBUF[0]
    SLICE_X42Y26         FDCE                                         f  graphics/hd/red_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X42Y26         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.266ns (11.487%)  route 2.049ns (88.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.778     1.999    graphics/hd/SW_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.045     2.044 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.272     2.315    graphics/hd/SW[0]
    SLICE_X36Y31         FDRE                                         r  graphics/hd/v_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.823     0.629    graphics/hd/pixel_clock01_out
    SLICE_X36Y31         FDRE                                         r  graphics/hd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.355ns  (logic 0.266ns (11.295%)  route 2.089ns (88.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.778     1.999    graphics/hd/SW_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.045     2.044 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.311     2.355    graphics/hd/SW[0]
    SLICE_X41Y26         FDRE                                         r  graphics/hd/h_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.818     0.624    graphics/hd/pixel_clock01_out
    SLICE_X41Y26         FDRE                                         r  graphics/hd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[11]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.369ns  (logic 0.221ns (9.325%)  route 2.148ns (90.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        2.148     2.369    graphics/hd/SW_IBUF[0]
    SLICE_X42Y25         FDCE                                         f  graphics/hd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.175    -0.515    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.459 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.223    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.194 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.817     0.623    graphics/hd/pixel_clock01_out
    SLICE_X42Y25         FDCE                                         r  graphics/hd/h_count_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[73].part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.459ns  (logic 2.307ns (24.390%)  route 7.152ns (75.610%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  snek/genblk1[73].part/cur_row_reg[4]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[73].part/cur_row_reg[4]/Q
                         net (fo=1, routed)           2.606     3.084    snek/genblk1[73].part/cur_row[4]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.295     3.379 f  snek/genblk1[73].part/green_out[3]_i_256/O
                         net (fo=1, routed)           1.063     4.442    snek/genblk1[73].part/green_out[3]_i_256_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.566 f  snek/genblk1[73].part/green_out[3]_i_143/O
                         net (fo=1, routed)           0.841     5.407    snek/genblk1[73].part/v_match_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.531 r  snek/genblk1[73].part/green_out[3]_i_59/O
                         net (fo=1, routed)           0.829     6.360    snek/genblk1[72].part/green_out_reg[3]_i_6
    SLICE_X45Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.484 r  snek/genblk1[72].part/green_out[3]_i_20/O
                         net (fo=1, routed)           0.000     6.484    snek/genblk1[72].part_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.016 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.016    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.130    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.287 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813     9.100    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.359     9.459 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.459    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438     1.132    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[73].part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.429ns  (logic 2.277ns (24.150%)  route 7.152ns (75.850%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  snek/genblk1[73].part/cur_row_reg[4]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[73].part/cur_row_reg[4]/Q
                         net (fo=1, routed)           2.606     3.084    snek/genblk1[73].part/cur_row[4]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.295     3.379 f  snek/genblk1[73].part/green_out[3]_i_256/O
                         net (fo=1, routed)           1.063     4.442    snek/genblk1[73].part/green_out[3]_i_256_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.566 f  snek/genblk1[73].part/green_out[3]_i_143/O
                         net (fo=1, routed)           0.841     5.407    snek/genblk1[73].part/v_match_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.531 r  snek/genblk1[73].part/green_out[3]_i_59/O
                         net (fo=1, routed)           0.829     6.360    snek/genblk1[72].part/green_out_reg[3]_i_6
    SLICE_X45Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.484 r  snek/genblk1[72].part/green_out[3]_i_20/O
                         net (fo=1, routed)           0.000     6.484    snek/genblk1[72].part_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.016 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.016    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.130    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.287 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813     9.100    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.329     9.429 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.429    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438     1.132    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.146ns  (logic 1.262ns (15.493%)  route 6.884ns (84.507%))
  Logic Levels:           7  (FDCE=1 LUT1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  food/part/cur_col_reg[1]/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  food/part/cur_col_reg[1]/Q
                         net (fo=1, routed)           0.952     1.470    food/part/cur_col[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.124     1.594 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.780     2.373    food/part/red_out[3]_i_9_n_0
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.497 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.962     3.459    food/part/red_out[3]_i_7_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     3.583 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.192     4.776    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.900 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.958     5.858    graphics/sd/apple_exists
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     5.982 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           1.074     7.056    graphics/sd/red_out0[3]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.180 r  graphics/sd/red_out0[3]_hold_fix/O
                         net (fo=1, routed)           0.966     8.146    graphics/sd/red_out0[3]_hold_fix_1
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/blue_out_reg[2]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 1.453ns (23.444%)  route 4.744ns (76.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.744     6.197    graphics/sd/SW_IBUF[0]
    SLICE_X36Y33         FDCE                                         f  graphics/sd/blue_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438     1.132    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[3]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 1.453ns (23.444%)  route 4.744ns (76.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.744     6.197    graphics/sd/SW_IBUF[0]
    SLICE_X36Y33         FDCE                                         f  graphics/sd/green_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438     1.132    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_line_reg/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 1.453ns (23.444%)  route 4.744ns (76.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.744     6.197    graphics/sd/SW_IBUF[0]
    SLICE_X36Y33         FDCE                                         f  graphics/sd/h_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438     1.132    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/h_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.054ns  (logic 1.577ns (26.046%)  route 4.477ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.886     5.338    graphics/hd/SW_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.462 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.592     6.054    graphics/sd/v_video_reg_0
    SLICE_X33Y29         FDRE                                         r  graphics/sd/v_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434     1.128    graphics/sd/pixel_clock0
    SLICE_X33Y29         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.054ns  (logic 1.577ns (26.046%)  route 4.477ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.886     5.338    graphics/hd/SW_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.462 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.592     6.054    graphics/sd/v_video_reg_0
    SLICE_X33Y29         FDRE                                         r  graphics/sd/v_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434     1.128    graphics/sd/pixel_clock0
    SLICE_X33Y29         FDRE                                         r  graphics/sd/v_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.965ns  (logic 1.577ns (26.435%)  route 4.388ns (73.565%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.886     5.338    graphics/hd/SW_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.462 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.503     5.965    graphics/sd/v_video_reg_0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431     1.125    graphics/sd/pixel_clock0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.453ns (27.499%)  route 3.830ns (72.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.830     5.283    graphics/sd/SW_IBUF[0]
    SLICE_X35Y29         FDCE                                         f  graphics/sd/red_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.473ns (34.901%)  route 0.882ns (65.099%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.190     0.318    snek/genblk1[99].part/show_snake
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.098     0.416 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.416    snek/genblk1[99].part_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.551 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     1.243    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.112     1.355 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.355    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.475ns (34.997%)  route 0.882ns (65.003%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.190     0.318    snek/genblk1[99].part/show_snake
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.098     0.416 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.416    snek/genblk1[99].part_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.551 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     1.243    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.114     1.357 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.357    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[1]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.221ns (14.580%)  route 1.295ns (85.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.295     1.516    graphics/sd/SW_IBUF[0]
    SLICE_X28Y25         FDCE                                         f  graphics/sd/h_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X28Y25         FDCE                                         r  graphics/sd/h_count_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[2]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.221ns (14.580%)  route 1.295ns (85.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.295     1.516    graphics/sd/SW_IBUF[0]
    SLICE_X28Y25         FDCE                                         f  graphics/sd/h_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X28Y25         FDCE                                         r  graphics/sd/h_count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.221ns (14.580%)  route 1.295ns (85.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.295     1.516    graphics/sd/SW_IBUF[0]
    SLICE_X28Y25         FDCE                                         f  graphics/sd/h_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X28Y25         FDCE                                         r  graphics/sd/h_count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[4]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.221ns (14.580%)  route 1.295ns (85.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.295     1.516    graphics/sd/SW_IBUF[0]
    SLICE_X28Y25         FDCE                                         f  graphics/sd/h_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X28Y25         FDCE                                         r  graphics/sd/h_count_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[10]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.565%)  route 1.296ns (85.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.296     1.517    graphics/sd/SW_IBUF[0]
    SLICE_X28Y27         FDCE                                         f  graphics/sd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[11]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.565%)  route 1.296ns (85.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.296     1.517    graphics/sd/SW_IBUF[0]
    SLICE_X28Y27         FDCE                                         f  graphics/sd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[9]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.565%)  route 1.296ns (85.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.296     1.517    graphics/sd/SW_IBUF[0]
    SLICE_X28Y27         FDCE                                         f  graphics/sd/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[5]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.221ns (14.533%)  route 1.299ns (85.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.299     1.520    graphics/sd/SW_IBUF[0]
    SLICE_X28Y26         FDCE                                         f  graphics/sd/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock_1

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[73].part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.459ns  (logic 2.307ns (24.390%)  route 7.152ns (75.610%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  snek/genblk1[73].part/cur_row_reg[4]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[73].part/cur_row_reg[4]/Q
                         net (fo=1, routed)           2.606     3.084    snek/genblk1[73].part/cur_row[4]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.295     3.379 f  snek/genblk1[73].part/green_out[3]_i_256/O
                         net (fo=1, routed)           1.063     4.442    snek/genblk1[73].part/green_out[3]_i_256_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.566 f  snek/genblk1[73].part/green_out[3]_i_143/O
                         net (fo=1, routed)           0.841     5.407    snek/genblk1[73].part/v_match_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.531 r  snek/genblk1[73].part/green_out[3]_i_59/O
                         net (fo=1, routed)           0.829     6.360    snek/genblk1[72].part/green_out_reg[3]_i_6
    SLICE_X45Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.484 r  snek/genblk1[72].part/green_out[3]_i_20/O
                         net (fo=1, routed)           0.000     6.484    snek/genblk1[72].part_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.016 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.016    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.130    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.287 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813     9.100    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.359     9.459 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.459    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438     1.132    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[73].part/cur_row_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.429ns  (logic 2.277ns (24.150%)  route 7.152ns (75.850%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  snek/genblk1[73].part/cur_row_reg[4]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[73].part/cur_row_reg[4]/Q
                         net (fo=1, routed)           2.606     3.084    snek/genblk1[73].part/cur_row[4]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.295     3.379 f  snek/genblk1[73].part/green_out[3]_i_256/O
                         net (fo=1, routed)           1.063     4.442    snek/genblk1[73].part/green_out[3]_i_256_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.566 f  snek/genblk1[73].part/green_out[3]_i_143/O
                         net (fo=1, routed)           0.841     5.407    snek/genblk1[73].part/v_match_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.531 r  snek/genblk1[73].part/green_out[3]_i_59/O
                         net (fo=1, routed)           0.829     6.360    snek/genblk1[72].part/green_out_reg[3]_i_6
    SLICE_X45Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.484 r  snek/genblk1[72].part/green_out[3]_i_20/O
                         net (fo=1, routed)           0.000     6.484    snek/genblk1[72].part_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.016 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.016    snek/green_out_reg[3]_i_6_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.130    snek/green_out_reg[3]_i_3_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.287 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.813     9.100    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.329     9.429 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.429    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438     1.132    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.146ns  (logic 1.262ns (15.493%)  route 6.884ns (84.507%))
  Logic Levels:           7  (FDCE=1 LUT1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE                         0.000     0.000 r  food/part/cur_col_reg[1]/C
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  food/part/cur_col_reg[1]/Q
                         net (fo=1, routed)           0.952     1.470    food/part/cur_col[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.124     1.594 f  food/part/red_out[3]_i_9/O
                         net (fo=1, routed)           0.780     2.373    food/part/red_out[3]_i_9_n_0
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.497 f  food/part/red_out[3]_i_7/O
                         net (fo=1, routed)           0.962     3.459    food/part/red_out[3]_i_7_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     3.583 f  food/part/red_out[3]_i_5/O
                         net (fo=1, routed)           1.192     4.776    food/part/red_out[3]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.900 r  food/part/red_out[3]_i_2/O
                         net (fo=4, routed)           0.958     5.858    graphics/sd/apple_exists
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     5.982 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           1.074     7.056    graphics/sd/red_out0[3]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.180 r  graphics/sd/red_out0[3]_hold_fix/O
                         net (fo=1, routed)           0.966     8.146    graphics/sd/red_out0[3]_hold_fix_1
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/blue_out_reg[2]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 1.453ns (23.444%)  route 4.744ns (76.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.744     6.197    graphics/sd/SW_IBUF[0]
    SLICE_X36Y33         FDCE                                         f  graphics/sd/blue_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438     1.132    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[3]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 1.453ns (23.444%)  route 4.744ns (76.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.744     6.197    graphics/sd/SW_IBUF[0]
    SLICE_X36Y33         FDCE                                         f  graphics/sd/green_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438     1.132    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_line_reg/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 1.453ns (23.444%)  route 4.744ns (76.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        4.744     6.197    graphics/sd/SW_IBUF[0]
    SLICE_X36Y33         FDCE                                         f  graphics/sd/h_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.438     1.132    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/h_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.054ns  (logic 1.577ns (26.046%)  route 4.477ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.886     5.338    graphics/hd/SW_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.462 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.592     6.054    graphics/sd/v_video_reg_0
    SLICE_X33Y29         FDRE                                         r  graphics/sd/v_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434     1.128    graphics/sd/pixel_clock0
    SLICE_X33Y29         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.054ns  (logic 1.577ns (26.046%)  route 4.477ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.886     5.338    graphics/hd/SW_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.462 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.592     6.054    graphics/sd/v_video_reg_0
    SLICE_X33Y29         FDRE                                         r  graphics/sd/v_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434     1.128    graphics/sd/pixel_clock0
    SLICE_X33Y29         FDRE                                         r  graphics/sd/v_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.965ns  (logic 1.577ns (26.435%)  route 4.388ns (73.565%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.886     5.338    graphics/hd/SW_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.462 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.503     5.965    graphics/sd/v_video_reg_0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431     1.125    graphics/sd/pixel_clock0
    SLICE_X33Y27         FDRE                                         r  graphics/sd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.453ns (27.499%)  route 3.830ns (72.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        3.830     5.283    graphics/sd/SW_IBUF[0]
    SLICE_X35Y29         FDCE                                         f  graphics/sd/red_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X35Y29         FDCE                                         r  graphics/sd/red_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.473ns (34.901%)  route 0.882ns (65.099%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.190     0.318    snek/genblk1[99].part/show_snake
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.098     0.416 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.416    snek/genblk1[99].part_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.551 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     1.243    graphics/sd/exists
    SLICE_X36Y33         LUT4 (Prop_lut4_I1_O)        0.112     1.355 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.355    graphics/sd/green_out0[3]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[99].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.475ns (34.997%)  route 0.882ns (65.003%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  snek/genblk1[99].part/show_snake_reg/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[99].part/show_snake_reg/Q
                         net (fo=1, routed)           0.190     0.318    snek/genblk1[99].part/show_snake
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.098     0.416 r  snek/genblk1[99].part/green_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.416    snek/genblk1[99].part_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.551 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.692     1.243    graphics/sd/exists
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.114     1.357 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.357    graphics/sd/blue_out0[2]
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X36Y33         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[1]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.221ns (14.580%)  route 1.295ns (85.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.295     1.516    graphics/sd/SW_IBUF[0]
    SLICE_X28Y25         FDCE                                         f  graphics/sd/h_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X28Y25         FDCE                                         r  graphics/sd/h_count_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[2]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.221ns (14.580%)  route 1.295ns (85.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.295     1.516    graphics/sd/SW_IBUF[0]
    SLICE_X28Y25         FDCE                                         f  graphics/sd/h_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X28Y25         FDCE                                         r  graphics/sd/h_count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.221ns (14.580%)  route 1.295ns (85.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.295     1.516    graphics/sd/SW_IBUF[0]
    SLICE_X28Y25         FDCE                                         f  graphics/sd/h_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X28Y25         FDCE                                         r  graphics/sd/h_count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[4]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.221ns (14.580%)  route 1.295ns (85.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.295     1.516    graphics/sd/SW_IBUF[0]
    SLICE_X28Y25         FDCE                                         f  graphics/sd/h_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X28Y25         FDCE                                         r  graphics/sd/h_count_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[10]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.565%)  route 1.296ns (85.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.296     1.517    graphics/sd/SW_IBUF[0]
    SLICE_X28Y27         FDCE                                         f  graphics/sd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[11]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.565%)  route 1.296ns (85.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.296     1.517    graphics/sd/SW_IBUF[0]
    SLICE_X28Y27         FDCE                                         f  graphics/sd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[9]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.565%)  route 1.296ns (85.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.296     1.517    graphics/sd/SW_IBUF[0]
    SLICE_X28Y27         FDCE                                         f  graphics/sd/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.820     0.546    graphics/sd/pixel_clock0
    SLICE_X28Y27         FDCE                                         r  graphics/sd/h_count_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[5]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.221ns (14.533%)  route 1.299ns (85.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3600, routed)        1.299     1.520    graphics/sd/SW_IBUF[0]
    SLICE_X28Y26         FDCE                                         f  graphics/sd/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.818     0.544    graphics/sd/pixel_clock0
    SLICE_X28Y26         FDCE                                         r  graphics/sd/h_count_reg[5]/C





