// Seed: 2143060121
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6
);
  assign id_0 = 1;
  logic id_7;
  assign #id_8 id_0 = ((id_5 ? 1'b0 : 1));
  logic id_9;
  logic id_10 (
      1 && 1,
      1'b0
  );
  assign id_7 = id_4;
  logic id_11 = id_6;
endmodule
