--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml TwentyFortyEight.twx TwentyFortyEight.ncd -o
TwentyFortyEight.twr TwentyFortyEight.pcf -ucf Nexys3_Master.ucf

Design file:              TwentyFortyEight.ncd
Physical constraint file: TwentyFortyEight.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4045 paths analyzed, 832 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.830ns.
--------------------------------------------------------------------------------

Paths for end point PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_9 (SLICE_X20Y22.CIN), 94 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 (FF)
  Destination:          PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.784ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 to PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.AQ      Tcko                  0.408   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4
    SLICE_X21Y21.B3      net (fanout=2)        0.929   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<4>
    SLICE_X21Y21.B       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o<9>_SW0
    SLICE_X22Y22.C4      net (fanout=10)       0.510   N6
    SLICE_X22Y22.C       Tilo                  0.204   PmodJSTK_Dir_/dir_2
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.A3      net (fanout=1)        0.668   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.COUT    Topcya                0.395   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>_rt
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.COUT    Tbyp                  0.076   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
    SLICE_X20Y22.CLK     Tcinck                0.329   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<9>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_xor<9>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_9
    -------------------------------------------------  ---------------------------
    Total                                      3.784ns (1.671ns logic, 2.113ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 (FF)
  Destination:          PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.602ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 to PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.AQ      Tcko                  0.408   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4
    SLICE_X21Y21.B3      net (fanout=2)        0.929   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<4>
    SLICE_X21Y21.B       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o<9>_SW0
    SLICE_X21Y21.D2      net (fanout=10)       0.456   N6
    SLICE_X21Y21.D       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv1
    SLICE_X20Y20.AX      net (fanout=1)        0.621   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
    SLICE_X20Y20.COUT    Taxcy                 0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.COUT    Tbyp                  0.076   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
    SLICE_X20Y22.CLK     Tcinck                0.329   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<9>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_xor<9>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_9
    -------------------------------------------------  ---------------------------
    Total                                      3.602ns (1.590ns logic, 2.012ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_8 (FF)
  Destination:          PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_8 to PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.AQ      Tcko                  0.408   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<9>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_8
    SLICE_X21Y21.B1      net (fanout=2)        0.587   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<8>
    SLICE_X21Y21.B       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o<9>_SW0
    SLICE_X22Y22.C4      net (fanout=10)       0.510   N6
    SLICE_X22Y22.C       Tilo                  0.204   PmodJSTK_Dir_/dir_2
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.A3      net (fanout=1)        0.668   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.COUT    Topcya                0.395   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>_rt
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.COUT    Tbyp                  0.076   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
    SLICE_X20Y22.CLK     Tcinck                0.329   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<9>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_xor<9>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_9
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.671ns logic, 1.771ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_6 (SLICE_X20Y21.CIN), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 (FF)
  Destination:          PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 to PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.AQ      Tcko                  0.408   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4
    SLICE_X21Y21.B3      net (fanout=2)        0.929   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<4>
    SLICE_X21Y21.B       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o<9>_SW0
    SLICE_X22Y22.C4      net (fanout=10)       0.510   N6
    SLICE_X22Y22.C       Tilo                  0.204   PmodJSTK_Dir_/dir_2
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.A3      net (fanout=1)        0.668   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.COUT    Topcya                0.395   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>_rt
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CLK     Tcinck                0.341   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_6
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.607ns logic, 2.110ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 (FF)
  Destination:          PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 to PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.AQ      Tcko                  0.408   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4
    SLICE_X21Y21.B3      net (fanout=2)        0.929   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<4>
    SLICE_X21Y21.B       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o<9>_SW0
    SLICE_X21Y21.D2      net (fanout=10)       0.456   N6
    SLICE_X21Y21.D       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv1
    SLICE_X20Y20.AX      net (fanout=1)        0.621   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
    SLICE_X20Y20.COUT    Taxcy                 0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CLK     Tcinck                0.341   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_6
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.526ns logic, 2.009ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_8 (FF)
  Destination:          PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.375ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.147 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_8 to PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.AQ      Tcko                  0.408   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<9>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_8
    SLICE_X21Y21.B1      net (fanout=2)        0.587   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<8>
    SLICE_X21Y21.B       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o<9>_SW0
    SLICE_X22Y22.C4      net (fanout=10)       0.510   N6
    SLICE_X22Y22.C       Tilo                  0.204   PmodJSTK_Dir_/dir_2
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.A3      net (fanout=1)        0.668   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.COUT    Topcya                0.395   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>_rt
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CLK     Tcinck                0.341   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_6
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.607ns logic, 1.768ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_7 (SLICE_X20Y21.CIN), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 (FF)
  Destination:          PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 to PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.AQ      Tcko                  0.408   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4
    SLICE_X21Y21.B3      net (fanout=2)        0.929   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<4>
    SLICE_X21Y21.B       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o<9>_SW0
    SLICE_X22Y22.C4      net (fanout=10)       0.510   N6
    SLICE_X22Y22.C       Tilo                  0.204   PmodJSTK_Dir_/dir_2
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.A3      net (fanout=1)        0.668   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.COUT    Topcya                0.395   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>_rt
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CLK     Tcinck                0.341   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_7
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.607ns logic, 2.110ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 (FF)
  Destination:          PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4 to PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.AQ      Tcko                  0.408   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_4
    SLICE_X21Y21.B3      net (fanout=2)        0.929   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<4>
    SLICE_X21Y21.B       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o<9>_SW0
    SLICE_X21Y21.D2      net (fanout=10)       0.456   N6
    SLICE_X21Y21.D       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv1
    SLICE_X20Y20.AX      net (fanout=1)        0.621   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
    SLICE_X20Y20.COUT    Taxcy                 0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CLK     Tcinck                0.341   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_7
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.526ns logic, 2.009ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_8 (FF)
  Destination:          PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.375ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.147 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_8 to PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.AQ      Tcko                  0.408   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<9>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_8
    SLICE_X21Y21.B1      net (fanout=2)        0.587   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<8>
    SLICE_X21Y21.B       Tilo                  0.259   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o_inv
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount[9]_PWR_6_o_equal_3_o<9>_SW0
    SLICE_X22Y22.C4      net (fanout=10)       0.510   N6
    SLICE_X22Y22.C       Tilo                  0.204   PmodJSTK_Dir_/dir_2
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.A3      net (fanout=1)        0.668   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>
    SLICE_X20Y20.COUT    Topcya                0.395   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_lut<0>_rt
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CIN     net (fanout=1)        0.003   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<3>
    SLICE_X20Y21.CLK     Tcinck                0.341   PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/Mcount_clkCount_cy<7>
                                                       PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_7
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.607ns logic, 1.768ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PmodJSTK_Dir_/genDecimalPosY/tmpSR_11 (SLICE_X16Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PmodJSTK_Dir_/genDecimalPosY/tmpSR_10 (FF)
  Destination:          PmodJSTK_Dir_/genDecimalPosY/tmpSR_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PmodJSTK_Dir_/genDecimalPosY/tmpSR_10 to PmodJSTK_Dir_/genDecimalPosY/tmpSR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.200   PmodJSTK_Dir_/genDecimalPosY/tmpSR_10
                                                       PmodJSTK_Dir_/genDecimalPosY/tmpSR_10
    SLICE_X16Y28.B5      net (fanout=1)        0.070   PmodJSTK_Dir_/genDecimalPosY/tmpSR_10
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.121   PmodJSTK_Dir_/genDecimalPosY/tmpSR_10
                                                       PmodJSTK_Dir_/genDecimalPosY/Mmux_STATE[2]_tmpSR[27]_wide_mux_16_OUT[11]11
                                                       PmodJSTK_Dir_/genDecimalPosY/tmpSR_11
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point PmodJSTK_Dir_/genDecimalPosX/tmpSR_24 (SLICE_X20Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PmodJSTK_Dir_/genDecimalPosX/tmpSR_24 (FF)
  Destination:          PmodJSTK_Dir_/genDecimalPosX/tmpSR_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PmodJSTK_Dir_/genDecimalPosX/tmpSR_24 to PmodJSTK_Dir_/genDecimalPosX/tmpSR_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.AQ      Tcko                  0.200   PmodJSTK_Dir_/genDecimalPosX/tmpSR_26
                                                       PmodJSTK_Dir_/genDecimalPosX/tmpSR_24
    SLICE_X20Y27.A6      net (fanout=6)        0.043   PmodJSTK_Dir_/genDecimalPosX/tmpSR_24
    SLICE_X20Y27.CLK     Tah         (-Th)    -0.190   PmodJSTK_Dir_/genDecimalPosX/tmpSR_26
                                                       PmodJSTK_Dir_/genDecimalPosX/Mmux_STATE[2]_tmpSR[27]_wide_mux_16_OUT[24]11
                                                       PmodJSTK_Dir_/genDecimalPosX/tmpSR_24
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.390ns logic, 0.043ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point PmodJSTK_Dir_/genDecimalPosY/shiftCount_4 (SLICE_X21Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PmodJSTK_Dir_/genDecimalPosY/shiftCount_4 (FF)
  Destination:          PmodJSTK_Dir_/genDecimalPosY/shiftCount_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PmodJSTK_Dir_/genDecimalPosY/shiftCount_4 to PmodJSTK_Dir_/genDecimalPosY/shiftCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.DQ      Tcko                  0.198   PmodJSTK_Dir_/genDecimalPosY/shiftCount<4>
                                                       PmodJSTK_Dir_/genDecimalPosY/shiftCount_4
    SLICE_X21Y27.D6      net (fanout=2)        0.022   PmodJSTK_Dir_/genDecimalPosY/shiftCount<4>
    SLICE_X21Y27.CLK     Tah         (-Th)    -0.215   PmodJSTK_Dir_/genDecimalPosY/shiftCount<4>
                                                       PmodJSTK_Dir_/genDecimalPosY/Mcount_shiftCount_xor<4>12
                                                       PmodJSTK_Dir_/genDecimalPosY/shiftCount_4
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>/CLK
  Logical resource: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_0/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount<3>/CLK
  Logical resource: PmodJSTK_Dir_/PmodJSTK_Int/SerialClock/clkCount_1/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.830|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4045 paths, 0 nets, and 799 connections

Design statistics:
   Minimum period:   3.830ns{1}   (Maximum frequency: 261.097MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 20:27:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



