{D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/deco_hexa_a_7_seg.vhd} {1 {vcom -work work -2002 -explicit -stats=none {D:/Facultad/2021/VHDL FPGA/Laboratorios/Lab_2/rtl_src/deco_hexa_a_7_seg.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity deco_hexa_a_7_seg
-- Compiling architecture DEC of deco_hexa_a_7_seg

} {} {}}
