12-08 23:40 MAIN           INFO     STARTING MIPS SIMULATOR
12-08 23:40 MIPS Simulator INFO     Starting simulator...
12-08 23:40 MIPS Parser    DEBUG    

12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 0, 'inst': 'LI R4 256', 'opcode': 'LI', 'operand1': 'R4', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 1, 'inst': 'LI R5 256', 'opcode': 'LI', 'operand1': 'R5', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 2, 'inst': 'LI R1 3', 'opcode': 'LI', 'operand1': 'R1', 'operand2': '3', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 3, 'inst': 'LI R2 1', 'opcode': 'LI', 'operand1': 'R2', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 4, 'inst': 'LI R3 1', 'opcode': 'LI', 'operand1': 'R3', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'GG: DADDI R4 R4 4', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '4', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'DADDI R5 R5 4', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'L.D F1 4(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '4(R4)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'L.D F2 4(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '4(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'ADD.D F4 F6 F2', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F6', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'SUB.D F5 F7 F1', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F1', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'MUL.D F6 F1 F5', 'opcode': 'MUL.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'ADD.D F7 F2 F6', 'opcode': 'ADD.D', 'operand1': 'F7', 'operand2': 'F2', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'ADD.D F6 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 15, 'inst': 'BNE R1 R3 GG', 'opcode': 'BNE', 'operand1': 'R1', 'operand2': 'R3', 'operand3': 'GG', 'hasLabel': False, 'label': '', 'type': <InstructionType.CTRL: 3>, 'unit': 'BRANCH', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 17, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-08 23:40 MIPS Parser    DEBUG    Total Number of instructions: 18

12-08 23:40 MIPS Parser    DEBUG    {'GG': 5}
12-08 23:40 MIPS Parser    DEBUG    Total Number of labels: 1

12-08 23:40 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'ADDER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-08 23:40 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MULTIPLIER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 30, 'availableCycleCounts': 30, 'instructionsOccupying': []}
12-08 23:40 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'DIVIDER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 50, 'availableCycleCounts': 50, 'instructionsOccupying': []}
12-08 23:40 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'INTEGER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-08 23:40 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MEMORY', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-08 23:40 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'BRANCH', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-08 23:40 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'HALT', 'totalUnits': 5, 'availableUnits': 5, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-08 23:40 MIPS Helper    DEBUG    I-Cache number of blocks:  4
12-08 23:40 MIPS Helper    DEBUG    I-Cache block size      :  4
12-08 23:40 MIPS Pipeline  DEBUG    Starting Pipeline...


12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 1
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [-1, -1, -1, -1], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Helper    DEBUG    I-Cache miss for instruction: 0
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 2
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 3
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 4
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 5
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 6
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 7
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 8
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 9
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 10
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 11
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 12
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 13
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 0: LI R4 256 at clock cycle 13
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 14
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    0
12-08 23:40 MIPS Helper    DEBUG    Instruction 0 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 0: LI R4 256 at clock cycle 14
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 1: LI R5 256 at clock cycle 14
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 15
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    2
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EB2C8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 0: LI R4 256 at clock cycle 15
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    1
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 1
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 1. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 16
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    2
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 0: LI R4 256 at clock cycle 16
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    1
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 1
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 1. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 17
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    2
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 0: LI R4 256 at clock cycle 17
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 0, 'inst': 'LI R4 256', 'opcode': 'LI', 'operand1': 'R4', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '13', 'ID': '14', 'IR': '15', 'EX': '16', 'WB': '17', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    1
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 1
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 1. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 18
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    2
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    1
12-08 23:40 MIPS Helper    DEBUG    Instruction 1 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 1: LI R5 256 at clock cycle 18
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 2: LI R1 3 at clock cycle 18
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 19
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    3
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EBA48>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 1: LI R5 256 at clock cycle 19
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    2
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 20
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    3
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 1: LI R5 256 at clock cycle 20
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    2
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 21
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    3
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 1: LI R5 256 at clock cycle 21
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 1, 'inst': 'LI R5 256', 'opcode': 'LI', 'operand1': 'R5', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '14', 'ID': '18', 'IR': '19', 'EX': '20', 'WB': '21', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    2
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 22
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    3
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    2
12-08 23:40 MIPS Helper    DEBUG    Instruction 2 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 2: LI R1 3 at clock cycle 22
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 3: LI R2 1 at clock cycle 22
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 23
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EBB88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 2: LI R1 3 at clock cycle 23
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    3
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-08 23:40 MIPS Helper    DEBUG    I-Cache miss for instruction: 4
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 24
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    2
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 2: LI R1 3 at clock cycle 24
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    3
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 25
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    2
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 2: LI R1 3 at clock cycle 25
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 2, 'inst': 'LI R1 3', 'opcode': 'LI', 'operand1': 'R1', 'operand2': '3', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '18', 'ID': '22', 'IR': '23', 'EX': '24', 'WB': '25', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    3
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 26
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    3
12-08 23:40 MIPS Helper    DEBUG    Instruction 3 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 3: LI R2 1 at clock cycle 26
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    23
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 27
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EBCC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 3: LI R2 1 at clock cycle 27
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    23
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 28
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R2': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    3
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 3: LI R2 1 at clock cycle 28
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    23
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 29
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R2': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    3
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 3: LI R2 1 at clock cycle 29
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 3, 'inst': 'LI R2 1', 'opcode': 'LI', 'operand1': 'R2', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '22', 'ID': '26', 'IR': '27', 'EX': '28', 'WB': '29', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    23
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 30
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R2': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    23
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 31
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    23
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 32
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    23
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 33
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    23
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 34
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    23
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 35
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 4: LI R3 1 at clock cycle 35
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 36
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    5
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    4
12-08 23:40 MIPS Helper    DEBUG    Instruction 4 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 4: LI R3 1 at clock cycle 36
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 5: GG: DADDI R4 R4 4 at clock cycle 36
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 37
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    6
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EBE08>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 4: LI R3 1 at clock cycle 37
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    5
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 5
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 5. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 38
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R3': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R3': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R3': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    6
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 4: LI R3 1 at clock cycle 38
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    5
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 5
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 5. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 39
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R3': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R3': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R3': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    6
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    4
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 4: LI R3 1 at clock cycle 39
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 4, 'inst': 'LI R3 1', 'opcode': 'LI', 'operand1': 'R3', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '35', 'ID': '36', 'IR': '37', 'EX': '38', 'WB': '39', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    5
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 5
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 5. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 40
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R3': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    6
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    5
12-08 23:40 MIPS Helper    DEBUG    Instruction 5 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 5: GG: DADDI R4 R4 4 at clock cycle 40
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 6: DADDI R5 R5 4 at clock cycle 40
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 41
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EBFC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 5: GG: DADDI R4 R4 4 at clock cycle 41
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 6
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 42
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    5
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 5: GG: DADDI R4 R4 4 at clock cycle 42
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 6
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 43
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    5
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 5: GG: DADDI R4 R4 4 at clock cycle 43
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'GG: DADDI R4 R4 4', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '4', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '36', 'ID': '40', 'IR': '41', 'EX': '42', 'WB': '43', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 6
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 44
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Helper    DEBUG    Instruction 6 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 6: DADDI R5 R5 4 at clock cycle 44
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 7: L.D F1 4(R4) at clock cycle 44
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 45
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED108>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 6: DADDI R5 R5 4 at clock cycle 45
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Helper    DEBUG    Instruction 7 is occupying unit MEMORY
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 7: L.D F1 4(R4) at clock cycle 45
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Helper    DEBUG    I-Cache miss for instruction: 8
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 46
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 256, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 6: DADDI R5 R5 4 at clock cycle 46
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED2C8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 7: L.D F1 4(R4) at clock cycle 46
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 47
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1, 'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1, 'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R5': 1, 'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 6: DADDI R5 R5 4 at clock cycle 47
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'DADDI R5 R5 4', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '40', 'ID': '44', 'IR': '45', 'EX': '46', 'WB': '47', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 0
12-08 23:40 MIPS Helper    DEBUG    D-Cache Before: 
12-08 23:40 MIPS Helper    DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Helper    DEBUG    47
12-08 23:40 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 264
12-08 23:40 MIPS Helper    DEBUG    ( 0, 16)
12-08 23:40 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 268
12-08 23:40 MIPS Helper    DEBUG    ( 0, 16)
12-08 23:40 MIPS Helper    DEBUG    Data cache miss for instruction 7L.D F1 4(R4)
12-08 23:40 MIPS Helper    DEBUG    Data cache status: MM
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache Penalty: 
12-08 23:40 MIPS Helper    DEBUG    12
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache Start Clock: 
12-08 23:40 MIPS Helper    DEBUG    47
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache End Clock: 
12-08 23:40 MIPS Helper    DEBUG    59
12-08 23:40 MIPS Helper    DEBUG    D-Cache After: 
12-08 23:40 MIPS Helper    DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Cache Miss. Wait till clock cycle: 
12-08 23:40 MIPS Pipeline  DEBUG    59
12-08 23:40 MIPS Pipeline  DEBUG    dcacheEndCycle before: 12
12-08 23:40 MIPS Pipeline  DEBUG    dcacheEndCycle after: 69
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 48
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1, 'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 49
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 50
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 51
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 52
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 53
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 54
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 55
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 56
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    45
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 57
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 8: DSUB R1 R1 R2 at clock cycle 57
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 58
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    8
12-08 23:40 MIPS Helper    DEBUG    Instruction 8 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 8: DSUB R1 R1 R2 at clock cycle 58
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 9: L.D F2 4(R5) at clock cycle 58
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 59
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED4C8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 8: DSUB R1 R1 R2 at clock cycle 59
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 60
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7, 8
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 8: DSUB R1 R1 R2 at clock cycle 60
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 61
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 8: DSUB R1 R1 R2 at clock cycle 61
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '57', 'ID': '58', 'IR': '59', 'EX': '60', 'WB': '61', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 62
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 63
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 64
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 65
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 66
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 67
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 68
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 69
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 70
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Latency handled. Now can start executing instruction
12-08 23:40 MIPS Helper    DEBUG    (Base, Offset): 
12-08 23:40 MIPS Helper    DEBUG    (260, 4)
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 7: L.D F1 4(R4) at clock cycle 70
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 71
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 7: L.D F1 4(R4) at clock cycle 71
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'L.D F1 4(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '4(R4)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': True, 'isComplete': False, 'IF': '44', 'ID': '45', 'IR': '46', 'EX': '70', 'WB': '71', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['M', 'M'], 'dCachePenalty': 12, 'dCacheStartClock': 47, 'dCacheEndClock': 0, 'checkedDCache': True, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 72
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Helper    DEBUG    Instruction 9 is occupying unit MEMORY
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 9: L.D F2 4(R5) at clock cycle 72
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 10: ADD.D F4 F6 F2 at clock cycle 72
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 73
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    11
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED608>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 9: L.D F2 4(R5) at clock cycle 73
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    10
12-08 23:40 MIPS Helper    DEBUG    Instruction 10 is occupying unit ADDER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 10: ADD.D F4 F6 F2 at clock cycle 73
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 11: SUB.D F5 F7 F1 at clock cycle 73
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 74
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 0
12-08 23:40 MIPS Helper    DEBUG    D-Cache Before: 
12-08 23:40 MIPS Helper    DEBUG    {0: [[-1, -1], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Helper    DEBUG    74
12-08 23:40 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 264
12-08 23:40 MIPS Helper    DEBUG    ( 0, 16)
12-08 23:40 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 268
12-08 23:40 MIPS Helper    DEBUG    ( 0, 16)
12-08 23:40 MIPS Helper    DEBUG    Data cache status: HH
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache Penalty: 
12-08 23:40 MIPS Helper    DEBUG    0
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache Start Clock: 
12-08 23:40 MIPS Helper    DEBUG    74
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache End Clock: 
12-08 23:40 MIPS Helper    DEBUG    74
12-08 23:40 MIPS Helper    DEBUG    D-Cache After: 
12-08 23:40 MIPS Helper    DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Cache Miss. Wait till clock cycle: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    dcacheEndCycle before: 0
12-08 23:40 MIPS Pipeline  DEBUG    dcacheEndCycle after: 0
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    11
12-08 23:40 MIPS Helper    DEBUG    Instruction 11 is occupying unit ADDER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 11: SUB.D F5 F7 F1 at clock cycle 74
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Helper    DEBUG    I-Cache miss for instruction: 12
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 75
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [264, 268]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Latency handled. Now can start executing instruction
12-08 23:40 MIPS Helper    DEBUG    (Base, Offset): 
12-08 23:40 MIPS Helper    DEBUG    (260, 4)
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 9: L.D F2 4(R5) at clock cycle 75
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>, <instruction.Instruction object at 0x000002C49F2ED908>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 11: SUB.D F5 F7 F1 at clock cycle 75
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 76
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1, 'F5': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1, 'F5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F2': 1, 'F5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 9: L.D F2 4(R5) at clock cycle 76
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'L.D F2 4(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '4(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': True, 'isComplete': False, 'IF': '58', 'ID': '72', 'IR': '73', 'EX': '75', 'WB': '76', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['H', 'H'], 'dCachePenalty': 0, 'dCacheStartClock': 74, 'dCacheEndClock': 0, 'checkedDCache': True, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    11
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 11: SUB.D F5 F7 F1 at clock cycle 76
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    11
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 77
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1, 'F5': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    11
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 11: SUB.D F5 F7 F1 at clock cycle 77
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 10: ADD.D F4 F6 F2 at clock cycle 77
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 78
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F5': 1, 'F4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F5': 1, 'F4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F5': 1, 'F4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 0, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    11
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 11: SUB.D F5 F7 F1 at clock cycle 78
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'SUB.D F5 F7 F1', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F1', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '73', 'ID': '74', 'IR': '75', 'EX': '77', 'WB': '78', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 10: ADD.D F4 F6 F2 at clock cycle 78
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 79
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F5': 1, 'F4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 0, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 10: ADD.D F4 F6 F2 at clock cycle 79
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 80
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 10: ADD.D F4 F6 F2 at clock cycle 80
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'ADD.D F4 F6 F2', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F6', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '72', 'ID': '73', 'IR': '77', 'EX': '79', 'WB': '80', 'Struct': 'N', 'WAW': 'N', 'RAW': 'Y', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 81
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 82
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 83
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 84
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 85
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    74
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 86
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 12: MUL.D F6 F1 F5 at clock cycle 86
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 87
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    13
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Helper    DEBUG    Instruction 12 is occupying unit MULTIPLIER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 12: MUL.D F6 F1 F5 at clock cycle 87
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 13: ADD.D F7 F2 F6 at clock cycle 87
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 88
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDAC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 12: MUL.D F6 F1 F5 at clock cycle 88
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Helper    DEBUG    Instruction 13 is occupying unit ADDER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 13: ADD.D F7 F2 F6 at clock cycle 88
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 14: ADD.D F6 F1 F7 at clock cycle 88
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 89
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 89
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 90
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 90
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 91
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 91
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 92
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 92
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 93
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 93
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 94
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 94
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 95
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 95
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 96
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 96
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 97
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 97
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 98
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 98
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 99
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 99
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 100
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 100
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 101
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 101
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 102
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 102
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 103
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 103
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 104
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 104
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 105
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 105
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 106
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 106
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 107
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 107
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 108
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 108
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 109
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 109
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 110
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 110
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 111
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 111
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 112
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 112
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 113
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 113
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 114
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 114
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 115
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 115
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 116
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 116
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 117
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 117
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 118
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 12: MUL.D F6 F1 F5 at clock cycle 118
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 119
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 12: MUL.D F6 F1 F5 at clock cycle 119
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'MUL.D F6 F1 F5', 'opcode': 'MUL.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': True, 'isComplete': False, 'IF': '86', 'ID': '87', 'IR': '88', 'EX': '118', 'WB': '119', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 120
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 13: ADD.D F7 F2 F6 at clock cycle 120
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Helper    DEBUG    Instruction 14 is occupying unit ADDER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 14: ADD.D F6 F1 F7 at clock cycle 120
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 15: BNE R1 R3 GG at clock cycle 120
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 121
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 13: ADD.D F7 F2 F6 at clock cycle 121
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    15
12-08 23:40 MIPS Helper    DEBUG    Instruction 15 is occupying unit BRANCH
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 15: BNE R1 R3 GG at clock cycle 121
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Helper    DEBUG    I-Cache miss for instruction: 16
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 122
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 13: ADD.D F7 F2 F6 at clock cycle 122
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>, <instruction.Instruction object at 0x000002C49F2EF048>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Helper    DEBUG    Resolve branch reg 1: 
12-08 23:40 MIPS Helper    DEBUG    2
12-08 23:40 MIPS Helper    DEBUG    Resolve branch reg 2: 
12-08 23:40 MIPS Helper    DEBUG    1
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 15: BNE R1 R3 GG at clock cycle 122
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    5
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 123
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 13: ADD.D F7 F2 F6 at clock cycle 123
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'ADD.D F7 F2 F6', 'opcode': 'ADD.D', 'operand1': 'F7', 'operand2': 'F2', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '87', 'ID': '88', 'IR': '120', 'EX': '122', 'WB': '123', 'Struct': 'N', 'WAW': 'N', 'RAW': 'Y', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 124
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 125
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 126
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 127
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 128
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 129
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 130
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 131
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 132
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    121
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 133
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    [5]
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 16: HLT at clock cycle 133
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 134
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    5
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    16
12-08 23:40 MIPS Helper    DEBUG    Instruction 16 is occupying unit HALT
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 16: HLT at clock cycle 134
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 5: GG: DADDI R4 R4 4 at clock cycle 134
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 135
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    6
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EF208>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 16: HLT at clock cycle 135
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    5
12-08 23:40 MIPS Helper    DEBUG    Instruction 5 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 5: GG: DADDI R4 R4 4 at clock cycle 135
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 6: DADDI R5 R5 4 at clock cycle 135
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 136
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 16: HLT at clock cycle 136
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EBFC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 5: GG: DADDI R4 R4 4 at clock cycle 136
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 6
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 137
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 16: HLT at clock cycle 137
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': True, 'isComplete': False, 'IF': '133', 'ID': '134', 'IR': '135', 'EX': '136', 'WB': '137', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    5
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 5: GG: DADDI R4 R4 4 at clock cycle 137
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 6
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 138
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    5
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 5: GG: DADDI R4 R4 4 at clock cycle 138
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'GG: DADDI R4 R4 4', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '4', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '134', 'ID': '135', 'IR': '136', 'EX': '137', 'WB': '138', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 6
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 139
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Helper    DEBUG    Instruction 6 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 6: DADDI R5 R5 4 at clock cycle 139
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 7: L.D F1 4(R4) at clock cycle 139
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 140
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED108>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 6: DADDI R5 R5 4 at clock cycle 140
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Helper    DEBUG    Instruction 7 is occupying unit MEMORY
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 7: L.D F1 4(R4) at clock cycle 140
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 8: DSUB R1 R1 R2 at clock cycle 140
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 141
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 260, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 6: DADDI R5 R5 4 at clock cycle 141
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED2C8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 7: L.D F1 4(R4) at clock cycle 141
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    8
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 8
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 8. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 142
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1, 'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1, 'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R5': 1, 'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    6
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 6: DADDI R5 R5 4 at clock cycle 142
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'DADDI R5 R5 4', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '135', 'ID': '139', 'IR': '140', 'EX': '141', 'WB': '142', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 0
12-08 23:40 MIPS Helper    DEBUG    D-Cache Before: 
12-08 23:40 MIPS Helper    DEBUG    {0: [[-1, 74], [16, 47]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Helper    DEBUG    142
12-08 23:40 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 268
12-08 23:40 MIPS Helper    DEBUG    ( 0, 16)
12-08 23:40 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 272
12-08 23:40 MIPS Helper    DEBUG    ( 0, 17)
12-08 23:40 MIPS Helper    DEBUG    Data cache miss for instruction 7L.D F1 4(R4)
12-08 23:40 MIPS Helper    DEBUG    Data cache status: HM
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache Penalty: 
12-08 23:40 MIPS Helper    DEBUG    12
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache Start Clock: 
12-08 23:40 MIPS Helper    DEBUG    142
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache End Clock: 
12-08 23:40 MIPS Helper    DEBUG    154
12-08 23:40 MIPS Helper    DEBUG    D-Cache After: 
12-08 23:40 MIPS Helper    DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Cache Miss. Wait till clock cycle: 
12-08 23:40 MIPS Pipeline  DEBUG    154
12-08 23:40 MIPS Pipeline  DEBUG    dcacheEndCycle before: 0
12-08 23:40 MIPS Pipeline  DEBUG    dcacheEndCycle after: 0
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    8
12-08 23:40 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 8
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 8. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 143
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'R5': 1, 'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    8
12-08 23:40 MIPS Helper    DEBUG    Instruction 8 is occupying unit INTEGER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 8: DSUB R1 R1 R2 at clock cycle 143
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 9: L.D F2 4(R5) at clock cycle 143
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 144
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED4C8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 8: DSUB R1 R1 R2 at clock cycle 144
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 145
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7, 8
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 8: DSUB R1 R1 R2 at clock cycle 145
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 146
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    8
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 8: DSUB R1 R1 R2 at clock cycle 146
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '140', 'ID': '143', 'IR': '144', 'EX': '145', 'WB': '146', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 147
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1, 'R1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 148
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 149
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 150
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 151
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 152
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 153
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 154
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 155
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Latency handled. Now can start executing instruction
12-08 23:40 MIPS Helper    DEBUG    (Base, Offset): 
12-08 23:40 MIPS Helper    DEBUG    (264, 4)
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 7: L.D F1 4(R4) at clock cycle 155
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 156
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F1': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    7
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '139', '140', '141', '155', '156', 'N', 'N', 'N', 'H', 'H-M']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 7: L.D F1 4(R4) at clock cycle 156
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'L.D F1 4(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '4(R4)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': True, 'isComplete': False, 'IF': '139', 'ID': '140', 'IR': '141', 'EX': '155', 'WB': '156', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['H', 'M'], 'dCachePenalty': 12, 'dCacheStartClock': 142, 'dCacheEndClock': 0, 'checkedDCache': True, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 9
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 9. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 157
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F1': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Helper    DEBUG    Instruction 9 is occupying unit MEMORY
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 9: L.D F2 4(R5) at clock cycle 157
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 10: ADD.D F4 F6 F2 at clock cycle 157
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 158
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    11
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED608>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 9: L.D F2 4(R5) at clock cycle 158
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    10
12-08 23:40 MIPS Helper    DEBUG    Instruction 10 is occupying unit ADDER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 10: ADD.D F4 F6 F2 at clock cycle 158
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 11: SUB.D F5 F7 F1 at clock cycle 158
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 159
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 0
12-08 23:40 MIPS Helper    DEBUG    D-Cache Before: 
12-08 23:40 MIPS Helper    DEBUG    {0: [[17, 142], [16, 142]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Helper    DEBUG    159
12-08 23:40 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 268
12-08 23:40 MIPS Helper    DEBUG    ( 0, 16)
12-08 23:40 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 272
12-08 23:40 MIPS Helper    DEBUG    ( 0, 17)
12-08 23:40 MIPS Helper    DEBUG    Data cache status: HH
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache Penalty: 
12-08 23:40 MIPS Helper    DEBUG    0
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache Start Clock: 
12-08 23:40 MIPS Helper    DEBUG    159
12-08 23:40 MIPS Helper    DEBUG    Instruction D-Cache End Clock: 
12-08 23:40 MIPS Helper    DEBUG    159
12-08 23:40 MIPS Helper    DEBUG    D-Cache After: 
12-08 23:40 MIPS Helper    DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Cache Miss. Wait till clock cycle: 
12-08 23:40 MIPS Pipeline  DEBUG    159
12-08 23:40 MIPS Pipeline  DEBUG    dcacheEndCycle before: 0
12-08 23:40 MIPS Pipeline  DEBUG    dcacheEndCycle after: 0
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    11
12-08 23:40 MIPS Helper    DEBUG    Instruction 11 is occupying unit ADDER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 11: SUB.D F5 F7 F1 at clock cycle 159
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 12: MUL.D F6 F1 F5 at clock cycle 159
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 160
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F2': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 264, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    13
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    [268, 272]
12-08 23:40 MIPS Pipeline  DEBUG    hi is: 1
12-08 23:40 MIPS Pipeline  DEBUG    Latency handled. Now can start executing instruction
12-08 23:40 MIPS Helper    DEBUG    (Base, Offset): 
12-08 23:40 MIPS Helper    DEBUG    (264, 4)
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 9: L.D F2 4(R5) at clock cycle 160
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>, <instruction.Instruction object at 0x000002C49F2ED908>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 11: SUB.D F5 F7 F1 at clock cycle 160
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Helper    DEBUG    Instruction 12 is occupying unit MULTIPLIER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 12: MUL.D F6 F1 F5 at clock cycle 160
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 13: ADD.D F7 F2 F6 at clock cycle 160
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 161
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1, 'F5': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1, 'F5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F2': 1, 'F5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    9
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '139', '140', '141', '155', '156', 'N', 'N', 'N', 'H', 'H-M'], ['9', 'L.D F2 4(R5)', '143', '157', '158', '160', '161', 'N', 'N', 'Y', 'H', 'H-H']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 9: L.D F2 4(R5) at clock cycle 161
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'L.D F2 4(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '4(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': True, 'isComplete': False, 'IF': '143', 'ID': '157', 'IR': '158', 'EX': '160', 'WB': '161', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['H', 'H'], 'dCachePenalty': 0, 'dCacheStartClock': 159, 'dCacheEndClock': 0, 'checkedDCache': True, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    11
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 11: SUB.D F5 F7 F1 at clock cycle 161
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    11
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>, <instruction.Instruction object at 0x000002C49F2EDAC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>, <instruction.Instruction object at 0x000002C49F2EDAC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 13
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 162
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F2': 1, 'F5': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F5': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': 264, 'F5': -264, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    11
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 11: SUB.D F5 F7 F1 at clock cycle 162
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2ED748>, <instruction.Instruction object at 0x000002C49F2EDAC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 10: ADD.D F4 F6 F2 at clock cycle 162
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDAC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 13
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 163
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F5': 1, 'F4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F5': 1, 'F4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F5': 1, 'F4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': 264, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    11
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '139', '140', '141', '155', '156', 'N', 'N', 'N', 'H', 'H-M'], ['9', 'L.D F2 4(R5)', '143', '157', '158', '160', '161', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '158', '159', '160', '162', '163', 'N', 'N', 'N', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 11: SUB.D F5 F7 F1 at clock cycle 163
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'SUB.D F5 F7 F1', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F1', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '158', 'ID': '159', 'IR': '160', 'EX': '162', 'WB': '163', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 10: ADD.D F4 F6 F2 at clock cycle 163
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDAC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDAC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 13
12-08 23:40 MIPS Pipeline  DEBUG    Structural Hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 164
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F5': 1, 'F4': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F4': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': 264, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 10: ADD.D F4 F6 F2 at clock cycle 164
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDAC8>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 12: MUL.D F6 F1 F5 at clock cycle 164
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Helper    DEBUG    Instruction 13 is occupying unit ADDER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 13: ADD.D F7 F2 F6 at clock cycle 164
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 14: ADD.D F6 F1 F7 at clock cycle 164
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 165
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F4': 1, 'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F4': 1, 'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F4': 1, 'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    10
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '139', '140', '141', '155', '156', 'N', 'N', 'N', 'H', 'H-M'], ['9', 'L.D F2 4(R5)', '143', '157', '158', '160', '161', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '158', '159', '160', '162', '163', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '157', '158', '162', '164', '165', 'Y', 'N', 'N', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 10: ADD.D F4 F6 F2 at clock cycle 165
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'ADD.D F4 F6 F2', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F6', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '157', 'ID': '158', 'IR': '162', 'EX': '164', 'WB': '165', 'Struct': 'N', 'WAW': 'N', 'RAW': 'Y', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 165
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 166
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F4': 1, 'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 166
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 167
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 167
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 168
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 168
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 169
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 169
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 170
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 170
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 171
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 171
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 172
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 172
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 173
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 173
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 174
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 174
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 175
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 175
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 176
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 176
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 177
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 177
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 178
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 178
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 179
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 179
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 180
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 180
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 181
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 181
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 182
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 182
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 183
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 183
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 184
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 184
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 185
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 185
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 186
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 186
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 187
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 187
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 188
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 188
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 189
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 189
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 190
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 190
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 191
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 191
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 192
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 192
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 193
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 12: MUL.D F6 F1 F5 at clock cycle 193
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 194
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -69696, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 12: MUL.D F6 F1 F5 at clock cycle 194
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 195
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679600, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '139', '140', '141', '155', '156', 'N', 'N', 'N', 'H', 'H-M'], ['9', 'L.D F2 4(R5)', '143', '157', '158', '160', '161', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '158', '159', '160', '162', '163', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '157', '158', '162', '164', '165', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '159', '160', '164', '194', '195', 'Y', 'N', 'N', 'M', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 12: MUL.D F6 F1 F5 at clock cycle 195
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'MUL.D F6 F1 F5', 'opcode': 'MUL.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': True, 'isComplete': False, 'IF': '159', 'ID': '160', 'IR': '164', 'EX': '194', 'WB': '195', 'Struct': 'N', 'WAW': 'N', 'RAW': 'Y', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    WAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 196
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679600, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    15
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDC88>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 13: ADD.D F7 F2 F6 at clock cycle 196
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Helper    DEBUG    Instruction 14 is occupying unit ADDER
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 14: ADD.D F6 F1 F7 at clock cycle 196
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 15: BNE R1 R3 GG at clock cycle 196
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 197
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679600, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 13: ADD.D F7 F2 F6 at clock cycle 197
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    15
12-08 23:40 MIPS Helper    DEBUG    Instruction 15 is occupying unit BRANCH
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 15: BNE R1 R3 GG at clock cycle 197
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 16: HLT at clock cycle 197
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 198
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679600, 'F7': -69432, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 13: ADD.D F7 F2 F6 at clock cycle 198
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>, <instruction.Instruction object at 0x000002C49F2EF048>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '139', '140', '141', '155', '156', 'N', 'N', 'N', 'H', 'H-M'], ['9', 'L.D F2 4(R5)', '143', '157', '158', '160', '161', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '158', '159', '160', '162', '163', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '157', '158', '162', '164', '165', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '159', '160', '164', '194', '195', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '196', '197', '198', '0', '0', 'N', 'N', 'N', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 15: BNE R1 R3 GG at clock cycle 198
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    16
12-08 23:40 MIPS Helper    DEBUG    Instruction 16 is occupying unit HALT
12-08 23:40 MIPS Pipeline  DEBUG    Issued instruction 16: HLT at clock cycle 198
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue After: 
12-08 23:40 MIPS Helper    DEBUG    I-Cache miss for instruction: 17
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 199
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F7': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679600, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    13
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '139', '140', '141', '155', '156', 'N', 'N', 'N', 'H', 'H-M'], ['9', 'L.D F2 4(R5)', '143', '157', '158', '160', '161', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '158', '159', '160', '162', '163', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '157', '158', '162', '164', '165', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '159', '160', '164', '194', '195', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '196', '197', '198', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '160', '164', '196', '198', '199', 'Y', 'N', 'Y', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 13: ADD.D F7 F2 F6 at clock cycle 199
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'ADD.D F7 F2 F6', 'opcode': 'ADD.D', 'operand1': 'F7', 'operand2': 'F2', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '160', 'ID': '164', 'IR': '196', 'EX': '198', 'WB': '199', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'Y', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>, <instruction.Instruction object at 0x000002C49F2EF208>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    RAW hazard for instruction 14. Pipeline is stalled.
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 16: HLT at clock cycle 199
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 200
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F7': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679600, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 16: HLT at clock cycle 200
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x000002C49F2EDE48>]
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Read instruction 14: ADD.D F6 F1 F7 at clock cycle 200
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 201
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679600, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    16
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '139', '140', '141', '155', '156', 'N', 'N', 'N', 'H', 'H-M'], ['9', 'L.D F2 4(R5)', '143', '157', '158', '160', '161', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '158', '159', '160', '162', '163', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '157', '158', '162', '164', '165', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '159', '160', '164', '194', '195', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '196', '197', '198', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '160', '164', '196', '198', '199', 'Y', 'N', 'Y', 'H', 'X-X'], ['16', 'HLT', '197', '198', '199', '200', '201', 'N', 'N', 'N', 'M', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 16: HLT at clock cycle 201
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': True, 'isComplete': True, 'IF': '197', 'ID': '198', 'IR': '199', 'EX': '200', 'WB': '201', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Currently executing instruction 14: ADD.D F6 F1 F7 at clock cycle 201
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 202
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679600, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    Addresses are: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    Executed instruction 14: ADD.D F6 F1 F7 at clock cycle 202
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue After: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 203
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'F6': 1}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679064, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Simulator DEBUG    14
12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '139', '140', '141', '155', '156', 'N', 'N', 'N', 'H', 'H-M'], ['9', 'L.D F2 4(R5)', '143', '157', '158', '160', '161', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '158', '159', '160', '162', '163', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '157', '158', '162', '164', '165', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '159', '160', '164', '194', '195', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '196', '197', '198', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '160', '164', '196', '198', '199', 'Y', 'N', 'Y', 'H', 'X-X'], ['16', 'HLT', '197', '198', '199', '200', '201', 'N', 'N', 'N', 'M', 'X-X'], ['14', 'ADD.D F6 F1 F7', '164', '196', '200', '202', '203', 'Y', 'Y', 'N', 'H', 'X-X']]
12-08 23:40 MIPS Pipeline  DEBUG    Write Back completed for instruction 14: ADD.D F6 F1 F7 at clock cycle 203
12-08 23:40 MIPS Pipeline  DEBUG    Completed instruction: 
12-08 23:40 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'ADD.D F6 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '164', 'ID': '196', 'IR': '200', 'EX': '202', 'WB': '203', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue After
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 204
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {'F6': 1}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679064, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 205
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679064, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 206
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679064, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 207
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679064, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 208
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679064, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 209
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679064, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    12
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    198
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    Clock Cycle: 210
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers Before: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Helper    DEBUG    Occupied Registers After: 
12-08 23:40 MIPS Helper    DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {}
12-08 23:40 MIPS Pipeline  DEBUG    Registers Map: 
12-08 23:40 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 1, 'R2': 1, 'R3': 1, 'R4': 264, 'R5': 264, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 268, 'F2': 268, 'F3': 0, 'F4': -69428, 'F5': -69700, 'F6': -18679064, 'F7': -18679332, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-08 23:40 MIPS Pipeline  DEBUG    Program Counter: 
12-08 23:40 MIPS Pipeline  DEBUG    17
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-08 23:40 MIPS Pipeline  DEBUG    I-Cache Miss Queue: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    D-Cache: 
12-08 23:40 MIPS Pipeline  DEBUG    {0: [[17, 159], [16, 159]], 1: [[-1, -1], [-2, -2]]}
12-08 23:40 MIPS Pipeline  DEBUG    Write Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Read Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    []
12-08 23:40 MIPS Pipeline  DEBUG    ret: 
12-08 23:40 MIPS Pipeline  DEBUG    -1
12-08 23:40 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-08 23:40 MIPS Pipeline  DEBUG    Fetched instruction 17: HLT at clock cycle 210
12-08 23:40 MIPS Pipeline  DEBUG    iCachePenalty: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-08 23:40 MIPS Pipeline  DEBUG    0
12-08 23:40 MIPS Pipeline  DEBUG    

12-08 23:40 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 256', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R1 3', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R2 1', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R3 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '40', '44', '45', '46', '47', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '57', '58', '59', '60', '61', 'N', 'N', 'N', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '44', '45', '46', '70', '71', 'N', 'N', 'N', 'H', 'M-M'], ['9', 'L.D F2 4(R5)', '58', '72', '73', '75', '76', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '73', '74', '75', '77', '78', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '72', '73', '77', '79', '80', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '86', '87', '88', '118', '119', 'N', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '120', '121', '122', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '87', '88', '120', '122', '123', 'Y', 'N', 'N', 'H', 'X-X'], ['16', 'HLT', '133', '134', '135', '136', '137', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'GG: DADDI R4 R4 4', '134', '135', '136', '137', '138', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'DADDI R5 R5 4', '135', '139', '140', '141', '142', 'N', 'N', 'Y', 'H', 'X-X'], ['8', 'DSUB R1 R1 R2', '140', '143', '144', '145', '146', 'N', 'N', 'Y', 'M', 'X-X'], ['7', 'L.D F1 4(R4)', '139', '140', '141', '155', '156', 'N', 'N', 'N', 'H', 'H-M'], ['9', 'L.D F2 4(R5)', '143', '157', '158', '160', '161', 'N', 'N', 'Y', 'H', 'H-H'], ['11', 'SUB.D F5 F7 F1', '158', '159', '160', '162', '163', 'N', 'N', 'N', 'H', 'X-X'], ['10', 'ADD.D F4 F6 F2', '157', '158', '162', '164', '165', 'Y', 'N', 'N', 'H', 'X-X'], ['12', 'MUL.D F6 F1 F5', '159', '160', '164', '194', '195', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'BNE R1 R3 GG', '196', '197', '198', '0', '0', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'ADD.D F7 F2 F6', '160', '164', '196', '198', '199', 'Y', 'N', 'Y', 'H', 'X-X'], ['16', 'HLT', '197', '198', '199', '200', '201', 'N', 'N', 'N', 'M', 'X-X'], ['14', 'ADD.D F6 F1 F7', '164', '196', '200', '202', '203', 'Y', 'Y', 'N', 'H', 'X-X']]
