// Seed: 2375337285
module module_0 #(
    parameter id_2 = 32'd58,
    parameter id_3 = 32'd24
) ();
  wire id_1;
  defparam id_2.id_3 = id_3;
endmodule
module module_0 (
    output tri0 id_0,
    input wand id_1,
    output wire module_1
    , id_25, id_26,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    output uwire id_6,
    input tri1 id_7,
    input wand id_8,
    input tri0 id_9,
    output tri0 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input wor id_13,
    output wand id_14,
    input tri id_15,
    input wire id_16,
    output tri0 id_17,
    output tri id_18,
    output wor id_19,
    input supply1 id_20,
    input uwire id_21,
    output tri1 id_22,
    output wire id_23
);
  always @(negedge 1'b0, posedge 1) begin
    id_26 = 1;
  end
  module_0();
endmodule
