{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714951585385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714951585385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 17:26:25 2024 " "Processing started: Sun May  5 17:26:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714951585385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951585385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tsensor -c tsensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off tsensor -c tsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951585385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714951585692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714951585692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor-BEAS " "Found design unit 1: conversor-BEAS" {  } { { "conversor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591390 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Found entity 1: conversor" {  } { { "conversor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco-BEAS " "Found design unit 1: deco-BEAS" {  } { { "deco.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/deco.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591392 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/deco.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sent3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sent3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SenT3 " "Found entity 1: SenT3" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decop-BEAS " "Found design unit 1: decop-BEAS" {  } { { "decop.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/decop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591394 ""} { "Info" "ISGN_ENTITY_NAME" "1 decop " "Found entity 1: decop" {  } { { "decop.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/decop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SenT3 " "Elaborating entity \"SenT3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714951591428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tsensor.vhd 2 1 " "Using design file tsensor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tsensor-Behavioral " "Found design unit 1: tsensor-Behavioral" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591438 ""} { "Info" "ISGN_ENTITY_NAME" "1 tsensor " "Found entity 1: tsensor" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591438 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714951591438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tsensor tsensor:huih " "Elaborating entity \"tsensor\" for hierarchy \"tsensor:huih\"" {  } { { "SenT3.bdf" "huih" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 200 40 248 344 "huih" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714951591439 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum tsensor.vhd(41) " "VHDL Process Statement warning at tsensor.vhd(41): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714951591440 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total tsensor.vhd(41) " "VHDL Process Statement warning at tsensor.vhd(41): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714951591440 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total tsensor.vhd(42) " "VHDL Process Statement warning at tsensor.vhd(42): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714951591440 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total tsensor.vhd(43) " "VHDL Process Statement warning at tsensor.vhd(43): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714951591440 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total tsensor.vhd(44) " "VHDL Process Statement warning at tsensor.vhd(44): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714951591440 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total tsensor.vhd(45) " "VHDL Process Statement warning at tsensor.vhd(45): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714951591440 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tEnt tsensor.vhd(38) " "VHDL Process Statement warning at tsensor.vhd(38): inferring latch(es) for signal or variable \"tEnt\", which holds its previous value in one or more paths through the process" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714951591440 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tDec tsensor.vhd(38) " "VHDL Process Statement warning at tsensor.vhd(38): inferring latch(es) for signal or variable \"tDec\", which holds its previous value in one or more paths through the process" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714951591440 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hEnt tsensor.vhd(38) " "VHDL Process Statement warning at tsensor.vhd(38): inferring latch(es) for signal or variable \"hEnt\", which holds its previous value in one or more paths through the process" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714951591440 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hDec tsensor.vhd(38) " "VHDL Process Statement warning at tsensor.vhd(38): inferring latch(es) for signal or variable \"hDec\", which holds its previous value in one or more paths through the process" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714951591441 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[0\] tsensor.vhd(38) " "Inferred latch for \"hDec\[0\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[1\] tsensor.vhd(38) " "Inferred latch for \"hDec\[1\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[2\] tsensor.vhd(38) " "Inferred latch for \"hDec\[2\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[3\] tsensor.vhd(38) " "Inferred latch for \"hDec\[3\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[4\] tsensor.vhd(38) " "Inferred latch for \"hDec\[4\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[5\] tsensor.vhd(38) " "Inferred latch for \"hDec\[5\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[6\] tsensor.vhd(38) " "Inferred latch for \"hDec\[6\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[7\] tsensor.vhd(38) " "Inferred latch for \"hDec\[7\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[0\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[0\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[1\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[1\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[2\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[2\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[3\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[3\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[4\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[4\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[5\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[5\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[6\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[6\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[7\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[7\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[0\] tsensor.vhd(38) " "Inferred latch for \"tDec\[0\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[1\] tsensor.vhd(38) " "Inferred latch for \"tDec\[1\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[2\] tsensor.vhd(38) " "Inferred latch for \"tDec\[2\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591447 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[3\] tsensor.vhd(38) " "Inferred latch for \"tDec\[3\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[4\] tsensor.vhd(38) " "Inferred latch for \"tDec\[4\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[5\] tsensor.vhd(38) " "Inferred latch for \"tDec\[5\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[6\] tsensor.vhd(38) " "Inferred latch for \"tDec\[6\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[7\] tsensor.vhd(38) " "Inferred latch for \"tDec\[7\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[0\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[0\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[1\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[1\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[2\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[2\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[3\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[3\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[4\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[4\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[5\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[5\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[6\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[6\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[7\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[7\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591448 "|SenT3|tsensor:huih"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decop decop:iuigcfft " "Elaborating entity \"decop\" for hierarchy \"decop:iuigcfft\"" {  } { { "SenT3.bdf" "iuigcfft" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 208 768 952 288 "iuigcfft" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714951591462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor conversor:inst " "Elaborating entity \"conversor\" for hierarchy \"conversor:inst\"" {  } { { "SenT3.bdf" "inst" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 160 504 704 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714951591463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco deco:inst5 " "Elaborating entity \"deco\" for hierarchy \"deco:inst5\"" {  } { { "SenT3.bdf" "inst5" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 312 776 960 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714951591463 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst\|Mod0\"" {  } { { "conversor.vhd" "Mod0" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714951591667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst98\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst98\|Div0\"" {  } { { "conversor.vhd" "Div0" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714951591667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst98\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst98\|Mod1\"" {  } { { "conversor.vhd" "Mod1" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714951591667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst\|Div0\"" {  } { { "conversor.vhd" "Div0" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714951591667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst\|Mod1\"" {  } { { "conversor.vhd" "Mod1" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714951591667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst98\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst98\|Mod0\"" {  } { { "conversor.vhd" "Mod0" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714951591667 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714951591667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"conversor:inst\|lpm_divide:Mod0\"" {  } { { "conversor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714951591700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"conversor:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714951591700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714951591700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714951591700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714951591700 ""}  } { { "conversor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714951591700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkl " "Found entity 1: lpm_divide_gkl" {  } { { "db/lpm_divide_gkl.tdf" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/lpm_divide_gkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/alt_u_div_8fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:inst98\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"conversor:inst98\|lpm_divide:Div0\"" {  } { { "conversor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714951591830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:inst98\|lpm_divide:Div0 " "Instantiated megafunction \"conversor:inst98\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714951591831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714951591831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714951591831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714951591831 ""}  } { { "conversor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/conversor.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714951591831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714951591886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951591886 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C\[0\] GND " "Pin \"C\[0\]\" is stuck at GND" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 232 976 1152 248 "C\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714951592215 "|SenT3|C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D\[0\] VCC " "Pin \"D\[0\]\" is stuck at VCC" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 336 984 1160 352 "D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714951592215 "|SenT3|D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[0\] VCC " "Pin \"M\[0\]\" is stuck at VCC" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 128 1088 1264 144 "M\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714951592215 "|SenT3|M[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U\[0\] VCC " "Pin \"U\[0\]\" is stuck at VCC" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 440 992 1168 456 "U\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714951592215 "|SenT3|U[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uni\[3\] GND " "Pin \"uni\[3\]\" is stuck at GND" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 288 248 424 304 "uni\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714951592215 "|SenT3|uni[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uni\[2\] GND " "Pin \"uni\[2\]\" is stuck at GND" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 288 248 424 304 "uni\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714951592215 "|SenT3|uni[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uni\[0\] VCC " "Pin \"uni\[0\]\" is stuck at VCC" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 288 248 424 304 "uni\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714951592215 "|SenT3|uni[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714951592215 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714951592266 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "conversor:inst98\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"conversor:inst98\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_8fe.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/alt_u_div_8fe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714951592659 ""} { "Info" "ISCL_SCL_CELL_NAME" "conversor:inst98\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"conversor:inst98\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8fe.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/alt_u_div_8fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714951592659 ""} { "Info" "ISCL_SCL_CELL_NAME" "conversor:inst\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"conversor:inst\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_8fe.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/alt_u_div_8fe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714951592659 ""} { "Info" "ISCL_SCL_CELL_NAME" "conversor:inst\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"conversor:inst\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8fe.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/db/alt_u_div_8fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714951592659 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1714951592659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714951592770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714951592770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "704 " "Implemented 704 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714951592818 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714951592818 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714951592818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "658 " "Implemented 658 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714951592818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714951592818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714951592832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 17:26:32 2024 " "Processing ended: Sun May  5 17:26:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714951592832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714951592832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714951592832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714951592832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714951593874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714951593874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 17:26:33 2024 " "Processing started: Sun May  5 17:26:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714951593874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714951593874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tsensor -c tsensor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tsensor -c tsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714951593874 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714951593960 ""}
{ "Info" "0" "" "Project  = tsensor" {  } {  } 0 0 "Project  = tsensor" 0 0 "Fitter" 0 0 1714951593960 ""}
{ "Info" "0" "" "Revision = tsensor" {  } {  } 0 0 "Revision = tsensor" 0 0 "Fitter" 0 0 1714951593960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714951594017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714951594017 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tsensor 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"tsensor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714951594024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714951594051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714951594051 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714951594178 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714951594183 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714951594294 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714951594294 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 1487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714951594297 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 1489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714951594297 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 1491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714951594297 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714951594297 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714951594297 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714951594297 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 1499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714951594297 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 1501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714951594297 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714951594297 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714951594297 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714951594297 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714951594298 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714951594298 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714951594298 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 46 " "No exact pin location assignment(s) for 1 pins of 46 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1714951594550 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1714951594909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tsensor.sdc " "Synopsys Design Constraints File file not found: 'tsensor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714951594910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714951594910 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: huih\|Equal0~4  from: datab  to: combout " "Cell: huih\|Equal0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951594912 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1714951594912 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714951594914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714951594914 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714951594914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|sum\[0\] " "Destination node tsensor:huih\|sum\[0\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|sum\[1\] " "Destination node tsensor:huih\|sum\[1\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|sum\[2\] " "Destination node tsensor:huih\|sum\[2\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|sum\[3\] " "Destination node tsensor:huih\|sum\[3\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|sum\[4\] " "Destination node tsensor:huih\|sum\[4\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|sum\[5\] " "Destination node tsensor:huih\|sum\[5\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|sum\[6\] " "Destination node tsensor:huih\|sum\[6\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|sum\[7\] " "Destination node tsensor:huih\|sum\[7\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|reg_total\[4\] " "Destination node tsensor:huih\|reg_total\[4\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|reg_total\[5\] " "Destination node tsensor:huih\|reg_total\[5\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1714951594943 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714951594943 ""}  } { { "SenT3.bdf" "" { Schematic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/SenT3.bdf" { { 224 -128 40 240 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 1479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714951594943 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tsensor:huih\|Equal0~4  " "Automatically promoted node tsensor:huih\|Equal0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|ENTERO\[0\] " "Destination node tsensor:huih\|ENTERO\[0\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|ENTERO\[1\] " "Destination node tsensor:huih\|ENTERO\[1\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|ENTERO\[7\] " "Destination node tsensor:huih\|ENTERO\[7\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|ENTERO\[6\] " "Destination node tsensor:huih\|ENTERO\[6\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|ENTERO\[5\] " "Destination node tsensor:huih\|ENTERO\[5\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|ENTERO\[4\] " "Destination node tsensor:huih\|ENTERO\[4\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|ENTERO\[3\] " "Destination node tsensor:huih\|ENTERO\[3\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|ENTERO\[2\] " "Destination node tsensor:huih\|ENTERO\[2\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|DECIMAL\[7\] " "Destination node tsensor:huih\|DECIMAL\[7\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsensor:huih\|DECIMAL\[6\] " "Destination node tsensor:huih\|DECIMAL\[6\]" {  } { { "tsensor.vhd" "" { Text "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/tsensor.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714951594943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1714951594943 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714951594943 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714951594943 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714951595240 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714951595240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714951595241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714951595242 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714951595243 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714951595244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714951595244 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714951595245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714951595263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714951595263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714951595263 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1714951595281 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1714951595281 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1714951595281 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714951595281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714951595281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714951595281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 46 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714951595281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714951595281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714951595281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 30 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714951595281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 39 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714951595281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714951595281 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1714951595281 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714951595281 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714951595364 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714951595367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714951596161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714951596259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714951596277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714951598461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714951598461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714951598868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714951599893 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714951599893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714951600419 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714951600419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714951600423 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714951600565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714951600575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714951600821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714951600821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714951601207 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714951601715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/output_files/tsensor.fit.smsg " "Generated suppressed messages file C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/output_files/tsensor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714951602059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6631 " "Peak virtual memory: 6631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714951602409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 17:26:42 2024 " "Processing ended: Sun May  5 17:26:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714951602409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714951602409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714951602409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714951602409 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714951603375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714951603376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 17:26:43 2024 " "Processing started: Sun May  5 17:26:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714951603376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714951603376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tsensor -c tsensor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tsensor -c tsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714951603376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714951603593 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714951604681 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714951604766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714951605414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 17:26:45 2024 " "Processing ended: Sun May  5 17:26:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714951605414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714951605414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714951605414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714951605414 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714951606052 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714951606454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714951606454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 17:26:46 2024 " "Processing started: Sun May  5 17:26:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714951606454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714951606454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tsensor -c tsensor " "Command: quartus_sta tsensor -c tsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714951606454 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714951606545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714951606679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714951606679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951606707 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951606707 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714951606862 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tsensor.sdc " "Synopsys Design Constraints File file not found: 'tsensor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714951606879 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951606880 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714951606881 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tsensor:huih\|reg_total\[0\] tsensor:huih\|reg_total\[0\] " "create_clock -period 1.000 -name tsensor:huih\|reg_total\[0\] tsensor:huih\|reg_total\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714951606881 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951606881 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: huih\|Equal0~4  from: datad  to: combout " "Cell: huih\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951606882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714951606882 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714951606883 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951606883 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714951606884 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714951606891 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1714951606895 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714951606896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.856 " "Worst-case setup slack is -7.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.856            -479.895 clk  " "   -7.856            -479.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721             -20.638 tsensor:huih\|reg_total\[0\]  " "   -0.721             -20.638 tsensor:huih\|reg_total\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951606901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 tsensor:huih\|reg_total\[0\]  " "    0.108               0.000 tsensor:huih\|reg_total\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk  " "    0.340               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951606904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714951606909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714951606911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -219.062 clk  " "   -3.000            -219.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 tsensor:huih\|reg_total\[0\]  " "    0.414               0.000 tsensor:huih\|reg_total\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951606916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951606916 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714951606928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714951606944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714951607354 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: huih\|Equal0~4  from: datad  to: combout " "Cell: huih\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951607416 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714951607416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951607416 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714951607421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.259 " "Worst-case setup slack is -7.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.259            -431.596 clk  " "   -7.259            -431.596 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708             -20.159 tsensor:huih\|reg_total\[0\]  " "   -0.708             -20.159 tsensor:huih\|reg_total\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951607425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.227 " "Worst-case hold slack is 0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 tsensor:huih\|reg_total\[0\]  " "    0.227               0.000 tsensor:huih\|reg_total\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951607428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714951607433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714951607451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -219.062 clk  " "   -3.000            -219.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 tsensor:huih\|reg_total\[0\]  " "    0.434               0.000 tsensor:huih\|reg_total\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951607453 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714951607463 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: huih\|Equal0~4  from: datad  to: combout " "Cell: huih\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951607588 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714951607588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951607589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714951607590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.091 " "Worst-case setup slack is -3.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091            -128.029 clk  " "   -3.091            -128.029 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 tsensor:huih\|reg_total\[0\]  " "    0.062               0.000 tsensor:huih\|reg_total\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951607592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 tsensor:huih\|reg_total\[0\]  " "    0.213               0.000 tsensor:huih\|reg_total\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951607598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714951607600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714951607605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -161.567 clk  " "   -3.000            -161.567 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 tsensor:huih\|reg_total\[0\]  " "    0.343               0.000 tsensor:huih\|reg_total\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951607606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951607606 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714951608202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714951608203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714951608250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 17:26:48 2024 " "Processing ended: Sun May  5 17:26:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714951608250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714951608250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714951608250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714951608250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1714951609140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714951609141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 17:26:49 2024 " "Processing started: Sun May  5 17:26:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714951609141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714951609141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tsensor -c tsensor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tsensor -c tsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714951609141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1714951609476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tsensor.vo C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/simulation/questa/ simulation " "Generated file tsensor.vo in folder \"C:/Users/armir/OneDrive/Documentos/IC/7/VLSI/Tareas/tsensor/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714951609551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714951609571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 17:26:49 2024 " "Processing ended: Sun May  5 17:26:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714951609571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714951609571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714951609571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714951609571 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus Prime Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714951610226 ""}
