# Copyright (C) 1991-2006 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		mercury_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C5Q208C7
set_global_assignment -name TOP_LEVEL_ENTITY rx_chain
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "6.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:14:59  AUGUST 23, 2006"
set_global_assignment -name LAST_QUARTUS_VERSION "6.0 SP1"
set_global_assignment -name ENABLE_INIT_DONE_OUTPUT ON
set_global_assignment -name GENERATE_RBF_FILE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD LVTTL
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name FMAX_REQUIREMENT "130 MHz"
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_global_assignment -name INCREMENTAL_COMPILATION OFF
set_global_assignment -name SMART_RECOMPILE OFF
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name DSP_BLOCK_BALANCING AUTO
set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE POST_SYNTH -section_id Top
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name VERILOG_FILE ../../../../../../HB/DDC_filt_stage2.v
set_global_assignment -name VERILOG_FILE ../../../../../../HB/DDC_filt.v
set_global_assignment -name VERILOG_FILE ../../../../../../HB/DDC_filt_stage1.v
set_global_assignment -name VERILOG_FILE ram16_2sum.v
set_global_assignment -name VERILOG_FILE acc.v
set_global_assignment -name VERILOG_FILE coeff_rom.v
set_global_assignment -name VERILOG_FILE mult.v
set_global_assignment -name VERILOG_FILE ram16.v
set_global_assignment -name VERILOG_FILE halfband_decim.v
set_global_assignment -name VERILOG_FILE sign_extend.v
set_global_assignment -name VERILOG_FILE cic_decim.v
set_global_assignment -name VERILOG_FILE cordic_stage.v
set_global_assignment -name VERILOG_FILE cordic.v
set_global_assignment -name VERILOG_FILE setting_reg.v
set_global_assignment -name VERILOG_FILE phase_acc.v
set_global_assignment -name VERILOG_FILE rx_chain.v
set_location_assignment PIN_200 -to reset
set_global_assignment -name VECTOR_WAVEFORM_FILE mercury.vwf