$date
	Wed Aug 28 19:57:16 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! sum $end
$var wire 1 " ca $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module FA_0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1"
1%
1#
#30
1!
1$
