###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       838895   # Number of WRITE/WRITEP commands
num_reads_done                 =      1259256   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1039574   # Number of read row buffer hits
num_read_cmds                  =      1259243   # Number of READ/READP commands
num_writes_done                =       838939   # Number of read requests issued
num_write_row_hits             =       704580   # Number of write row buffer hits
num_act_cmds                   =       357654   # Number of ACT commands
num_pre_cmds                   =       357627   # Number of PRE commands
num_ondemand_pres              =       331773   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640030   # Cyles of rank active rank.0
rank_active_cycles.1           =      9550815   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359970   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       449185   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2033117   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28358   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4576   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2286   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1822   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1598   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1559   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1645   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1751   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2387   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19134   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          383   # Write cmd latency (cycles)
write_latency[20-39]           =         4387   # Write cmd latency (cycles)
write_latency[40-59]           =         5621   # Write cmd latency (cycles)
write_latency[60-79]           =         8879   # Write cmd latency (cycles)
write_latency[80-99]           =        11622   # Write cmd latency (cycles)
write_latency[100-119]         =        14346   # Write cmd latency (cycles)
write_latency[120-139]         =        17317   # Write cmd latency (cycles)
write_latency[140-159]         =        20278   # Write cmd latency (cycles)
write_latency[160-179]         =        23815   # Write cmd latency (cycles)
write_latency[180-199]         =        27227   # Write cmd latency (cycles)
write_latency[200-]            =       705020   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       194958   # Read request latency (cycles)
read_latency[40-59]            =        95808   # Read request latency (cycles)
read_latency[60-79]            =        96740   # Read request latency (cycles)
read_latency[80-99]            =        68011   # Read request latency (cycles)
read_latency[100-119]          =        56337   # Read request latency (cycles)
read_latency[120-139]          =        48659   # Read request latency (cycles)
read_latency[140-159]          =        41711   # Read request latency (cycles)
read_latency[160-179]          =        36538   # Read request latency (cycles)
read_latency[180-199]          =        32309   # Read request latency (cycles)
read_latency[200-]             =       588172   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.18776e+09   # Write energy
read_energy                    =  5.07727e+09   # Read energy
act_energy                     =  9.78541e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72786e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.15609e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01538e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95971e+09   # Active standby energy rank.1
average_read_latency           =      341.774   # Average read request latency (cycles)
average_interarrival           =      4.76591   # Average request interarrival latency (cycles)
total_energy                   =  2.33117e+10   # Total energy (pJ)
average_power                  =      2331.17   # Average power (mW)
average_bandwidth              =      17.9046   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       829320   # Number of WRITE/WRITEP commands
num_reads_done                 =      1246078   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1044697   # Number of read row buffer hits
num_read_cmds                  =      1246065   # Number of READ/READP commands
num_writes_done                =       829387   # Number of read requests issued
num_write_row_hits             =       713210   # Number of write row buffer hits
num_act_cmds                   =       320987   # Number of ACT commands
num_pre_cmds                   =       320958   # Number of PRE commands
num_ondemand_pres              =       294450   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9615958   # Cyles of rank active rank.0
rank_active_cycles.1           =      9587051   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       384042   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       412949   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2009104   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29542   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4722   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2311   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1846   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1631   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1499   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1581   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1800   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2288   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19203   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          400   # Write cmd latency (cycles)
write_latency[20-39]           =         5775   # Write cmd latency (cycles)
write_latency[40-59]           =         6881   # Write cmd latency (cycles)
write_latency[60-79]           =        10208   # Write cmd latency (cycles)
write_latency[80-99]           =        12928   # Write cmd latency (cycles)
write_latency[100-119]         =        15486   # Write cmd latency (cycles)
write_latency[120-139]         =        17664   # Write cmd latency (cycles)
write_latency[140-159]         =        20130   # Write cmd latency (cycles)
write_latency[160-179]         =        22943   # Write cmd latency (cycles)
write_latency[180-199]         =        25508   # Write cmd latency (cycles)
write_latency[200-]            =       691397   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       214767   # Read request latency (cycles)
read_latency[40-59]            =       107665   # Read request latency (cycles)
read_latency[60-79]            =       101240   # Read request latency (cycles)
read_latency[80-99]            =        71018   # Read request latency (cycles)
read_latency[100-119]          =        58888   # Read request latency (cycles)
read_latency[120-139]          =        50255   # Read request latency (cycles)
read_latency[140-159]          =        41979   # Read request latency (cycles)
read_latency[160-179]          =        36591   # Read request latency (cycles)
read_latency[180-199]          =        32042   # Read request latency (cycles)
read_latency[200-]             =       531623   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.13997e+09   # Write energy
read_energy                    =  5.02413e+09   # Read energy
act_energy                     =   8.7822e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.8434e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.98216e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00036e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98232e+09   # Active standby energy rank.1
average_read_latency           =      317.768   # Average read request latency (cycles)
average_interarrival           =      4.81805   # Average request interarrival latency (cycles)
total_energy                   =  2.31122e+10   # Total energy (pJ)
average_power                  =      2311.22   # Average power (mW)
average_bandwidth              =      17.7106   # Average bandwidth
