// Seed: 2465755062
module module_0 ();
  assign {id_1, -1} = 1;
  wire id_2;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2
  );
  assign id_2 = id_2;
endmodule : SymbolIdentifier
module module_1 (
    input  logic id_0,
    output logic id_1,
    output wand  id_2
);
  module_0 modCall_1 ();
  always_latch id_1 <= id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_13;
  assign id_3 = -1;
  tri1 id_14, id_15, id_16;
  assign id_4.id_16 = (1);
  assign id_9 = -1;
  assign id_4 = 1;
endmodule
