#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56032b8382f0 .scope module, "uart_test_tb" "uart_test_tb" 2 3;
 .timescale -9 -9;
v0x56032b8756a0_0 .var "address", 1 0;
v0x56032b8757b0_0 .var "clk", 0 0;
v0x56032b8758e0_0 .net "read_data", 7 0, v0x56032b8750a0_0;  1 drivers
v0x56032b8759e0_0 .var "read_enable", 0 0;
v0x56032b875ab0_0 .var "rst", 0 0;
v0x56032b875be0_0 .var "rx", 0 0;
v0x56032b875c80_0 .net "tx", 0 0, v0x56032b874a10_0;  1 drivers
v0x56032b875d20_0 .var "write_data", 31 0;
v0x56032b875dc0_0 .var "write_enable", 0 0;
S_0x56032b838480 .scope module, "uut" "uart_top_design" 2 15, 3 1 0, S_0x56032b8382f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "address";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /OUTPUT 8 "read_data";
    .port_info 7 /OUTPUT 1 "tx";
    .port_info 8 /INPUT 1 "rx";
P_0x56032b852a20 .param/l "BAUD_RATE" 1 3 15, C4<00>;
P_0x56032b852a60 .param/l "RX_DATA" 1 3 18, C4<011>;
P_0x56032b852aa0 .param/l "TX_DATA" 1 3 17, C4<10>;
P_0x56032b852ae0 .param/l "TX_ENABLE" 1 3 16, C4<01>;
v0x56032b874b90_0 .net "address", 1 0, v0x56032b8756a0_0;  1 drivers
v0x56032b874c90_0 .var "baud_division", 31 0;
v0x56032b874d50_0 .net "baud_tick", 0 0, v0x56032b80c8d0_0;  1 drivers
v0x56032b874df0_0 .net "clk", 0 0, v0x56032b8757b0_0;  1 drivers
v0x56032b874e90_0 .net "data_in", 7 0, v0x56032b873440_0;  1 drivers
v0x56032b874f30_0 .var "data_out", 7 0;
v0x56032b874fd0_0 .var "enable", 0 0;
v0x56032b8750a0_0 .var "read_data", 7 0;
v0x56032b875140_0 .net "read_enable", 0 0, v0x56032b8759e0_0;  1 drivers
v0x56032b8751e0_0 .net "rst", 0 0, v0x56032b875ab0_0;  1 drivers
v0x56032b875280_0 .net "rx", 0 0, v0x56032b875be0_0;  1 drivers
v0x56032b875350_0 .net "tx", 0 0, v0x56032b874a10_0;  alias, 1 drivers
v0x56032b875420_0 .net "write_data", 31 0, v0x56032b875d20_0;  1 drivers
v0x56032b8754c0_0 .net "write_enable", 0 0, v0x56032b875dc0_0;  1 drivers
E_0x56032b81f980/0 .event edge, v0x56032b874b90_0, v0x56032b8754c0_0, v0x56032b875420_0, v0x56032b875140_0;
E_0x56032b81f980/1 .event edge, v0x56032b873440_0;
E_0x56032b81f980 .event/or E_0x56032b81f980/0, E_0x56032b81f980/1;
S_0x56032b816c80 .scope module, "uut_uart_baud_rate" "uart_baud_rate" 3 64, 4 1 0, S_0x56032b838480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "baud_division";
    .port_info 3 /OUTPUT 1 "baud_tick";
v0x56032b850b00_0 .var "baud_count", 31 0;
v0x56032b804e00_0 .net "baud_division", 31 0, v0x56032b874c90_0;  1 drivers
v0x56032b80c8d0_0 .var "baud_tick", 0 0;
v0x56032b8724b0_0 .net "clk", 0 0, v0x56032b8757b0_0;  alias, 1 drivers
v0x56032b872570_0 .net "rst", 0 0, v0x56032b875ab0_0;  alias, 1 drivers
E_0x56032b81fbd0 .event posedge, v0x56032b8724b0_0;
S_0x56032b872700 .scope module, "uut_uart_rx" "uart_rx" 3 84, 5 1 0, S_0x56032b838480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "baud_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "data";
P_0x56032b872900 .param/l "DATA_BIT_0" 1 5 35, C4<0010>;
P_0x56032b872940 .param/l "DATA_BIT_1" 1 5 36, C4<0011>;
P_0x56032b872980 .param/l "DATA_BIT_2" 1 5 37, C4<0100>;
P_0x56032b8729c0 .param/l "DATA_BIT_3" 1 5 38, C4<0101>;
P_0x56032b872a00 .param/l "DATA_BIT_4" 1 5 39, C4<0110>;
P_0x56032b872a40 .param/l "DATA_BIT_5" 1 5 40, C4<0111>;
P_0x56032b872a80 .param/l "DATA_BIT_6" 1 5 41, C4<1000>;
P_0x56032b872ac0 .param/l "DATA_BIT_7" 1 5 42, C4<1001>;
P_0x56032b872b00 .param/l "IDLE" 1 5 33, C4<0000>;
P_0x56032b872b40 .param/l "START" 1 5 34, C4<0001>;
P_0x56032b872b80 .param/l "STOP" 1 5 43, C4<1010>;
v0x56032b873150_0 .net "baud_tick", 0 0, v0x56032b80c8d0_0;  alias, 1 drivers
v0x56032b873210_0 .net "clk", 0 0, v0x56032b8757b0_0;  alias, 1 drivers
v0x56032b8732b0_0 .var "count_16", 4 0;
v0x56032b873380_0 .var "current_state", 3 0;
v0x56032b873440_0 .var "data", 7 0;
v0x56032b873570_0 .var "next_state", 3 0;
v0x56032b873650_0 .net "rst", 0 0, v0x56032b875ab0_0;  alias, 1 drivers
v0x56032b8736f0_0 .net "rx", 0 0, v0x56032b875be0_0;  alias, 1 drivers
E_0x56032b7fae70 .event edge, v0x56032b873380_0, v0x56032b8736f0_0, v0x56032b80c8d0_0, v0x56032b8732b0_0;
S_0x56032b873860 .scope module, "uut_uart_tx" "uart_tx" 3 73, 6 1 0, S_0x56032b838480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "baud_tick";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 1 "tx";
P_0x56032b873a40 .param/l "DATA_BIT_0" 1 6 36, C4<0010>;
P_0x56032b873a80 .param/l "DATA_BIT_1" 1 6 37, C4<0011>;
P_0x56032b873ac0 .param/l "DATA_BIT_2" 1 6 38, C4<0100>;
P_0x56032b873b00 .param/l "DATA_BIT_3" 1 6 39, C4<0101>;
P_0x56032b873b40 .param/l "DATA_BIT_4" 1 6 40, C4<0110>;
P_0x56032b873b80 .param/l "DATA_BIT_5" 1 6 41, C4<0111>;
P_0x56032b873bc0 .param/l "DATA_BIT_6" 1 6 42, C4<1000>;
P_0x56032b873c00 .param/l "DATA_BIT_7" 1 6 43, C4<1001>;
P_0x56032b873c40 .param/l "IDLE" 1 6 34, C4<0000>;
P_0x56032b873c80 .param/l "START" 1 6 35, C4<0001>;
P_0x56032b873cc0 .param/l "STOP" 1 6 44, C4<1010>;
v0x56032b8742b0_0 .net "baud_tick", 0 0, v0x56032b80c8d0_0;  alias, 1 drivers
v0x56032b8743c0_0 .net "clk", 0 0, v0x56032b8757b0_0;  alias, 1 drivers
v0x56032b8744d0_0 .var "count_16", 5 0;
v0x56032b874570_0 .var "current_state", 3 0;
v0x56032b874650_0 .net "data", 7 0, v0x56032b874f30_0;  1 drivers
v0x56032b874780_0 .net "en", 0 0, v0x56032b874fd0_0;  1 drivers
v0x56032b874840_0 .var "next_state", 3 0;
v0x56032b874920_0 .net "rst", 0 0, v0x56032b875ab0_0;  alias, 1 drivers
v0x56032b874a10_0 .var "tx", 0 0;
E_0x56032b854b30/0 .event edge, v0x56032b874570_0, v0x56032b874780_0, v0x56032b80c8d0_0, v0x56032b8744d0_0;
E_0x56032b854b30/1 .event edge, v0x56032b874650_0;
E_0x56032b854b30 .event/or E_0x56032b854b30/0, E_0x56032b854b30/1;
    .scope S_0x56032b816c80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56032b850b00_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x56032b816c80;
T_1 ;
    %wait E_0x56032b81fbd0;
    %load/vec4 v0x56032b872570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56032b850b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56032b80c8d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56032b804e00_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x56032b850b00_0;
    %load/vec4 v0x56032b804e00_0;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56032b850b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56032b80c8d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x56032b850b00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56032b850b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56032b80c8d0_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56032b850b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56032b80c8d0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56032b873860;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %end;
    .thread T_2;
    .scope S_0x56032b873860;
T_3 ;
    %wait E_0x56032b81fbd0;
    %load/vec4 v0x56032b874920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56032b874570_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56032b874840_0;
    %assign/vec4 v0x56032b874570_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56032b873860;
T_4 ;
    %wait E_0x56032b854b30;
    %load/vec4 v0x56032b874570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b874780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
T_4.13 ;
    %jmp T_4.12;
T_4.1 ;
    %load/vec4 v0x56032b8742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b8744d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x56032b8744d0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
T_4.18 ;
T_4.15 ;
    %jmp T_4.12;
T_4.2 ;
    %load/vec4 v0x56032b8742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %load/vec4 v0x56032b874650_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b8744d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x56032b8744d0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
T_4.22 ;
T_4.19 ;
    %jmp T_4.12;
T_4.3 ;
    %load/vec4 v0x56032b8742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %load/vec4 v0x56032b874650_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b8744d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x56032b8744d0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
T_4.26 ;
T_4.23 ;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v0x56032b8742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %load/vec4 v0x56032b874650_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b8744d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x56032b8744d0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
T_4.30 ;
T_4.27 ;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v0x56032b8742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %load/vec4 v0x56032b874650_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b8744d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.33, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x56032b8744d0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
T_4.34 ;
T_4.31 ;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x56032b8742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.35, 8;
    %load/vec4 v0x56032b874650_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b8744d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.37, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.38;
T_4.37 ;
    %load/vec4 v0x56032b8744d0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
T_4.38 ;
T_4.35 ;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0x56032b8742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.39, 8;
    %load/vec4 v0x56032b874650_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b8744d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.41, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.42;
T_4.41 ;
    %load/vec4 v0x56032b8744d0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
T_4.42 ;
T_4.39 ;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x56032b8742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.43, 8;
    %load/vec4 v0x56032b874650_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b8744d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.45, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.46;
T_4.45 ;
    %load/vec4 v0x56032b8744d0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
T_4.46 ;
T_4.43 ;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x56032b8742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.47, 8;
    %load/vec4 v0x56032b874650_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b8744d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.49, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.50;
T_4.49 ;
    %load/vec4 v0x56032b8744d0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
T_4.50 ;
T_4.47 ;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x56032b8742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b874a10_0, 0, 1;
    %load/vec4 v0x56032b8744d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.53, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56032b874840_0, 0, 4;
    %jmp T_4.54;
T_4.53 ;
    %load/vec4 v0x56032b8744d0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56032b8744d0_0, 0, 6;
T_4.54 ;
T_4.51 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56032b872700;
T_5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
    %end;
    .thread T_5;
    .scope S_0x56032b872700;
T_6 ;
    %wait E_0x56032b81fbd0;
    %load/vec4 v0x56032b873650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56032b873380_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56032b873440_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56032b873570_0;
    %assign/vec4 v0x56032b873380_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56032b872700;
T_7 ;
    %wait E_0x56032b7fae70;
    %load/vec4 v0x56032b873380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v0x56032b8736f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
T_7.13 ;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v0x56032b873150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x56032b8732b0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x56032b8732b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
T_7.18 ;
T_7.15 ;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v0x56032b873150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %load/vec4 v0x56032b8732b0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v0x56032b8736f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56032b873440_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x56032b8732b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
T_7.22 ;
T_7.19 ;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v0x56032b873150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %load/vec4 v0x56032b8732b0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_7.25, 4;
    %load/vec4 v0x56032b8736f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56032b873440_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0x56032b8732b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
T_7.26 ;
T_7.23 ;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v0x56032b873150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0x56032b8732b0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_7.29, 4;
    %load/vec4 v0x56032b8736f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56032b873440_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x56032b8732b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
T_7.30 ;
T_7.27 ;
    %jmp T_7.12;
T_7.5 ;
    %load/vec4 v0x56032b873150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %load/vec4 v0x56032b8732b0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_7.33, 4;
    %load/vec4 v0x56032b8736f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56032b873440_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0x56032b8732b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
T_7.34 ;
T_7.31 ;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v0x56032b873150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %load/vec4 v0x56032b8732b0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %load/vec4 v0x56032b8736f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56032b873440_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v0x56032b8732b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
T_7.38 ;
T_7.35 ;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v0x56032b873150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %load/vec4 v0x56032b8732b0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_7.41, 4;
    %load/vec4 v0x56032b8736f0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56032b873440_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
    %jmp T_7.42;
T_7.41 ;
    %load/vec4 v0x56032b8732b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
T_7.42 ;
T_7.39 ;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v0x56032b873150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.43, 8;
    %load/vec4 v0x56032b8732b0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_7.45, 4;
    %load/vec4 v0x56032b8736f0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56032b873440_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
    %jmp T_7.46;
T_7.45 ;
    %load/vec4 v0x56032b8732b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
T_7.46 ;
T_7.43 ;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v0x56032b873150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.47, 8;
    %load/vec4 v0x56032b8732b0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_7.49, 4;
    %load/vec4 v0x56032b8736f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56032b873440_0, 4, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
    %jmp T_7.50;
T_7.49 ;
    %load/vec4 v0x56032b8732b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56032b8732b0_0, 0, 5;
T_7.50 ;
T_7.47 ;
    %jmp T_7.12;
T_7.10 ;
    %load/vec4 v0x56032b8736f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.51, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56032b873570_0, 0, 4;
T_7.51 ;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56032b838480;
T_8 ;
    %wait E_0x56032b81fbd0;
    %load/vec4 v0x56032b8751e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56032b874c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56032b874fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56032b874f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56032b8750a0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56032b838480;
T_9 ;
    %wait E_0x56032b81f980;
    %load/vec4 v0x56032b874b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x56032b8754c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0x56032b875420_0;
    %store/vec4 v0x56032b874c90_0, 0, 32;
T_9.5 ;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x56032b8754c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x56032b875420_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x56032b874fd0_0, 0, 1;
T_9.7 ;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x56032b8754c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %load/vec4 v0x56032b875420_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x56032b874f30_0, 0, 8;
T_9.9 ;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x56032b875140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v0x56032b874e90_0;
    %store/vec4 v0x56032b8750a0_0, 0, 8;
T_9.11 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56032b8382f0;
T_10 ;
    %vpi_call 2 18 "$dumpfile", "./temp/UART_Test_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56032b8382f0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x56032b8382f0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56032b8757b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x56032b8382f0;
T_12 ;
    %delay 25, 0;
    %load/vec4 v0x56032b8757b0_0;
    %inv;
    %store/vec4 v0x56032b8757b0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56032b8382f0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b875ab0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56032b875ab0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56032b8756a0_0, 0, 2;
    %delay 100, 0;
    %pushi/vec4 130, 0, 32;
    %store/vec4 v0x56032b875d20_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b875dc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56032b875dc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56032b8756a0_0, 0, 2;
    %delay 100, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56032b875d20_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b875dc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56032b8756a0_0, 0, 2;
    %delay 100, 0;
    %pushi/vec4 105, 0, 32;
    %store/vec4 v0x56032b875d20_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56032b8756a0_0, 0, 2;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56032b875d20_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b875dc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56032b8756a0_0, 0, 2;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b875dc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 180, 0, 32;
    %store/vec4 v0x56032b875d20_0, 0, 32;
    %delay 115350, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56032b875be0_0, 0, 1;
    %delay 115350, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56032b875be0_0, 0, 1;
    %delay 115350, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b875be0_0, 0, 1;
    %delay 115350, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56032b875be0_0, 0, 1;
    %delay 115350, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b875be0_0, 0, 1;
    %delay 115350, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b875be0_0, 0, 1;
    %delay 115350, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56032b875be0_0, 0, 1;
    %delay 115350, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b875be0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56032b8759e0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "/home/ammar-bin-amir/Desktop/Delete/UART/tb/UART_Test_tb.v";
    "/home/ammar-bin-amir/Desktop/Delete/UART/src/UART.v";
    "/home/ammar-bin-amir/Desktop/Delete/UART/src/UART_Baud_Rate.v";
    "/home/ammar-bin-amir/Desktop/Delete/UART/src/UART_Rx.v";
    "/home/ammar-bin-amir/Desktop/Delete/UART/src/UART_Tx.v";
