-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv14_3FFE : STD_LOGIC_VECTOR (13 downto 0) := "11111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond460_i_reg_1267 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_reg_1267_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1299 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1183 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1178 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal or_cond_i_reg_1295 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1295_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_1_reg_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_263 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op142_read_state7 : BOOLEAN;
    signal ap_predicate_op143_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_263_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_cols_V_read_cas_fu_270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_cols_V_read_cas_reg_1122 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_read_cas_fu_274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_read_cas_reg_1128 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_fu_288_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_reg_1138 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_cast_fu_302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_cast_reg_1143 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_314_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_reg_1148 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_332_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_reg_1154 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_cast_fu_356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_cast_reg_1160 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_360_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_reg_1165 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_371_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_1173 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_2_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond461_i_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1188 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_1_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_1_reg_1192 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1196 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_415_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_reg_1202 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_419_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_reg_1208 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_reg_1215 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_7_reg_1220 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_fu_439_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_reg_1225 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_reg_1232 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_2_fu_453_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_7_2_reg_1237 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_551_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_reg_1242 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_39_fu_577_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_reg_1247 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_65_0_not_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_0_not_reg_1252 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal row_assign_9_0_t_fu_590_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_t_reg_1257 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_2_t_fu_594_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_2_t_reg_1262 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond460_i_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal exitcond460_i_reg_1267_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_reg_1267_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_reg_1267_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_reg_1267_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_reg_1267_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_603_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ImagLoc_x_fu_625_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ImagLoc_x_reg_1276 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_reg_1282 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_fu_653_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_reg_1288 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1295_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1295_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1295_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1295_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1295_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1295_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1295_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1299_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1299_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_713_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_1303 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_720_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_reg_1308 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1313 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1313_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1313_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_1320 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_2_t_fu_735_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_2_t_reg_1326 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_2_t_reg_1326_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_1333 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_1333_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1339 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1339_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_load_reg_1345 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_load_reg_1351 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_load_reg_1357 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_768_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_reg_1362 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_785_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_reg_1369 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_802_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_reg_1375 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_852_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_reg_1382 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_reg_1382_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_reg_1382_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_866_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_reg_1389 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum9_fu_907_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum9_reg_1395 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_va_6_reg_1400 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_956_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_reg_1405 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_1410 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1410_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_1416 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_1_fu_1019_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_reg_1421 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_reg_1426 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_reg_1432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter4_state9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_241 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_33_fu_729_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_116 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_120 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_124 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_128 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_132 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_136 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_140 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_144 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_cols_V_read_cas_fu_270_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_src_rows_V_read_cas_fu_274_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_cols_V_read_cas_1_fu_278_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_src_cols_V_read_cas_1_fu_278_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_282_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_src_rows_V_read_cas_1_fu_292_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_rows_V_read_cas_1_fu_292_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_296_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_fu_306_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_fu_310_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_fu_306_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_320_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_fu_320_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_324_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_338_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_338_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_cast_fu_346_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_fu_350_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_4_fu_310_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_382_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_20_fu_459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i497_i_fu_482_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_2_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i497_i_2_fu_519_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_492_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_533_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i496_i_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_546_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_538_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_529_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_144_2_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_559_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i496_i_2_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_572_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_564_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_609_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_42_fu_639_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_647_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_685_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_not_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_3_fu_689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_757_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_774_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_791_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_844_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_858_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_fu_882_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_0_2_cast_cast_fu_894_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_0_cast_cast_fu_878_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp20_fu_897_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_890_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp20_cast_fu_903_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_151_2_cast_fu_934_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sum9_cast_fu_931_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_2_2_1_fu_944_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_2_fu_938_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_151_2_2_cast_cas_fu_960_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_151_2_cast_cast_fu_952_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp21_fu_963_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp21_cast_fu_969_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_973_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_49_fu_1009_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp22_fu_1014_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal overflow_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_i_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_1038_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_136 : BOOLEAN;
    signal ap_enable_state7_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_144 : BOOLEAN;
    signal ap_enable_state8_pp0_iter3_stage0 : BOOLEAN;
    signal ap_predicate_op147_store_state8 : BOOLEAN;
    signal ap_enable_operation_147 : BOOLEAN;
    signal ap_predicate_op149_store_state8 : BOOLEAN;
    signal ap_enable_operation_149 : BOOLEAN;
    signal ap_enable_operation_139 : BOOLEAN;
    signal ap_enable_operation_145 : BOOLEAN;
    signal ap_predicate_op169_store_state9 : BOOLEAN;
    signal ap_enable_operation_169 : BOOLEAN;
    signal ap_enable_state9_pp0_iter4_stage0 : BOOLEAN;
    signal ap_predicate_op174_store_state9 : BOOLEAN;
    signal ap_enable_operation_174 : BOOLEAN;
    signal ap_predicate_op141_load_state7 : BOOLEAN;
    signal ap_enable_operation_141 : BOOLEAN;
    signal ap_predicate_op146_load_state8 : BOOLEAN;
    signal ap_enable_operation_146 : BOOLEAN;
    signal ap_predicate_op167_store_state9 : BOOLEAN;
    signal ap_enable_operation_167 : BOOLEAN;
    signal ap_predicate_op173_store_state9 : BOOLEAN;
    signal ap_enable_operation_173 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1026 : BOOLEAN;

    component SobelY_accel_mux_eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => reg_263);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    SobelY_accel_mux_eOg_U15 : component SobelY_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_132,
        din1 => right_border_buf_0_1_fu_136,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_t_reg_1326_pp0_iter3_reg,
        dout => tmp_36_fu_757_p5);

    SobelY_accel_mux_eOg_U16 : component SobelY_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_3_fu_144,
        din1 => right_border_buf_0_4_fu_148,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_t_reg_1326_pp0_iter3_reg,
        dout => tmp_37_fu_774_p5);

    SobelY_accel_mux_eOg_U17 : component SobelY_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_5_fu_152,
        din1 => right_border_buf_0_2_fu_140,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_t_reg_1326_pp0_iter3_reg,
        dout => tmp_38_fu_791_p5);

    SobelY_accel_mux_eOg_U18 : component SobelY_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_1362,
        din1 => col_buf_0_val_1_0_reg_1369,
        din2 => col_buf_0_val_2_0_reg_1375,
        din3 => row_assign_9_0_t_reg_1257,
        dout => tmp_44_fu_844_p5);

    SobelY_accel_mux_eOg_U19 : component SobelY_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_1362,
        din1 => col_buf_0_val_1_0_reg_1369,
        din2 => col_buf_0_val_2_0_reg_1375,
        din3 => row_assign_9_2_t_reg_1262,
        dout => tmp_45_fu_858_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond460_i_fu_598_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter4_state9)) then 
                        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_1_reg_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_fu_598_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_1_reg_252 <= j_V_fu_603_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                t_V_1_reg_252 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                t_V_reg_241 <= i_V_reg_1173;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                t_V_reg_241 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_fu_598_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ImagLoc_x_reg_1276 <= ImagLoc_x_fu_625_p2;
                or_cond_i_reg_1295 <= or_cond_i_fu_661_p2;
                p_p2_i_i_reg_1288 <= p_p2_i_i_fu_653_p3;
                tmp_41_reg_1282 <= ImagLoc_x_fu_625_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1267 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_1313 <= brmerge_fu_724_p2;
                or_cond_i_i_reg_1299 <= or_cond_i_i_fu_675_p2;
                tmp_43_reg_1308 <= tmp_43_fu_720_p1;
                x_reg_1303 <= x_fu_713_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                brmerge_reg_1313_pp0_iter2_reg <= brmerge_reg_1313;
                brmerge_reg_1313_pp0_iter3_reg <= brmerge_reg_1313_pp0_iter2_reg;
                col_assign_2_t_reg_1326_pp0_iter3_reg <= col_assign_2_t_reg_1326;
                exitcond460_i_reg_1267_pp0_iter2_reg <= exitcond460_i_reg_1267_pp0_iter1_reg;
                exitcond460_i_reg_1267_pp0_iter3_reg <= exitcond460_i_reg_1267_pp0_iter2_reg;
                exitcond460_i_reg_1267_pp0_iter4_reg <= exitcond460_i_reg_1267_pp0_iter3_reg;
                exitcond460_i_reg_1267_pp0_iter5_reg <= exitcond460_i_reg_1267_pp0_iter4_reg;
                exitcond460_i_reg_1267_pp0_iter6_reg <= exitcond460_i_reg_1267_pp0_iter5_reg;
                k_buf_0_val_4_addr_reg_1333_pp0_iter3_reg <= k_buf_0_val_4_addr_reg_1333;
                k_buf_0_val_5_addr_reg_1339_pp0_iter3_reg <= k_buf_0_val_5_addr_reg_1339;
                or_cond_i_i_reg_1299_pp0_iter2_reg <= or_cond_i_i_reg_1299;
                or_cond_i_i_reg_1299_pp0_iter3_reg <= or_cond_i_i_reg_1299_pp0_iter2_reg;
                or_cond_i_reg_1295_pp0_iter2_reg <= or_cond_i_reg_1295_pp0_iter1_reg;
                or_cond_i_reg_1295_pp0_iter3_reg <= or_cond_i_reg_1295_pp0_iter2_reg;
                or_cond_i_reg_1295_pp0_iter4_reg <= or_cond_i_reg_1295_pp0_iter3_reg;
                or_cond_i_reg_1295_pp0_iter5_reg <= or_cond_i_reg_1295_pp0_iter4_reg;
                or_cond_i_reg_1295_pp0_iter6_reg <= or_cond_i_reg_1295_pp0_iter5_reg;
                or_cond_i_reg_1295_pp0_iter7_reg <= or_cond_i_reg_1295_pp0_iter6_reg;
                or_cond_i_reg_1295_pp0_iter8_reg <= or_cond_i_reg_1295_pp0_iter7_reg;
                p_Result_s_reg_1410_pp0_iter8_reg <= p_Result_s_reg_1410;
                reg_263_pp0_iter3_reg <= reg_263;
                src_kernel_win_0_va_4_reg_1382 <= src_kernel_win_0_va_4_fu_852_p3;
                src_kernel_win_0_va_4_reg_1382_pp0_iter6_reg <= src_kernel_win_0_va_4_reg_1382;
                src_kernel_win_0_va_4_reg_1382_pp0_iter7_reg <= src_kernel_win_0_va_4_reg_1382_pp0_iter6_reg;
                src_kernel_win_0_va_5_reg_1389 <= src_kernel_win_0_va_5_fu_866_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1267_pp0_iter1_reg = ap_const_lv1_0))) then
                col_assign_2_t_reg_1326 <= col_assign_2_t_fu_735_p2;
                k_buf_0_val_3_addr_reg_1320 <= tmp_33_fu_729_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1333 <= tmp_33_fu_729_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1339 <= tmp_33_fu_729_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0))) then
                col_buf_0_val_0_0_reg_1362 <= col_buf_0_val_0_0_fu_768_p3;
                col_buf_0_val_1_0_reg_1369 <= col_buf_0_val_1_0_fu_785_p3;
                col_buf_0_val_2_0_reg_1375 <= col_buf_0_val_2_0_fu_802_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond460_i_reg_1267 <= exitcond460_i_fu_598_p2;
                exitcond460_i_reg_1267_pp0_iter1_reg <= exitcond460_i_reg_1267;
                or_cond_i_reg_1295_pp0_iter1_reg <= or_cond_i_reg_1295;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_1173 <= i_V_fu_371_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_1183 <= icmp_fu_392_p2;
                p_assign_6_2_reg_1225 <= p_assign_6_2_fu_439_p2;
                p_assign_7_2_reg_1237 <= p_assign_7_2_fu_453_p2;
                p_assign_7_reg_1220 <= p_assign_7_fu_433_p2;
                tmp_109_1_reg_1192 <= tmp_109_1_fu_404_p2;
                tmp_16_reg_1188 <= tmp_16_fu_398_p2;
                tmp_17_reg_1196 <= tmp_17_fu_410_p2;
                tmp_18_reg_1202 <= tmp_18_fu_415_p1;
                tmp_19_reg_1208 <= tmp_19_fu_419_p2;
                tmp_22_reg_1215 <= tmp_19_fu_419_p2(31 downto 31);
                tmp_26_reg_1232 <= p_assign_6_2_fu_439_p2(31 downto 31);
                tmp_2_reg_1178 <= tmp_2_fu_377_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                k_buf_0_val_3_load_reg_1345 <= k_buf_0_val_3_q0;
                k_buf_0_val_4_load_reg_1351 <= k_buf_0_val_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (brmerge_reg_1313_pp0_iter2_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                k_buf_0_val_5_load_reg_1357 <= k_buf_0_val_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_reg_1295_pp0_iter7_reg = ap_const_lv1_1))) then
                not_i_i_reg_1432 <= not_i_i_fu_1029_p2;
                p_Val2_1_reg_1421 <= p_Val2_1_fu_1019_p2;
                tmp_i_i_reg_1426 <= tmp_i_i_fu_1024_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_reg_1295_pp0_iter6_reg = ap_const_lv1_1))) then
                p_Result_s_reg_1410 <= p_Val2_s_fu_973_p2(10 downto 10);
                src_kernel_win_0_va_6_reg_1400 <= src_kernel_win_0_va_fu_116;
                tmp_46_reg_1416 <= p_Val2_s_fu_973_p2(10 downto 8);
                tmp_48_reg_1405 <= tmp_48_fu_956_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                p_src_cols_V_read_cas_reg_1122 <= p_src_cols_V_read_cas_fu_270_p1;
                p_src_rows_V_read_cas_reg_1128 <= p_src_rows_V_read_cas_fu_274_p1;
                    tmp_13_cast_reg_1160(31 downto 1) <= tmp_13_cast_fu_356_p1(31 downto 1);
                tmp_14_reg_1165 <= tmp_14_fu_360_p2;
                tmp_1_cast_reg_1143 <= tmp_1_cast_fu_302_p1;
                tmp_6_reg_1148 <= tmp_6_fu_314_p2;
                tmp_9_reg_1154 <= tmp_9_fu_332_p2;
                tmp_cast_reg_1138 <= tmp_cast_fu_288_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op143_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op142_read_state7 = ap_const_boolean_1)))) then
                reg_263 <= p_src_data_stream_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                right_border_buf_0_1_fu_136 <= right_border_buf_0_s_fu_132;
                right_border_buf_0_2_fu_140 <= right_border_buf_0_5_fu_152;
                right_border_buf_0_3_fu_144 <= col_buf_0_val_1_0_fu_785_p3;
                right_border_buf_0_4_fu_148 <= right_border_buf_0_3_fu_144;
                right_border_buf_0_5_fu_152 <= col_buf_0_val_2_0_fu_802_p3;
                right_border_buf_0_s_fu_132 <= col_buf_0_val_0_0_fu_768_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_17_reg_1196 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                row_assign_9_0_t_reg_1257 <= row_assign_9_0_t_fu_590_p2;
                row_assign_9_2_t_reg_1262 <= row_assign_9_2_t_fu_594_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1267_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                src_kernel_win_0_va_1_fu_120 <= src_kernel_win_0_va_fu_116;
                src_kernel_win_0_va_fu_116 <= src_kernel_win_0_va_4_reg_1382_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1267_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                src_kernel_win_0_va_2_fu_124 <= src_kernel_win_0_va_5_reg_1389;
                src_kernel_win_0_va_3_fu_128 <= src_kernel_win_0_va_2_fu_124;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_reg_1295_pp0_iter5_reg = ap_const_lv1_1))) then
                sum9_reg_1395 <= sum9_fu_907_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_17_reg_1196 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_31_reg_1242 <= tmp_31_fu_551_p3;
                tmp_39_reg_1247 <= tmp_39_fu_577_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_65_0_not_reg_1252 <= tmp_65_0_not_fu_585_p2;
            end if;
        end if;
    end process;
    tmp_13_cast_reg_1160(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter9, ap_CS_fsm_state2, exitcond461_i_fu_366_p2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond461_i_fu_366_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ImagLoc_x_fu_625_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_1_reg_252));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state15 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, or_cond_i_reg_1295_pp0_iter8_reg, ap_predicate_op142_read_state7, ap_predicate_op143_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((or_cond_i_reg_1295_pp0_iter8_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op143_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op142_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, or_cond_i_reg_1295_pp0_iter8_reg, ap_predicate_op142_read_state7, ap_predicate_op143_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((or_cond_i_reg_1295_pp0_iter8_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op143_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op142_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, or_cond_i_reg_1295_pp0_iter8_reg, ap_predicate_op142_read_state7, ap_predicate_op143_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((or_cond_i_reg_1295_pp0_iter8_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op143_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op142_read_state7 = ap_const_boolean_1)))));
    end process;

        ap_block_state10_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state14_pp0_stage0_iter9_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_reg_1295_pp0_iter8_reg)
    begin
                ap_block_state14_pp0_stage0_iter9 <= ((or_cond_i_reg_1295_pp0_iter8_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op142_read_state7, ap_predicate_op143_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter2 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op143_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op142_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1026_assign_proc : process(ap_block_pp0_stage0, exitcond460_i_reg_1267_pp0_iter3_reg, or_cond_i_i_reg_1299_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
                ap_condition_1026 <= ((or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter4_state9_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter4_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter4_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond461_i_fu_366_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond461_i_fu_366_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_136_assign_proc : process(exitcond460_i_reg_1267_pp0_iter1_reg)
    begin
                ap_enable_operation_136 <= (exitcond460_i_reg_1267_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_139_assign_proc : process(exitcond460_i_reg_1267_pp0_iter1_reg)
    begin
                ap_enable_operation_139 <= (exitcond460_i_reg_1267_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_141_assign_proc : process(ap_predicate_op141_load_state7)
    begin
                ap_enable_operation_141 <= (ap_predicate_op141_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_144_assign_proc : process(exitcond460_i_reg_1267_pp0_iter2_reg)
    begin
                ap_enable_operation_144 <= (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_145_assign_proc : process(exitcond460_i_reg_1267_pp0_iter2_reg)
    begin
                ap_enable_operation_145 <= (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_146_assign_proc : process(ap_predicate_op146_load_state8)
    begin
                ap_enable_operation_146 <= (ap_predicate_op146_load_state8 = ap_const_boolean_1);
    end process;


    ap_enable_operation_147_assign_proc : process(ap_predicate_op147_store_state8)
    begin
                ap_enable_operation_147 <= (ap_predicate_op147_store_state8 = ap_const_boolean_1);
    end process;


    ap_enable_operation_149_assign_proc : process(ap_predicate_op149_store_state8)
    begin
                ap_enable_operation_149 <= (ap_predicate_op149_store_state8 = ap_const_boolean_1);
    end process;


    ap_enable_operation_167_assign_proc : process(ap_predicate_op167_store_state9)
    begin
                ap_enable_operation_167 <= (ap_predicate_op167_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_169_assign_proc : process(ap_predicate_op169_store_state9)
    begin
                ap_enable_operation_169 <= (ap_predicate_op169_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_173_assign_proc : process(ap_predicate_op173_store_state9)
    begin
                ap_enable_operation_173 <= (ap_predicate_op173_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_174_assign_proc : process(ap_predicate_op174_store_state9)
    begin
                ap_enable_operation_174 <= (ap_predicate_op174_store_state9 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state7_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage0)
    begin
                ap_enable_state7_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state8_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state8_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state9_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state9_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op141_load_state7_assign_proc : process(exitcond460_i_reg_1267_pp0_iter1_reg, brmerge_reg_1313)
    begin
                ap_predicate_op141_load_state7 <= ((brmerge_reg_1313 = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op142_read_state7_assign_proc : process(exitcond460_i_reg_1267_pp0_iter1_reg, or_cond_i_i_reg_1299, icmp_reg_1183)
    begin
                ap_predicate_op142_read_state7 <= ((or_cond_i_i_reg_1299 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op143_read_state7_assign_proc : process(exitcond460_i_reg_1267_pp0_iter1_reg, or_cond_i_i_reg_1299, icmp_reg_1183, tmp_2_reg_1178)
    begin
                ap_predicate_op143_read_state7 <= ((tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299 = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op146_load_state8_assign_proc : process(exitcond460_i_reg_1267_pp0_iter2_reg, brmerge_reg_1313_pp0_iter2_reg)
    begin
                ap_predicate_op146_load_state8 <= ((brmerge_reg_1313_pp0_iter2_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op147_store_state8_assign_proc : process(icmp_reg_1183, tmp_16_reg_1188, exitcond460_i_reg_1267_pp0_iter2_reg, or_cond_i_i_reg_1299_pp0_iter2_reg)
    begin
                ap_predicate_op147_store_state8 <= ((or_cond_i_i_reg_1299_pp0_iter2_reg = ap_const_lv1_1) and (tmp_16_reg_1188 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op149_store_state8_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, exitcond460_i_reg_1267_pp0_iter2_reg, or_cond_i_i_reg_1299_pp0_iter2_reg)
    begin
                ap_predicate_op149_store_state8 <= ((tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299_pp0_iter2_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op167_store_state9_assign_proc : process(icmp_reg_1183, tmp_16_reg_1188, exitcond460_i_reg_1267_pp0_iter3_reg, or_cond_i_i_reg_1299_pp0_iter3_reg)
    begin
                ap_predicate_op167_store_state9 <= ((or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (tmp_16_reg_1188 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op169_store_state9_assign_proc : process(icmp_reg_1183, tmp_109_1_reg_1192, exitcond460_i_reg_1267_pp0_iter3_reg, or_cond_i_i_reg_1299_pp0_iter3_reg)
    begin
                ap_predicate_op169_store_state9 <= ((or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (tmp_109_1_reg_1192 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op173_store_state9_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, exitcond460_i_reg_1267_pp0_iter3_reg, or_cond_i_i_reg_1299_pp0_iter3_reg)
    begin
                ap_predicate_op173_store_state9 <= ((tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op174_store_state9_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, exitcond460_i_reg_1267_pp0_iter3_reg, or_cond_i_i_reg_1299_pp0_iter3_reg)
    begin
                ap_predicate_op174_store_state9 <= ((tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond461_i_fu_366_p2)
    begin
        if (((exitcond461_i_fu_366_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_724_p2 <= (tmp_65_0_not_reg_1252 or tmp_5_fu_671_p2);
    col_assign_2_t_fu_735_p2 <= std_logic_vector(unsigned(tmp_14_reg_1165) - unsigned(tmp_43_reg_1308));
    col_buf_0_val_0_0_fu_768_p3 <= 
        k_buf_0_val_3_load_reg_1345 when (brmerge_reg_1313_pp0_iter3_reg(0) = '1') else 
        tmp_36_fu_757_p5;
    col_buf_0_val_1_0_fu_785_p3 <= 
        k_buf_0_val_4_load_reg_1351 when (brmerge_reg_1313_pp0_iter3_reg(0) = '1') else 
        tmp_37_fu_774_p5;
    col_buf_0_val_2_0_fu_802_p3 <= 
        k_buf_0_val_5_load_reg_1357 when (brmerge_reg_1313_pp0_iter3_reg(0) = '1') else 
        tmp_38_fu_791_p5;
    exitcond460_i_fu_598_p2 <= "1" when (t_V_1_reg_252 = tmp_cast_reg_1138) else "0";
    exitcond461_i_fu_366_p2 <= "1" when (t_V_reg_241 = tmp_1_cast_reg_1143) else "0";
    i_V_fu_371_p2 <= std_logic_vector(unsigned(t_V_reg_241) + unsigned(ap_const_lv32_1));
    icmp1_fu_619_p2 <= "0" when (tmp_40_fu_609_p4 = ap_const_lv31_0) else "1";
    icmp_fu_392_p2 <= "0" when (tmp_15_fu_382_p4 = ap_const_lv31_0) else "1";
    j_V_fu_603_p2 <= std_logic_vector(unsigned(t_V_1_reg_252) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_33_fu_729_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_1320;

    k_buf_0_val_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, ap_block_pp0_stage0_11001, tmp_16_reg_1188, exitcond460_i_reg_1267_pp0_iter2_reg, or_cond_i_i_reg_1299_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299_pp0_iter2_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1299_pp0_iter2_reg = ap_const_lv1_1) and (tmp_16_reg_1188 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, ap_block_pp0_stage0_11001, tmp_16_reg_1188, exitcond460_i_reg_1267_pp0_iter2_reg, or_cond_i_i_reg_1299_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299_pp0_iter2_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1299_pp0_iter2_reg = ap_const_lv1_1) and (tmp_16_reg_1188 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_33_fu_729_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_1333_pp0_iter3_reg;

    k_buf_0_val_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, ap_block_pp0_stage0_11001, tmp_109_1_reg_1192, exitcond460_i_reg_1267_pp0_iter3_reg, or_cond_i_i_reg_1299_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (tmp_109_1_reg_1192 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, reg_263_pp0_iter3_reg, tmp_109_1_reg_1192, k_buf_0_val_3_load_reg_1345, ap_condition_1026)
    begin
        if ((ap_const_boolean_1 = ap_condition_1026)) then
            if (((tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_load_reg_1345;
            elsif (((tmp_109_1_reg_1192 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= reg_263_pp0_iter3_reg;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, ap_block_pp0_stage0_11001, tmp_109_1_reg_1192, exitcond460_i_reg_1267_pp0_iter3_reg, or_cond_i_i_reg_1299_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (tmp_109_1_reg_1192 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_33_fu_729_p1(11 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_1339_pp0_iter3_reg;

    k_buf_0_val_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, ap_block_pp0_stage0_11001, tmp_16_reg_1188, exitcond460_i_reg_1267_pp0_iter3_reg, or_cond_i_i_reg_1299_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (tmp_16_reg_1188 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, reg_263_pp0_iter3_reg, tmp_16_reg_1188, k_buf_0_val_4_load_reg_1351, ap_condition_1026)
    begin
        if ((ap_const_boolean_1 = ap_condition_1026)) then
            if (((tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_load_reg_1351;
            elsif (((tmp_16_reg_1188 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= reg_263_pp0_iter3_reg;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(icmp_reg_1183, tmp_2_reg_1178, ap_block_pp0_stage0_11001, tmp_16_reg_1188, exitcond460_i_reg_1267_pp0_iter3_reg, or_cond_i_i_reg_1299_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1299_pp0_iter3_reg = ap_const_lv1_1) and (tmp_16_reg_1188 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_fu_1029_p2 <= "0" when (tmp_46_reg_1416 = ap_const_lv3_0) else "1";
    or_cond_i496_i_2_fu_513_p2 <= (tmp_135_2_fu_509_p2 and rev1_fu_503_p2);
    or_cond_i496_i_fu_476_p2 <= (tmp_21_fu_472_p2 and rev_fu_466_p2);
    or_cond_i_fu_661_p2 <= (icmp_reg_1183 and icmp1_fu_619_p2);
    or_cond_i_i_fu_675_p2 <= (tmp_5_fu_671_p2 and rev2_fu_666_p2);
    overflow_fu_1034_p2 <= (tmp_i_i_reg_1426 and not_i_i_reg_1432);
    p_Val2_1_fu_1019_p2 <= std_logic_vector(unsigned(tmp_48_reg_1405) + unsigned(tmp22_fu_1014_p2));
    p_Val2_s_fu_973_p2 <= std_logic_vector(unsigned(sum_V_2_fu_938_p2) + unsigned(tmp21_cast_fu_969_p1));
    p_assign_1_fu_647_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_1_reg_252));
    p_assign_2_fu_685_p2 <= std_logic_vector(signed(tmp_13_cast_reg_1160) - signed(p_p2_i_i_reg_1288));
    p_assign_3_fu_689_p3 <= 
        ImagLoc_x_reg_1276 when (or_cond_i_i_fu_675_p2(0) = '1') else 
        p_assign_2_fu_685_p2;
    p_assign_6_2_fu_439_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_241));
    p_assign_7_2_fu_453_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_241));
    p_assign_7_fu_433_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_241));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter9, or_cond_i_reg_1295_pp0_iter8_reg)
    begin
        if (((or_cond_i_reg_1295_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= 
        p_mux_i_i_cast_fu_1038_p3 when (tmp_9_i_i_fu_1045_p2(0) = '1') else 
        p_Val2_1_reg_1421;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter9, or_cond_i_reg_1295_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_reg_1295_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i_cast_fu_1038_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_reg_1426(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i497_i_2_fu_519_p3 <= 
        p_assign_7_2_reg_1237 when (tmp_26_reg_1232(0) = '1') else 
        p_assign_6_2_reg_1225;
    p_p2_i497_i_fu_482_p3 <= 
        p_assign_7_reg_1220 when (tmp_22_reg_1215(0) = '1') else 
        tmp_19_reg_1208;
    p_p2_i_i_fu_653_p3 <= 
        p_assign_1_fu_647_p2 when (tmp_42_fu_639_p3(0) = '1') else 
        ImagLoc_x_fu_625_p2;
    p_shl_cast_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_882_p3),10));
    p_shl_fu_882_p3 <= (src_kernel_win_0_va_2_fu_124 & ap_const_lv1_0);
    p_src_cols_V_read_cas_1_fu_278_p0 <= p_src_cols_V_read;
        p_src_cols_V_read_cas_1_fu_278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_cols_V_read_cas_1_fu_278_p0),13));

    p_src_cols_V_read_cas_fu_270_p0 <= p_src_cols_V_read;
        p_src_cols_V_read_cas_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_cols_V_read_cas_fu_270_p0),32));


    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond460_i_reg_1267_pp0_iter1_reg, or_cond_i_i_reg_1299, icmp_reg_1183, tmp_2_reg_1178)
    begin
        if ((((tmp_2_reg_1178 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_1) and (or_cond_i_i_reg_1299 = ap_const_lv1_1) and (exitcond460_i_reg_1267_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_cond_i_i_reg_1299 = ap_const_lv1_1) and (icmp_reg_1183 = ap_const_lv1_0) and (exitcond460_i_reg_1267_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op142_read_state7, ap_predicate_op143_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op143_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op142_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_src_rows_V_read_cas_1_fu_292_p0 <= p_src_rows_V_read;
        p_src_rows_V_read_cas_1_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_rows_V_read_cas_1_fu_292_p0),12));

    p_src_rows_V_read_cas_fu_274_p0 <= p_src_rows_V_read;
        p_src_rows_V_read_cas_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_rows_V_read_cas_fu_274_p0),32));

    r_V_0_2_cast_cast_fu_894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_reg_1389),9));
    r_V_0_cast_cast_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_3_fu_128),9));
    r_V_2_2_1_fu_944_p3 <= (src_kernel_win_0_va_fu_116 & ap_const_lv1_0);
    rev1_fu_503_p2 <= (tmp_25_fu_496_p3 xor ap_const_lv1_1);
    rev2_fu_666_p2 <= (tmp_41_reg_1282 xor ap_const_lv1_1);
    rev_fu_466_p2 <= (tmp_20_fu_459_p3 xor ap_const_lv1_1);
    row_assign_9_0_t_fu_590_p2 <= std_logic_vector(unsigned(tmp_6_reg_1148) - unsigned(tmp_31_reg_1242));
    row_assign_9_2_t_fu_594_p2 <= std_logic_vector(unsigned(tmp_6_reg_1148) - unsigned(tmp_39_reg_1247));
    sel_tmp7_fu_702_p2 <= (tmp_5_not_fu_696_p2 or tmp_41_reg_1282);
    sel_tmp8_fu_707_p2 <= (tmp_11_fu_681_p2 and sel_tmp7_fu_702_p2);
    src_kernel_win_0_va_4_fu_852_p3 <= 
        tmp_44_fu_844_p5 when (tmp_17_reg_1196(0) = '1') else 
        col_buf_0_val_0_0_reg_1362;
    src_kernel_win_0_va_5_fu_866_p3 <= 
        tmp_45_fu_858_p5 when (tmp_17_reg_1196(0) = '1') else 
        col_buf_0_val_2_0_reg_1375;
    sum9_cast_fu_931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum9_reg_1395),11));
    sum9_fu_907_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_890_p1) + unsigned(tmp20_cast_fu_903_p1));
    sum_V_2_fu_938_p2 <= std_logic_vector(unsigned(tmp_151_2_cast_fu_934_p1) - unsigned(sum9_cast_fu_931_p1));
    tmp20_cast_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp20_fu_897_p2),10));
    tmp20_fu_897_p2 <= std_logic_vector(unsigned(r_V_0_2_cast_cast_fu_894_p1) + unsigned(r_V_0_cast_cast_fu_878_p1));
    tmp21_cast_fu_969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp21_fu_963_p2),11));
    tmp21_fu_963_p2 <= std_logic_vector(unsigned(tmp_151_2_2_cast_cas_fu_960_p1) + unsigned(tmp_151_2_cast_cast_fu_952_p1));
    tmp22_fu_1014_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_4_reg_1382_pp0_iter7_reg) + unsigned(tmp_49_fu_1009_p2));
    tmp_109_1_fu_404_p2 <= "1" when (t_V_reg_241 = ap_const_lv32_0) else "0";
    tmp_11_fu_681_p2 <= "1" when (signed(p_p2_i_i_reg_1288) < signed(p_src_cols_V_read_cas_reg_1122)) else "0";
        tmp_12_cast_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_338_p3),14));

    tmp_12_fu_338_p1 <= p_src_cols_V_read;
    tmp_12_fu_338_p3 <= (tmp_12_fu_338_p1 & ap_const_lv1_0);
    tmp_135_2_fu_509_p2 <= "1" when (signed(p_assign_6_2_reg_1225) < signed(p_src_rows_V_read_cas_reg_1128)) else "0";
        tmp_13_cast_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_350_p2),32));

    tmp_13_fu_350_p2 <= std_logic_vector(signed(ap_const_lv14_3FFE) + signed(tmp_12_cast_fu_346_p1));
    tmp_144_2_fu_524_p2 <= "1" when (signed(p_p2_i497_i_2_fu_519_p3) < signed(p_src_rows_V_read_cas_reg_1128)) else "0";
    tmp_14_fu_360_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_4_fu_310_p1));
    tmp_151_2_2_cast_cas_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_4_reg_1382_pp0_iter6_reg),10));
    tmp_151_2_cast_cast_fu_952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_2_1_fu_944_p3),10));
    tmp_151_2_cast_fu_934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_120),11));
    tmp_15_fu_382_p4 <= t_V_reg_241(31 downto 1);
    tmp_16_fu_398_p2 <= "1" when (t_V_reg_241 = ap_const_lv32_1) else "0";
    tmp_17_fu_410_p2 <= "1" when (unsigned(t_V_reg_241) > unsigned(p_src_rows_V_read_cas_reg_1128)) else "0";
    tmp_18_fu_415_p1 <= t_V_reg_241(2 - 1 downto 0);
    tmp_19_fu_419_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_241));
        tmp_1_cast_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_296_p2),32));

    tmp_1_fu_296_p2 <= std_logic_vector(unsigned(ap_const_lv12_2) + unsigned(p_src_rows_V_read_cas_1_fu_292_p1));
    tmp_20_fu_459_p3 <= tmp_19_reg_1208(31 downto 31);
    tmp_21_fu_472_p2 <= "1" when (signed(tmp_19_reg_1208) < signed(p_src_rows_V_read_cas_reg_1128)) else "0";
    tmp_23_fu_487_p2 <= "1" when (signed(p_p2_i497_i_fu_482_p3) < signed(p_src_rows_V_read_cas_reg_1128)) else "0";
    tmp_24_fu_492_p1 <= p_p2_i497_i_fu_482_p3(2 - 1 downto 0);
    tmp_25_fu_496_p3 <= p_assign_6_2_reg_1225(31 downto 31);
    tmp_27_fu_529_p1 <= p_p2_i497_i_2_fu_519_p3(2 - 1 downto 0);
    tmp_28_fu_533_p2 <= std_logic_vector(unsigned(tmp_9_reg_1154) - unsigned(tmp_24_fu_492_p1));
    tmp_29_fu_538_p3 <= 
        tmp_24_fu_492_p1 when (tmp_23_fu_487_p2(0) = '1') else 
        tmp_28_fu_533_p2;
    tmp_2_fu_377_p2 <= "1" when (unsigned(t_V_reg_241) < unsigned(p_src_rows_V_read_cas_reg_1128)) else "0";
    tmp_30_fu_546_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_18_reg_1202));
    tmp_31_fu_551_p3 <= 
        tmp_30_fu_546_p2 when (or_cond_i496_i_fu_476_p2(0) = '1') else 
        tmp_29_fu_538_p3;
    tmp_32_fu_559_p2 <= std_logic_vector(unsigned(tmp_9_reg_1154) - unsigned(tmp_27_fu_529_p1));
    tmp_33_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_1303),64));
    tmp_34_fu_564_p3 <= 
        tmp_27_fu_529_p1 when (tmp_144_2_fu_524_p2(0) = '1') else 
        tmp_32_fu_559_p2;
    tmp_35_fu_572_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_18_reg_1202));
    tmp_39_fu_577_p3 <= 
        tmp_35_fu_572_p2 when (or_cond_i496_i_2_fu_513_p2(0) = '1') else 
        tmp_34_fu_564_p3;
    tmp_3_fu_306_p0 <= p_src_rows_V_read;
    tmp_3_fu_306_p1 <= tmp_3_fu_306_p0(2 - 1 downto 0);
    tmp_40_fu_609_p4 <= t_V_1_reg_252(31 downto 1);
    tmp_42_fu_639_p3 <= ImagLoc_x_fu_625_p2(31 downto 31);
    tmp_43_fu_720_p1 <= x_fu_713_p3(2 - 1 downto 0);
    tmp_48_fu_956_p1 <= sum_V_2_fu_938_p2(8 - 1 downto 0);
    tmp_49_fu_1009_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_6_reg_1400),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_4_fu_310_p0 <= p_src_cols_V_read;
    tmp_4_fu_310_p1 <= tmp_4_fu_310_p0(2 - 1 downto 0);
    tmp_5_fu_671_p2 <= "1" when (signed(ImagLoc_x_reg_1276) < signed(p_src_cols_V_read_cas_reg_1122)) else "0";
    tmp_5_not_fu_696_p2 <= (tmp_5_fu_671_p2 xor ap_const_lv1_1);
    tmp_65_0_not_fu_585_p2 <= (tmp_2_reg_1178 xor ap_const_lv1_1);
    tmp_6_fu_314_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_3_fu_306_p1));
    tmp_7_fu_320_p0 <= p_src_rows_V_read;
    tmp_7_fu_320_p1 <= tmp_7_fu_320_p0(1 - 1 downto 0);
    tmp_8_fu_324_p3 <= (tmp_7_fu_320_p1 & ap_const_lv1_0);
    tmp_9_fu_332_p2 <= (tmp_8_fu_324_p3 xor ap_const_lv2_2);
    tmp_9_i_i_fu_1045_p2 <= (p_Result_s_reg_1410_pp0_iter8_reg or overflow_fu_1034_p2);
        tmp_cast_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_282_p2),32));

    tmp_i_i_fu_1024_p2 <= (p_Result_s_reg_1410 xor ap_const_lv1_1);
    tmp_s_fu_282_p2 <= std_logic_vector(unsigned(ap_const_lv13_2) + unsigned(p_src_cols_V_read_cas_1_fu_278_p1));
    x_fu_713_p3 <= 
        p_p2_i_i_reg_1288 when (sel_tmp8_fu_707_p2(0) = '1') else 
        p_assign_3_fu_689_p3;
end behav;
