#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun  7 12:49:57 2017
# Process ID: 6096
# Current directory: C:/Users/rhino/Desktop/Piano_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18388 C:\Users\rhino\Desktop\Piano_Project\Piano_Project.xpr
# Log file: C:/Users/rhino/Desktop/Piano_Project/vivado.log
# Journal file: C:/Users/rhino/Desktop/Piano_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rhino/Desktop/Piano_Project/Piano_Project.xpr
INFO: [Project 1-313] Project file moved from 'F:/Piano_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 808.051 ; gain = 99.402
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Piano_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Piano_test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Piano
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sim_1/new/Piano_test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Piano_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ac7437cffea245608806282d5816b28c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Piano_test_bench_behav xil_defaultlib.Piano_test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal octave_sel [C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Piano [piano_default]
Compiling architecture behavioral of entity xil_defaultlib.piano_test_bench
Built simulation snapshot Piano_test_bench_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Piano_test_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Piano_test_bench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun  7 12:50:30 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  7 12:50:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Piano_test_bench_behav -key {Behavioral:sim_1:Functional:Piano_test_bench} -tclbatch {Piano_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source Piano_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 808.051 ; gain = 0.000
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 808.051 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Piano_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100 ms
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 808.051 ; gain = 0.000
close [ open C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/piano2.vhd w ]
add_files C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/piano2.vhd
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Jun  7 13:15:16 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Jun  7 13:16:30 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun  7 13:19:37 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
set_property top piano2 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Jun  7 13:21:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Jun  7 13:21:47 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun  7 13:22:58 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712045A
set_property PROGRAM.FILE {C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/piano2.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/piano2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712045A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183712045A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183712045A" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712045A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712045A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712045A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/piano2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Jun  7 14:31:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Jun  7 14:31:53 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Jun  7 14:33:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Jun  7 14:33:51 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun  7 14:37:21 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/piano2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712045A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Jun  7 14:46:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Jun  7 14:47:44 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun  7 14:48:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183712045A" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712045A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/piano2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712045A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.645 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  7 15:13:07 2017...
