module fetch (
    logic output [31:0] pc
);

logic [31:0] add,pc_d

always_comb begin : add
    add = pc + 4;
end

always_ff @( posedge clock ) begin : PC
    pc <= add;
end
    
endmodule