============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Aug 31 2025  11:39:41 am
  Module:                 input_taker
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin key_cur_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) j_cur_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) key_cur_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     666            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     666            0     
                                              
             Setup:-      45                  
       Uncertainty:-     200                  
     Required Time:=     421                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  j_cur_reg[5]/CLK  -       -       R     (arrival)    112    -   250     0       0    (-,-) 
  j_cur_reg[5]/QN   -       CLK->QN F     DFFX2          6 15.1    69   172     172    (-,-) 
  g20362/ZN         -       INP->ZN R     INVX1          1  5.9    44    27     199    (-,-) 
  g20338__1666/QN   -       IN1->QN F     NOR2X2         3 12.9    64    37     236    (-,-) 
  g20322__6260/QN   -       IN1->QN R     NAND2X2        3 13.2    64    34     270    (-,-) 
  g20293__4319/QN   -       IN1->QN F     NAND2X2        2 10.8    68    32     302    (-,-) 
  g20263__2883/QN   -       IN2->QN R     NAND2X2       12 22.8    91    50     352    (-,-) 
  g20116__5477/Q    -       IN4->Q  R     AO22X1         1  1.7    37    69     420    (-,-) 
  key_cur_reg[14]/D <<<     -       R     DFFX1          1    -     -     0     420    (-,-) 
#--------------------------------------------------------------------------------------------

