Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Jan 14 15:34:47 2016
| Host         : thinkpad running 64-bit elementary OS Freya
| Command      : report_control_sets -verbose -file zybo_dvi_output_wrapper_control_sets_placed.rpt
| Design       : zybo_dvi_output_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   107 |
| Minimum Number of register sites lost to control set restrictions |   349 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             446 |          111 |
| No           | No                    | Yes                    |             122 |           44 |
| No           | Yes                   | No                     |             229 |           80 |
| Yes          | No                    | No                     |             472 |          118 |
| Yes          | No                    | Yes                    |             131 |           24 |
| Yes          | Yes                   | No                     |             131 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/UPDATE_temp                  |                                                                                                                                                                                                             | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                               |                                                                                                                                                                                                       |                1 |              1 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                1 |              1 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[1]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              2 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                      |                1 |              2 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                    |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                          |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                          |                                                                                                                                                                                                       |                1 |              3 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                          |                1 |              4 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                1 |              4 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                          |                1 |              4 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                          |                1 |              4 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                    |                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                       |                1 |              4 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][0]                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                            |                                                                                                                                                                                                       |                1 |              4 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                       |                1 |              4 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                    |                4 |              5 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                               |                1 |              6 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                 |                1 |              6 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                 |                3 |              6 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                               |                2 |              7 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                             |                2 |              7 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                               |                2 |              7 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                |                2 |              8 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                3 |              8 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                            |                2 |              8 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[0][0]                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |                2 |             10 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[9]_i_1_n_0                                                                                                                                          | zybo_dvi_output_i/test_pattern_generator_0/inst/v_count                                                                                                                                               |                3 |             10 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                       |                2 |             10 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                            |                2 |             10 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                  |                                                                                                                                                                                                       |                3 |             10 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                      | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                2 |             10 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                     |                3 |             10 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | zybo_dvi_output_i/test_pattern_generator_0/inst/h_count[9]_i_1_n_0                                                                                                                                    |                3 |             10 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             |                                                                                                                                                                                                       |                6 |             11 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                    |                7 |             14 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                    |                5 |             14 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                3 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                     |                                                                                                                                                                                                       |                5 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                       |                4 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                     |                                                                                                                                                                                                       |                5 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                     |                                                                                                                                                                                                       |                3 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                     |                                                                                                                                                                                                       |                5 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0] |                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15][0]    |                                                                                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                     |                                                                                                                                                                                                       |                3 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                           |                5 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                     |                                                                                                                                                                                                       |                3 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                |                                                                                                                                                                                                       |                4 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                    |                                                                                                                                                                                                       |                3 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                     |                                                                                                                                                                                                       |                6 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                     |                                                                                                                                                                                                       |                3 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                    |                                                                                                                                                                                                       |                4 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                     |                                                                                                                                                                                                       |                7 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                     |                                                                                                                                                                                                       |                3 |             16 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  dbg_hub/inst/idrck                        |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                3 |             17 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                5 |             18 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                |                                                                                                                                                                                                       |                3 |             24 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                                                                       |                3 |             24 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                4 |             25 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |               12 |             27 |
|  dbg_hub/inst/idrck                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             28 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                6 |             28 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |                9 |             32 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                  |                                                                                                                                                                                                       |               10 |             33 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             | zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                      |               19 |             35 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                      |                                                                                                                                                                                                       |               23 |             99 |
|  zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                             |                                                                                                                                                                                                       |              108 |            441 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


