# ğŸ§  Memory in MIPS

---

## ğŸ—ï¸ Memory Layout

| ğŸ“Œ Reserved      | ğŸ“œ Text     | ğŸ“¦ Static Data    | ğŸ“Š Dynamic Data / Stack |
| ---------------- | ----------- | ----------------- | ----------------------- |
| PC â†’ `0040 0000` | `1000 0000` | $gp â†’ `1000 8000` | $sp â†’ `7fff fffc`       |

ğŸ”¹ **Left to right** represents **bottom to top** in memory. ğŸ“ˆ

### ğŸ“‚ Segments Explained

1ï¸âƒ£ **Text Segment** ğŸ“œ: Stores MIPS machine code (instructions)
2ï¸âƒ£ **Static Data** ğŸ“¦: Stores global/static variables, constants, strings

- `$gp` (Global Pointer) initialized for efficient access
  3ï¸âƒ£ **Dynamic Data (Heap)** ğŸ—ï¸: Used for dynamic memory allocation (e.g., `malloc` in C, `new` in Java)
  4ï¸âƒ£ **Stack** ğŸ“Š: Stores automatic/local variables, grows downward

---

## ğŸ”¢ 32-bit Constants in MIPS

- Most constants fit in **16-bit immediates** âœ…
- For **32-bit constants**, use:

```assembly
lui rt, constant  # Load Upper Immediate
```

ğŸ“Œ **How it works:**

- Copies **16-bit constant** into **upper 16 bits** of `rt` ğŸ—ï¸
- **Clears lower 16 bits** to `0`

---

## ğŸ”€ Branch Addressing in MIPS

### ğŸ—ï¸ Branch Instructions (e.g., `beq`, `bne`)

| ğŸ·ï¸ Opcode | ğŸ¯ rs  | ğŸ¯ rt  | ğŸ“Œ Target Address |
| --------- | ------ | ------ | ----------------- |
| 6 bits    | 5 bits | 5 bits | 16 bits           |

### ğŸ“Œ PC-Relative Addressing

- Target **address** = `PC + (offset Ã— 4)`
- PC **auto-increments** by 4 before executing instruction
- Used for **forward & backward branches** ğŸ”„

---

## ğŸš€ Jump Addressing in MIPS

### ğŸ“Œ J-Type Instruction Format

| ğŸ”¢ Opcode | ğŸ¯ Address |
| --------- | ---------- |
| 6 bits    | 26 bits    |

### ğŸ¯ How Jumps Work

- **Jump (`j`) & Jump and Link (`jal`)** can target **anywhere** in text segment ğŸ“œ
- Encodes **full address** inside the instruction
- Uses **(Pseudo) Direct Jump Addressing** ğŸ“
- **Target Address** = `PC[31...28] : (address Ã— 4)`
