<?xml version="1.0" encoding="UTF-8"?>
<Project NoOfControllers="1" >
    <PLL>1</PLL>
    <ModuleName>mig_36_1</ModuleName>
    <TwoByteSel>0</TwoByteSel>
    <dci_inouts_inputs>1</dci_inouts_inputs>
    <dci_outputs>0</dci_outputs>
    <Class>Class II</Class>
    <Debug_En>Disable</Debug_En>
    <TargetFPGA>xc5vlx50t-ff1136/-2</TargetFPGA>
    <Version>3.6.1</Version>
    <SystemClock>Single-Ended</SystemClock>
    <PinSelectionFlag>TRUE</PinSelectionFlag>
    <IODelayHighPerformanceMode>HIGH</IODelayHighPerformanceMode>
    <Controller number="0" >
        <MemoryDevice>DDR2_SDRAM/SODIMMs/MT4HTF3264HY-667</MemoryDevice>
        <TimePeriod>3750</TimePeriod>
        <DataWidth>64</DataWidth>
        <DeepMemory>1</DeepMemory>
        <DataMask>1</DataMask>
        <CustomPart>FALSE</CustomPart>
        <NewPartName></NewPartName>
        <RowAddress>13</RowAddress>
        <ColAddress>10</ColAddress>
        <BankAddress>2</BankAddress>
        <TimingParameters>
            <Parameters tdsa="300" tjit="100" tdsb="100" twtr="7.5" tis="400" twr="15" trtp="7.5" tdha="300" trfc="105" trp="15" tdhb="175" tmrd="2" tih="400" tras="40" trcd="15" tac="450" />
        </TimingParameters>
        <ECC>ECC Disabled</ECC>
        <PinSelection>
            <Pin SignalName="ddr2_a[0]" PINNumber="L30" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[10]" PINNumber="J31" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[11]" PINNumber="R29" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[12]" PINNumber="T31" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[1]" PINNumber="M30" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[2]" PINNumber="N29" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[3]" PINNumber="P29" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[4]" PINNumber="K31" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[5]" PINNumber="L31" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[6]" PINNumber="P31" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[7]" PINNumber="P30" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[8]" PINNumber="M31" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_a[9]" PINNumber="R28" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_ba[0]" PINNumber="G31" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_ba[1]" PINNumber="J30" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_cas#" PINNumber="E31" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_ck#[0]" PINNumber="AJ29" SignalGroup="Address" Bank="21" />
            <Pin SignalName="ddr2_ck#[1]" PINNumber="F28" SignalGroup="Address" Bank="19" />
            <Pin SignalName="ddr2_ck[0]" PINNumber="AK29" SignalGroup="Address" Bank="21" />
            <Pin SignalName="ddr2_ck[1]" PINNumber="E28" SignalGroup="Address" Bank="19" />
            <Pin SignalName="ddr2_cke[0]" PINNumber="T28" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_cs#[0]" PINNumber="L29" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_dm[0]" PINNumber="AJ31" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dm[1]" PINNumber="AE28" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dm[2]" PINNumber="Y24" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dm[3]" PINNumber="Y31" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dm[4]" PINNumber="V25" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dm[5]" PINNumber="P24" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dm[6]" PINNumber="F26" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dm[7]" PINNumber="J25" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[0]" PINNumber="AF30" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[10]" PINNumber="AH28" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[11]" PINNumber="AA28" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[12]" PINNumber="AG25" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[13]" PINNumber="AJ26" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[14]" PINNumber="AG28" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[15]" PINNumber="AB28" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[16]" PINNumber="AC28" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[17]" PINNumber="AB25" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[18]" PINNumber="AC27" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[19]" PINNumber="AA26" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[1]" PINNumber="AK31" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[20]" PINNumber="AB26" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[21]" PINNumber="AA24" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[22]" PINNumber="AB27" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[23]" PINNumber="AA25" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[24]" PINNumber="AC29" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[25]" PINNumber="AB30" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[26]" PINNumber="W31" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[27]" PINNumber="V30" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[28]" PINNumber="AC30" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[29]" PINNumber="W29" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[2]" PINNumber="AF31" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[30]" PINNumber="V27" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[31]" PINNumber="W27" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[32]" PINNumber="V29" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[33]" PINNumber="Y27" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[34]" PINNumber="Y26" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[35]" PINNumber="W24" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[36]" PINNumber="V28" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[37]" PINNumber="W25" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[38]" PINNumber="W26" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[39]" PINNumber="V24" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[3]" PINNumber="AD30" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[40]" PINNumber="R24" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[41]" PINNumber="P25" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[42]" PINNumber="N24" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[43]" PINNumber="P26" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[44]" PINNumber="T24" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[45]" PINNumber="N25" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[46]" PINNumber="P27" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[47]" PINNumber="N28" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[48]" PINNumber="M28" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[49]" PINNumber="L28" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[4]" PINNumber="AJ30" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[50]" PINNumber="F25" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[51]" PINNumber="H25" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[52]" PINNumber="K27" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[53]" PINNumber="K28" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[54]" PINNumber="H24" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[55]" PINNumber="G26" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[56]" PINNumber="G25" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[57]" PINNumber="M26" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[58]" PINNumber="J24" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[59]" PINNumber="L26" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[5]" PINNumber="AF29" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[60]" PINNumber="J27" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[61]" PINNumber="M25" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[62]" PINNumber="L25" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[63]" PINNumber="L24" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dq[6]" PINNumber="AD29" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[7]" PINNumber="AE29" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dq[8]" PINNumber="AH27" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dq[9]" PINNumber="AF28" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dqs#[0]" PINNumber="AA30" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dqs#[1]" PINNumber="AK27" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dqs#[2]" PINNumber="AJ27" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dqs#[3]" PINNumber="AA31" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dqs#[4]" PINNumber="Y29" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dqs#[5]" PINNumber="E27" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dqs#[6]" PINNumber="G28" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dqs#[7]" PINNumber="H27" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dqs[0]" PINNumber="AA29" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dqs[1]" PINNumber="AK28" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dqs[2]" PINNumber="AK26" SignalGroup="Data" Bank="21" />
            <Pin SignalName="ddr2_dqs[3]" PINNumber="AB31" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dqs[4]" PINNumber="Y28" SignalGroup="Data" Bank="17" />
            <Pin SignalName="ddr2_dqs[5]" PINNumber="E26" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dqs[6]" PINNumber="H28" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_dqs[7]" PINNumber="G27" SignalGroup="Data" Bank="19" />
            <Pin SignalName="ddr2_odt[0]" PINNumber="F31" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_ras#" PINNumber="H30" SignalGroup="Address" Bank="15" />
            <Pin SignalName="ddr2_we#" PINNumber="K29" SignalGroup="Address" Bank="15" />
            <Pin SignalName="error" PINNumber="U28" SignalGroup="Control" Bank="15" />
            <Pin SignalName="idly_clk_200" PINNumber="K18" SignalGroup="System_Clock" Bank="3" />
            <Pin SignalName="phy_init_done" PINNumber="U27" SignalGroup="Control" Bank="15" />
            <Pin SignalName="sys_clk" PINNumber="AG18" SignalGroup="System_Clock" Bank="4" />
            <Pin SignalName="sys_rst_n" PINNumber="U26" SignalGroup="Control" Bank="15" />
        </PinSelection>
        <BankSelection>
            <Bank Control="1" SysClk="0" Data="0" name="15" Address="1" wasso="38" />
            <Bank Control="0" SysClk="0" Data="1" name="17" Address="0" wasso="38" />
            <Bank Control="0" SysClk="0" Data="1" name="19" Address="1" wasso="38" />
            <Bank Control="0" SysClk="0" Data="1" name="21" Address="1" wasso="38" />
            <Bank Control="0" SysClk="1" Data="0" name="3" Address="0" wasso="19" />
            <Bank Control="0" SysClk="1" Data="0" name="4" Address="0" wasso="19" />
        </BankSelection>
        <mrBurstLength name="Burst Length" >4(010)</mrBurstLength>
        <mrBurstType name="Burst Type" >sequential(0)</mrBurstType>
        <mrCasLatency name="CAS Latency" >4(100)</mrCasLatency>
        <mrMode name="Mode" >normal(0)</mrMode>
        <mrDllReset name="DLL Reset" >no(0)</mrDllReset>
        <mrPdMode name="PD Mode" >fast exit(0)</mrPdMode>
        <mrWriteRecovery name="Write Recovery" >4(011)</mrWriteRecovery>
        <emrDllEnable name="DLL Enable" >Enable-Normal(0)</emrDllEnable>
        <emrOutputDriveStrength name="Output Drive Strength" >Fullstrength(0)</emrOutputDriveStrength>
        <emrRTT name="RTT (nominal) - ODT" >50ohms(11)</emrRTT>
        <emrPosted name="Additive Latency (AL)" >0(000)</emrPosted>
        <emrOCD name="OCD Operation" >OCD Exit(000)</emrOCD>
        <emrDQS name="DQS# Enable" >Enable(0)</emrDQS>
        <emrRDQS name="RDQS Enable" >Disable(0)</emrRDQS>
        <emrOutputs name="Outputs" >Enable(0)</emrOutputs>
        <PortInterface>NATIVE</PortInterface>
    </Controller>
</Project>
