
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 1.15

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.09 source latency uart_rx_inst.bit_cnt[0]$_SDFFE_PP0P_/CK ^
  -0.09 target latency uart_rx_inst.prescale_reg[17]$_SDFFE_PP0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   19.49    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_2__f_clk/A (CLKBUF_X3)
    16   20.03    0.02    0.05    0.09 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_clk (net)
                  0.02    0.00    0.09 ^ uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_/CK (DFF_X1)
     2    2.81    0.01    0.09    0.18 v uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_/Q (DFF_X1)
                                         net23 (net)
                  0.01    0.00    0.18 v _0771_/A1 (NAND2_X1)
     1    1.73    0.01    0.01    0.19 ^ _0771_/ZN (NAND2_X1)
                                         _0214_ (net)
                  0.01    0.00    0.19 ^ _0773_/B1 (AOI21_X1)
     1    1.19    0.01    0.01    0.20 v _0773_/ZN (AOI21_X1)
                                         _0021_ (net)
                  0.01    0.00    0.20 v uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.20   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   19.49    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_2__f_clk/A (CLKBUF_X3)
    16   20.03    0.02    0.05    0.09 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_clk (net)
                  0.02    0.00    0.09 ^ uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.09   clock reconvergence pessimism
                          0.01    0.09   library hold time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[9] (input port clocked by core_clock)
Endpoint: uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 v input external delay
     1    1.48    0.00    0.00    0.40 v prescale[9] (in)
                                         prescale[9] (net)
                  0.00    0.00    0.40 v input7/A (BUF_X1)
     3    8.86    0.01    0.03    0.43 v input7/Z (BUF_X1)
                                         net7 (net)
                  0.01    0.00    0.43 v _0840_/A4 (OR4_X2)
     5    8.79    0.02    0.12    0.55 v _0840_/ZN (OR4_X2)
                                         _0275_ (net)
                  0.02    0.00    0.55 v _0860_/A3 (OR3_X1)
     1    6.19    0.02    0.10    0.65 v _0860_/ZN (OR3_X1)
                                         _0293_ (net)
                  0.02    0.00    0.65 v _0861_/A (BUF_X8)
     9   16.19    0.01    0.03    0.68 v _0861_/Z (BUF_X8)
                                         _0294_ (net)
                  0.01    0.00    0.68 v _0875_/A3 (NOR3_X1)
     1    4.46    0.05    0.07    0.75 ^ _0875_/ZN (NOR3_X1)
                                         _0307_ (net)
                  0.05    0.00    0.75 ^ _0876_/B (XOR2_X2)
     2    5.82    0.03    0.06    0.81 ^ _0876_/Z (XOR2_X2)
                                         _0308_ (net)
                  0.03    0.00    0.81 ^ _0879_/B1 (AOI21_X1)
     1    1.80    0.01    0.02    0.83 v _0879_/ZN (AOI21_X1)
                                         _0310_ (net)
                  0.01    0.00    0.83 v _0887_/B1 (AOI221_X1)
     1    1.30    0.04    0.07    0.90 ^ _0887_/ZN (AOI221_X1)
                                         _0033_ (net)
                  0.04    0.00    0.90 ^ uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.90   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock source latency
     1    5.76    0.00    0.00    2.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    2.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   19.49    0.02    0.04    2.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    2.04 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
    10   17.99    0.02    0.05    2.09 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.02    0.00    2.09 ^ uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    2.09   clock reconvergence pessimism
                         -0.04    2.05   library setup time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[9] (input port clocked by core_clock)
Endpoint: uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 v input external delay
     1    1.48    0.00    0.00    0.40 v prescale[9] (in)
                                         prescale[9] (net)
                  0.00    0.00    0.40 v input7/A (BUF_X1)
     3    8.86    0.01    0.03    0.43 v input7/Z (BUF_X1)
                                         net7 (net)
                  0.01    0.00    0.43 v _0840_/A4 (OR4_X2)
     5    8.79    0.02    0.12    0.55 v _0840_/ZN (OR4_X2)
                                         _0275_ (net)
                  0.02    0.00    0.55 v _0860_/A3 (OR3_X1)
     1    6.19    0.02    0.10    0.65 v _0860_/ZN (OR3_X1)
                                         _0293_ (net)
                  0.02    0.00    0.65 v _0861_/A (BUF_X8)
     9   16.19    0.01    0.03    0.68 v _0861_/Z (BUF_X8)
                                         _0294_ (net)
                  0.01    0.00    0.68 v _0875_/A3 (NOR3_X1)
     1    4.46    0.05    0.07    0.75 ^ _0875_/ZN (NOR3_X1)
                                         _0307_ (net)
                  0.05    0.00    0.75 ^ _0876_/B (XOR2_X2)
     2    5.82    0.03    0.06    0.81 ^ _0876_/Z (XOR2_X2)
                                         _0308_ (net)
                  0.03    0.00    0.81 ^ _0879_/B1 (AOI21_X1)
     1    1.80    0.01    0.02    0.83 v _0879_/ZN (AOI21_X1)
                                         _0310_ (net)
                  0.01    0.00    0.83 v _0887_/B1 (AOI221_X1)
     1    1.30    0.04    0.07    0.90 ^ _0887_/ZN (AOI221_X1)
                                         _0033_ (net)
                  0.04    0.00    0.90 ^ uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.90   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock source latency
     1    5.76    0.00    0.00    2.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    2.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   19.49    0.02    0.04    2.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    2.04 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
    10   17.99    0.02    0.05    2.09 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.02    0.00    2.09 ^ uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    2.09   clock reconvergence pessimism
                         -0.04    2.05   library setup time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.09040141850709915

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4553

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
4.6825761795043945

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
28.991697311401367

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1615

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.prescale_reg[18]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/CK (DFF_X1)
   0.09    0.17 v uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/Q (DFF_X1)
   0.03    0.20 v _0632_/Z (BUF_X2)
   0.08    0.28 v _0633_/ZN (OR3_X2)
   0.09    0.37 v _0884_/ZN (OR3_X1)
   0.13    0.50 v _0898_/ZN (OR4_X1)
   0.04    0.54 ^ _0900_/ZN (AOI21_X1)
   0.01    0.56 v _0901_/ZN (NOR2_X1)
   0.06    0.62 ^ _0904_/ZN (OAI33_X1)
   0.00    0.62 ^ uart_rx_inst.prescale_reg[18]$_SDFFE_PP0P_/D (DFF_X1)
           0.62   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock source latency
   0.00    2.00 ^ clk (in)
   0.04    2.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    2.09 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.00    2.09 ^ uart_rx_inst.prescale_reg[18]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    2.09   clock reconvergence pessimism
  -0.04    2.05   library setup time
           2.05   data required time
---------------------------------------------------------
           2.05   data required time
          -0.62   data arrival time
---------------------------------------------------------
           1.43   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_/CK (DFF_X1)
   0.09    0.18 v uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_/Q (DFF_X1)
   0.01    0.19 ^ _0771_/ZN (NAND2_X1)
   0.01    0.20 v _0773_/ZN (AOI21_X1)
   0.00    0.20 v uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_/D (DFF_X1)
           0.20   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ uart_rx_inst.m_axis_tdata_reg[5]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    0.09   clock reconvergence pessimism
   0.01    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.20   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0867

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0891

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.8951

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
1.1544

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
128.968830

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.35e-04   1.01e-04   6.56e-06   6.43e-04  29.7%
Combinational          7.08e-04   6.29e-04   1.77e-05   1.35e-03  62.5%
Clock                  7.01e-05   9.95e-05   6.48e-07   1.70e-04   7.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.31e-03   8.29e-04   2.49e-05   2.17e-03 100.0%
                          60.6%      38.2%       1.2%
