1 0
major_op: 6
minor_op: 4
reg_d: 3
reg_s: 0
reg_z: 0
scale_v: 0
is_reg_movq: 0
is_load: 0
is_imm_movq_mem: 0
size2: 0
size3: 0
size6: 1
reg_out_b: 0
bgen_result: 0
reg_out_z: 0
zv: 0
op_b: 100
use_zv: 0
add(zv, reg_out_b): 0
reg_wr_enable: 1
mem_wr_enable: 0
datapath_result: 100
reg_out_a: 0
mem_out: 0
------ 
2 6
major_op: 2
minor_op: 1
reg_d: 6
reg_s: 3
reg_z: 3
scale_v: 9
is_reg_movq: 1
is_load: 0
is_imm_movq_mem: 0
size2: 1
size3: 0
size6: 0
reg_out_b: 100
bgen_result: 100
reg_out_z: 100
zv: 0
op_b: 100
use_zv: 0
add(zv, reg_out_b): 100
reg_wr_enable: 1
mem_wr_enable: 0
datapath_result: 100
reg_out_a: 0
mem_out: 0
------ 
3 8
major_op: 3
minor_op: 9
reg_d: 3
reg_s: 6
reg_z: 0
scale_v: 0
is_reg_movq: 1
is_load: 0
is_imm_movq_mem: 0
size2: 1
size3: 0
size6: 0
reg_out_b: 100
bgen_result: 100
reg_out_z: 0
zv: 0
op_b: 100
use_zv: 0
add(zv, reg_out_b): 100
reg_wr_enable: 0
mem_wr_enable: 1
datapath_result: 100
reg_out_a: 100
mem_out: 0
------ 
4 a
major_op: 0
minor_op: 0
reg_d: 0
reg_s: 0
reg_z: 0
scale_v: 0
is_reg_movq: 1
is_load: 0
is_imm_movq_mem: 0
size2: 1
size3: 0
size6: 0
reg_out_b: 0
bgen_result: 0
reg_out_z: 0
zv: 0
op_b: 0
use_zv: 0
add(zv, reg_out_b): 0
reg_wr_enable: 0
mem_wr_enable: 0
datapath_result: 0
reg_out_a: 0
mem_out: 0
------ 
Done
