// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CNN_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s_HH_
#define _CNN_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1.h"
#include "CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1.h"
#include "CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1.h"
#include "CNN_CNN_add_32ns_32ns_32_1_1.h"
#include "CNN_CNN_add_6ns_6ns_6_1_1.h"
#include "CNN_CNN_add_10ns_10ns_10_1_1.h"
#include "CNN_CNN_add_9ns_9ns_9_1_1.h"
#include "CNN_CNN_add_4ns_4ns_4_1_1.h"
#include "CNN_CNN_add_31ns_31ns_31_1_1.h"
#include "CNN_CNN_mux_42_64_1_1.h"
#include "CNN_CNN_add_3ns_3ns_3_1_1.h"
#include "CNN_CNN_add_7ns_7ns_7_1_1.h"
#include "CNN_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s_bias_conv4.h"
#include "CNN_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s_kernel_conv4.h"

namespace ap_rtl {

struct CNN_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > p_read;
    sc_out< sc_lv<64> > output_conv4;
    sc_out< sc_logic > output_conv4_ap_vld;
    sc_in< sc_lv<31> > padding;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<9> > ap_var_for_const6;
    sc_signal< sc_lv<4> > ap_var_for_const7;
    sc_signal< sc_lv<10> > ap_var_for_const8;
    sc_signal< sc_lv<10> > ap_var_for_const9;
    sc_signal< sc_lv<10> > ap_var_for_const10;
    sc_signal< sc_lv<10> > ap_var_for_const11;
    sc_signal< sc_lv<10> > ap_var_for_const12;
    sc_signal< sc_lv<10> > ap_var_for_const13;
    sc_signal< sc_lv<10> > ap_var_for_const14;
    sc_signal< sc_lv<10> > ap_var_for_const15;
    sc_signal< sc_lv<31> > ap_var_for_const16;
    sc_signal< sc_lv<3> > ap_var_for_const17;
    sc_signal< sc_lv<7> > ap_var_for_const18;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    CNN_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s(sc_module_name name);
    SC_HAS_PROCESS(CNN_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s);

    ~CNN_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s();

    sc_trace_file* mVcdFile;

    CNN_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s_bias_conv4* bias_conv4_U;
    CNN_convolution_double_double_double_double_4_4_8_8_4_4_3_3_1_1_s_kernel_conv4* kernel_conv4_U;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U161;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U162;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U163;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U164;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U165;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U166;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U167;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U168;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U169;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U170;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U171;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U172;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U173;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U174;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U175;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U176;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U177;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U178;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U179;
    CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1<1,2,64,64,1>* CNN_dcmp_64ns_64ns_1_2_no_dsp_1_U180;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U181;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U182;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U183;
    CNN_CNN_add_6ns_6ns_6_1_1<1,1,6,6,6>* CNN_add_6ns_6ns_6_1_1_U184;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U185;
    CNN_CNN_add_9ns_9ns_9_1_1<1,1,9,9,9>* CNN_add_9ns_9ns_9_1_1_U186;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U187;
    CNN_CNN_add_6ns_6ns_6_1_1<1,1,6,6,6>* CNN_add_6ns_6ns_6_1_1_U188;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U189;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U190;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U191;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U192;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U193;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U194;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U195;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U196;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U197;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U198;
    CNN_CNN_add_31ns_31ns_31_1_1<1,1,31,31,31>* CNN_add_31ns_31ns_31_1_1_U199;
    CNN_CNN_mux_42_64_1_1<1,1,64,64,64,64,2,64>* CNN_mux_42_64_1_1_U200;
    CNN_CNN_mux_42_64_1_1<1,1,64,64,64,64,2,64>* CNN_mux_42_64_1_1_U201;
    CNN_CNN_add_31ns_31ns_31_1_1<1,1,31,31,31>* CNN_add_31ns_31ns_31_1_1_U202;
    CNN_CNN_add_3ns_3ns_3_1_1<1,1,3,3,3>* CNN_add_3ns_3ns_3_1_1_U203;
    CNN_CNN_add_7ns_7ns_7_1_1<1,1,7,7,7>* CNN_add_7ns_7ns_7_1_1_U204;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > bias_conv4_address0;
    sc_signal< sc_logic > bias_conv4_ce0;
    sc_signal< sc_lv<64> > bias_conv4_q0;
    sc_signal< sc_lv<64> > line_buffer_1_10_0;
    sc_signal< sc_lv<64> > line_buffer_1_10_1;
    sc_signal< sc_lv<64> > line_buffer_1_10_2;
    sc_signal< sc_lv<64> > line_buffer_1_10_3;
    sc_signal< sc_lv<64> > line_buffer_2_10_0;
    sc_signal< sc_lv<64> > line_buffer_2_10_1;
    sc_signal< sc_lv<64> > line_buffer_2_10_2;
    sc_signal< sc_lv<64> > line_buffer_2_10_3;
    sc_signal< sc_lv<64> > line_buffer_0_10_0;
    sc_signal< sc_lv<64> > line_buffer_0_10_1;
    sc_signal< sc_lv<64> > line_buffer_0_10_2;
    sc_signal< sc_lv<64> > line_buffer_0_10_3;
    sc_signal< sc_lv<10> > kernel_conv4_address0;
    sc_signal< sc_logic > kernel_conv4_ce0;
    sc_signal< sc_lv<64> > kernel_conv4_q0;
    sc_signal< sc_lv<10> > kernel_conv4_address1;
    sc_signal< sc_logic > kernel_conv4_ce1;
    sc_signal< sc_lv<64> > kernel_conv4_q1;
    sc_signal< sc_lv<10> > kernel_conv4_address2;
    sc_signal< sc_logic > kernel_conv4_ce2;
    sc_signal< sc_lv<64> > kernel_conv4_q2;
    sc_signal< sc_lv<10> > kernel_conv4_address3;
    sc_signal< sc_logic > kernel_conv4_ce3;
    sc_signal< sc_lv<64> > kernel_conv4_q3;
    sc_signal< sc_lv<10> > kernel_conv4_address4;
    sc_signal< sc_logic > kernel_conv4_ce4;
    sc_signal< sc_lv<64> > kernel_conv4_q4;
    sc_signal< sc_lv<10> > kernel_conv4_address5;
    sc_signal< sc_logic > kernel_conv4_ce5;
    sc_signal< sc_lv<64> > kernel_conv4_q5;
    sc_signal< sc_lv<10> > kernel_conv4_address6;
    sc_signal< sc_logic > kernel_conv4_ce6;
    sc_signal< sc_lv<64> > kernel_conv4_q6;
    sc_signal< sc_lv<10> > kernel_conv4_address7;
    sc_signal< sc_logic > kernel_conv4_ce7;
    sc_signal< sc_lv<64> > kernel_conv4_q7;
    sc_signal< sc_lv<10> > kernel_conv4_address8;
    sc_signal< sc_logic > kernel_conv4_ce8;
    sc_signal< sc_lv<64> > kernel_conv4_q8;
    sc_signal< sc_lv<64> > window_buffer_load_5_2_reg_372;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter27;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter28;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter29;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter30;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter31;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter32;
    sc_signal< bool > ap_block_state40_pp1_stage0_iter33;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter34;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter35;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter36;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter37;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter38;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter39;
    sc_signal< bool > ap_block_state47_pp1_stage0_iter40;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter41;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter42;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter43;
    sc_signal< bool > ap_block_state51_pp1_stage0_iter44;
    sc_signal< bool > ap_block_state52_pp1_stage0_iter45;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<64> > window_buffer_load_2_reg_382;
    sc_signal< sc_lv<64> > window_buffer_load_5_1_reg_393;
    sc_signal< sc_lv<64> > window_buffer_load_1_reg_403;
    sc_signal< sc_lv<64> > window_buffer_load_5_0_reg_414;
    sc_signal< sc_lv<64> > window_buffer_load_0_reg_424;
    sc_signal< sc_lv<31> > b_reg_435;
    sc_signal< sc_lv<32> > add_ln31_fu_574_p2;
    sc_signal< sc_lv<32> > add_ln31_reg_1242;
    sc_signal< sc_lv<1> > icmp_ln42_fu_580_p2;
    sc_signal< sc_lv<1> > icmp_ln42_reg_1247;
    sc_signal< sc_lv<32> > sub13_fu_586_p2;
    sc_signal< sc_lv<32> > sub13_reg_1251;
    sc_signal< sc_lv<32> > sub47_fu_592_p2;
    sc_signal< sc_lv<32> > sub47_reg_1256;
    sc_signal< sc_lv<1> > cmp4827_fu_598_p2;
    sc_signal< sc_lv<1> > cmp4827_reg_1261;
    sc_signal< sc_lv<64> > bitcast_ln49_fu_604_p1;
    sc_signal< sc_lv<64> > bitcast_ln49_reg_1265;
    sc_signal< sc_lv<3> > empty_31_fu_613_p1;
    sc_signal< sc_lv<3> > empty_31_reg_1270;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > bias_conv4_load_reg_1281;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<9> > add_ln39_fu_667_p2;
    sc_signal< sc_lv<9> > add_ln39_reg_1289;
    sc_signal< sc_lv<1> > icmp_ln40_fu_673_p2;
    sc_signal< sc_lv<1> > icmp_ln40_reg_1294;
    sc_signal< sc_lv<1> > icmp_ln39_fu_661_p2;
    sc_signal< sc_lv<1> > and_ln39_fu_751_p2;
    sc_signal< sc_lv<1> > and_ln39_reg_1301;
    sc_signal< sc_lv<4> > select_ln39_12_fu_757_p3;
    sc_signal< sc_lv<4> > select_ln39_12_reg_1307;
    sc_signal< sc_lv<4> > select_ln40_11_fu_901_p3;
    sc_signal< sc_lv<4> > select_ln40_11_reg_1362;
    sc_signal< sc_lv<3> > select_ln40_fu_919_p3;
    sc_signal< sc_lv<3> > select_ln40_reg_1367;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > select_ln40_9_fu_927_p3;
    sc_signal< sc_lv<64> > select_ln40_9_reg_1373;
    sc_signal< sc_lv<64> > kernel_conv4_load_reg_1378;
    sc_signal< sc_lv<64> > kernel_conv4_load_1_reg_1383;
    sc_signal< sc_lv<64> > kernel_conv4_load_2_reg_1388;
    sc_signal< sc_lv<64> > kernel_conv4_load_3_reg_1393;
    sc_signal< sc_lv<64> > kernel_conv4_load_4_reg_1398;
    sc_signal< sc_lv<64> > kernel_conv4_load_5_reg_1403;
    sc_signal< sc_lv<64> > kernel_conv4_load_6_reg_1408;
    sc_signal< sc_lv<64> > kernel_conv4_load_7_reg_1413;
    sc_signal< sc_lv<64> > kernel_conv4_load_8_reg_1418;
    sc_signal< sc_lv<1> > or_ln45_fu_946_p2;
    sc_signal< sc_lv<1> > or_ln45_reg_1423;
    sc_signal< sc_lv<31> > add_ln42_fu_961_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln52_fu_1109_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > line_buffer_0_10_2_load_reg_1473;
    sc_signal< sc_lv<64> > line_buffer_0_10_3_load_reg_1478;
    sc_signal< sc_lv<64> > line_buffer_1_10_2_load_reg_1483;
    sc_signal< sc_lv<64> > line_buffer_1_10_3_load_reg_1488;
    sc_signal< sc_lv<64> > line_buffer_2_10_2_load_reg_1493;
    sc_signal< sc_lv<64> > line_buffer_2_10_3_load_reg_1498;
    sc_signal< sc_lv<1> > icmp_ln64_fu_1135_p2;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1503_pp1_iter44_reg;
    sc_signal< sc_lv<31> > add_ln64_fu_1140_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > select_ln69_fu_1156_p3;
    sc_signal< sc_lv<64> > select_ln69_reg_1512;
    sc_signal< sc_lv<64> > select_ln69_reg_1512_pp1_iter1_reg;
    sc_signal< sc_lv<64> > select_ln72_fu_1162_p3;
    sc_signal< sc_lv<64> > select_ln72_reg_1518;
    sc_signal< sc_lv<64> > select_ln72_reg_1518_pp1_iter1_reg;
    sc_signal< sc_lv<64> > select_ln75_fu_1168_p3;
    sc_signal< sc_lv<64> > select_ln75_reg_1524;
    sc_signal< sc_lv<64> > select_ln75_reg_1524_pp1_iter1_reg;
    sc_signal< sc_lv<64> > grp_fu_487_p2;
    sc_signal< sc_lv<64> > mul_reg_1530;
    sc_signal< sc_lv<64> > grp_fu_492_p2;
    sc_signal< sc_lv<64> > mul_1_reg_1535;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter4_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter5_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter11_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter12_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter13_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter14_reg;
    sc_signal< sc_lv<64> > mul_1_reg_1535_pp1_iter15_reg;
    sc_signal< sc_lv<64> > grp_fu_497_p2;
    sc_signal< sc_lv<64> > mul_2_reg_1540;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter4_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter5_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter11_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter12_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter13_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter14_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter15_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter16_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter17_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter18_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter20_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter21_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter22_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter23_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter24_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter25_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter26_reg;
    sc_signal< sc_lv<64> > mul_2_reg_1540_pp1_iter27_reg;
    sc_signal< sc_lv<64> > grp_fu_502_p2;
    sc_signal< sc_lv<64> > mul_0_1_reg_1545;
    sc_signal< sc_lv<64> > mul_0_1_reg_1545_pp1_iter5_reg;
    sc_signal< sc_lv<64> > mul_0_1_reg_1545_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_0_1_reg_1545_pp1_iter7_reg;
    sc_signal< sc_lv<64> > grp_fu_507_p2;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter5_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter11_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter12_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter13_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter14_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter15_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter16_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter17_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter18_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1550_pp1_iter19_reg;
    sc_signal< sc_lv<64> > grp_fu_512_p2;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter5_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter11_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter12_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter13_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter14_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter15_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter16_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter17_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter18_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter20_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter21_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter22_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter23_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter24_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter25_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter26_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter27_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter28_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter29_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter30_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1555_pp1_iter31_reg;
    sc_signal< sc_lv<64> > grp_fu_517_p2;
    sc_signal< sc_lv<64> > mul_0_2_reg_1560;
    sc_signal< sc_lv<64> > mul_0_2_reg_1560_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1560_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1560_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1560_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1560_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1560_pp1_iter11_reg;
    sc_signal< sc_lv<64> > grp_fu_521_p2;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter11_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter12_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter13_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter14_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter15_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter16_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter17_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter18_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter20_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter21_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter22_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1565_pp1_iter23_reg;
    sc_signal< sc_lv<64> > grp_fu_525_p2;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter11_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter12_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter13_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter14_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter15_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter16_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter17_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter18_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter20_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter21_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter22_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter23_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter24_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter25_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter26_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter27_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter28_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter29_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter30_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter31_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter32_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter33_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter34_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1570_pp1_iter35_reg;
    sc_signal< sc_lv<64> > grp_fu_446_p2;
    sc_signal< sc_lv<64> > sum_7_reg_1575;
    sc_signal< sc_lv<64> > grp_fu_451_p2;
    sc_signal< sc_lv<64> > sum_7_0_1_reg_1580;
    sc_signal< sc_lv<64> > grp_fu_455_p2;
    sc_signal< sc_lv<64> > sum_7_0_2_reg_1585;
    sc_signal< sc_lv<64> > grp_fu_459_p2;
    sc_signal< sc_lv<64> > sum_7_1_reg_1590;
    sc_signal< sc_lv<64> > grp_fu_463_p2;
    sc_signal< sc_lv<64> > sum_7_1_1_reg_1595;
    sc_signal< sc_lv<64> > grp_fu_467_p2;
    sc_signal< sc_lv<64> > sum_7_1_2_reg_1600;
    sc_signal< sc_lv<64> > grp_fu_471_p2;
    sc_signal< sc_lv<64> > sum_7_2_reg_1605;
    sc_signal< sc_lv<64> > grp_fu_475_p2;
    sc_signal< sc_lv<64> > sum_7_2_1_reg_1610;
    sc_signal< sc_lv<64> > grp_fu_479_p2;
    sc_signal< sc_lv<64> > sum_7_2_2_reg_1615;
    sc_signal< sc_lv<64> > grp_fu_483_p2;
    sc_signal< sc_lv<64> > sum_reg_1620;
    sc_signal< sc_lv<64> > sum_reg_1620_pp1_iter44_reg;
    sc_signal< sc_lv<3> > add_ln41_fu_1224_p2;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<7> > select_ln40_12_fu_1235_p3;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter45;
    sc_signal< sc_lv<4> > num_ker_reg_303;
    sc_signal< sc_lv<9> > indvar_flatten109_reg_315;
    sc_signal< sc_lv<4> > num_channel_reg_326;
    sc_signal< sc_lv<7> > indvar_flatten_reg_337;
    sc_signal< sc_lv<3> > i_reg_349;
    sc_signal< sc_lv<31> > j_reg_361;
    sc_signal< sc_lv<1> > icmp_ln42_3_fu_956_p2;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_2_phi_fu_385_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_1_phi_fu_406_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_0_phi_fu_427_p4;
    sc_signal< sc_lv<64> > zext_ln40_fu_608_p1;
    sc_signal< sc_lv<64> > zext_ln40_19_fu_771_p1;
    sc_signal< sc_lv<64> > zext_ln83_12_fu_808_p1;
    sc_signal< sc_lv<64> > zext_ln40_20_fu_819_p1;
    sc_signal< sc_lv<64> > zext_ln40_21_fu_830_p1;
    sc_signal< sc_lv<64> > zext_ln40_22_fu_841_p1;
    sc_signal< sc_lv<64> > zext_ln40_23_fu_852_p1;
    sc_signal< sc_lv<64> > zext_ln40_24_fu_863_p1;
    sc_signal< sc_lv<64> > zext_ln40_25_fu_874_p1;
    sc_signal< sc_lv<64> > zext_ln40_26_fu_885_p1;
    sc_signal< sc_lv<64> > zext_ln40_27_fu_896_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_985_p6;
    sc_signal< sc_lv<2> > trunc_ln43_fu_967_p1;
    sc_signal< sc_lv<64> > select_ln45_fu_1069_p3;
    sc_signal< sc_lv<64> > tmp_7_fu_971_p6;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<32> > shl_ln_fu_566_p3;
    sc_signal< sc_lv<3> > empty_fu_621_p1;
    sc_signal< sc_lv<6> > add_ln83_7_fu_633_p0;
    sc_signal< sc_lv<6> > add_ln83_7_fu_633_p1;
    sc_signal< sc_lv<6> > add_ln83_7_fu_633_p2;
    sc_signal< sc_lv<9> > tmp5_fu_643_p4;
    sc_signal< sc_lv<10> > add_ln83_fu_655_p0;
    sc_signal< sc_lv<10> > add_ln83_fu_655_p1;
    sc_signal< sc_lv<4> > add_ln39_3_fu_687_p2;
    sc_signal< sc_lv<3> > empty_36_fu_697_p1;
    sc_signal< sc_lv<6> > add_ln83_8_fu_709_p0;
    sc_signal< sc_lv<6> > add_ln83_8_fu_709_p1;
    sc_signal< sc_lv<6> > add_ln83_8_fu_709_p2;
    sc_signal< sc_lv<6> > select_ln39_9_fu_719_p3;
    sc_signal< sc_lv<10> > zext_ln83_10_fu_715_p1;
    sc_signal< sc_lv<10> > add_ln83_fu_655_p2;
    sc_signal< sc_lv<1> > icmp_ln41_fu_745_p2;
    sc_signal< sc_lv<1> > xor_ln39_fu_739_p2;
    sc_signal< sc_lv<4> > select_ln39_fu_679_p3;
    sc_signal< sc_lv<4> > add_ln40_fu_765_p2;
    sc_signal< sc_lv<3> > empty_37_fu_776_p1;
    sc_signal< sc_lv<9> > tmp5_mid1_fu_780_p4;
    sc_signal< sc_lv<10> > add_ln83_9_fu_794_p0;
    sc_signal< sc_lv<10> > add_ln83_9_fu_794_p1;
    sc_signal< sc_lv<10> > add_ln83_9_fu_794_p2;
    sc_signal< sc_lv<10> > select_ln39_11_fu_731_p3;
    sc_signal< sc_lv<10> > select_ln40_10_fu_800_p3;
    sc_signal< sc_lv<10> > add_ln40_19_fu_813_p2;
    sc_signal< sc_lv<10> > add_ln40_20_fu_824_p2;
    sc_signal< sc_lv<10> > add_ln40_21_fu_835_p2;
    sc_signal< sc_lv<10> > add_ln40_22_fu_846_p2;
    sc_signal< sc_lv<10> > add_ln40_23_fu_857_p2;
    sc_signal< sc_lv<10> > add_ln40_24_fu_868_p2;
    sc_signal< sc_lv<10> > add_ln40_25_fu_879_p2;
    sc_signal< sc_lv<10> > add_ln40_26_fu_890_p2;
    sc_signal< sc_lv<1> > or_ln40_fu_915_p2;
    sc_signal< sc_lv<64> > select_ln39_10_fu_909_p3;
    sc_signal< sc_lv<1> > icmp_ln45_6_fu_934_p2;
    sc_signal< sc_lv<1> > icmp_ln45_7_fu_940_p2;
    sc_signal< sc_lv<32> > j_cast_fu_952_p1;
    sc_signal< sc_lv<1> > icmp_ln45_3_fu_1053_p2;
    sc_signal< sc_lv<1> > icmp_ln45_fu_1047_p2;
    sc_signal< sc_lv<1> > or_ln45_5_fu_1058_p2;
    sc_signal< sc_lv<1> > or_ln45_6_fu_1064_p2;
    sc_signal< sc_lv<2> > tmp_fu_1100_p4;
    sc_signal< sc_lv<32> > b_cast_fu_1131_p1;
    sc_signal< sc_lv<2> > empty_34_fu_1146_p1;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1150_p2;
    sc_signal< sc_lv<64> > bitcast_ln11_fu_1174_p1;
    sc_signal< sc_lv<11> > tmp_9_fu_1177_p4;
    sc_signal< sc_lv<52> > trunc_ln11_fu_1187_p1;
    sc_signal< sc_lv<1> > icmp_ln11_3_fu_1197_p2;
    sc_signal< sc_lv<1> > icmp_ln11_fu_1191_p2;
    sc_signal< sc_lv<1> > or_ln11_fu_1203_p2;
    sc_signal< sc_lv<1> > grp_fu_529_p2;
    sc_signal< sc_lv<1> > and_ln11_fu_1209_p2;
    sc_signal< sc_lv<7> > add_ln40_27_fu_1229_p2;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_pp1_stage0;
    static const sc_lv<8> ap_ST_fsm_state53;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<9> ap_const_lv9_180;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<10> ap_const_lv10_7;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<64> ap_const_lv64_3FE4B7C63FEAD19B;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_var_for_const16();
    void thread_ap_var_for_const17();
    void thread_ap_var_for_const18();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln83_7_fu_633_p0();
    void thread_add_ln83_7_fu_633_p1();
    void thread_add_ln83_8_fu_709_p0();
    void thread_add_ln83_8_fu_709_p1();
    void thread_add_ln83_9_fu_794_p0();
    void thread_add_ln83_9_fu_794_p1();
    void thread_add_ln83_fu_655_p0();
    void thread_add_ln83_fu_655_p1();
    void thread_and_ln11_fu_1209_p2();
    void thread_and_ln39_fu_751_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter3();
    void thread_ap_block_state11_pp1_stage0_iter4();
    void thread_ap_block_state12_pp1_stage0_iter5();
    void thread_ap_block_state13_pp1_stage0_iter6();
    void thread_ap_block_state14_pp1_stage0_iter7();
    void thread_ap_block_state15_pp1_stage0_iter8();
    void thread_ap_block_state16_pp1_stage0_iter9();
    void thread_ap_block_state17_pp1_stage0_iter10();
    void thread_ap_block_state18_pp1_stage0_iter11();
    void thread_ap_block_state19_pp1_stage0_iter12();
    void thread_ap_block_state20_pp1_stage0_iter13();
    void thread_ap_block_state21_pp1_stage0_iter14();
    void thread_ap_block_state22_pp1_stage0_iter15();
    void thread_ap_block_state23_pp1_stage0_iter16();
    void thread_ap_block_state24_pp1_stage0_iter17();
    void thread_ap_block_state25_pp1_stage0_iter18();
    void thread_ap_block_state26_pp1_stage0_iter19();
    void thread_ap_block_state27_pp1_stage0_iter20();
    void thread_ap_block_state28_pp1_stage0_iter21();
    void thread_ap_block_state29_pp1_stage0_iter22();
    void thread_ap_block_state30_pp1_stage0_iter23();
    void thread_ap_block_state31_pp1_stage0_iter24();
    void thread_ap_block_state32_pp1_stage0_iter25();
    void thread_ap_block_state33_pp1_stage0_iter26();
    void thread_ap_block_state34_pp1_stage0_iter27();
    void thread_ap_block_state35_pp1_stage0_iter28();
    void thread_ap_block_state36_pp1_stage0_iter29();
    void thread_ap_block_state37_pp1_stage0_iter30();
    void thread_ap_block_state38_pp1_stage0_iter31();
    void thread_ap_block_state39_pp1_stage0_iter32();
    void thread_ap_block_state40_pp1_stage0_iter33();
    void thread_ap_block_state41_pp1_stage0_iter34();
    void thread_ap_block_state42_pp1_stage0_iter35();
    void thread_ap_block_state43_pp1_stage0_iter36();
    void thread_ap_block_state44_pp1_stage0_iter37();
    void thread_ap_block_state45_pp1_stage0_iter38();
    void thread_ap_block_state46_pp1_stage0_iter39();
    void thread_ap_block_state47_pp1_stage0_iter40();
    void thread_ap_block_state48_pp1_stage0_iter41();
    void thread_ap_block_state49_pp1_stage0_iter42();
    void thread_ap_block_state50_pp1_stage0_iter43();
    void thread_ap_block_state51_pp1_stage0_iter44();
    void thread_ap_block_state52_pp1_stage0_iter45();
    void thread_ap_block_state7_pp1_stage0_iter0();
    void thread_ap_block_state8_pp1_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter2();
    void thread_ap_condition_pp1_exit_iter0_state7();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_window_buffer_load_0_phi_fu_427_p4();
    void thread_ap_phi_mux_window_buffer_load_1_phi_fu_406_p4();
    void thread_ap_phi_mux_window_buffer_load_2_phi_fu_385_p4();
    void thread_ap_ready();
    void thread_b_cast_fu_1131_p1();
    void thread_bias_conv4_address0();
    void thread_bias_conv4_ce0();
    void thread_bitcast_ln11_fu_1174_p1();
    void thread_bitcast_ln49_fu_604_p1();
    void thread_cmp4827_fu_598_p2();
    void thread_empty_31_fu_613_p1();
    void thread_empty_34_fu_1146_p1();
    void thread_empty_36_fu_697_p1();
    void thread_empty_37_fu_776_p1();
    void thread_empty_fu_621_p1();
    void thread_icmp_ln11_3_fu_1197_p2();
    void thread_icmp_ln11_fu_1191_p2();
    void thread_icmp_ln39_fu_661_p2();
    void thread_icmp_ln40_fu_673_p2();
    void thread_icmp_ln41_fu_745_p2();
    void thread_icmp_ln42_3_fu_956_p2();
    void thread_icmp_ln42_fu_580_p2();
    void thread_icmp_ln45_3_fu_1053_p2();
    void thread_icmp_ln45_6_fu_934_p2();
    void thread_icmp_ln45_7_fu_940_p2();
    void thread_icmp_ln45_fu_1047_p2();
    void thread_icmp_ln52_fu_1109_p2();
    void thread_icmp_ln64_fu_1135_p2();
    void thread_icmp_ln69_fu_1150_p2();
    void thread_j_cast_fu_952_p1();
    void thread_kernel_conv4_address0();
    void thread_kernel_conv4_address1();
    void thread_kernel_conv4_address2();
    void thread_kernel_conv4_address3();
    void thread_kernel_conv4_address4();
    void thread_kernel_conv4_address5();
    void thread_kernel_conv4_address6();
    void thread_kernel_conv4_address7();
    void thread_kernel_conv4_address8();
    void thread_kernel_conv4_ce0();
    void thread_kernel_conv4_ce1();
    void thread_kernel_conv4_ce2();
    void thread_kernel_conv4_ce3();
    void thread_kernel_conv4_ce4();
    void thread_kernel_conv4_ce5();
    void thread_kernel_conv4_ce6();
    void thread_kernel_conv4_ce7();
    void thread_kernel_conv4_ce8();
    void thread_or_ln11_fu_1203_p2();
    void thread_or_ln40_fu_915_p2();
    void thread_or_ln45_5_fu_1058_p2();
    void thread_or_ln45_6_fu_1064_p2();
    void thread_or_ln45_fu_946_p2();
    void thread_output_conv4();
    void thread_output_conv4_ap_vld();
    void thread_select_ln39_10_fu_909_p3();
    void thread_select_ln39_11_fu_731_p3();
    void thread_select_ln39_12_fu_757_p3();
    void thread_select_ln39_9_fu_719_p3();
    void thread_select_ln39_fu_679_p3();
    void thread_select_ln40_10_fu_800_p3();
    void thread_select_ln40_11_fu_901_p3();
    void thread_select_ln40_12_fu_1235_p3();
    void thread_select_ln40_9_fu_927_p3();
    void thread_select_ln40_fu_919_p3();
    void thread_select_ln45_fu_1069_p3();
    void thread_select_ln69_fu_1156_p3();
    void thread_select_ln72_fu_1162_p3();
    void thread_select_ln75_fu_1168_p3();
    void thread_shl_ln_fu_566_p3();
    void thread_tmp5_fu_643_p4();
    void thread_tmp5_mid1_fu_780_p4();
    void thread_tmp_9_fu_1177_p4();
    void thread_tmp_fu_1100_p4();
    void thread_trunc_ln11_fu_1187_p1();
    void thread_trunc_ln43_fu_967_p1();
    void thread_xor_ln39_fu_739_p2();
    void thread_zext_ln40_19_fu_771_p1();
    void thread_zext_ln40_20_fu_819_p1();
    void thread_zext_ln40_21_fu_830_p1();
    void thread_zext_ln40_22_fu_841_p1();
    void thread_zext_ln40_23_fu_852_p1();
    void thread_zext_ln40_24_fu_863_p1();
    void thread_zext_ln40_25_fu_874_p1();
    void thread_zext_ln40_26_fu_885_p1();
    void thread_zext_ln40_27_fu_896_p1();
    void thread_zext_ln40_fu_608_p1();
    void thread_zext_ln83_10_fu_715_p1();
    void thread_zext_ln83_12_fu_808_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
