<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='587' ll='607'/>
<size>104</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='581'>/// Represents a predicate at the MachineFunction level.  The control flow a
  /// MachineBranchPredicate represents is:
  ///
  ///  Reg = LHS `Predicate` RHS         == ConditionDef
  ///  if Reg then goto TrueDest else goto FalseDest
  ///</doc>
<mbr r='llvm::TargetInstrInfo::MachineBranchPredicate::Predicate' o='0' t='llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate'/>
<mbr r='llvm::TargetInstrInfo::MachineBranchPredicate::LHS' o='64' t='llvm::MachineOperand'/>
<mbr r='llvm::TargetInstrInfo::MachineBranchPredicate::RHS' o='320' t='llvm::MachineOperand'/>
<mbr r='llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest' o='576' t='llvm::MachineBasicBlock *'/>
<mbr r='llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest' o='640' t='llvm::MachineBasicBlock *'/>
<mbr r='llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef' o='704' t='llvm::MachineInstr *'/>
<mbr r='llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition' o='768' t='bool'/>
<fun r='_ZN4llvm15TargetInstrInfo22MachineBranchPredicateC1Ev'/>
