/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [22:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [23:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [20:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_42z;
  reg [17:0] celloutsig_0_44z;
  wire [11:0] celloutsig_0_46z;
  wire [11:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire [2:0] celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & celloutsig_0_2z[2]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[5] & celloutsig_0_3z);
  assign celloutsig_0_6z = ~(celloutsig_0_5z & celloutsig_0_1z);
  assign celloutsig_0_72z = ~(celloutsig_0_30z & celloutsig_0_35z[6]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z[2] & celloutsig_1_3z[4]);
  assign celloutsig_0_14z = ~(celloutsig_0_3z & celloutsig_0_8z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[11] & celloutsig_0_0z[8]);
  assign celloutsig_0_17z = ~(celloutsig_0_2z[13] & celloutsig_0_3z);
  assign celloutsig_0_20z = ~(celloutsig_0_5z & celloutsig_0_0z[2]);
  assign celloutsig_0_30z = ~(celloutsig_0_19z[3] & celloutsig_0_19z[1]);
  assign celloutsig_0_39z = ~(celloutsig_0_31z[0] | celloutsig_0_1z);
  assign celloutsig_0_60z = ~(celloutsig_0_54z[7] | celloutsig_0_16z);
  assign celloutsig_0_29z = celloutsig_0_11z[1] | ~(celloutsig_0_0z[11]);
  assign celloutsig_0_8z = celloutsig_0_0z[4] | celloutsig_0_4z[11];
  assign celloutsig_0_16z = celloutsig_0_15z[1] | celloutsig_0_4z[9];
  assign celloutsig_1_8z = ~(celloutsig_1_4z[6] ^ celloutsig_1_2z[4]);
  assign celloutsig_0_4z = celloutsig_0_0z[19:8] / { 1'h1, celloutsig_0_0z[11:1] };
  assign celloutsig_0_54z = celloutsig_0_44z[12:0] / { 1'h1, celloutsig_0_44z[14:3] };
  assign celloutsig_0_21z = celloutsig_0_7z[8:2] / { 1'h1, celloutsig_0_2z[5:0] };
  assign celloutsig_0_67z = celloutsig_0_32z[8:6] === { celloutsig_0_0z[8:7], celloutsig_0_20z };
  assign celloutsig_0_28z = { celloutsig_0_17z, celloutsig_0_9z } === in_data[50:44];
  assign celloutsig_0_63z = celloutsig_0_9z[2:0] || { celloutsig_0_46z[2:1], celloutsig_0_12z };
  assign celloutsig_0_36z = celloutsig_0_1z & ~(celloutsig_0_6z);
  assign celloutsig_1_0z = in_data[186] & ~(in_data[147]);
  assign celloutsig_1_3z = celloutsig_1_0z ? { celloutsig_1_2z[4:3], celloutsig_1_2z[4:1], 1'h0 } : in_data[125:119];
  assign celloutsig_0_9z = celloutsig_0_1z ? { celloutsig_0_0z[18:15], celloutsig_0_8z, celloutsig_0_3z } : in_data[95:90];
  assign celloutsig_0_10z = celloutsig_0_8z ? { celloutsig_0_2z[9:1], 1'h1 } : celloutsig_0_0z[22:13];
  assign celloutsig_0_2z = celloutsig_0_0z[5] ? { celloutsig_0_0z[17:6], 1'h1, celloutsig_0_0z[4:3] } : in_data[49:35];
  assign celloutsig_0_25z = celloutsig_0_0z[9] ? { celloutsig_0_4z[9:7], celloutsig_0_9z } : { celloutsig_0_10z[6:3], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_42z = - celloutsig_0_21z[6:1];
  assign celloutsig_0_64z = - celloutsig_0_32z[13:11];
  assign celloutsig_0_66z = ^ celloutsig_0_42z[5:1];
  assign celloutsig_0_12z = ^ in_data[69:61];
  assign celloutsig_0_71z = { celloutsig_0_4z[5:2], celloutsig_0_17z, celloutsig_0_60z, celloutsig_0_64z } >> { celloutsig_0_20z, celloutsig_0_67z, celloutsig_0_66z, celloutsig_0_67z, celloutsig_0_63z, celloutsig_0_64z, celloutsig_0_36z };
  assign celloutsig_0_7z = in_data[53:43] >> celloutsig_0_4z[10:0];
  assign celloutsig_0_19z = { celloutsig_0_9z[4:2], celloutsig_0_3z } >> { celloutsig_0_7z[8:7], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_4z[9], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_3z } >> { celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_46z = celloutsig_0_15z[11:0] >> { in_data[86], celloutsig_0_7z };
  assign celloutsig_1_10z = { in_data[158:151], celloutsig_1_8z } >> in_data[139:131];
  assign celloutsig_0_31z = { celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_6z } <<< celloutsig_0_24z[5:3];
  assign celloutsig_0_32z = { celloutsig_0_25z[7:3], celloutsig_0_13z } <<< { celloutsig_0_0z[15:14], celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_1z[1], celloutsig_1_1z } <<< { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_11z = celloutsig_0_7z[8:4] >>> celloutsig_0_7z[7:3];
  assign celloutsig_0_13z = { celloutsig_0_4z[11:1], celloutsig_0_11z } >>> { celloutsig_0_0z[19:5], celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_0z[18:10], celloutsig_0_5z } >>> { celloutsig_0_15z[10:5], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_22z = { celloutsig_0_0z[19:18], celloutsig_0_12z } >>> celloutsig_0_11z[4:2];
  assign celloutsig_0_35z = { celloutsig_0_0z[16:11], celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_1z } ~^ celloutsig_0_13z[13:5];
  assign celloutsig_1_1z = in_data[150:136] ^ { in_data[159:146], celloutsig_1_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 23'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[32:10];
  always_latch
    if (!clkin_data[0]) celloutsig_0_44z = 18'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_44z = { celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_39z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_15z = 17'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_15z = in_data[38:22];
  assign celloutsig_1_2z[4:1] = in_data[181:178] ^ in_data[118:115];
  assign out_data[104:101] = celloutsig_1_10z[4:1] ^ celloutsig_1_1z[10:7];
  assign celloutsig_1_2z[0] = 1'h0;
  assign { out_data[128], out_data[100:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, 5'h00, celloutsig_0_71z, celloutsig_0_72z };
endmodule
