Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 12 11:36:55 2024
| Host         : DESKTOP-MRNDRAH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab04_timing_summary_routed.rpt -pb Lab04_timing_summary_routed.pb -rpx Lab04_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab04
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.635ns  (logic 5.111ns (40.453%)  route 7.524ns (59.547%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    M2                   IBUF (Prop_ibuf_I_O)         1.016     1.016 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           4.683     5.699    y_IBUF[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I3_O)        0.124     5.823 r  s_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.170     6.993    c3
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.152     7.145 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     8.816    f_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         3.819    12.635 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    12.635    f
    AA21                                                              r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.461ns  (logic 4.884ns (39.195%)  route 7.577ns (60.805%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    M2                   IBUF (Prop_ibuf_I_O)         1.016     1.016 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           4.683     5.699    y_IBUF[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I3_O)        0.124     5.823 r  s_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.170     6.993    c3
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.124     7.117 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.725     8.841    s_OBUF[3]
    AB21                 OBUF (Prop_obuf_I_O)         3.620    12.461 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.461    s[3]
    AB21                                                              r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.721ns  (logic 4.991ns (42.580%)  route 6.730ns (57.420%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    M2                   IBUF (Prop_ibuf_I_O)         1.016     1.016 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           4.647     5.664    y_IBUF[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.152     5.816 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.083     7.898    s_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.822    11.721 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.721    s[0]
    AB22                                                              r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.489ns  (logic 4.750ns (41.346%)  route 6.739ns (58.654%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    M2                   IBUF (Prop_ibuf_I_O)         1.016     1.016 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           4.647     5.664    y_IBUF[0]
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.124     5.788 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.091     7.879    s_OBUF[1]
    Y22                  OBUF (Prop_obuf_I_O)         3.610    11.489 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.489    s[1]
    Y22                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.283ns  (logic 4.740ns (42.012%)  route 6.543ns (57.988%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    M2                   IBUF (Prop_ibuf_I_O)         1.016     1.016 r  y_IBUF[0]_inst/O
                         net (fo=4, routed)           4.650     5.666    y_IBUF[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I3_O)        0.124     5.790 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.893     7.683    s_OBUF[2]
    W22                  OBUF (Prop_obuf_I_O)         3.600    11.283 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.283    s[2]
    W22                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.654ns (67.580%)  route 0.794ns (32.420%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V22                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  x_IBUF[0]_inst/O
                         net (fo=4, routed)           0.366     0.675    x_IBUF[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.045     0.720 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.428     1.148    s_OBUF[2]
    W22                  OBUF (Prop_obuf_I_O)         1.300     2.448 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.448    s[2]
    W22                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.674ns (66.560%)  route 0.841ns (33.440%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    V20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  x_IBUF[3]_inst/O
                         net (fo=2, routed)           0.489     0.798    x_IBUF[3]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.045     0.843 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.352     1.195    s_OBUF[3]
    AB21                 OBUF (Prop_obuf_I_O)         1.320     2.515 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.515    s[3]
    AB21                                                              r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.730ns (67.698%)  route 0.825ns (32.302%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    V20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  x_IBUF[3]_inst/O
                         net (fo=2, routed)           0.489     0.798    x_IBUF[3]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.042     0.840 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.336     1.176    f_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         1.379     2.555 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     2.555    f
    AA21                                                              r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.663ns (62.849%)  route 0.983ns (37.151%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U21                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    U21                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  x_IBUF[1]_inst/O
                         net (fo=3, routed)           0.481     0.789    x_IBUF[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.045     0.834 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.337    s_OBUF[1]
    Y22                  OBUF (Prop_obuf_I_O)         1.310     2.647 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.647    s[1]
    Y22                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.737ns (63.058%)  route 1.018ns (36.942%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V22                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  x_IBUF[0]_inst/O
                         net (fo=4, routed)           0.515     0.824    x_IBUF[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.046     0.870 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.503     1.373    s_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.382     2.755 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.755    s[0]
    AB22                                                              r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





