rsdc fs,tword [rax]
o16 gs rsdc fs,tword [r15 + 2 * rdi + 0x72]
gs o16 rsdc fs,tword [r13]
gs rsdc es,tword [rax]
rsdc es,tword [r15 + 2 * rdi + 0x72]
gs rsdc es,tword [r13]
gs o16 rsdc cs,tword [rax]
rsdc cs,tword [r15 + 2 * rdi + 0x72]
rsdc cs,tword [r13]
a32 gs rsdc cs,tword [r12d]
rsdc cs,tword [r14d + 1 * edx + 0x7FFFFFFF]
a32 rsdc cs,tword [edx - 0x80000000]
o16 gs rsdc fs,tword [r12d]
rsdc fs,tword [r14d + 1 * edx + 0x7FFFFFFF]
o16 rsdc fs,tword [edx - 0x80000000]
a32 gs o16 rsdc ss,tword [r12d]
o16 rsdc ss,tword [r14d + 1 * edx + 0x7FFFFFFF]
o16 gs a32 rsdc ss,tword [edx - 0x80000000]
o16 rsdc ds,tword [rsp]
gs rsdc ds,tword [r14 + 1 * rdx + 0x7FFFFFFF]
gs o16 rsdc ds,tword [r13]
rsdc es,tword [rsp]
o16 rsdc es,tword [r14 + 1 * rdx + 0x7FFFFFFF]
gs o16 rsdc es,tword [r13]
gs rsdc fs,tword [rsp]
gs rsdc fs,tword [r14 + 1 * rdx + 0x7FFFFFFF]
rsdc fs,tword [r13]
gs rsdc gs,tword [r15d + 2 * edi + 0x72]
rsdc gs,tword [ebp]
o16 a32 gs rsdc gs,tword [r14d + 1 * edx + 0x7FFFFFFF]
o16 gs a32 rsdc es,tword [r15d + 2 * edi + 0x72]
gs rsdc es,tword [ebp]
a32 o16 gs rsdc es,tword [r14d + 1 * edx + 0x7FFFFFFF]
gs a32 o16 rsdc ds,tword [r15d + 2 * edi + 0x72]
gs rsdc ds,tword [ebp]
o16 a32 rsdc ds,tword [r14d + 1 * edx + 0x7FFFFFFF]
