Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c22b1f1616374b25977de6e18c497e95 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot prog_sim_behav xil_defaultlib.prog_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_g
Compiling module xil_defaultlib.two_bits_adder
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.four_bits_adder
Compiling module xil_defaultlib.eight_bits_adder
Compiling module xil_defaultlib.Basys3_prog
Compiling module xil_defaultlib.prog_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot prog_sim_behav
