a78627343d6da8c50c52f4a11aa624b5d84858de
Change default target parameter
diff --git a/example/Arty/fpga/rtl/fpga.v b/example/Arty/fpga/rtl/fpga.v
index 6b7d641..9ed6cf3 100644
--- a/example/Arty/fpga/rtl/fpga.v
+++ b/example/Arty/fpga/rtl/fpga.v
@@ -214,7 +214,9 @@ sync_signal_inst (
 
 assign phy_ref_clk = clk_25mhz_int;
 
-fpga_core
+fpga_core #(
+    .TARGET("XILINX")
+)
 core_inst (
     /*
      * Clock: 125MHz