{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461315605094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461315605095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 02:00:04 2016 " "Processing started: Fri Apr 22 02:00:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461315605095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461315605095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sine_gen -c sine_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off sine_gen -c sine_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461315605095 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1461315605431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_leds_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_leds_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_leds " "Found entity 1: pll_leds" {  } { { "pll_leds_bb.v" "" { Text "/home/josh/Documents/vsys/sine_gen/qpd/pll_leds_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461315606743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461315606743 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll_leds.v " "Can't analyze file -- file pll_leds.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1461315606744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Found entity 1: rom_1" {  } { { "rom_1.v" "" { Text "/home/josh/Documents/vsys/sine_gen/qpd/rom_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461315606745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461315606745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josh/Documents/vsys/sine_gen/scripts/sine_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/josh/Documents/vsys/sine_gen/scripts/sine_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "../scripts/sine_rom.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/scripts/sine_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461315606746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461315606746 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sine_gen.sv(20) " "Verilog HDL information at sine_gen.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1461315606746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_gen " "Found entity 1: sine_gen" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461315606747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461315606747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_10_mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_10_mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_10_mhz " "Found entity 1: clk_10_mhz" {  } { { "clk_10_mhz.v" "" { Text "/home/josh/Documents/vsys/sine_gen/qpd/clk_10_mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461315606748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461315606748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sine_gen " "Elaborating entity \"sine_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1461315606814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sine_gen.sv(25) " "Verilog HDL assignment warning at sine_gen.sv(25): truncated value with size 32 to match size of target (8)" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1461315606815 "|sine_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_leds pll_leds:pll_leds_inst " "Elaborating entity \"pll_leds\" for hierarchy \"pll_leds:pll_leds_inst\"" {  } { { "../src/sine_gen.sv" "pll_leds_inst" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461315606816 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c0 pll_leds_bb.v(42) " "Output port \"c0\" at pll_leds_bb.v(42) has no driver" {  } { { "pll_leds_bb.v" "" { Text "/home/josh/Documents/vsys/sine_gen/qpd/pll_leds_bb.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1461315606817 "|sine_gen|pll_leds:pll_leds_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c1 pll_leds_bb.v(43) " "Output port \"c1\" at pll_leds_bb.v(43) has no driver" {  } { { "pll_leds_bb.v" "" { Text "/home/josh/Documents/vsys/sine_gen/qpd/pll_leds_bb.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1461315606817 "|sine_gen|pll_leds:pll_leds_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c2 pll_leds_bb.v(44) " "Output port \"c2\" at pll_leds_bb.v(44) has no driver" {  } { { "pll_leds_bb.v" "" { Text "/home/josh/Documents/vsys/sine_gen/qpd/pll_leds_bb.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1461315606817 "|sine_gen|pll_leds:pll_leds_inst"}
{ "Warning" "WSGN_EMPTY_SHELL" "pll_leds " "Entity \"pll_leds\" contains only dangling pins" {  } { { "../src/sine_gen.sv" "pll_leds_inst" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 16 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1461315606817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_rom sine_rom:sine2 " "Elaborating entity \"sine_rom\" for hierarchy \"sine_rom:sine2\"" {  } { { "../src/sine_gen.sv" "sine2" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461315606821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc\[0\] GND " "Pin \"adc\[0\]\" is stuck at GND" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461315607607 "|sine_gen|adc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc\[1\] GND " "Pin \"adc\[1\]\" is stuck at GND" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461315607607 "|sine_gen|adc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc\[2\] GND " "Pin \"adc\[2\]\" is stuck at GND" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461315607607 "|sine_gen|adc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc\[3\] GND " "Pin \"adc\[3\]\" is stuck at GND" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461315607607 "|sine_gen|adc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc\[4\] GND " "Pin \"adc\[4\]\" is stuck at GND" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461315607607 "|sine_gen|adc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc\[5\] GND " "Pin \"adc\[5\]\" is stuck at GND" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461315607607 "|sine_gen|adc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc\[6\] GND " "Pin \"adc\[6\]\" is stuck at GND" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461315607607 "|sine_gen|adc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc\[7\] GND " "Pin \"adc\[7\]\" is stuck at GND" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461315607607 "|sine_gen|adc[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1461315607607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/josh/Documents/vsys/sine_gen/qpd/output_files/sine_gen.map.smsg " "Generated suppressed messages file /home/josh/Documents/vsys/sine_gen/qpd/output_files/sine_gen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461315607639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1461315607814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461315607814 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461315607914 "|sine_gen|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461315607914 "|sine_gen|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1461315607914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1461315607914 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1461315607914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1461315607914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1159 " "Peak virtual memory: 1159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461315607921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 02:00:07 2016 " "Processing ended: Fri Apr 22 02:00:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461315607921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461315607921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461315607921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461315607921 ""}
