#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar  6 21:16:11 2019
# Process ID: 14856
# Current directory: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex
# Command line: vivado.exe -notrace -source d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0_ex.tcl
# Log file: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/vivado.log
# Journal file: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0_ex.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 4 blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts -ip_user_files_dir d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.ip_user_files -ipstatic_source_dir d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.cache/compile_simlib/modelsim} {questa=d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.cache/compile_simlib/questa} {riviera=d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.cache/compile_simlib/riviera} {activehdl=d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc
import_files -fileset constrs_1 {d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc D:/Documents/FPGA-Miner/xilinx-study/pci-e/FMx-PG195-PCIe-DMA/xdma_0_ex.srcs/constrs_1/new/k410tFM2Constraints.xdc}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210251A50EC2}
set_property PROGRAM.FILE {d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.runs/impl_1/xilinx_dma_pcie_ep.bit} [get_hw_devices xc7k410t_0]
current_hw_device [get_hw_devices xc7k410t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k410t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k410t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k410t_0]
set_property PROGRAM.FILE {d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg195-2/xdma_0_ex/xdma_0_ex.runs/impl_1/xilinx_dma_pcie_ep.bit} [get_hw_devices xc7k410t_0]
program_hw_devices [get_hw_devices xc7k410t_0]
refresh_hw_device [lindex [get_hw_devices xc7k410t_0] 0]
