#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f799983ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001f799a672a0_0 .net "PC", 31 0, v000001f799a5d830_0;  1 drivers
v000001f799a689c0_0 .var "clk", 0 0;
v000001f799a67480_0 .net "clkout", 0 0, L_000001f799975160;  1 drivers
v000001f799a67520_0 .net "cycles_consumed", 31 0, v000001f799a66230_0;  1 drivers
v000001f799a686a0_0 .net "regs0", 31 0, L_000001f799974d70;  1 drivers
v000001f799a68e20_0 .net "regs1", 31 0, L_000001f7999756a0;  1 drivers
v000001f799a68380_0 .net "regs2", 31 0, L_000001f799975390;  1 drivers
v000001f799a68a60_0 .net "regs3", 31 0, L_000001f799975710;  1 drivers
v000001f799a67e80_0 .net "regs4", 31 0, L_000001f7999757f0;  1 drivers
v000001f799a68b00_0 .net "regs5", 31 0, L_000001f799975860;  1 drivers
v000001f799a67160_0 .var "rst", 0 0;
S_000001f799986c60 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001f799983ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001f799986df0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f799986e28 .param/l "add" 0 4 5, C4<100000>;
P_000001f799986e60 .param/l "addi" 0 4 8, C4<001000>;
P_000001f799986e98 .param/l "addu" 0 4 5, C4<100001>;
P_000001f799986ed0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f799986f08 .param/l "andi" 0 4 8, C4<001100>;
P_000001f799986f40 .param/l "beq" 0 4 10, C4<000100>;
P_000001f799986f78 .param/l "bne" 0 4 10, C4<000101>;
P_000001f799986fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001f799986fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f799987020 .param/l "j" 0 4 12, C4<000010>;
P_000001f799987058 .param/l "jal" 0 4 12, C4<000011>;
P_000001f799987090 .param/l "jr" 0 4 6, C4<001000>;
P_000001f7999870c8 .param/l "lw" 0 4 8, C4<100011>;
P_000001f799987100 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f799987138 .param/l "or_" 0 4 5, C4<100101>;
P_000001f799987170 .param/l "ori" 0 4 8, C4<001101>;
P_000001f7999871a8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f7999871e0 .param/l "sll" 0 4 6, C4<000000>;
P_000001f799987218 .param/l "slt" 0 4 5, C4<101010>;
P_000001f799987250 .param/l "slti" 0 4 8, C4<101010>;
P_000001f799987288 .param/l "srl" 0 4 6, C4<000010>;
P_000001f7999872c0 .param/l "sub" 0 4 5, C4<100010>;
P_000001f7999872f8 .param/l "subu" 0 4 5, C4<100011>;
P_000001f799987330 .param/l "sw" 0 4 8, C4<101011>;
P_000001f799987368 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f7999873a0 .param/l "xori" 0 4 8, C4<001110>;
L_000001f799975320 .functor NOT 1, v000001f799a67160_0, C4<0>, C4<0>, C4<0>;
L_000001f799975080 .functor NOT 1, v000001f799a67160_0, C4<0>, C4<0>, C4<0>;
L_000001f7999750f0 .functor NOT 1, v000001f799a67160_0, C4<0>, C4<0>, C4<0>;
L_000001f7999754e0 .functor NOT 1, v000001f799a67160_0, C4<0>, C4<0>, C4<0>;
L_000001f799975550 .functor NOT 1, v000001f799a67160_0, C4<0>, C4<0>, C4<0>;
L_000001f799974f30 .functor NOT 1, v000001f799a67160_0, C4<0>, C4<0>, C4<0>;
L_000001f799975400 .functor NOT 1, v000001f799a67160_0, C4<0>, C4<0>, C4<0>;
L_000001f799975a90 .functor NOT 1, v000001f799a67160_0, C4<0>, C4<0>, C4<0>;
L_000001f799975160 .functor OR 1, v000001f799a689c0_0, v000001f79996ad50_0, C4<0>, C4<0>;
L_000001f799975470 .functor OR 1, L_000001f799a682e0, L_000001f799a68600, C4<0>, C4<0>;
L_000001f7999755c0 .functor AND 1, L_000001f799ac1190, L_000001f799ac2db0, C4<1>, C4<1>;
L_000001f799974ec0 .functor NOT 1, v000001f799a67160_0, C4<0>, C4<0>, C4<0>;
L_000001f7999758d0 .functor OR 1, L_000001f799ac2b30, L_000001f799ac2810, C4<0>, C4<0>;
L_000001f799974c20 .functor OR 1, L_000001f7999758d0, L_000001f799ac2bd0, C4<0>, C4<0>;
L_000001f7999759b0 .functor OR 1, L_000001f799ac1550, L_000001f799ac1370, C4<0>, C4<0>;
L_000001f799974c90 .functor AND 1, L_000001f799ac1ff0, L_000001f7999759b0, C4<1>, C4<1>;
L_000001f799974d00 .functor OR 1, L_000001f799ac2090, L_000001f799ac1c30, C4<0>, C4<0>;
L_000001f7999751d0 .functor AND 1, L_000001f799ac2590, L_000001f799974d00, C4<1>, C4<1>;
v000001f799a5d1f0_0 .net "ALUOp", 3 0, v000001f79996b930_0;  1 drivers
v000001f799a5dd30_0 .net "ALUResult", 31 0, v000001f79999cc80_0;  1 drivers
v000001f799a5c9d0_0 .net "ALUSrc", 0 0, v000001f79996b9d0_0;  1 drivers
v000001f799a5d790_0 .net "ALUin2", 31 0, L_000001f799ac28b0;  1 drivers
v000001f799a5cbb0_0 .net "MemReadEn", 0 0, v000001f79996ba70_0;  1 drivers
v000001f799a5ddd0_0 .net "MemWriteEn", 0 0, v000001f79996c510_0;  1 drivers
v000001f799a5c430_0 .net "MemtoReg", 0 0, v000001f79996c5b0_0;  1 drivers
v000001f799a5de70_0 .net "PC", 31 0, v000001f799a5d830_0;  alias, 1 drivers
v000001f799a5df10_0 .net "PCPlus1", 31 0, L_000001f799a68240;  1 drivers
v000001f799a5ced0_0 .net "PCsrc", 1 0, v000001f79999cd20_0;  1 drivers
v000001f799a5cf70_0 .net "RegDst", 0 0, v000001f79996c1f0_0;  1 drivers
v000001f799a5d010_0 .net "RegWriteEn", 0 0, v000001f79996c830_0;  1 drivers
v000001f799a5c110_0 .net "WriteRegister", 4 0, L_000001f799ac14b0;  1 drivers
v000001f799a5ccf0_0 .net *"_ivl_0", 0 0, L_000001f799975320;  1 drivers
L_000001f799a690d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f799a5dab0_0 .net/2u *"_ivl_10", 4 0, L_000001f799a690d0;  1 drivers
L_000001f799a694c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a5d290_0 .net *"_ivl_101", 15 0, L_000001f799a694c0;  1 drivers
v000001f799a5cd90_0 .net *"_ivl_102", 31 0, L_000001f799ac26d0;  1 drivers
L_000001f799a69508 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a5d330_0 .net *"_ivl_105", 25 0, L_000001f799a69508;  1 drivers
L_000001f799a69550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a5c570_0 .net/2u *"_ivl_106", 31 0, L_000001f799a69550;  1 drivers
v000001f799a5c1b0_0 .net *"_ivl_108", 0 0, L_000001f799ac1190;  1 drivers
L_000001f799a69598 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f799a5d650_0 .net/2u *"_ivl_110", 5 0, L_000001f799a69598;  1 drivers
v000001f799a5d8d0_0 .net *"_ivl_112", 0 0, L_000001f799ac2db0;  1 drivers
v000001f799a5d510_0 .net *"_ivl_115", 0 0, L_000001f7999755c0;  1 drivers
v000001f799a5ce30_0 .net *"_ivl_116", 47 0, L_000001f799ac2a90;  1 drivers
L_000001f799a695e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a5d0b0_0 .net *"_ivl_119", 15 0, L_000001f799a695e0;  1 drivers
L_000001f799a69118 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f799a5c2f0_0 .net/2u *"_ivl_12", 5 0, L_000001f799a69118;  1 drivers
v000001f799a5d3d0_0 .net *"_ivl_120", 47 0, L_000001f799ac1230;  1 drivers
L_000001f799a69628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a5c6b0_0 .net *"_ivl_123", 15 0, L_000001f799a69628;  1 drivers
v000001f799a5c890_0 .net *"_ivl_125", 0 0, L_000001f799ac2270;  1 drivers
v000001f799a5d970_0 .net *"_ivl_126", 31 0, L_000001f799ac2d10;  1 drivers
v000001f799a5da10_0 .net *"_ivl_128", 47 0, L_000001f799ac2770;  1 drivers
v000001f799a5c250_0 .net *"_ivl_130", 47 0, L_000001f799ac19b0;  1 drivers
v000001f799a5c750_0 .net *"_ivl_132", 47 0, L_000001f799ac2e50;  1 drivers
v000001f799a5d150_0 .net *"_ivl_134", 47 0, L_000001f799ac1e10;  1 drivers
L_000001f799a69670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f799a5d470_0 .net/2u *"_ivl_138", 1 0, L_000001f799a69670;  1 drivers
v000001f799a5d5b0_0 .net *"_ivl_14", 0 0, L_000001f799a68ec0;  1 drivers
v000001f799a5c390_0 .net *"_ivl_140", 0 0, L_000001f799ac1af0;  1 drivers
L_000001f799a696b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f799a5dbf0_0 .net/2u *"_ivl_142", 1 0, L_000001f799a696b8;  1 drivers
v000001f799a5c610_0 .net *"_ivl_144", 0 0, L_000001f799ac29f0;  1 drivers
L_000001f799a69700 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f799a5c7f0_0 .net/2u *"_ivl_146", 1 0, L_000001f799a69700;  1 drivers
v000001f799a5c930_0 .net *"_ivl_148", 0 0, L_000001f799ac1a50;  1 drivers
L_000001f799a69748 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001f799a5ca70_0 .net/2u *"_ivl_150", 31 0, L_000001f799a69748;  1 drivers
L_000001f799a69790 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001f799a5cb10_0 .net/2u *"_ivl_152", 31 0, L_000001f799a69790;  1 drivers
v000001f799a63a00_0 .net *"_ivl_154", 31 0, L_000001f799ac2310;  1 drivers
v000001f799a63b40_0 .net *"_ivl_156", 31 0, L_000001f799ac2ef0;  1 drivers
L_000001f799a69160 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f799a63280_0 .net/2u *"_ivl_16", 4 0, L_000001f799a69160;  1 drivers
v000001f799a63960_0 .net *"_ivl_160", 0 0, L_000001f799974ec0;  1 drivers
L_000001f799a69820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a64a40_0 .net/2u *"_ivl_162", 31 0, L_000001f799a69820;  1 drivers
L_000001f799a698f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f799a64c20_0 .net/2u *"_ivl_166", 5 0, L_000001f799a698f8;  1 drivers
v000001f799a64d60_0 .net *"_ivl_168", 0 0, L_000001f799ac2b30;  1 drivers
L_000001f799a69940 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f799a640e0_0 .net/2u *"_ivl_170", 5 0, L_000001f799a69940;  1 drivers
v000001f799a64860_0 .net *"_ivl_172", 0 0, L_000001f799ac2810;  1 drivers
v000001f799a63aa0_0 .net *"_ivl_175", 0 0, L_000001f7999758d0;  1 drivers
L_000001f799a69988 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f799a63c80_0 .net/2u *"_ivl_176", 5 0, L_000001f799a69988;  1 drivers
v000001f799a630a0_0 .net *"_ivl_178", 0 0, L_000001f799ac2bd0;  1 drivers
v000001f799a63be0_0 .net *"_ivl_181", 0 0, L_000001f799974c20;  1 drivers
L_000001f799a699d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a63140_0 .net/2u *"_ivl_182", 15 0, L_000001f799a699d0;  1 drivers
v000001f799a64180_0 .net *"_ivl_184", 31 0, L_000001f799ac2630;  1 drivers
v000001f799a649a0_0 .net *"_ivl_187", 0 0, L_000001f799ac1410;  1 drivers
v000001f799a63d20_0 .net *"_ivl_188", 15 0, L_000001f799ac1690;  1 drivers
v000001f799a638c0_0 .net *"_ivl_19", 4 0, L_000001f799a67340;  1 drivers
v000001f799a63dc0_0 .net *"_ivl_190", 31 0, L_000001f799ac21d0;  1 drivers
v000001f799a64e00_0 .net *"_ivl_194", 31 0, L_000001f799ac2450;  1 drivers
L_000001f799a69a18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a63fa0_0 .net *"_ivl_197", 25 0, L_000001f799a69a18;  1 drivers
L_000001f799a69a60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a64f40_0 .net/2u *"_ivl_198", 31 0, L_000001f799a69a60;  1 drivers
L_000001f799a69088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f799a63e60_0 .net/2u *"_ivl_2", 5 0, L_000001f799a69088;  1 drivers
v000001f799a63f00_0 .net *"_ivl_20", 4 0, L_000001f799a68560;  1 drivers
v000001f799a64680_0 .net *"_ivl_200", 0 0, L_000001f799ac1ff0;  1 drivers
L_000001f799a69aa8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f799a64220_0 .net/2u *"_ivl_202", 5 0, L_000001f799a69aa8;  1 drivers
v000001f799a64040_0 .net *"_ivl_204", 0 0, L_000001f799ac1550;  1 drivers
L_000001f799a69af0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f799a642c0_0 .net/2u *"_ivl_206", 5 0, L_000001f799a69af0;  1 drivers
v000001f799a64ae0_0 .net *"_ivl_208", 0 0, L_000001f799ac1370;  1 drivers
v000001f799a631e0_0 .net *"_ivl_211", 0 0, L_000001f7999759b0;  1 drivers
v000001f799a64360_0 .net *"_ivl_213", 0 0, L_000001f799974c90;  1 drivers
L_000001f799a69b38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f799a64400_0 .net/2u *"_ivl_214", 5 0, L_000001f799a69b38;  1 drivers
v000001f799a64900_0 .net *"_ivl_216", 0 0, L_000001f799ac15f0;  1 drivers
L_000001f799a69b80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f799a644a0_0 .net/2u *"_ivl_218", 31 0, L_000001f799a69b80;  1 drivers
v000001f799a63320_0 .net *"_ivl_220", 31 0, L_000001f799ac1870;  1 drivers
v000001f799a633c0_0 .net *"_ivl_224", 31 0, L_000001f799ac1910;  1 drivers
L_000001f799a69bc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a64540_0 .net *"_ivl_227", 25 0, L_000001f799a69bc8;  1 drivers
L_000001f799a69c10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a64720_0 .net/2u *"_ivl_228", 31 0, L_000001f799a69c10;  1 drivers
v000001f799a645e0_0 .net *"_ivl_230", 0 0, L_000001f799ac2590;  1 drivers
L_000001f799a69c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f799a63460_0 .net/2u *"_ivl_232", 5 0, L_000001f799a69c58;  1 drivers
v000001f799a63820_0 .net *"_ivl_234", 0 0, L_000001f799ac2090;  1 drivers
L_000001f799a69ca0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f799a64cc0_0 .net/2u *"_ivl_236", 5 0, L_000001f799a69ca0;  1 drivers
v000001f799a647c0_0 .net *"_ivl_238", 0 0, L_000001f799ac1c30;  1 drivers
v000001f799a64b80_0 .net *"_ivl_24", 0 0, L_000001f7999750f0;  1 drivers
v000001f799a64ea0_0 .net *"_ivl_241", 0 0, L_000001f799974d00;  1 drivers
v000001f799a63500_0 .net *"_ivl_243", 0 0, L_000001f7999751d0;  1 drivers
L_000001f799a69ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f799a635a0_0 .net/2u *"_ivl_244", 5 0, L_000001f799a69ce8;  1 drivers
v000001f799a63640_0 .net *"_ivl_246", 0 0, L_000001f799ac1d70;  1 drivers
v000001f799a636e0_0 .net *"_ivl_248", 31 0, L_000001f799ac2130;  1 drivers
L_000001f799a691a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f799a63780_0 .net/2u *"_ivl_26", 4 0, L_000001f799a691a8;  1 drivers
v000001f799a65970_0 .net *"_ivl_29", 4 0, L_000001f799a67840;  1 drivers
v000001f799a65470_0 .net *"_ivl_32", 0 0, L_000001f7999754e0;  1 drivers
L_000001f799a691f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f799a65f10_0 .net/2u *"_ivl_34", 4 0, L_000001f799a691f0;  1 drivers
v000001f799a66370_0 .net *"_ivl_37", 4 0, L_000001f799a67660;  1 drivers
v000001f799a66a50_0 .net *"_ivl_40", 0 0, L_000001f799975550;  1 drivers
L_000001f799a69238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a660f0_0 .net/2u *"_ivl_42", 15 0, L_000001f799a69238;  1 drivers
v000001f799a66eb0_0 .net *"_ivl_45", 15 0, L_000001f799a68c40;  1 drivers
v000001f799a65b50_0 .net *"_ivl_48", 0 0, L_000001f799974f30;  1 drivers
v000001f799a65510_0 .net *"_ivl_5", 5 0, L_000001f799a68f60;  1 drivers
L_000001f799a69280 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a66b90_0 .net/2u *"_ivl_50", 36 0, L_000001f799a69280;  1 drivers
L_000001f799a692c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a66190_0 .net/2u *"_ivl_52", 31 0, L_000001f799a692c8;  1 drivers
v000001f799a65150_0 .net *"_ivl_55", 4 0, L_000001f799a67980;  1 drivers
v000001f799a65a10_0 .net *"_ivl_56", 36 0, L_000001f799a67a20;  1 drivers
v000001f799a664b0_0 .net *"_ivl_58", 36 0, L_000001f799a68d80;  1 drivers
v000001f799a667d0_0 .net *"_ivl_62", 0 0, L_000001f799975400;  1 drivers
L_000001f799a69310 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f799a66af0_0 .net/2u *"_ivl_64", 5 0, L_000001f799a69310;  1 drivers
v000001f799a655b0_0 .net *"_ivl_67", 5 0, L_000001f799a677a0;  1 drivers
v000001f799a66410_0 .net *"_ivl_70", 0 0, L_000001f799975a90;  1 drivers
L_000001f799a69358 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a65fb0_0 .net/2u *"_ivl_72", 57 0, L_000001f799a69358;  1 drivers
L_000001f799a693a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f799a65bf0_0 .net/2u *"_ivl_74", 31 0, L_000001f799a693a0;  1 drivers
v000001f799a66730_0 .net *"_ivl_77", 25 0, L_000001f799a67ac0;  1 drivers
v000001f799a65dd0_0 .net *"_ivl_78", 57 0, L_000001f799a68100;  1 drivers
v000001f799a65650_0 .net *"_ivl_8", 0 0, L_000001f799975080;  1 drivers
v000001f799a66050_0 .net *"_ivl_80", 57 0, L_000001f799a67ca0;  1 drivers
L_000001f799a693e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f799a65830_0 .net/2u *"_ivl_84", 31 0, L_000001f799a693e8;  1 drivers
L_000001f799a69430 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f799a66e10_0 .net/2u *"_ivl_88", 5 0, L_000001f799a69430;  1 drivers
v000001f799a669b0_0 .net *"_ivl_90", 0 0, L_000001f799a682e0;  1 drivers
L_000001f799a69478 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f799a656f0_0 .net/2u *"_ivl_92", 5 0, L_000001f799a69478;  1 drivers
v000001f799a66690_0 .net *"_ivl_94", 0 0, L_000001f799a68600;  1 drivers
v000001f799a66f50_0 .net *"_ivl_97", 0 0, L_000001f799975470;  1 drivers
v000001f799a66c30_0 .net *"_ivl_98", 47 0, L_000001f799a68740;  1 drivers
v000001f799a65790_0 .net "adderResult", 31 0, L_000001f799ac1eb0;  1 drivers
v000001f799a66870_0 .net "address", 31 0, L_000001f799a681a0;  1 drivers
v000001f799a66550_0 .net "clk", 0 0, L_000001f799975160;  alias, 1 drivers
v000001f799a66230_0 .var "cycles_consumed", 31 0;
o000001f799a11888 .functor BUFZ 1, C4<z>; HiZ drive
v000001f799a651f0_0 .net "excep_flag", 0 0, o000001f799a11888;  0 drivers
v000001f799a65330_0 .net "extImm", 31 0, L_000001f799ac1f50;  1 drivers
v000001f799a653d0_0 .net "funct", 5 0, L_000001f799a687e0;  1 drivers
v000001f799a65ab0_0 .net "hlt", 0 0, v000001f79996ad50_0;  1 drivers
v000001f799a658d0_0 .net "imm", 15 0, L_000001f799a68060;  1 drivers
v000001f799a66cd0_0 .net "immediate", 31 0, L_000001f799ac24f0;  1 drivers
v000001f799a665f0_0 .net "input_clk", 0 0, v000001f799a689c0_0;  1 drivers
v000001f799a66910_0 .net "instruction", 31 0, L_000001f799ac2950;  1 drivers
v000001f799a662d0_0 .net "memoryReadData", 31 0, v000001f799a5c4d0_0;  1 drivers
v000001f799a65c90_0 .net "nextPC", 31 0, L_000001f799ac1b90;  1 drivers
v000001f799a66d70_0 .net "opcode", 5 0, L_000001f799a68ce0;  1 drivers
v000001f799a65e70_0 .net "rd", 4 0, L_000001f799a673e0;  1 drivers
v000001f799a65d30_0 .net "readData1", 31 0, L_000001f799974bb0;  1 drivers
v000001f799a650b0_0 .net "readData1_w", 31 0, L_000001f799ac4ab0;  1 drivers
v000001f799a65290_0 .net "readData2", 31 0, L_000001f799975630;  1 drivers
v000001f799a68920_0 .net "regs0", 31 0, L_000001f799974d70;  alias, 1 drivers
v000001f799a670c0_0 .net "regs1", 31 0, L_000001f7999756a0;  alias, 1 drivers
v000001f799a67f20_0 .net "regs2", 31 0, L_000001f799975390;  alias, 1 drivers
v000001f799a68420_0 .net "regs3", 31 0, L_000001f799975710;  alias, 1 drivers
v000001f799a67b60_0 .net "regs4", 31 0, L_000001f7999757f0;  alias, 1 drivers
v000001f799a67200_0 .net "regs5", 31 0, L_000001f799975860;  alias, 1 drivers
v000001f799a68880_0 .net "rs", 4 0, L_000001f799a675c0;  1 drivers
v000001f799a67c00_0 .net "rst", 0 0, v000001f799a67160_0;  1 drivers
v000001f799a67fc0_0 .net "rt", 4 0, L_000001f799a68ba0;  1 drivers
v000001f799a67d40_0 .net "shamt", 31 0, L_000001f799a67700;  1 drivers
v000001f799a684c0_0 .net "wire_instruction", 31 0, L_000001f799974e50;  1 drivers
v000001f799a67de0_0 .net "writeData", 31 0, L_000001f799ac3bb0;  1 drivers
v000001f799a678e0_0 .net "zero", 0 0, L_000001f799ac3ed0;  1 drivers
L_000001f799a68f60 .part L_000001f799ac2950, 26, 6;
L_000001f799a68ce0 .functor MUXZ 6, L_000001f799a68f60, L_000001f799a69088, L_000001f799975320, C4<>;
L_000001f799a68ec0 .cmp/eq 6, L_000001f799a68ce0, L_000001f799a69118;
L_000001f799a67340 .part L_000001f799ac2950, 11, 5;
L_000001f799a68560 .functor MUXZ 5, L_000001f799a67340, L_000001f799a69160, L_000001f799a68ec0, C4<>;
L_000001f799a673e0 .functor MUXZ 5, L_000001f799a68560, L_000001f799a690d0, L_000001f799975080, C4<>;
L_000001f799a67840 .part L_000001f799ac2950, 21, 5;
L_000001f799a675c0 .functor MUXZ 5, L_000001f799a67840, L_000001f799a691a8, L_000001f7999750f0, C4<>;
L_000001f799a67660 .part L_000001f799ac2950, 16, 5;
L_000001f799a68ba0 .functor MUXZ 5, L_000001f799a67660, L_000001f799a691f0, L_000001f7999754e0, C4<>;
L_000001f799a68c40 .part L_000001f799ac2950, 0, 16;
L_000001f799a68060 .functor MUXZ 16, L_000001f799a68c40, L_000001f799a69238, L_000001f799975550, C4<>;
L_000001f799a67980 .part L_000001f799ac2950, 6, 5;
L_000001f799a67a20 .concat [ 5 32 0 0], L_000001f799a67980, L_000001f799a692c8;
L_000001f799a68d80 .functor MUXZ 37, L_000001f799a67a20, L_000001f799a69280, L_000001f799974f30, C4<>;
L_000001f799a67700 .part L_000001f799a68d80, 0, 32;
L_000001f799a677a0 .part L_000001f799ac2950, 0, 6;
L_000001f799a687e0 .functor MUXZ 6, L_000001f799a677a0, L_000001f799a69310, L_000001f799975400, C4<>;
L_000001f799a67ac0 .part L_000001f799ac2950, 0, 26;
L_000001f799a68100 .concat [ 26 32 0 0], L_000001f799a67ac0, L_000001f799a693a0;
L_000001f799a67ca0 .functor MUXZ 58, L_000001f799a68100, L_000001f799a69358, L_000001f799975a90, C4<>;
L_000001f799a681a0 .part L_000001f799a67ca0, 0, 32;
L_000001f799a68240 .arith/sum 32, v000001f799a5d830_0, L_000001f799a693e8;
L_000001f799a682e0 .cmp/eq 6, L_000001f799a68ce0, L_000001f799a69430;
L_000001f799a68600 .cmp/eq 6, L_000001f799a68ce0, L_000001f799a69478;
L_000001f799a68740 .concat [ 32 16 0 0], L_000001f799a681a0, L_000001f799a694c0;
L_000001f799ac26d0 .concat [ 6 26 0 0], L_000001f799a68ce0, L_000001f799a69508;
L_000001f799ac1190 .cmp/eq 32, L_000001f799ac26d0, L_000001f799a69550;
L_000001f799ac2db0 .cmp/eq 6, L_000001f799a687e0, L_000001f799a69598;
L_000001f799ac2a90 .concat [ 32 16 0 0], L_000001f799974bb0, L_000001f799a695e0;
L_000001f799ac1230 .concat [ 32 16 0 0], v000001f799a5d830_0, L_000001f799a69628;
L_000001f799ac2270 .part L_000001f799a68060, 15, 1;
LS_000001f799ac2d10_0_0 .concat [ 1 1 1 1], L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270;
LS_000001f799ac2d10_0_4 .concat [ 1 1 1 1], L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270;
LS_000001f799ac2d10_0_8 .concat [ 1 1 1 1], L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270;
LS_000001f799ac2d10_0_12 .concat [ 1 1 1 1], L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270;
LS_000001f799ac2d10_0_16 .concat [ 1 1 1 1], L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270;
LS_000001f799ac2d10_0_20 .concat [ 1 1 1 1], L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270;
LS_000001f799ac2d10_0_24 .concat [ 1 1 1 1], L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270;
LS_000001f799ac2d10_0_28 .concat [ 1 1 1 1], L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270, L_000001f799ac2270;
LS_000001f799ac2d10_1_0 .concat [ 4 4 4 4], LS_000001f799ac2d10_0_0, LS_000001f799ac2d10_0_4, LS_000001f799ac2d10_0_8, LS_000001f799ac2d10_0_12;
LS_000001f799ac2d10_1_4 .concat [ 4 4 4 4], LS_000001f799ac2d10_0_16, LS_000001f799ac2d10_0_20, LS_000001f799ac2d10_0_24, LS_000001f799ac2d10_0_28;
L_000001f799ac2d10 .concat [ 16 16 0 0], LS_000001f799ac2d10_1_0, LS_000001f799ac2d10_1_4;
L_000001f799ac2770 .concat [ 16 32 0 0], L_000001f799a68060, L_000001f799ac2d10;
L_000001f799ac19b0 .arith/sum 48, L_000001f799ac1230, L_000001f799ac2770;
L_000001f799ac2e50 .functor MUXZ 48, L_000001f799ac19b0, L_000001f799ac2a90, L_000001f7999755c0, C4<>;
L_000001f799ac1e10 .functor MUXZ 48, L_000001f799ac2e50, L_000001f799a68740, L_000001f799975470, C4<>;
L_000001f799ac1eb0 .part L_000001f799ac1e10, 0, 32;
L_000001f799ac1af0 .cmp/eq 2, v000001f79999cd20_0, L_000001f799a69670;
L_000001f799ac29f0 .cmp/eq 2, v000001f79999cd20_0, L_000001f799a696b8;
L_000001f799ac1a50 .cmp/eq 2, v000001f79999cd20_0, L_000001f799a69700;
L_000001f799ac2310 .functor MUXZ 32, L_000001f799a69790, L_000001f799a69748, L_000001f799ac1a50, C4<>;
L_000001f799ac2ef0 .functor MUXZ 32, L_000001f799ac2310, L_000001f799ac1eb0, L_000001f799ac29f0, C4<>;
L_000001f799ac1b90 .functor MUXZ 32, L_000001f799ac2ef0, L_000001f799a68240, L_000001f799ac1af0, C4<>;
L_000001f799ac2950 .functor MUXZ 32, L_000001f799974e50, L_000001f799a69820, L_000001f799974ec0, C4<>;
L_000001f799ac2b30 .cmp/eq 6, L_000001f799a68ce0, L_000001f799a698f8;
L_000001f799ac2810 .cmp/eq 6, L_000001f799a68ce0, L_000001f799a69940;
L_000001f799ac2bd0 .cmp/eq 6, L_000001f799a68ce0, L_000001f799a69988;
L_000001f799ac2630 .concat [ 16 16 0 0], L_000001f799a68060, L_000001f799a699d0;
L_000001f799ac1410 .part L_000001f799a68060, 15, 1;
LS_000001f799ac1690_0_0 .concat [ 1 1 1 1], L_000001f799ac1410, L_000001f799ac1410, L_000001f799ac1410, L_000001f799ac1410;
LS_000001f799ac1690_0_4 .concat [ 1 1 1 1], L_000001f799ac1410, L_000001f799ac1410, L_000001f799ac1410, L_000001f799ac1410;
LS_000001f799ac1690_0_8 .concat [ 1 1 1 1], L_000001f799ac1410, L_000001f799ac1410, L_000001f799ac1410, L_000001f799ac1410;
LS_000001f799ac1690_0_12 .concat [ 1 1 1 1], L_000001f799ac1410, L_000001f799ac1410, L_000001f799ac1410, L_000001f799ac1410;
L_000001f799ac1690 .concat [ 4 4 4 4], LS_000001f799ac1690_0_0, LS_000001f799ac1690_0_4, LS_000001f799ac1690_0_8, LS_000001f799ac1690_0_12;
L_000001f799ac21d0 .concat [ 16 16 0 0], L_000001f799a68060, L_000001f799ac1690;
L_000001f799ac1f50 .functor MUXZ 32, L_000001f799ac21d0, L_000001f799ac2630, L_000001f799974c20, C4<>;
L_000001f799ac2450 .concat [ 6 26 0 0], L_000001f799a68ce0, L_000001f799a69a18;
L_000001f799ac1ff0 .cmp/eq 32, L_000001f799ac2450, L_000001f799a69a60;
L_000001f799ac1550 .cmp/eq 6, L_000001f799a687e0, L_000001f799a69aa8;
L_000001f799ac1370 .cmp/eq 6, L_000001f799a687e0, L_000001f799a69af0;
L_000001f799ac15f0 .cmp/eq 6, L_000001f799a68ce0, L_000001f799a69b38;
L_000001f799ac1870 .functor MUXZ 32, L_000001f799ac1f50, L_000001f799a69b80, L_000001f799ac15f0, C4<>;
L_000001f799ac24f0 .functor MUXZ 32, L_000001f799ac1870, L_000001f799a67700, L_000001f799974c90, C4<>;
L_000001f799ac1910 .concat [ 6 26 0 0], L_000001f799a68ce0, L_000001f799a69bc8;
L_000001f799ac2590 .cmp/eq 32, L_000001f799ac1910, L_000001f799a69c10;
L_000001f799ac2090 .cmp/eq 6, L_000001f799a687e0, L_000001f799a69c58;
L_000001f799ac1c30 .cmp/eq 6, L_000001f799a687e0, L_000001f799a69ca0;
L_000001f799ac1d70 .cmp/eq 6, L_000001f799a68ce0, L_000001f799a69ce8;
L_000001f799ac2130 .functor MUXZ 32, L_000001f799974bb0, v000001f799a5d830_0, L_000001f799ac1d70, C4<>;
L_000001f799ac4ab0 .functor MUXZ 32, L_000001f799ac2130, L_000001f799975630, L_000001f7999751d0, C4<>;
S_000001f799900b80 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001f799986c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f7999793d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f799974de0 .functor NOT 1, v000001f79996b9d0_0, C4<0>, C4<0>, C4<0>;
v000001f79996b6b0_0 .net *"_ivl_0", 0 0, L_000001f799974de0;  1 drivers
v000001f79996bed0_0 .net "in1", 31 0, L_000001f799975630;  alias, 1 drivers
v000001f79996acb0_0 .net "in2", 31 0, L_000001f799ac24f0;  alias, 1 drivers
v000001f79996c3d0_0 .net "out", 31 0, L_000001f799ac28b0;  alias, 1 drivers
v000001f79996b070_0 .net "s", 0 0, v000001f79996b9d0_0;  alias, 1 drivers
L_000001f799ac28b0 .functor MUXZ 32, L_000001f799ac24f0, L_000001f799975630, L_000001f799974de0, C4<>;
S_000001f799900d10 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001f799986c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f79999b450 .param/l "RType" 0 4 2, C4<000000>;
P_000001f79999b488 .param/l "add" 0 4 5, C4<100000>;
P_000001f79999b4c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f79999b4f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f79999b530 .param/l "and_" 0 4 5, C4<100100>;
P_000001f79999b568 .param/l "andi" 0 4 8, C4<001100>;
P_000001f79999b5a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f79999b5d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f79999b610 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f79999b648 .param/l "j" 0 4 12, C4<000010>;
P_000001f79999b680 .param/l "jal" 0 4 12, C4<000011>;
P_000001f79999b6b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f79999b6f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f79999b728 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f79999b760 .param/l "or_" 0 4 5, C4<100101>;
P_000001f79999b798 .param/l "ori" 0 4 8, C4<001101>;
P_000001f79999b7d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f79999b808 .param/l "sll" 0 4 6, C4<000000>;
P_000001f79999b840 .param/l "slt" 0 4 5, C4<101010>;
P_000001f79999b878 .param/l "slti" 0 4 8, C4<101010>;
P_000001f79999b8b0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f79999b8e8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f79999b920 .param/l "subu" 0 4 5, C4<100011>;
P_000001f79999b958 .param/l "sw" 0 4 8, C4<101011>;
P_000001f79999b990 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f79999b9c8 .param/l "xori" 0 4 8, C4<001110>;
v000001f79996b930_0 .var "ALUOp", 3 0;
v000001f79996b9d0_0 .var "ALUSrc", 0 0;
v000001f79996ba70_0 .var "MemReadEn", 0 0;
v000001f79996c510_0 .var "MemWriteEn", 0 0;
v000001f79996c5b0_0 .var "MemtoReg", 0 0;
v000001f79996c1f0_0 .var "RegDst", 0 0;
v000001f79996c830_0 .var "RegWriteEn", 0 0;
v000001f79996c330_0 .net "funct", 5 0, L_000001f799a687e0;  alias, 1 drivers
v000001f79996ad50_0 .var "hlt", 0 0;
v000001f79996bf70_0 .net "opcode", 5 0, L_000001f799a68ce0;  alias, 1 drivers
v000001f79996af30_0 .net "rst", 0 0, v000001f799a67160_0;  alias, 1 drivers
E_000001f799979150 .event anyedge, v000001f79996af30_0, v000001f79996bf70_0, v000001f79996c330_0;
S_000001f79991a350 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001f799986c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001f799974e50 .functor BUFZ 32, L_000001f799ac2f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f79996b110 .array "InstMem", 0 1023, 31 0;
v000001f79996bbb0_0 .net *"_ivl_0", 31 0, L_000001f799ac2f90;  1 drivers
v000001f79996c010_0 .net *"_ivl_3", 9 0, L_000001f799ac23b0;  1 drivers
v000001f79996b1b0_0 .net *"_ivl_4", 11 0, L_000001f799ac1730;  1 drivers
L_000001f799a697d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f79996c0b0_0 .net *"_ivl_7", 1 0, L_000001f799a697d8;  1 drivers
v000001f79996b2f0_0 .net "address", 31 0, v000001f799a5d830_0;  alias, 1 drivers
v000001f79996c470_0 .var/i "i", 31 0;
v000001f79996c650_0 .net "q", 31 0, L_000001f799974e50;  alias, 1 drivers
L_000001f799ac2f90 .array/port v000001f79996b110, L_000001f799ac1730;
L_000001f799ac23b0 .part v000001f799a5d830_0, 0, 10;
L_000001f799ac1730 .concat [ 10 2 0 0], L_000001f799ac23b0, L_000001f799a697d8;
S_000001f79991a4e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001f799986c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001f799974bb0 .functor BUFZ 32, L_000001f799ac10f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f799975630 .functor BUFZ 32, L_000001f799ac17d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f79999c960_1 .array/port v000001f79999c960, 1;
L_000001f799974d70 .functor BUFZ 32, v000001f79999c960_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f79999c960_2 .array/port v000001f79999c960, 2;
L_000001f7999756a0 .functor BUFZ 32, v000001f79999c960_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f79999c960_3 .array/port v000001f79999c960, 3;
L_000001f799975390 .functor BUFZ 32, v000001f79999c960_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f79999c960_4 .array/port v000001f79999c960, 4;
L_000001f799975710 .functor BUFZ 32, v000001f79999c960_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f79999c960_5 .array/port v000001f79999c960, 5;
L_000001f7999757f0 .functor BUFZ 32, v000001f79999c960_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f79999c960_6 .array/port v000001f79999c960, 6;
L_000001f799975860 .functor BUFZ 32, v000001f79999c960_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f799948430_0 .net *"_ivl_0", 31 0, L_000001f799ac10f0;  1 drivers
v000001f79999ba60_0 .net *"_ivl_10", 6 0, L_000001f799ac12d0;  1 drivers
L_000001f799a698b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f79999c320_0 .net *"_ivl_13", 1 0, L_000001f799a698b0;  1 drivers
v000001f79999bf60_0 .net *"_ivl_2", 6 0, L_000001f799ac2c70;  1 drivers
L_000001f799a69868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f79999d720_0 .net *"_ivl_5", 1 0, L_000001f799a69868;  1 drivers
v000001f79999d4a0_0 .net *"_ivl_8", 31 0, L_000001f799ac17d0;  1 drivers
v000001f79999c280_0 .net "clk", 0 0, L_000001f799975160;  alias, 1 drivers
v000001f79999caa0_0 .var/i "i", 31 0;
v000001f79999be20_0 .net "readData1", 31 0, L_000001f799974bb0;  alias, 1 drivers
v000001f79999cf00_0 .net "readData2", 31 0, L_000001f799975630;  alias, 1 drivers
v000001f79999c460_0 .net "readRegister1", 4 0, L_000001f799a675c0;  alias, 1 drivers
v000001f79999c8c0_0 .net "readRegister2", 4 0, L_000001f799a68ba0;  alias, 1 drivers
v000001f79999c960 .array "registers", 31 0, 31 0;
v000001f79999bb00_0 .net "regs0", 31 0, L_000001f799974d70;  alias, 1 drivers
v000001f79999cfa0_0 .net "regs1", 31 0, L_000001f7999756a0;  alias, 1 drivers
v000001f79999d040_0 .net "regs2", 31 0, L_000001f799975390;  alias, 1 drivers
v000001f79999d360_0 .net "regs3", 31 0, L_000001f799975710;  alias, 1 drivers
v000001f79999d540_0 .net "regs4", 31 0, L_000001f7999757f0;  alias, 1 drivers
v000001f79999d7c0_0 .net "regs5", 31 0, L_000001f799975860;  alias, 1 drivers
v000001f79999d860_0 .net "rst", 0 0, v000001f799a67160_0;  alias, 1 drivers
v000001f79999d900_0 .net "we", 0 0, v000001f79996c830_0;  alias, 1 drivers
v000001f79999c1e0_0 .net "writeData", 31 0, L_000001f799ac3bb0;  alias, 1 drivers
v000001f79999bba0_0 .net "writeRegister", 4 0, L_000001f799ac14b0;  alias, 1 drivers
E_000001f799979b50/0 .event negedge, v000001f79996af30_0;
E_000001f799979b50/1 .event posedge, v000001f79999c280_0;
E_000001f799979b50 .event/or E_000001f799979b50/0, E_000001f799979b50/1;
L_000001f799ac10f0 .array/port v000001f79999c960, L_000001f799ac2c70;
L_000001f799ac2c70 .concat [ 5 2 0 0], L_000001f799a675c0, L_000001f799a69868;
L_000001f799ac17d0 .array/port v000001f79999c960, L_000001f799ac12d0;
L_000001f799ac12d0 .concat [ 5 2 0 0], L_000001f799a68ba0, L_000001f799a698b0;
S_000001f799900240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001f79991a4e0;
 .timescale 0 0;
v000001f799947490_0 .var/i "i", 31 0;
S_000001f7999003d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001f799986c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f799979490 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f799975240 .functor NOT 1, v000001f79996c1f0_0, C4<0>, C4<0>, C4<0>;
v000001f79999c6e0_0 .net *"_ivl_0", 0 0, L_000001f799975240;  1 drivers
v000001f79999bec0_0 .net "in1", 4 0, L_000001f799a68ba0;  alias, 1 drivers
v000001f79999d0e0_0 .net "in2", 4 0, L_000001f799a673e0;  alias, 1 drivers
v000001f79999bce0_0 .net "out", 4 0, L_000001f799ac14b0;  alias, 1 drivers
v000001f79999c5a0_0 .net "s", 0 0, v000001f79996c1f0_0;  alias, 1 drivers
L_000001f799ac14b0 .functor MUXZ 5, L_000001f799a673e0, L_000001f799a68ba0, L_000001f799975240, C4<>;
S_000001f799932980 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001f799986c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f799979990 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f799936bc0 .functor NOT 1, v000001f79996c5b0_0, C4<0>, C4<0>, C4<0>;
v000001f79999d180_0 .net *"_ivl_0", 0 0, L_000001f799936bc0;  1 drivers
v000001f79999cdc0_0 .net "in1", 31 0, v000001f79999cc80_0;  alias, 1 drivers
v000001f79999bc40_0 .net "in2", 31 0, v000001f799a5c4d0_0;  alias, 1 drivers
v000001f79999cb40_0 .net "out", 31 0, L_000001f799ac3bb0;  alias, 1 drivers
v000001f79999c3c0_0 .net "s", 0 0, v000001f79996c5b0_0;  alias, 1 drivers
L_000001f799ac3bb0 .functor MUXZ 32, v000001f799a5c4d0_0, v000001f79999cc80_0, L_000001f799936bc0, C4<>;
S_000001f799932b10 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001f799986c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f7998e6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f7998e6b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001f7998e6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f7998e6b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001f7998e6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f7998e6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f7998e6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f7998e6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f7998e6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f7998e6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f7998e6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f7998e6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f799a69d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f79999bd80_0 .net/2u *"_ivl_0", 31 0, L_000001f799a69d30;  1 drivers
v000001f79999ce60_0 .net "opSel", 3 0, v000001f79996b930_0;  alias, 1 drivers
v000001f79999ca00_0 .net "operand1", 31 0, L_000001f799ac4ab0;  alias, 1 drivers
v000001f79999cbe0_0 .net "operand2", 31 0, L_000001f799ac28b0;  alias, 1 drivers
v000001f79999cc80_0 .var "result", 31 0;
v000001f79999c000_0 .net "zero", 0 0, L_000001f799ac3ed0;  alias, 1 drivers
E_000001f799978d50 .event anyedge, v000001f79996b930_0, v000001f79999ca00_0, v000001f79996c3d0_0;
L_000001f799ac3ed0 .cmp/eq 32, v000001f79999cc80_0, L_000001f799a69d30;
S_000001f7998e6da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001f799986c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001f79999da20 .param/l "RType" 0 4 2, C4<000000>;
P_000001f79999da58 .param/l "add" 0 4 5, C4<100000>;
P_000001f79999da90 .param/l "addi" 0 4 8, C4<001000>;
P_000001f79999dac8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f79999db00 .param/l "and_" 0 4 5, C4<100100>;
P_000001f79999db38 .param/l "andi" 0 4 8, C4<001100>;
P_000001f79999db70 .param/l "beq" 0 4 10, C4<000100>;
P_000001f79999dba8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f79999dbe0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f79999dc18 .param/l "j" 0 4 12, C4<000010>;
P_000001f79999dc50 .param/l "jal" 0 4 12, C4<000011>;
P_000001f79999dc88 .param/l "jr" 0 4 6, C4<001000>;
P_000001f79999dcc0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f79999dcf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f79999dd30 .param/l "or_" 0 4 5, C4<100101>;
P_000001f79999dd68 .param/l "ori" 0 4 8, C4<001101>;
P_000001f79999dda0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f79999ddd8 .param/l "sll" 0 4 6, C4<000000>;
P_000001f79999de10 .param/l "slt" 0 4 5, C4<101010>;
P_000001f79999de48 .param/l "slti" 0 4 8, C4<101010>;
P_000001f79999de80 .param/l "srl" 0 4 6, C4<000010>;
P_000001f79999deb8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f79999def0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f79999df28 .param/l "sw" 0 4 8, C4<101011>;
P_000001f79999df60 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f79999df98 .param/l "xori" 0 4 8, C4<001110>;
v000001f79999cd20_0 .var "PCsrc", 1 0;
v000001f79999d220_0 .net "excep_flag", 0 0, o000001f799a11888;  alias, 0 drivers
v000001f79999c140_0 .net "funct", 5 0, L_000001f799a687e0;  alias, 1 drivers
v000001f79999d2c0_0 .net "opcode", 5 0, L_000001f799a68ce0;  alias, 1 drivers
v000001f79999d400_0 .net "operand1", 31 0, L_000001f799974bb0;  alias, 1 drivers
v000001f79999d5e0_0 .net "operand2", 31 0, L_000001f799ac28b0;  alias, 1 drivers
v000001f79999d680_0 .net "rst", 0 0, v000001f799a67160_0;  alias, 1 drivers
E_000001f799978c10/0 .event anyedge, v000001f79996af30_0, v000001f79999d220_0, v000001f79996bf70_0, v000001f79999be20_0;
E_000001f799978c10/1 .event anyedge, v000001f79996c3d0_0, v000001f79996c330_0;
E_000001f799978c10 .event/or E_000001f799978c10/0, E_000001f799978c10/1;
S_000001f7999195c0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001f799986c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f79999c0a0 .array "DataMem", 0 1023, 31 0;
v000001f79999c500_0 .net "address", 31 0, v000001f79999cc80_0;  alias, 1 drivers
v000001f79999c640_0 .net "clock", 0 0, L_000001f799975160;  alias, 1 drivers
v000001f79999c780_0 .net "data", 31 0, L_000001f799975630;  alias, 1 drivers
v000001f79999c820_0 .var/i "i", 31 0;
v000001f799a5c4d0_0 .var "q", 31 0;
v000001f799a5dc90_0 .net "rden", 0 0, v000001f79996ba70_0;  alias, 1 drivers
v000001f799a5db50_0 .net "wren", 0 0, v000001f79996c510_0;  alias, 1 drivers
E_000001f799979850 .event negedge, v000001f79999c280_0;
S_000001f799919750 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001f799986c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f799978d90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f799a5d6f0_0 .net "PCin", 31 0, L_000001f799ac1b90;  alias, 1 drivers
v000001f799a5d830_0 .var "PCout", 31 0;
v000001f799a5cc50_0 .net "clk", 0 0, L_000001f799975160;  alias, 1 drivers
v000001f799a5c070_0 .net "rst", 0 0, v000001f799a67160_0;  alias, 1 drivers
    .scope S_000001f7998e6da0;
T_0 ;
    %wait E_000001f799978c10;
    %load/vec4 v000001f79999d680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f79999cd20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f79999d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f79999cd20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f79999d2c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001f79999d400_0;
    %load/vec4 v000001f79999d5e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001f79999d2c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001f79999d400_0;
    %load/vec4 v000001f79999d5e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001f79999d2c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001f79999d2c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001f79999d2c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001f79999c140_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f79999cd20_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f79999cd20_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f799919750;
T_1 ;
    %wait E_000001f799979b50;
    %load/vec4 v000001f799a5c070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f799a5d830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f799a5d6f0_0;
    %assign/vec4 v000001f799a5d830_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f79991a350;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f79996c470_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f79996c470_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f79996c470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %load/vec4 v000001f79996c470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f79996c470_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79996b110, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f799900d10;
T_3 ;
    %wait E_000001f799979150;
    %load/vec4 v000001f79996af30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f79996ad50_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f79996c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f79996c510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f79996c5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f79996ba70_0, 0;
    %assign/vec4 v000001f79996c1f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f79996ad50_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f79996b930_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f79996b9d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f79996c830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f79996c510_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f79996c5b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f79996ba70_0, 0, 1;
    %store/vec4 v000001f79996c1f0_0, 0, 1;
    %load/vec4 v000001f79996bf70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996ad50_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c830_0, 0;
    %load/vec4 v000001f79996c330_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f79996c1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996ba70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c5b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996c510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f79996b9d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f79996b930_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f79991a4e0;
T_4 ;
    %wait E_000001f799979b50;
    %fork t_1, S_000001f799900240;
    %jmp t_0;
    .scope S_000001f799900240;
t_1 ;
    %load/vec4 v000001f79999d860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f799947490_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f799947490_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f799947490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79999c960, 0, 4;
    %load/vec4 v000001f799947490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f799947490_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f79999d900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f79999c1e0_0;
    %load/vec4 v000001f79999bba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79999c960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79999c960, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f79991a4e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f79991a4e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f79999caa0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f79999caa0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f79999caa0_0;
    %ix/getv/s 4, v000001f79999caa0_0;
    %load/vec4a v000001f79999c960, 4;
    %ix/getv/s 4, v000001f79999caa0_0;
    %load/vec4a v000001f79999c960, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f79999caa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f79999caa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f799932b10;
T_6 ;
    %wait E_000001f799978d50;
    %load/vec4 v000001f79999ce60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f79999ca00_0;
    %load/vec4 v000001f79999cbe0_0;
    %add;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f79999ca00_0;
    %load/vec4 v000001f79999cbe0_0;
    %sub;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f79999ca00_0;
    %load/vec4 v000001f79999cbe0_0;
    %and;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f79999ca00_0;
    %load/vec4 v000001f79999cbe0_0;
    %or;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f79999ca00_0;
    %load/vec4 v000001f79999cbe0_0;
    %xor;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f79999ca00_0;
    %load/vec4 v000001f79999cbe0_0;
    %or;
    %inv;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f79999ca00_0;
    %load/vec4 v000001f79999cbe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f79999cbe0_0;
    %load/vec4 v000001f79999ca00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f79999ca00_0;
    %ix/getv 4, v000001f79999cbe0_0;
    %shiftl 4;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f79999ca00_0;
    %ix/getv 4, v000001f79999cbe0_0;
    %shiftr 4;
    %assign/vec4 v000001f79999cc80_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f7999195c0;
T_7 ;
    %wait E_000001f799979850;
    %load/vec4 v000001f799a5dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f79999c500_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f79999c0a0, 4;
    %assign/vec4 v000001f799a5c4d0_0, 0;
T_7.0 ;
    %load/vec4 v000001f799a5db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f79999c780_0;
    %ix/getv 3, v000001f79999c500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f79999c0a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f7999195c0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001f7999195c0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f79999c820_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f79999c820_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f79999c820_0;
    %load/vec4a v000001f79999c0a0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001f79999c820_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f79999c820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f79999c820_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f799986c60;
T_10 ;
    %wait E_000001f799979b50;
    %load/vec4 v000001f799a67c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f799a66230_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f799a66230_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f799a66230_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f799983ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f799a689c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f799a67160_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f799983ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f799a689c0_0;
    %inv;
    %assign/vec4 v000001f799a689c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f799983ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f799a67160_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f799a67160_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001f799a67520_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
