INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/ProjectImproved/Project/BitwiseNOT/BitwiseNOT.srcs/sim_1/new/BitwiseNOTSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BitwiseNOTSim
