# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RED_NEURONAL-v1.srcs/sources_1/new/neurona1.vhd" \
"../../../../RED_NEURONAL-v1.srcs/sources_1/new/neurona2.vhd" \
"../../../../RED_NEURONAL-v1.srcs/sim_1/new/red_neuronal_tb.vhd" \

# Do not sort compile order
nosort
