// SPDX-License-Identifier: GPL-2.0+ OR MIT
/*
 * Spreadtrum Sharkl5 platform system global register file
 *
 * Copyright C 2018, Spreadtrum Communications Inc.
 */

#ifndef __DT_BINDINGS_SPRD_GLB_REGS_H
#define __DT_BINDINGS_SPRD_GLB_REGS_H

#define REG_AON_DBG_APB_APCPU_COMM_CTRL                                                 0x0000
#define REG_AON_DBG_APB_APCPU_PROT_CTRL                                                 0x0004
#define REG_AON_DBG_APB_CSSYS_CFG                                                       0x0008
#define REG_AON_DBG_APB_CR5_PROT_CTRL                                                   0x000c
#define REG_AON_DBG_APB_APCPU_PROT_CTRL_NON_SEC                                         0x0010
#define REG_AON_DBG_APB_CSSYS_CFG_NON_SEC                                               0x0014
#define REG_AON_DBG_APB_CR5_PROT_CTRL_NON_SEC                                           0x0018
#define REG_AON_DBG_APB_DEBUG_BOND_OPTION                                               0x001c
#define REG_PUB_APB_DDR_EB                                                              0x0000
#define REG_PUB_APB_DDR_SOFT_RST                                                        0x0004
#define REG_PUB_APB_DMC_EXT_LPCTRL_CFG                                                  0x31a0
#define REG_PUB_APB_DMC_EXT_LPCTRL_SEQL                                                 0x31a4
#define REG_PUB_APB_DMC_EXT_LPCTRL_SEQH                                                 0x31a8
#define REG_PUB_APB_DMC_EXT_LPCTRL_STEP                                                 0x31ac
#define REG_PUB_APB_QOS_SELECT                                                          0x31b0
#define REG_PUB_APB_DPLL_PRE_DIV_STATUS                                                 0x31c0
#define REG_PUB_APB_DFI_BWMON_TIMER                                                     0x31c4
#define REG_PUB_APB_QOS_SWITCH                                                          0x31c8
#define REG_PUB_APB_PUB_BUS_CK_EB                                                       0x31cc
#define REG_PUB_APB_AXI_LPC_CTRL_3                                                      0x31d0
#define REG_PUB_APB_PUB_INT_CG_EN                                                       0x31d4
#define REG_PUB_APB_TIMER_ENABLE                                                        0x31d8
#define REG_PUB_APB_VOTE_CTRL                                                           0x31e0
#define REG_PUB_APB_VOTE_STATUS                                                         0x31e4
#define REG_PUB_APB_DFS_HW_CTRL3                                                        0x31f0
#define REG_PUB_APB_QOS_FIXED_CTRL0                                                     0x31f4
#define REG_PUB_APB_QOS_FIXED_CTRL1                                                     0x31f8
#define REG_PUB_APB_QOS_FIXED_CTRL2                                                     0x31fc
#define REG_PUB_APB_PUB_AXI_QOS_URGENT_REG_0                                            0x3200
#define REG_PUB_APB_PUB_AXI_QOS_URGENT_REG_1                                            0x3204
#define REG_PUB_APB_PUB_INT_CTRL                                                        0x32f0
#define REG_PUB_APB_DFS_STATUS                                                          0x32f4
#define REG_PUB_APB_DFS_STATUS1                                                         0x32f8
#define REG_PUB_APB_DFS_FC_REQ_DELAY                                                    0x32fc
#define REG_PUB_APB_PUB_LP_GEN_CTRL                                                     0x333c
#define REG_PUB_APB_AXI_LPC_CTRL_0                                                      0x334c
#define REG_PUB_APB_AXI_LPC_CTRL_1                                                      0x3350
#define REG_PUB_APB_AXI_LPC_CTRL_2                                                      0x3354
#define REG_PUB_APB_FENCING_CTRL                                                        0x3358
#define REG_PUB_APB_CP_BASE_ADDR                                                        0x3360
#define REG_PUB_APB_CLK_PUB_DFS_CTRL                                                    0x3364
#define REG_PUB_APB_BIST_CTRL                                                           0x3400
#define REG_PUB_APB_DMC_SOFT_RST_CTRL                                                   0x3404
#define REG_PUB_APB_MC_IDLE_WAIT_CTRL                                                   0x3414
#define REG_PUB_APB_QOS_THRESHOLD_0                                                     0x3418
#define REG_PUB_APB_QOS_THRESHOLD_1                                                     0x341c
#define REG_PUB_APB_DMC_DDR_CLK_CTRL                                                    0x4000
#define REG_PUB_APB_DMC_CLK_INIT_SW_START                                               0x4004
#define REG_PUB_APB_DMC_CLK_STATE                                                       0x4008
#define REG_PUB_APB_DMC_CLK_INIT_CFG                                                    0x400c
#define REG_PUB_APB_DMC_DESKEW_WAIT_CFG                                                 0x4010
#define REG_PUB_APB_DMC_DESKEW_WAIT_CNT0                                                0x4014
#define REG_PUB_APB_DMC_DESKEW_WAIT_CNT1                                                0x4018
#define REG_PUB_APB_DMC_DESKEW_WAIT_CNT2                                                0x401c
#define REG_PUB_APB_DMC_DESKEW_WAIT_CNT3                                                0x4020
#define REG_PUB_APB_DMC_DDL_CTRL                                                        0x402c
#define REG_PUB_APB_DFS_PURE_SW_CTRL                                                    0x4100
#define REG_PUB_APB_DFS_SW_CTRL                                                         0x4104
#define REG_PUB_APB_DFS_SW_CTRL1                                                        0x4108
#define REG_PUB_APB_DFS_SW_CTRL2                                                        0x410c
#define REG_PUB_APB_DFS_SW_CTRL3                                                        0x4110
#define REG_PUB_APB_DFS_HW_CTRL                                                         0x4114
#define REG_PUB_APB_DFS_HW_CTRL1                                                        0x4118
#define REG_PUB_APB_DFS_HW_CTRL2                                                        0x411c
#define REG_PUB_APB_DFS_HW_RATIO_SET0                                                   0x4120
#define REG_PUB_APB_DFS_HW_RATIO_SET1                                                   0x4124
#define REG_PUB_APB_DFS_HW_RATIO_SET2                                                   0x4128
#define REG_PUB_APB_DFS_HW_RATIO_SET3                                                   0x412c
#define REG_PUB_APB_DFS_HW_RATIO_SET4                                                   0x4130
#define REG_PUB_APB_DFS_HW_RATIO_SET5                                                   0x4134
#define REG_PUB_APB_DFS_HW_RATIO_SET6                                                   0x4138
#define REG_PUB_APB_DFS_HW_RATIO_SET7                                                   0x413c
#define REG_PUB_APB_DFS_HW_RATIO_SET8                                                   0x4140
#define REG_PUB_APB_HW_DESKEWPLL_PD_CTRL0                                               0x4144
#define REG_PUB_APB_HW_DESKEWPLL_PD_CTRL1                                               0x4148
#define REG_PUB_APB_VOTE_MASTER_EN                                                      0x4310
#define REG_PUB_APB_VOTE_FSM_CNT                                                        0x4314
#define REG_PUB_APB_THRESHOLD_INC_FREQ_0                                                0x4318
#define REG_PUB_APB_THRESHOLD_INC_FREQ_1                                                0x431c
#define REG_PUB_APB_THRESHOLD_INC_FREQ_2                                                0x4320
#define REG_PUB_APB_THRESHOLD_INC_FREQ_3                                                0x4324
#define REG_PUB_APB_TEST_DSKPLL_BIST_CNT                                                0x4328
#define REG_PUB_APB_PUB_STATUS_MON_CTRL                                                 0x6200
#define REG_PUB_APB_PUB_ST_IDLE_CYC_CNT                                                 0x6204
#define REG_PUB_APB_PUB_ST_WR_CYC_CNT                                                   0x6208
#define REG_PUB_APB_PUB_ST_RD_CYC_CNT                                                   0x620c
#define REG_PUB_APB_PUB_ST_SR_CYC_CNT                                                   0x6210
#define REG_PUB_APB_PUB_ST_LS_CYC_CNT                                                   0x6214
#define REG_PUB_APB_PUB_ST_LS_TIME_CNT                                                  0x6218
#define REG_PUB_APB_PUB_DFS_F0_CYC_CNT                                                  0x621c
#define REG_PUB_APB_PUB_DFS_F1_CYC_CNT                                                  0x6220
#define REG_PUB_APB_PUB_DFS_F2_CYC_CNT                                                  0x6224
#define REG_PUB_APB_PUB_DFS_F3_CYC_CNT                                                  0x6228
#define REG_PUB_APB_PUB_DFS_F4_CYC_CNT                                                  0x622c
#define REG_PUB_APB_PUB_DFS_F5_CYC_CNT                                                  0x6230
#define REG_PUB_APB_PUB_DFS_F6_CYC_CNT                                                  0x6234
#define REG_PUB_APB_PUB_DFS_F7_CYC_CNT                                                  0x6238
#define REG_PUB_APB_PUB_DFS_CNT                                                         0x623c
#define REG_PUB_APB_VOTE_CTRL_DPU                                                       0x6400
#define REG_PUB_APB_VOTE_CTRL_DCAM                                                      0x6404
#define REG_PUB_APB_VOTE_CTRL_PUBCP                                                     0x6408
#define REG_PUB_APB_VOTE_CTRL_WTLCP                                                     0x640c
#define REG_PUB_APB_VOTE_CTRL_WTLCP1                                                    0x6410
#define REG_PUB_APB_VOTE_CTRL_AGCP                                                      0x6414
#define REG_PUB_APB_VOTE_CTRL_SW                                                        0x6418
#define REG_PUB_APB_DFS_GFREE_CTRL                                                      0x6500
#define REG_PUB_APB_DFS_SW_CTRL_APPEND                                                  0x6600
#define REG_PUB_APB_AWURGENT_DBG_CTRL                                                   0x6800
#define REG_PUB_APB_ARURGENT_DBG_CTRL                                                   0x6804
#define REG_PUB_APB_LSLP_SRE_SIM                                                        0x6808
#define REG_PUB_APB_PUB0_DUMMY_REG0                                                     0x8000
#define REG_PUB_APB_PUB0_DUMMY_REG1                                                     0x8004
#define REG_AON_SEC_APB_CHIP_KPRTL_0                                                    0x0000
#define REG_AON_SEC_APB_CHIP_KPRTL_1                                                    0x0004
#define REG_AON_SEC_APB_CHIP_KPRTL_2                                                    0x0008
#define REG_AON_SEC_APB_CHIP_KPRTL_3                                                    0x000c
#define REG_AON_SEC_APB_SEC_EB                                                          0x0010
#define REG_AON_SEC_APB_SEC_SOFT_RST                                                    0x0014
#define REG_AON_SEC_APB_FUNC_DMA_EN                                                     0x0018
#define REG_AON_SEC_APB_AON_SEC_EB                                                      0x001c
#define REG_AON_SEC_APB_SECURE_EFUSE_BOUNDRY                                            0x0020
#define REG_AON_SEC_APB_APCPU_APB_EB                                                    0x0024
#define REG_AON_SEC_APB_APCPU_SOFT_RST                                                  0x0028
#define REG_AON_SEC_APB_APCPU_ANANKE_CLK_CFG                                            0x002c
#define REG_AON_SEC_APB_APCPU_PROMETHEUS_CLK_CFG                                        0x0030
#define REG_AON_SEC_APB_APCPU_BUS_CLK_CFG                                               0x0038
#define REG_AON_SEC_APB_APCPU_TOP_MISC_CLK_CFG                                          0x003c
#define REG_AON_SEC_APB_RVBARADDR0                                                      0x0040
#define REG_AON_SEC_APB_RVBARADDR1                                                      0x0044
#define REG_AON_SEC_APB_RVBARADDR2                                                      0x0048
#define REG_AON_SEC_APB_RVBARADDR3                                                      0x004c
#define REG_AON_SEC_APB_APCPU_CFG_CTRL                                                  0x0060
#define REG_AON_SEC_APB_AON_SEC_APB_RSV_0                                               0x0070
#define REG_AON_SEC_APB_AON_SEC_APB_RSV_1                                               0x0074
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_CTRL0                                        0x0000
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_CTRL1                                        0x0004
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_PLL_CLK_CTRL                                      0x0008
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_PERFOR                                       0x000c
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_CTRL2                                        0x0010
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_RESERVED                                     0x0014
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_BIST_CTRL                                    0x0018
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_ANA_BB_PWR_CTRL                                   0x001c
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_ANA_BB_26M_BUF                                    0x0020
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_ANA_BB_EN_CTRL                                    0x0024
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_ANALOG_TEST                                       0x0028
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_AAPC_CTRL1                                        0x002c
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_AAPC_CTRL2                                        0x0030
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_ANA_BB_RSVD                                       0x0034
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_RTC100M_CTRL                                      0x0038
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_TEST_CLK_CTRL                                     0x003c
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_BB_TOP_TEST_0                                     0x0040
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_BB_TOP_TEST_1                                     0x0044
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_ISPPLL_CTRL0                                      0x0048
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_REG_SEL_CFG_0                                     0x004c
#define REG_ANLG_PHY_G3_ANALOG_BB_TOP_REG_SEL_CFG_1                                     0x0050
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CTRL0                                        0x0054
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CTRL1                                        0x0058
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CTRL2                                        0x005c
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CTRL3                                        0x0060
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CTRL4                                        0x0064
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CTRL5                                        0x0068
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CTRL6                                        0x006c
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CTRL7                                        0x0070
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CTRL8                                        0x0074
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_ANANKE_BIG_DVFS_INDEX0                             0x0078
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_ANANKE_BIG_DVFS_INDEX1                             0x007c
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_ANANKE_BIG_DVFS_INDEX2                             0x0080
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_ANANKE_BIG_DVFS_INDEX3                             0x0084
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_ANANKE_BIG_DVFS_INDEX4                             0x0088
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_ANANKE_BIG_DVFS_INDEX5                             0x008c
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_ANANKE_BIG_DVFS_INDEX6                             0x0090
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_ANANKE_BIG_DVFS_INDEX7                             0x0094
#define REG_ANLG_PHY_G3_ANALOG_MPLL0_REG_SEL_CFG_0                                      0x0098
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CTRL0                                        0x009c
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CTRL1                                        0x00a0
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CTRL2                                        0x00a4
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CTRL3                                        0x00a8
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CTRL4                                        0x00ac
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CTRL5                                        0x00b0
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CTRL6                                        0x00b4
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CTRL7                                        0x00b8
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_SCU_DVFS_INDEX0                                    0x00bc
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_SCU_DVFS_INDEX1                                    0x00c0
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_SCU_DVFS_INDEX2                                    0x00c4
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_SCU_DVFS_INDEX3                                    0x00c8
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_SCU_DVFS_INDEX4                                    0x00cc
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_SCU_DVFS_INDEX5                                    0x00d0
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_SCU_DVFS_INDEX6                                    0x00d4
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_SCU_DVFS_INDEX7                                    0x00d8
#define REG_ANLG_PHY_G3_ANALOG_MPLL2_REG_SEL_CFG_0                                      0x00dc
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2L_CLKLANE_STATE                     0x0000
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2L_STATE0                            0x0004
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2L_STATE1                            0x0008
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2L_CTRL                              0x000c
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CTRL_CSI_2L                              0x0010
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_MIPI_PHY_BIST_TEST                       0x0014
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_SW_CTRL                              0x0018
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_DUMY_CTRL                            0x001c
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2L_ISO_SW                            0x0020
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2L_SKEW_CTL                          0x0024
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_REG_SEL_CFG_0                            0x0028
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CLKLANE_STATE_M               0x002c
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_STATE_M                       0x0030
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CTRL_M                        0x0034
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CTRL_CSI_2P2L                          0x0038
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CLKLANE_STATE_S               0x003c
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_STATE_S                       0x0040
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CTRL_S                        0x0044
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_RSVD                          0x0048
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXCLKLANE_DB                  0x004c
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_0_DB                   0x0050
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_1_DB                   0x0054
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_2_DB                   0x0058
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_3_DB                   0x005c
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATAESC_DB                  0x0060
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_STATE_RX_DB                   0x0064
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_DSI_RX_MISC_CTL_1             0x0068
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_DSI_RX_MISC_CTL_2             0x006c
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_DATALANE_CTRL_DB              0x0070
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_ERR_DB                        0x0074
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CTRL_DB                       0x0078
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TEST_DB                       0x007c
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_SKEW                          0x0080
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2L_ISO_SW                          0x0084
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_ATE_TEST                      0x0088
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_REG_SEL_CFG_0                          0x008c
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_REG_SEL_CFG_1                          0x0090
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_4L_CLKLANE_STATE                     0x0094
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_4L_STATE0                            0x0098
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_4L_STATE1                            0x009c
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_4L_CTRL                              0x00a0
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CTRL_CSI_4L                              0x00a4
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_SW_CTRL                              0x00a8
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_4L_ISO_SW                            0x00ac
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_4L_SKEW_CTL                          0x00b0
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_4L_BIST_TEST                         0x00b4
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_4L_DUMY_CTRL                         0x00b8
#define REG_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_REG_SEL_CFG_0                            0x00bc
#define REG_PUB_QOSC_AHB_QOS_CTRL_EB                                                    0x0000
#define REG_PUB_QOSC_AHB_QOS_CTRL_RESET                                                 0x0004
#define REG_PUB_QOSC_AHB_QOSC_CLK_CTRL                                                  0x0008
#define REG_PUB_QOSC_AHB_QOSC_PORT_ENABLE                                               0x000c
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN                                             0x0010
#define REG_PUB_QOSC_AHB_QOSC_AXURGENT_EN                                               0x0014
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN                                             0x0018
#define REG_PUB_QOSC_AHB_QOSC_CFG                                                       0x001c
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                  0x0020
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                  0x0024
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2                                  0x0028
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3                                  0x002c
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4                                  0x0030
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5                                  0x0034
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6                                  0x0038
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH7                                  0x003c
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                  0x0050
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                  0x0054
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2                                  0x0058
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3                                  0x005c
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4                                  0x0060
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5                                  0x0064
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6                                  0x0068
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH7                                  0x006c
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0                                       0x0080
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1                                       0x0084
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2                                       0x0088
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3                                       0x008c
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4                                       0x0090
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5                                       0x0094
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6                                       0x0098
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH7                                       0x009c
#define REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW0                                         0x00b0
#define REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW1                                         0x00b4
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH0                                        0x00c0
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH1                                        0x00c4
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH2                                        0x00c8
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH3                                        0x00cc
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH4                                        0x00d0
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH5                                        0x00d4
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH6                                        0x00d8
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH7                                        0x00dc
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH8                                        0x00e0
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH9                                        0x00e4
#define REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN                                      0x00f0
#define REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN                                     0x00f4
#define REG_PUB_QOSC_AHB_QOSC_LATMON_AXURGENT_EN                                        0x00f8
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH0                                             0x0100
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH1                                             0x0104
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH2                                             0x0108
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH3                                             0x010c
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH4                                             0x0110
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH5                                             0x0114
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH6                                             0x0118
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH7                                             0x011c
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH8                                             0x0120
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH9                                             0x0124
#define REG_PUB_QOSC_AHB_QOSC_STATUS0                                                   0x0200
#define REG_PUB_QOSC_AHB_QOSC_STATUS1                                                   0x0204
#define REG_PUB_QOSC_AHB_QOSC_STATUS2                                                   0x0208
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH0                                          0x0210
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH1                                          0x0214
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH2                                          0x0218
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH3                                          0x021c
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH4                                          0x0220
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH5                                          0x0224
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH6                                          0x0228
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH7                                          0x022c
#define REG_PUB_QOSC_AHB_QOSC_DBG_MON                                                   0x0280
#define REG_PUB_QOSC_AHB_QOSC_MON_STATUS                                                0x0284
#define REG_PUB_QOSC_AHB_QOSC_MON_STATUS_1                                              0x0288
#define REG_PUB_QOSC_AHB_M1_QOS_CTRL_EB                                                 0x0400
#define REG_PUB_QOSC_AHB_M1_QOS_CTRL_RESET                                              0x0404
#define REG_PUB_QOSC_AHB_M1_QOSC_CLK_CTRL                                               0x0408
#define REG_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE                                            0x040c
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN                                          0x0410
#define REG_PUB_QOSC_AHB_M1_QOSC_AXURGENT_EN                                            0x0414
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN                                          0x0418
#define REG_PUB_QOSC_AHB_M1_QOSC_CFG                                                    0x041c
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0                               0x0420
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1                               0x0424
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0                               0x0430
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1                               0x0434
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0                                    0x0440
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1                                    0x0444
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW0                                      0x0450
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH0                                     0x0460
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH1                                     0x0464
#define REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN                                   0x0470
#define REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN                                  0x0474
#define REG_PUB_QOSC_AHB_M1_QOSC_LATMON_AXURGENT_EN                                     0x0478
#define REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH0                                          0x0480
#define REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH1                                          0x0484
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS0                                                0x0500
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS1                                                0x0504
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS2                                                0x0508
#define REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH0                                       0x0510
#define REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH1                                       0x0514
#define REG_PUB_QOSC_AHB_M2_QOS_CTRL_EB                                                 0x0600
#define REG_PUB_QOSC_AHB_M2_QOS_CTRL_RESET                                              0x0604
#define REG_PUB_QOSC_AHB_M2_QOSC_CLK_CTRL                                               0x0608
#define REG_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE                                            0x060c
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN                                          0x0610
#define REG_PUB_QOSC_AHB_M2_QOSC_AXURGENT_EN                                            0x0614
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN                                          0x0618
#define REG_PUB_QOSC_AHB_M2_QOSC_CFG                                                    0x061c
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0                               0x0620
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1                               0x0624
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0                               0x0630
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1                               0x0634
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0                                    0x0640
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1                                    0x0644
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW0                                      0x0650
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH0                                     0x0660
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH1                                     0x0664
#define REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN                                   0x0670
#define REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN                                  0x0674
#define REG_PUB_QOSC_AHB_M2_QOSC_LATMON_AXURGENT_EN                                     0x0678
#define REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH0                                          0x0680
#define REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH1                                          0x0684
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS0                                                0x0700
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS1                                                0x0704
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS2                                                0x0708
#define REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH0                                       0x0710
#define REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH1                                       0x0714
#define REG_PUB_QOSC_AHB_LATMON_EB                                                      0x0800
#define REG_PUB_QOSC_AHB_LATMON_RESET                                                   0x0804
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM0                                             0x0808
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM0                                               0x080c
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM0                                             0x0810
#define REG_PUB_QOSC_AHB_LATMON_HW_DFS_CFG                                              0x0814
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM1                                             0x0820
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM1                                               0x0824
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM1                                             0x0828
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM2                                             0x0830
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM2                                               0x0834
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM2                                             0x0838
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM3                                             0x0840
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM3                                               0x0844
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM3                                             0x0848
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS0                                             0x0900
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS1                                             0x0904
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS2                                             0x0908
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS3                                             0x090c
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS0                                             0x0910
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS1                                             0x0914
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS2                                             0x0918
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS3                                             0x091c
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS0                                             0x0920
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS1                                             0x0924
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS2                                             0x0928
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS3                                             0x092c
#define REG_PUB_QOSC_AHB_LATMON_LM3_STATUS0                                             0x0930
#define REG_PUB_QOSC_AHB_LATMON_LM3_STATUS1                                             0x0934
#define REG_PUB_QOSC_AHB_LATMON_LM3_STATUS2                                             0x0938
#define REG_PUB_QOSC_AHB_LATMON_LM3_STATUS3                                             0x093c
#define REG_PUB_QOSC_AHB_LATMON_STATUS                                                  0x0940
#define REG_PUB_QOSC_AHB_BWMON_EB                                                       0x0a00
#define REG_PUB_QOSC_AHB_BWMON0_UP_WBW_SET                                              0x0a04
#define REG_PUB_QOSC_AHB_BWMON0_UP_RBW_SET                                              0x0a08
#define REG_PUB_QOSC_AHB_BWMON1_UP_WBW_SET                                              0x0a0c
#define REG_PUB_QOSC_AHB_BWMON1_UP_RBW_SET                                              0x0a10
#define REG_PUB_QOSC_AHB_BWMON2_UP_WBW_SET                                              0x0a14
#define REG_PUB_QOSC_AHB_BWMON2_UP_RBW_SET                                              0x0a18
#define REG_PUB_QOSC_AHB_BWMON_STATUS                                                   0x0a70
#define REG_PUB_QOSC_AHB_BWMON0_WBW_CNT                                                 0x0a80
#define REG_PUB_QOSC_AHB_BWMON0_RBW_CNT                                                 0x0a84
#define REG_PUB_QOSC_AHB_BWMON1_WBW_CNT                                                 0x0a88
#define REG_PUB_QOSC_AHB_BWMON1_RBW_CNT                                                 0x0a8c
#define REG_PUB_QOSC_AHB_BWMON2_WBW_CNT                                                 0x0a90
#define REG_PUB_QOSC_AHB_BWMON2_RBW_CNT                                                 0x0a94
#define REG_PUB_QOSC_AHB_M3_QOS_CTRL_EB                                                 0x0b00
#define REG_PUB_QOSC_AHB_M3_QOS_CTRL_RESET                                              0x0b04
#define REG_PUB_QOSC_AHB_M3_QOSC_CLK_CTRL                                               0x0b08
#define REG_PUB_QOSC_AHB_M3_QOSC_PORT_ENABLE                                            0x0b0c
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNTER_EN                                          0x0b10
#define REG_PUB_QOSC_AHB_M3_QOSC_AXURGENT_EN                                            0x0b14
#define REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_EN                                          0x0b18
#define REG_PUB_QOSC_AHB_M3_QOSC_CFG                                                    0x0b1c
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH0                               0x0b20
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH1                               0x0b24
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH0                               0x0b30
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH1                               0x0b34
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH0                                    0x0b40
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH1                                    0x0b44
#define REG_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW0                                      0x0b50
#define REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_CH0                                     0x0b60
#define REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_CH1                                     0x0b64
#define REG_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_HIGH_EN                                   0x0b70
#define REG_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_ULTRA_EN                                  0x0b74
#define REG_PUB_QOSC_AHB_M3_QOSC_LATMON_AXURGENT_EN                                     0x0b78
#define REG_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_CH0                                          0x0b80
#define REG_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_CH1                                          0x0b84
#define REG_PUB_QOSC_AHB_M3_QOSC_STATUS0                                                0x0c00
#define REG_PUB_QOSC_AHB_M3_QOSC_STATUS1                                                0x0c04
#define REG_PUB_QOSC_AHB_M3_QOSC_STATUS2                                                0x0c08
#define REG_PUB_QOSC_AHB_M3_QOSC_URGENT_COUNT_CH0                                       0x0c10
#define REG_PUB_QOSC_AHB_M3_QOSC_URGENT_COUNT_CH1                                       0x0c14
#define REG_PUB_QOSC_AHB_M4_QOS_CTRL_EB                                                 0x0d00
#define REG_PUB_QOSC_AHB_M4_QOS_CTRL_RESET                                              0x0d04
#define REG_PUB_QOSC_AHB_M4_QOSC_CLK_CTRL                                               0x0d08
#define REG_PUB_QOSC_AHB_M4_QOSC_PORT_ENABLE                                            0x0d0c
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNTER_EN                                          0x0d10
#define REG_PUB_QOSC_AHB_M4_QOSC_AXURGENT_EN                                            0x0d14
#define REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_EN                                          0x0d18
#define REG_PUB_QOSC_AHB_M4_QOSC_CFG                                                    0x0d1c
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH0                               0x0d20
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH1                               0x0d24
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH0                               0x0d30
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH1                               0x0d34
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH0                                    0x0d40
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH1                                    0x0d44
#define REG_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW0                                      0x0d50
#define REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_CH0                                     0x0d60
#define REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_CH1                                     0x0d64
#define REG_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_HIGH_EN                                   0x0d70
#define REG_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_ULTRA_EN                                  0x0d74
#define REG_PUB_QOSC_AHB_M4_QOSC_LATMON_AXURGENT_EN                                     0x0d78
#define REG_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_CH0                                          0x0d80
#define REG_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_CH1                                          0x0d84
#define REG_PUB_QOSC_AHB_M4_QOSC_STATUS0                                                0x0e00
#define REG_PUB_QOSC_AHB_M4_QOSC_STATUS1                                                0x0e04
#define REG_PUB_QOSC_AHB_M4_QOSC_STATUS2                                                0x0e08
#define REG_PUB_QOSC_AHB_M4_QOSC_URGENT_COUNT_CH0                                       0x0e10
#define REG_PUB_QOSC_AHB_M4_QOSC_URGENT_COUNT_CH1                                       0x0e14
#define REG_ANLG_PHY_G0_ANALOG_DPLL_TOP_ANA_DPLL_DUMY                                   0x0000
#define REG_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL_CTRL0                                      0x0004
#define REG_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL_CTRL2                                      0x0008
#define REG_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL_CTRL3                                      0x000c
#define REG_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL_CTRL4                                      0x0010
#define REG_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL_CTRL5                                      0x0014
#define REG_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL_CTRL13                                     0x0018
#define REG_ANLG_PHY_G0_ANALOG_DPLL_TOP_REG_SEL_CFG_0                                   0x001c
#define REG_ANLG_PHY_G4_ANALOG_THM1_1_THM1_CTL                                          0x0000
#define REG_ANLG_PHY_G4_ANALOG_THM1_1_THM1_RESERVED_CTL                                 0x0004
#define REG_ANLG_PHY_G4_ANALOG_THM1_1_REG_SEL_CFG_0                                     0x0008
#define REG_ANLG_PHY_G4_ANALOG_EFUSE4K_EFUSE_PIN_PW_CTL                                 0x000c
#define REG_ANLG_PHY_G4_ANALOG_EFUSE4K_REG_SEL_CFG_0                                    0x0010
#define REG_MM_CLK_CORE_CGM_MM_AHB_CFG                                                  0x0020
#define REG_MM_CLK_CORE_CGM_MM_MTX_CFG                                                  0x0024
#define REG_MM_CLK_CORE_CGM_SENSOR0_CFG                                                 0x0028
#define REG_MM_CLK_CORE_CGM_SENSOR1_CFG                                                 0x002c
#define REG_MM_CLK_CORE_CGM_SENSOR2_CFG                                                 0x0030
#define REG_MM_CLK_CORE_CGM_CPP_CFG                                                     0x0034
#define REG_MM_CLK_CORE_CGM_JPG_CFG                                                     0x0038
#define REG_MM_CLK_CORE_CGM_FD_CFG                                                      0x003c
#define REG_MM_CLK_CORE_CGM_DCAM_IF_CFG                                                 0x0040
#define REG_MM_CLK_CORE_CGM_DCAM_AXI_CFG                                                0x0044
#define REG_MM_CLK_CORE_CGM_ISP_CFG                                                     0x0048
#define REG_MM_CLK_CORE_CGM_MIPI_CSI0_CFG                                               0x004c
#define REG_MM_CLK_CORE_CGM_MIPI_CSI1_CFG                                               0x0050
#define REG_MM_CLK_CORE_CGM_MIPI_CSI2_CFG                                               0x0054
#define REG_MM_CLK_CORE_CGM_CPHY_CFG_CFG                                                0x0058
#define REG_MM_CLK_CORE_CGM_CSI_PHY_SCAN_ONLY_CFG                                       0x005c
#define REG_PUB_AHB_DMC_EXT_LPCTRL_CFG                                                  0x3000
#define REG_PUB_AHB_DMC_EXT_LPCTRL_SEQL                                                 0x3004
#define REG_PUB_AHB_DMC_EXT_LPCTRL_SEQH                                                 0x3008
#define REG_PUB_AHB_DMC_EXT_LPCTRL_STEP                                                 0x300c
#define REG_PUB_AHB_MPU_DUMP_ADDR                                                       0x3010
#define REG_PUB_AHB_DMC_MPU_VIO_ADDR                                                    0x3014
#define REG_PUB_AHB_DMC_MPU_VIO_CMD                                                     0x3018
#define REG_PUB_AHB_DMC_MPU_BASE_CFG                                                    0x301c
#define REG_PUB_AHB_MPU_CFG0                                                            0x3020
#define REG_PUB_AHB_MPU_CFG0_ID_MASK_VAL                                                0x3024
#define REG_PUB_AHB_MPU_CFG0_LOW_RANGE                                                  0x3028
#define REG_PUB_AHB_MPU_CFG0_HIGH_RANGE                                                 0x302c
#define REG_PUB_AHB_MPU_CFG1                                                            0x3030
#define REG_PUB_AHB_MPU_CFG1_ID_MASK_VAL                                                0x3034
#define REG_PUB_AHB_MPU_CFG1_LOW_RANGE                                                  0x3038
#define REG_PUB_AHB_MPU_CFG1_HIGH_RANGE                                                 0x303c
#define REG_PUB_AHB_MPU_CFG2                                                            0x3040
#define REG_PUB_AHB_MPU_CFG2_ID_MASK_VAL                                                0x3044
#define REG_PUB_AHB_MPU_CFG2_LOW_RANGE                                                  0x3048
#define REG_PUB_AHB_MPU_CFG2_HIGH_RANGE                                                 0x304c
#define REG_PUB_AHB_MPU_CFG3                                                            0x3050
#define REG_PUB_AHB_MPU_CFG3_ID_MASK_VAL                                                0x3054
#define REG_PUB_AHB_MPU_CFG3_LOW_RANGE                                                  0x3058
#define REG_PUB_AHB_MPU_CFG3_HIGH_RANGE                                                 0x305c
#define REG_PUB_AHB_MPU_CFG4                                                            0x3060
#define REG_PUB_AHB_MPU_CFG4_ID_MASK_VAL                                                0x3064
#define REG_PUB_AHB_MPU_CFG4_LOW_RANGE                                                  0x3068
#define REG_PUB_AHB_MPU_CFG4_HIGH_RANGE                                                 0x306c
#define REG_PUB_AHB_MPU_CFG5                                                            0x3070
#define REG_PUB_AHB_MPU_CFG5_ID_MASK_VAL                                                0x3074
#define REG_PUB_AHB_MPU_CFG5_LOW_RANGE                                                  0x3078
#define REG_PUB_AHB_MPU_CFG5_HIGH_RANGE                                                 0x307c
#define REG_PUB_AHB_MPU_CFG6                                                            0x3080
#define REG_PUB_AHB_MPU_CFG6_ID_MASK_VAL                                                0x3084
#define REG_PUB_AHB_MPU_CFG6_LOW_RANGE                                                  0x3088
#define REG_PUB_AHB_MPU_CFG6_HIGH_RANGE                                                 0x308c
#define REG_PUB_AHB_MPU_CFG7                                                            0x3090
#define REG_PUB_AHB_MPU_CFG7_ID_MASK_VAL                                                0x3094
#define REG_PUB_AHB_MPU_CFG7_LOW_RANGE                                                  0x3098
#define REG_PUB_AHB_MPU_CFG7_HIGH_RANGE                                                 0x309c
#define REG_PUB_AHB_MPU_CFG8                                                            0x30a0
#define REG_PUB_AHB_MPU_CFG8_ID_MASK_VAL                                                0x30a4
#define REG_PUB_AHB_MPU_CFG8_LOW_RANGE                                                  0x30a8
#define REG_PUB_AHB_MPU_CFG8_HIGH_RANGE                                                 0x30ac
#define REG_PUB_AHB_MPU_CFG9                                                            0x30b0
#define REG_PUB_AHB_MPU_CFG9_ID_MASK_VAL                                                0x30b4
#define REG_PUB_AHB_MPU_CFG9_LOW_RANGE                                                  0x30b8
#define REG_PUB_AHB_MPU_CFG9_HIGH_RANGE                                                 0x30bc
#define REG_PUB_AHB_MPU_CFG10                                                           0x30c0
#define REG_PUB_AHB_MPU_CFG10_ID_MASK_VAL                                               0x30c4
#define REG_PUB_AHB_MPU_CFG10_LOW_RANGE                                                 0x30c8
#define REG_PUB_AHB_MPU_CFG10_HIGH_RANGE                                                0x30cc
#define REG_PUB_AHB_MPU_CFG11                                                           0x30d0
#define REG_PUB_AHB_MPU_CFG11_ID_MASK_VAL                                               0x30d4
#define REG_PUB_AHB_MPU_CFG11_LOW_RANGE                                                 0x30d8
#define REG_PUB_AHB_MPU_CFG11_HIGH_RANGE                                                0x30dc
#define REG_PUB_AHB_MPU_CFG12                                                           0x30e0
#define REG_PUB_AHB_MPU_CFG12_ID_MASK_VAL                                               0x30e4
#define REG_PUB_AHB_MPU_CFG12_LOW_RANGE                                                 0x30e8
#define REG_PUB_AHB_MPU_CFG12_HIGH_RANGE                                                0x30ec
#define REG_PUB_AHB_MPU_CFG13                                                           0x30f0
#define REG_PUB_AHB_MPU_CFG13_ID_MASK_VAL                                               0x30f4
#define REG_PUB_AHB_MPU_CFG13_LOW_RANGE                                                 0x30f8
#define REG_PUB_AHB_MPU_CFG13_HIGH_RANGE                                                0x30fc
#define REG_PUB_AHB_MPU_CFG14                                                           0x3100
#define REG_PUB_AHB_MPU_CFG14_ID_MASK_VAL                                               0x3104
#define REG_PUB_AHB_MPU_CFG14_LOW_RANGE                                                 0x3108
#define REG_PUB_AHB_MPU_CFG14_HIGH_RANGE                                                0x310c
#define REG_PUB_AHB_MPU_CFG15                                                           0x3110
#define REG_PUB_AHB_MPU_CFG15_ID_MASK_VAL                                               0x3114
#define REG_PUB_AHB_MPU_CFG15_LOW_RANGE                                                 0x3118
#define REG_PUB_AHB_MPU_CFG15_HIGH_RANGE                                                0x311c
#define REG_SCC_APB_SCC_TUNE_LMT_CFG                                                    0x0000
#define REG_SCC_APB_SCC_TUNE_STATUS                                                     0x0004
#define REG_SCC_APB_SCC_CFG                                                             0x0008
#define REG_SCC_APB_SCC_TUNE_STEP_CFG                                                   0x000c
#define REG_SCC_APB_SCC_WAIT_CFG                                                        0x0010
#define REG_SCC_APB_SCC_INT_CFG                                                         0x0014
#define REG_SCC_APB_SCC_TUNE_MARK                                                       0x0024
#define REG_SCC_APB_SCC_FSM_STS                                                         0x0028
#define REG_SCC_APB_SCC_ROSC_MODE                                                       0x0100
#define REG_SCC_APB_SCC_ROSC_CFG                                                        0x0104
#define REG_SCC_APB_SCC_ROSC_CTRL                                                       0x0108
#define REG_SCC_APB_SCC_ROSC_RPT                                                        0x010c
#define REG_SCC_APB_SCC_ROSC_SW_RST                                                     0x0110
#define REG_AON_APB_APB_EB0                                                             0x0000
#define REG_AON_APB_APB_EB1                                                             0x0004
#define REG_AON_APB_APB_EB2                                                             0x0008
#define REG_AON_APB_APB_RST0                                                            0x000c
#define REG_AON_APB_APB_RST1                                                            0x0010
#define REG_AON_APB_APB_RST2                                                            0x0014
#define REG_AON_APB_APB_RTC_EB0                                                         0x0018
#define REG_AON_APB_PWR_CTRL                                                            0x0024
#define REG_AON_APB_TS_CFG                                                              0x0028
#define REG_AON_APB_BOOT_MODE                                                           0x002c
#define REG_AON_APB_BB_BG_CTRL                                                          0x0030
#define REG_AON_APB_CP_ARM_JTAG_CTRL                                                    0x0034
#define REG_AON_APB_DCXO_LC_REG0                                                        0x003c
#define REG_AON_APB_DCXO_LC_REG1                                                        0x0040
#define REG_AON_APB_AUDCP_BOOT_PROT                                                     0x0078
#define REG_AON_APB_AON_REG_PROT                                                        0x007c
#define REG_AON_APB_AON_APB_CLK_SEL                                                     0x0080
#define REG_AON_APB_DAP_DJTAG_SEL                                                       0x0084
#define REG_AON_APB_USER_RSV_FLAG1                                                      0x0088
#define REG_AON_APB_CM4_SYS_SOFT_RST                                                    0x008c
#define REG_AON_APB_MDAR_SYS_HSDL_CFG                                                   0x00c0
#define REG_AON_APB_AUTO_GATE_CTRL0                                                     0x00d0
#define REG_AON_APB_AUTO_GATE_CTRL1                                                     0x00d4
#define REG_AON_APB_AP_AXI_CTRL                                                         0x00d8
#define REG_AON_APB_AON_CHIP_ID0                                                        0x00e0
#define REG_AON_APB_AON_CHIP_ID1                                                        0x00e4
#define REG_AON_APB_AON_PLAT_ID0                                                        0x00e8
#define REG_AON_APB_AON_PLAT_ID1                                                        0x00ec
#define REG_AON_APB_AON_IMPL_ID                                                         0x00f0
#define REG_AON_APB_AON_MFT_ID                                                          0x00f4
#define REG_AON_APB_AON_VER_ID                                                          0x00f8
#define REG_AON_APB_AON_CHIP_ID                                                         0x00fc
#define REG_AON_APB_CCIR_RCVR_CFG                                                       0x0100
#define REG_AON_APB_PLL_BG_CFG                                                          0x0108
#define REG_AON_APB_LVDSDIS_SEL                                                         0x010c
#define REG_AON_APB_AUTO_GATE_CTRL2                                                     0x0114
#define REG_AON_APB_AUTO_GATE_CTRL3                                                     0x0118
#define REG_AON_APB_APCPU_CLK_CTRL0                                                     0x011c
#define REG_AON_APB_SP_CFG_BUS                                                          0x0124
#define REG_AON_APB_APB_RST3                                                            0x0130
#define REG_AON_APB_RC100M_CFG                                                          0x0134
#define REG_AON_APB_CGM_REG1                                                            0x0138
#define REG_AON_APB_CGM_CLK_TOP_REG1                                                    0x013c
#define REG_AON_APB_AUDCP_DSP_CTRL0                                                     0x0140
#define REG_AON_APB_AUDCP_DSP_CTRL1                                                     0x0144
#define REG_AON_APB_AUDCP_CTRL                                                          0x014c
#define REG_AON_APB_WTLCP_LDSP_CTRL0                                                    0x0150
#define REG_AON_APB_WTLCP_LDSP_CTRL1                                                    0x0154
#define REG_AON_APB_WTLCP_TDSP_CTRL0                                                    0x0158
#define REG_AON_APB_WTLCP_TDSP_CTRL1                                                    0x015c
#define REG_AON_APB_WTLCP_CTRL                                                          0x0164
#define REG_AON_APB_WTL_WCDMA_EB                                                        0x0168
#define REG_AON_APB_PCP_AON_EB                                                          0x0170
#define REG_AON_APB_PCP_SOFT_RST                                                        0x0174
#define REG_AON_APB_PUBCP_CTRL                                                          0x0178
#define REG_AON_APB_WTLCP_LPC_CTRL                                                      0x0180
#define REG_AON_APB_PUBCP_LPC_CTRL                                                      0x0184
#define REG_AON_APB_AON_SOC_USB_CTRL                                                    0x0190
#define REG_AON_APB_SOFT_RST_AON_ADD1                                                   0x01a0
#define REG_AON_APB_VDSP_INT_CTRL                                                       0x01a4
#define REG_AON_APB_EB_AON_ADD1                                                         0x01b0
#define REG_AON_APB_DBG_DJTAG_CTRL                                                      0x01c0
#define REG_AON_APB_MBIST_EFUSE_CTRL                                                    0x01fc
#define REG_AON_APB_OTG_PHY_TUNE                                                        0x0200
#define REG_AON_APB_OTG_PHY_TEST                                                        0x0204
#define REG_AON_APB_OTG_PHY_CTRL                                                        0x0208
#define REG_AON_APB_OTG_CTRL0                                                           0x020c
#define REG_AON_APB_OTG_CTRL1                                                           0x0210
#define REG_AON_APB_USB_CLK_REF_SEL                                                     0x0214
#define REG_AON_APB_LVDSRF_CTRL                                                         0x0218
#define REG_AON_APB_THM0_CTRL                                                           0x021c
#define REG_AON_APB_THM1_CTRL                                                           0x0220
#define REG_AON_APB_THM2_CTRL                                                           0x0224
#define REG_AON_APB_OVERHEAT_CTRL                                                       0x022c
#define REG_AON_APB_PUBCP_SIM1_TOP_CTRL                                                 0x0230
#define REG_AON_APB_PUBCP_SIM2_TOP_CTRL                                                 0x0234
#define REG_AON_APB_PUBCP_SIM3_TOP_CTRL                                                 0x0238
#define REG_AON_APB_AP_SIM_TOP_CTRL                                                     0x023c
#define REG_AON_APB_TOP_PU_NUM_CTRL1                                                    0x0250
#define REG_AON_APB_TOP_PU_NUM_CTRL2                                                    0x0254
#define REG_AON_APB_TOP_PU_NUM_CTRL3                                                    0x0258
#define REG_AON_APB_TOP_PU_NUM_CTRL4                                                    0x025c
#define REG_AON_APB_TOP_PU_NUM_CTRL5                                                    0x0260
#define REG_AON_APB_TOP_PU_NUM_CTRL6                                                    0x0264
#define REG_AON_APB_TOP_PU_NUM_CTRL7                                                    0x0268
#define REG_AON_APB_TOP_PU_NUM_CTRL8                                                    0x026c
#define REG_AON_APB_TOP_PU_NUM_CTRL9                                                    0x0270
#define REG_AON_APB_APCPU_MONITOR_STATUS                                                0x0280
#define REG_AON_APB_APCPU_DEBUG_PWR_LP_CTRL                                             0x0284
#define REG_AON_APB_APCPU_GIC_COL_LP_CTRL                                               0x0288
#define REG_AON_APB_APCPU_CLUSTER_ATB_LPC_CTRL                                          0x028c
#define REG_AON_APB_APCPU_CLUSTER_APB_LPC_CTRL                                          0x0290
#define REG_AON_APB_APCPU_CLUSTER_GIC_LPC_CTRL                                          0x0294
#define REG_AON_APB_APCPU_GIC600_GIC_LPC_CTRL                                           0x0298
#define REG_AON_APB_APCPU_DBG_BLK_LPC_CTRL                                              0x029c
#define REG_AON_APB_APCPU_TOP_MTX_M0_LPC_CTRL                                           0x0300
#define REG_AON_APB_APCPU_PU_NUM_CTRL                                                   0x0304
#define REG_AON_APB_APCPU_CLUSTER_SCU_LPC_CTRL                                          0x0320
#define REG_AON_APB_APCPU_DDR_AB_LPC_CTRL                                               0x0324
#define REG_AON_APB_APCPU_QOS_CTRL                                                      0x0328
#define REG_AON_APB_MPLL0_CTRL                                                          0x032c
#define REG_AON_APB_MPLL1_CTRL                                                          0x0330
#define REG_AON_APB_MPLL2_CTRL                                                          0x0334
#define REG_AON_APB_DPLL_CTRL                                                           0x0340
#define REG_AON_APB_PUB_CLK_GATING_CTRL                                                 0x0344
#define REG_AON_APB_DDRPHY_VREP                                                         0x0348
#define REG_AON_APB_PUBCP2WTL_ASYNC_BRIDGE_LPC_CTRL                                     0x037c
#define REG_AON_APB_CM42AON_LPC_CTRL                                                    0x0380
#define REG_AON_APB_AON_MTX_MAIN_LPC_CTRL                                               0x0384
#define REG_AON_APB_AON_MTX_M0_LPC_CTRL                                                 0x0388
#define REG_AON_APB_AON_MTX_M1_LPC_CTRL                                                 0x038c
#define REG_AON_APB_AON_MTX_M2_LPC_CTRL                                                 0x0390
#define REG_AON_APB_AON_MTX_M3_LPC_CTRL                                                 0x0394
#define REG_AON_APB_AON_MTX_M4_LPC_CTRL                                                 0x0398
#define REG_AON_APB_AON_MTX_M5_LPC_CTRL                                                 0x039c
#define REG_AON_APB_AON_MTX_M6_LPC_CTRL                                                 0x03a0
#define REG_AON_APB_AON_MTX_S0_LPC_CTRL                                                 0x03a4
#define REG_AON_APB_AON_MTX_S1_LPC_CTRL                                                 0x03a8
#define REG_AON_APB_AON_MTX_S2_LPC_CTRL                                                 0x03ac
#define REG_AON_APB_AON_MTX_S3_LPC_CTRL                                                 0x03b0
#define REG_AON_APB_AON_MTX_S4_LPC_CTRL                                                 0x03b4
#define REG_AON_APB_AON_MTX_S5_LPC_CTRL                                                 0x03b8
#define REG_AON_APB_AON_MTX_S6_LPC_CTRL                                                 0x03bc
#define REG_AON_APB_AON_MTX_S7_LPC_CTRL                                                 0x03c0
#define REG_AON_APB_AON_MTX_S8_LPC_CTRL                                                 0x03c4
#define REG_AON_APB_AON_MTX_S9_LPC_CTRL                                                 0x03c8
#define REG_AON_APB_AP2GPU_SLI_LPC_CTRL                                                 0x03cc
#define REG_AON_APB_AP2MM_SLI_LPC_CTRL                                                  0x03d0
#define REG_AON_APB_WTLCP2DDR_SLI_LPC_CTRL                                              0x03d4
#define REG_AON_APB_APCPU2AP_SLI_LPC_CTRL                                               0x03d8
#define REG_AON_APB_AUDCP2DDR_SLI_LPC_CTRL                                              0x03dc
#define REG_AON_APB_APCPU2DDR_SLI_LPC_CTRL                                              0x03e0
#define REG_AON_APB_AON2DDR_BRG_LPC_CTRL                                                0x03e4
#define REG_AON_APB_PUBCP2WTLCP_SLI_LPC_CTRL                                            0x03e8
#define REG_AON_APB_DCAM2DDR_SLI_LPC_CTRL                                               0x03ec
#define REG_AON_APB_DPU2DDR_SLI_LPC_CTRL                                                0x03f0
#define REG_AON_APB_GPU2DDR_SLI_LPC_CTRL                                                0x03f4
#define REG_AON_APB_ISP2DDR_SLI_LPC_CTRL                                                0x03f8
#define REG_AON_APB_AP2DDR_SLI_LPC_CTRL                                                 0x03fc
#define REG_AON_APB_AON_APB_FREQ_CTRL                                                   0x0400
#define REG_AON_APB_MIPI_CSI_POWER_CTRL                                                 0x0408
#define REG_AON_APB_SINDRV_POWER_CTRL                                                   0x040c
#define REG_AON_APB_AP_EMMC_PHY_CTRL                                                    0x0440
#define REG_AON_APB_AP_SDIO0_PHY_CTRL                                                   0x0444
#define REG_AON_APB_AP_SDIO1_PHY_CTRL                                                   0x0448
#define REG_AON_APB_AP_SDIO2_PHY_CTRL                                                   0x044c
#define REG_AON_APB_PUBCP_SDIO0_PHY_CTRL                                                0x0450
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL0                                              0x0500
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL1                                              0x0504
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL2                                              0x0508
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL3                                              0x050c
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL4                                              0x0510
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL5                                              0x0514
#define REG_AON_APB_WDG_RST_FLAG                                                        0x0824
#define REG_AON_APB_BOND_OPT0                                                           0x083c
#define REG_AON_APB_DEVICE_LIFE_CYCLE                                                   0x0840
#define REG_AON_APB_RES_REG0                                                            0x0844
#define REG_AON_APB_RES_REG1                                                            0x0848
#define REG_AON_APB_RES_REG2                                                            0x084c
#define REG_AON_APB_RES_REG3                                                            0x0850
#define REG_AON_APB_RES_REG4                                                            0x0854
#define REG_AON_APB_AON_MTX_PROT_CFG                                                    0x0858
#define REG_AON_APB_PLL_LOCK_OUT_SEL                                                    0x0864
#define REG_AON_APB_CPU2DDR_BRIDGE_DEBUG_SIGNAL_R                                       0x0870
#define REG_AON_APB_AON2DDR_BRIDGE_DEBUG_SIGNAL_W                                       0x0874
#define REG_AON_APB_AON2DDR_BRIDGE_DEBUG_SIGNAL_LIST                                    0x0878
#define REG_AON_APB_AUD2DDR_BRIDGE_DEBUG_SIGNAL_R                                       0x087c
#define REG_AON_APB_WTL2DDR_BRIDGE_DEBUG_SIGNAL_R                                       0x0880
#define REG_AON_APB_PUBCP2WTL_BRIDGE_DEBUG_SIGNAL_R                                     0x0884
#define REG_AON_APB_LEAKAGE_MAGIC_WORD                                                  0x0900
#define REG_AON_APB_LEAKAGE_SWITCH                                                      0x0904
#define REG_AON_APB_FUNC_TEST_BOOT_ADDR                                                 0x0910
#define REG_AON_APB_CGM_RESCUE                                                          0x0914
#define REG_AON_APB_AON_SDIO                                                            0x092c
#define REG_AON_APB_SP_WAKEUP_MASK_EN0                                                  0x0984
#define REG_AON_APB_SP_WAKEUP_MASK_EN1                                                  0x0988
#define REG_AON_APB_SP_WAKEUP_MASK_EN2                                                  0x098c
#define REG_AON_APB_DBG_BUS_DATA_WTLCP                                                  0x0990
#define REG_AON_APB_DBG_BUS_DATA_PUBCP                                                  0x0994
#define REG_AON_APB_DBG_BUS_DATA_AUDCP                                                  0x0998
#define REG_AON_APB_SCC_DBG_BUS                                                         0x0a00
#define REG_AON_APB_AON_FUNC_CTRL_0                                                     0x0a04
#define REG_AON_APB_AON_FUNC_CTRL_1                                                     0x0a08
#define REG_GPU_DVFS_APB_GPU_DVFS_HOLD_CTRL                                             0x0000
#define REG_GPU_DVFS_APB_GPU_DVFS_WAIT_WINDOW_CFG                                       0x0004
#define REG_GPU_DVFS_APB_GPU_MIN_VOLTAGE_CFG                                            0x0010
#define REG_GPU_DVFS_APB_GPU_SW_DVFS_CTRL                                               0x0020
#define REG_GPU_DVFS_APB_GPU_FREQ_UPDATE_BYPASS                                         0x0024
#define REG_GPU_DVFS_APB_CGM_GPU_DVFS_CLK_GATE_CTRL                                     0x0028
#define REG_GPU_DVFS_APB_GPU_DVFS_VOLTAGE_DBG                                           0x002c
#define REG_GPU_DVFS_APB_GPU_DVFS_CGM_CFG_DBG                                           0x0034
#define REG_GPU_DVFS_APB_GPU_DVFS_STATE_DBG                                             0x0038
#define REG_GPU_DVFS_APB_GPU_PROACTIVE_DVFS_CFG                                         0x003c
#define REG_GPU_DVFS_APB_GPU_PROACTIVE_INT_CLR                                          0x0040
#define REG_GPU_DVFS_APB_GPU_PROACTIVE_DVFS_ERROR                                       0x0044
#define REG_GPU_DVFS_APB_GPU_CORE_INDEX0_MAP                                            0x0048
#define REG_GPU_DVFS_APB_GPU_CORE_INDEX1_MAP                                            0x004c
#define REG_GPU_DVFS_APB_GPU_CORE_INDEX2_MAP                                            0x0050
#define REG_GPU_DVFS_APB_GPU_CORE_INDEX3_MAP                                            0x0054
#define REG_GPU_DVFS_APB_GPU_CORE_INDEX4_MAP                                            0x0058
#define REG_GPU_DVFS_APB_GPU_CORE_INDEX5_MAP                                            0x005c
#define REG_GPU_DVFS_APB_GPU_CORE_INDEX6_MAP                                            0x0060
#define REG_GPU_DVFS_APB_GPU_CORE_INDEX7_MAP                                            0x0064
#define REG_GPU_DVFS_APB_GPU_MEM_INDEX0_MAP                                             0x0068
#define REG_GPU_DVFS_APB_GPU_MEM_INDEX1_MAP                                             0x006c
#define REG_GPU_DVFS_APB_GPU_MEM_INDEX2_MAP                                             0x0070
#define REG_GPU_DVFS_APB_GPU_MEM_INDEX3_MAP                                             0x0074
#define REG_GPU_DVFS_APB_GPU_MEM_INDEX4_MAP                                             0x007c
#define REG_GPU_DVFS_APB_GPU_MEM_INDEX5_MAP                                             0x0080
#define REG_GPU_DVFS_APB_GPU_MEM_INDEX6_MAP                                             0x0084
#define REG_GPU_DVFS_APB_GPU_MEM_INDEX7_MAP                                             0x0088
#define REG_GPU_DVFS_APB_GPU_DVFS_INDEX_CFG                                             0x008c
#define REG_GPU_DVFS_APB_GPU_CORE_DVFS_INDEX_IDLE_CFG                                   0x0090
#define REG_GPU_DVFS_APB_GPU_MEM_DVFS_INDEX_IDLE_CFG                                    0x0094
#define REG_GPU_DVFS_APB_GPU_FREQ_UPD_STATE                                             0x0098
#define REG_GPU_DVFS_APB_GPU_GFREE_WAIT_DELAY_CFG                                       0x009c
#define REG_GPU_DVFS_APB_GPU_PROACTIVE_INT_ENABLE                                       0x00a0
#define REG_GPU_DVFS_APB_GPU_FREQ_UPD_TYPE_CFG                                          0x00a4
#define REG_GPU_DVFS_APB_GPU_DVFS_RESERVED_REG_CFG0                                     0x00a8
#define REG_GPU_DVFS_APB_GPU_DVFS_RESERVED_REG_CFG1                                     0x00ac
#define REG_GPU_DVFS_APB_GPU_DVFS_RESERVED_REG_CFG2                                     0x00b0
#define REG_GPU_DVFS_APB_GPU_DVFS_RESERVED_REG_CFG3                                     0x00b4
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CTRL0                                        0x0000
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CTRL1                                        0x0004
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CTRL2                                        0x0008
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CTRL3                                        0x000c
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CTRL4                                        0x0010
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CTRL5                                        0x0014
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CTRL6                                        0x0018
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CTRL7                                        0x001c
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CTRL8                                        0x0020
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_PROMETHEUS_DVFS_INDEX0                             0x0024
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_PROMETHEUS_DVFS_INDEX1                             0x0028
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_PROMETHEUS_DVFS_INDEX2                             0x002c
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_PROMETHEUS_DVFS_INDEX3                             0x0030
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_PROMETHEUS_DVFS_INDEX4                             0x0034
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_PROMETHEUS_DVFS_INDEX5                             0x0038
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_PROMETHEUS_DVFS_INDEX6                             0x003c
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_PROMETHEUS_DVFS_INDEX7                             0x0040
#define REG_ANLG_PHY_G2_ANALOG_MPLL1_REG_SEL_CFG_0                                      0x0044
#define REG_ANLG_PHY_G2_ANALOG_THM2_THM2_CTL                                            0x0048
#define REG_ANLG_PHY_G2_ANALOG_THM2_THM2_RESERVED_CTL                                   0x004c
#define REG_ANLG_PHY_G2_ANALOG_THM2_REG_SEL_CFG_0                                       0x0050
#define REG_ANLG_PHY_G2_ANALOG_USB20_USB20_TEST_PIN                                     0x0054
#define REG_ANLG_PHY_G2_ANALOG_USB20_USB20_UTMI_CTL1                                    0x0058
#define REG_ANLG_PHY_G2_ANALOG_USB20_USB20_BATTER_PLL                                   0x005c
#define REG_ANLG_PHY_G2_ANALOG_USB20_USB20_UTMI_CTL2                                    0x0060
#define REG_ANLG_PHY_G2_ANALOG_USB20_USB20_TRIMMING                                     0x0064
#define REG_ANLG_PHY_G2_ANALOG_USB20_USB20_PHY_TUNE_CTL                                 0x0068
#define REG_ANLG_PHY_G2_ANALOG_USB20_USB20_PHY_BIST_TEST                                0x006c
#define REG_ANLG_PHY_G2_ANALOG_USB20_USB20_ISO_SW                                       0x0070
#define REG_ANLG_PHY_G2_ANALOG_USB20_REG_SEL_CFG_0                                      0x0074
#define REG_GPU_APB_APB_RST                                                             0x0000
#define REG_GPU_APB_CLK_GPU_CORE                                                        0x0004
#define REG_GPU_APB_CLK_GPU_MEM                                                         0x0008
#define REG_GPU_APB_CLK_GPU_SYS                                                         0x000c
#define REG_GPU_APB_GPU_NIC400_QOS                                                      0x0010
#define REG_GPU_APB_LPC_AB_W                                                            0x0014
#define REG_GPU_APB_LPC_M0                                                              0x0018
#define REG_GPU_APB_LPC_S0                                                              0x001c
#define REG_GPU_APB_LPC_S1                                                              0x0020
#define REG_GPU_APB_ASYBC_BRIDGE_TOP_W                                                  0x0024
#define REG_AP_CLK_CORE_CGM_AP_APB_CFG                                                  0x0020
#define REG_AP_CLK_CORE_CGM_UART0_CFG                                                   0x0024
#define REG_AP_CLK_CORE_CGM_UART1_CFG                                                   0x0028
#define REG_AP_CLK_CORE_CGM_UART2_CFG                                                   0x002c
#define REG_AP_CLK_CORE_CGM_I2C0_CFG                                                    0x0030
#define REG_AP_CLK_CORE_CGM_I2C1_CFG                                                    0x0034
#define REG_AP_CLK_CORE_CGM_I2C2_CFG                                                    0x0038
#define REG_AP_CLK_CORE_CGM_I2C3_CFG                                                    0x003c
#define REG_AP_CLK_CORE_CGM_I2C4_CFG                                                    0x0040
#define REG_AP_CLK_CORE_CGM_SPI0_CFG                                                    0x0044
#define REG_AP_CLK_CORE_CGM_SPI1_CFG                                                    0x0048
#define REG_AP_CLK_CORE_CGM_SPI2_CFG                                                    0x004c
#define REG_AP_CLK_CORE_CGM_SPI3_CFG                                                    0x0050
#define REG_AP_CLK_CORE_CGM_IIS0_CFG                                                    0x0054
#define REG_AP_CLK_CORE_CGM_IIS1_CFG                                                    0x0058
#define REG_AP_CLK_CORE_CGM_IIS2_CFG                                                    0x005c
#define REG_AP_CLK_CORE_CGM_SIM_CFG                                                     0x0060
#define REG_AP_CLK_CORE_CGM_CE_CFG                                                      0x0064
#define REG_AP_CLK_CORE_CGM_AP_EMMC_32K_CFG                                             0x0068
#define REG_AP_CLK_CORE_CGM_AP_SDIO0_32K_CFG                                            0x006c
#define REG_AP_CLK_CORE_CGM_AP_SDIO1_32K_CFG                                            0x0070
#define REG_AP_CLK_CORE_CGM_AP_SDIO2_32K_CFG                                            0x0074
#define REG_AP_CLK_CORE_CGM_AP_SIM_32K_CFG                                              0x0078
#define REG_AP_CLK_CORE_CGM_SDIO0_2X_CFG                                                0x007c
#define REG_AP_CLK_CORE_CGM_SDIO0_1X_CFG                                                0x0080
#define REG_AP_CLK_CORE_CGM_SDIO1_2X_CFG                                                0x0084
#define REG_AP_CLK_CORE_CGM_SDIO1_1X_CFG                                                0x0088
#define REG_AP_CLK_CORE_CGM_EMMC_2X_CFG                                                 0x008c
#define REG_AP_CLK_CORE_CGM_EMMC_1X_CFG                                                 0x0090
#define REG_AP_CLK_CORE_CGM_VSP_CFG                                                     0x0094
#define REG_AP_CLK_CORE_CGM_DISPC0_CFG                                                  0x0098
#define REG_AP_CLK_CORE_CGM_DISPC0_DPI_CFG                                              0x009c
#define REG_AP_CLK_CORE_CGM_DSI_APB_CFG                                                 0x00a0
#define REG_AP_CLK_CORE_CGM_DSI_RXESC_CFG                                               0x00a4
#define REG_AP_CLK_CORE_CGM_DSI_LANEBYTE_CFG                                            0x00a8
#define REG_AP_CLK_CORE_CGM_DPHY_REF_CFG                                                0x00ac
#define REG_AP_CLK_CORE_CGM_DPHY_CFG_CFG                                                0x00b0
#define REG_AP_CLK_CORE_CGM_DSI_PHY_SCAN_ONLY_CFG                                       0x00b4
#define REG_MM_AHB_AHB_EB                                                               0x0000
#define REG_MM_AHB_AHB_RST                                                              0x0004
#define REG_MM_AHB_GEN_CLK_CFG                                                          0x0008
#define REG_MM_AHB_MM_QOS                                                               0x000c
#define REG_MM_AHB_MM_LP_DISABLE                                                        0x0010
#define REG_MM_AHB_MM_LPC_CTRL_ISP                                                      0x0014
#define REG_MM_AHB_MM_LPC_CTRL_JPG                                                      0x0018
#define REG_MM_AHB_MM_LPC_CTRL_CPP                                                      0x001c
#define REG_MM_AHB_MM_LPC_CTRL_MM_MAIN_MTX_S0                                           0x0020
#define REG_MM_AHB_MM_LPC_CTRL_AXI2AHB_M0                                               0x0024
#define REG_MM_AHB_MM_LPC_CTRL_DCAM_ASYNC_BDG                                           0x0028
#define REG_MM_AHB_MM_LPC_CTRL_MTX_ASYNC_BDG                                            0x002c
#define REG_MM_AHB_MIPI_CSI_SEL_CTRL                                                    0x0030
#define REG_MM_AHB_MM_0P5_APPEND                                                        0x0034
#define REG_MM_AHB_MM_IP_BUSY                                                           0x0038
#define REG_MM_AHB_MM_AS_BDG_STATE                                                      0x003c
#define REG_MM_AHB_MM_LPC_CTRL_FD                                                       0x0040
#define REG_PMU_APB_PD_APCPU_TOP_CFG                                                    0x0000
#define REG_PMU_APB_PD_APCPU_C0_CFG                                                     0x0004
#define REG_PMU_APB_PD_APCPU_C1_CFG                                                     0x0008
#define REG_PMU_APB_PD_APCPU_C2_CFG                                                     0x000c
#define REG_PMU_APB_PD_APCPU_TOP_CFG2                                                   0x0014
#define REG_PMU_APB_PD_AP_VSP_CFG                                                       0x0018
#define REG_PMU_APB_PD_AP_SYS_CFG                                                       0x001c
#define REG_PMU_APB_PD_MM_TOP_CFG                                                       0x0024
#define REG_PMU_APB_PD_GPU_RGX_DUST_CFG0                                                0x0028
#define REG_PMU_APB_PD_GPU_RGX_DUST_CFG1                                                0x002c
#define REG_PMU_APB_PD_GPU_TOP_CFG0                                                     0x0030
#define REG_PMU_APB_PD_WTLCP_LTE_CE_CFG                                                 0x0034
#define REG_PMU_APB_PD_WTLCP_LTE_DPFEC_CFG                                              0x0038
#define REG_PMU_APB_PD_WTLCP_LDSP_CFG                                                   0x003c
#define REG_PMU_APB_PD_WTLCP_TGDSP_CFG                                                  0x0040
#define REG_PMU_APB_PD_WTLCP_HU3GE_A_CFG                                                0x0044
#define REG_PMU_APB_PD_WTLCP_HU3GE_B_CFG                                                0x0048
#define REG_PMU_APB_PD_WTLCP_LTE_PROC_CFG                                               0x004c
#define REG_PMU_APB_PD_WTLCP_TD_PROC_CFG                                                0x0050
#define REG_PMU_APB_PD_WTLCP_SYS_CFG                                                    0x0054
#define REG_PMU_APB_PD_PUBCP_SYS_CFG                                                    0x0058
#define REG_PMU_APB_PD_AUDCP_AUDDSP_CFG                                                 0x005c
#define REG_PMU_APB_PD_AUDCP_SYS_CFG                                                    0x0060
#define REG_PMU_APB_PUBCP_FRC_STOP_REQ_FOR_WTL                                          0x0064
#define REG_PMU_APB_PD_CDMA_SYS_CFG                                                     0x0068
#define REG_PMU_APB_PD_PUB_SYS_CFG                                                      0x006c
#define REG_PMU_APB_AP_WAKEUP_POR_CFG                                                   0x0070
#define REG_PMU_APB_XTL_WAIT_CNT                                                        0x0074
#define REG_PMU_APB_PLL_WAIT_CNT0                                                       0x0078
#define REG_PMU_APB_PLL_WAIT_CNT1                                                       0x007c
#define REG_PMU_APB_PLL_WAIT_CNT2                                                       0x0080
#define REG_PMU_APB_XTL0_REL_CFG                                                        0x0084
#define REG_PMU_APB_XTL1_REL_CFG                                                        0x0088
#define REG_PMU_APB_ISPPLL_REL_CFG                                                      0x008c
#define REG_PMU_APB_XTLBUF0_REL_CFG                                                     0x0090
#define REG_PMU_APB_XTLBUF1_REL_CFG                                                     0x0094
#define REG_PMU_APB_DPLL0_REL_CFG                                                       0x0098
#define REG_PMU_APB_DPLL1_REL_CFG                                                       0x009c
#define REG_PMU_APB_LTEPLL_REL_CFG                                                      0x00a0
#define REG_PMU_APB_TWPLL_REL_CFG                                                       0x00a4
#define REG_PMU_APB_GPLL_REL_CFG                                                        0x00a8
#define REG_PMU_APB_RPLL_REL_CFG                                                        0x00ac
#define REG_PMU_APB_CP_SOFT_RST                                                         0x00b0
#define REG_PMU_APB_CP_SLP_STATUS_DBG0                                                  0x00b4
#define REG_PMU_APB_PWR_STATUS4_DBG                                                     0x00b8
#define REG_PMU_APB_PWR_STATUS0_DBG                                                     0x00bc
#define REG_PMU_APB_PWR_STATUS1_DBG                                                     0x00c0
#define REG_PMU_APB_PWR_STATUS2_DBG                                                     0x00c4
#define REG_PMU_APB_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE                                     0x00c8
#define REG_PMU_APB_SLEEP_CTRL                                                          0x00cc
#define REG_PMU_APB_DDR_SLEEP_CTRL                                                      0x00d0
#define REG_PMU_APB_SLEEP_STATUS                                                        0x00d4
#define REG_PMU_APB_PUB_SYS_SLEEP_BYPASS_CFG                                            0x00d8
#define REG_PMU_APB_PUB_SYS_DEEP_SLEEP_POLL0                                            0x00dc
#define REG_PMU_APB_PUB_SYS_DEEP_SLEEP_POLL1                                            0x00e0
#define REG_PMU_APB_CPPLL_REL_CFG                                                       0x00e4
#define REG_PMU_APB_CPPLL_RST_CTRL_CFG                                                  0x00e8
#define REG_PMU_APB_DDR_CHN_SLEEP_CTRL0                                                 0x00f8
#define REG_PMU_APB_DDR_CHN_SLEEP_CTRL1                                                 0x00fc
#define REG_PMU_APB_PWR_STATUS3_DBG                                                     0x010c
#define REG_PMU_APB_DDR_OP_MODE_CFG                                                     0x012c
#define REG_PMU_APB_DDR_PHY_RET_CFG                                                     0x0130
#define REG_PMU_APB_CLK26M_SEL_CFG                                                      0x0134
#define REG_PMU_APB_BISR_DONE_STATUS                                                    0x0138
#define REG_PMU_APB_BISR_BUSY_STATUS                                                    0x013c
#define REG_PMU_APB_BISR_BYP_CFG                                                        0x0140
#define REG_PMU_APB_BISR_EN_CFG                                                         0x0144
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG0                                              0x0148
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG1                                              0x014c
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG2                                              0x0150
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG3                                              0x0154
#define REG_PMU_APB_CGM_FORCE_EN_CFG0                                                   0x0158
#define REG_PMU_APB_CGM_FORCE_EN_CFG1                                                   0x015c
#define REG_PMU_APB_CGM_FORCE_EN_CFG2                                                   0x0160
#define REG_PMU_APB_CGM_FORCE_EN_CFG3                                                   0x0164
#define REG_PMU_APB_SLEEP_XTLON_CTRL                                                    0x0168
#define REG_PMU_APB_MEM_SLP_CFG                                                         0x016c
#define REG_PMU_APB_MEM_SD_CFG                                                          0x0170
#define REG_PMU_APB_APCPU_CORE_WAKEUP_EN                                                0x0174
#define REG_PMU_APB_SP_SYS_HOLD_CGM_EN                                                  0x0178
#define REG_PMU_APB_PWR_CNT_WAIT_CFG0                                                   0x017c
#define REG_PMU_APB_PWR_CNT_WAIT_CFG1                                                   0x0180
#define REG_PMU_APB_RCO_REL_CFG                                                         0x0184
#define REG_PMU_APB_RCO_CNT_WAIT_CFG                                                    0x018c
#define REG_PMU_APB_MPLL0_REL_CFG                                                       0x0190
#define REG_PMU_APB_MPLL1_REL_CFG                                                       0x0194
#define REG_PMU_APB_MPLL2_REL_CFG                                                       0x0198
#define REG_PMU_APB_MEM_AUTO_SLP_CFG                                                    0x019c
#define REG_PMU_APB_MEM_AUTO_SD_CFG                                                     0x01a0
#define REG_PMU_APB_WAKEUP_LOCK_EN                                                      0x01a4
#define REG_PMU_APB_AUDCP_SYS_CORE_INT_DISABLE                                          0x01a8
#define REG_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE                                        0x01b0
#define REG_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE                                         0x01b4
#define REG_PMU_APB_PUBCP_CORE_INT_DISABLE                                              0x01b8
#define REG_PMU_APB_APCPU_C0_CORE_INT_DISABLE                                           0x01bc
#define REG_PMU_APB_APCPU_C1_CORE_INT_DISABLE                                           0x01c0
#define REG_PMU_APB_APCPU_C2_CORE_INT_DISABLE                                           0x01c4
#define REG_PMU_APB_APCPU_C7_CORE_INT_DISABLE                                           0x01d8
#define REG_PMU_APB_APCPU_C7_DSLP_ENA                                                   0x01e8
#define REG_PMU_APB_CDMA_DSLP_ENA                                                       0x01ec
#define REG_PMU_APB_WTLCP_TGDSP_DSLP_ENA                                                0x0200
#define REG_PMU_APB_WTLCP_LDSP_DSLP_ENA                                                 0x0204
#define REG_PMU_APB_AP_DSLP_ENA                                                         0x0208
#define REG_PMU_APB_PUBCP_DSLP_ENA                                                      0x020c
#define REG_PMU_APB_WTLCP_DSLP_ENA                                                      0x0210
#define REG_PMU_APB_APCPU_TOP_DSLP_ENA                                                  0x0214
#define REG_PMU_APB_SP_SYS_DSLP_ENA                                                     0x0218
#define REG_PMU_APB_PUB_DEEP_SLEEP_ENA                                                  0x021c
#define REG_PMU_APB_PUB_DEEP_SLEEP_WAKEUP_EN                                            0x0220
#define REG_PMU_APB_LIGHT_SLEEP_WAKEUP_EN                                               0x0224
#define REG_PMU_APB_LIGHT_SLEEP_ENABLE                                                  0x0230
#define REG_PMU_APB_LIGHT_SLEEP_MON                                                     0x0234
#define REG_PMU_APB_DOZE_SLEEP_ENABLE                                                   0x0238
#define REG_PMU_APB_DOZE_SLEEP_MON                                                      0x023c
#define REG_PMU_APB_DOZE_FORCE_SLEEP_CTRL                                               0x0240
#define REG_PMU_APB_AUDCP_SYS_DSLP_ENA                                                  0x0244
#define REG_PMU_APB_AUDCP_AUDDSP_DSLP_ENA                                               0x0248
#define REG_PMU_APB_PUB_ACC_RDY                                                         0x0250
#define REG_PMU_APB_PUB_CLK_RDY                                                         0x0254
#define REG_PMU_APB_EIC_SEL                                                             0x0258
#define REG_PMU_APB_AXI_LP_CTRL_DISABLE                                                 0x0260
#define REG_PMU_APB_PMU_DEBUG                                                           0x0270
#define REG_PMU_APB_SLEEP_CNT_CLR                                                       0x0274
#define REG_PMU_APB_LVDSRFPLL_REL_CFG                                                   0x0280
#define REG_PMU_APB_EXT_XTL_EN_CTRL                                                     0x0284
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_CFG                                              0x0288
#define REG_PMU_APB_PAD_OUT_XTL_EN0_CFG                                                 0x028c
#define REG_PMU_APB_PAD_OUT_XTL_EN1_CFG                                                 0x0290
#define REG_PMU_APB_PAD_OUT_DCDC_ARM0_EN_CFG                                            0x0294
#define REG_PMU_APB_PAD_OUT_DCDC_ARM1_EN_CFG                                            0x0298
#define REG_PMU_APB_DCXO_LP_DEEP_SLEEP_CFG                                              0x029c
#define REG_PMU_APB_BISR_FORCE_SEL                                                      0x0300
#define REG_PMU_APB_AON_MEM_CTRL                                                        0x0330
#define REG_PMU_APB_PWR_DOMAIN_INT_CLR                                                  0x0334
#define REG_PMU_APB_DDR_SLP_WAIT_CNT                                                    0x0338
#define REG_PMU_APB_PMU_CLK_DIV_CFG                                                     0x033c
#define REG_PMU_APB_CGM_PMU_SEL                                                         0x0340
#define REG_PMU_APB_PWR_DGB_PARAMETER                                                   0x0344
#define REG_PMU_APB_APCPU_C0_DSLP_ENA                                                   0x0348
#define REG_PMU_APB_APCPU_C1_DSLP_ENA                                                   0x034c
#define REG_PMU_APB_APCPU_C2_DSLP_ENA                                                   0x0350
#define REG_PMU_APB_APCPU_GIC_RST_EN                                                    0x0358
#define REG_PMU_APB_ANALOG_PHY_PD_CFG                                                   0x035c
#define REG_PMU_APB_PUB_SYS_DEEP_SLEEP_SEL                                              0x0360
#define REG_PMU_APB_PD_APCPU_C7_CFG                                                     0x0370
#define REG_PMU_APB_PD_APCPU_TOP_CFG3                                                   0x0374
#define REG_PMU_APB_APCU_PWR_STATE0                                                     0x0378
#define REG_PMU_APB_APCU_PWR_STATE1                                                     0x037c
#define REG_PMU_APB_APCPU_TOP_CFG                                                       0x0380
#define REG_PMU_APB_APCPU_C0_CFG                                                        0x0384
#define REG_PMU_APB_APCPU_C1_CFG                                                        0x0388
#define REG_PMU_APB_APCPU_C2_CFG                                                        0x038c
#define REG_PMU_APB_APCPU_DSLP_ENA_SRST_MASK_CFG                                        0x0390
#define REG_PMU_APB_APCPU_C7_CFG                                                        0x03a0
#define REG_PMU_APB_GIC_CFG                                                             0x03a8
#define REG_PMU_APB_FIREWALL_WAKEUP_PUB                                                 0x03ac
#define REG_PMU_APB_APCPU_TOP_RMA_CTRL                                                  0x03b0
#define REG_PMU_APB_APCPU_MODE_ST_CFG                                                   0x03b4
#define REG_PMU_APB_APCPU_C0_SIMD_RET_MODE                                              0x03b8
#define REG_PMU_APB_APCPU_C1_SIMD_RET_MODE                                              0x03bc
#define REG_PMU_APB_APCPU_C2_SIMD_RET_MODE                                              0x03c0
#define REG_PMU_APB_APCPU_CORE_FORCE_STOP                                               0x03d4
#define REG_PMU_APB_APCU_MODE_STATE0                                                    0x03d8
#define REG_PMU_APB_APCU_MODE_STATE1                                                    0x03dc
#define REG_PMU_APB_PD_GPU_TOP_CFG1                                                     0x03e0
#define REG_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                                               0x03e4
#define REG_PMU_APB_MPLL0_RST_CTRL_CFG                                                  0x03e8
#define REG_PMU_APB_MPLL1_RST_CTRL_CFG                                                  0x03ec
#define REG_PMU_APB_MPLL2_RST_CTRL_CFG                                                  0x03f0
#define REG_PMU_APB_DPLL0_RST_CTRL_CFG                                                  0x03f8
#define REG_PMU_APB_DPLL1_RST_CTRL_CFG                                                  0x03fc
#define REG_PMU_APB_TWPLL_RST_CTRL_CFG                                                  0x0400
#define REG_PMU_APB_LTEPLL_RST_CTRL_CFG                                                 0x0404
#define REG_PMU_APB_GPLL_RST_CTRL_CFG                                                   0x0408
#define REG_PMU_APB_RPLL_RST_CTRL_CFG                                                   0x040c
#define REG_PMU_APB_ISPPLL_RST_CTRL_CFG                                                 0x0410
#define REG_PMU_APB_PLL_RST_CTRL_STATE0                                                 0x0414
#define REG_PMU_APB_PLL_RST_CTRL_STATE1                                                 0x0418
#define REG_PMU_APB_DUAL_RAIL_MEM_POWER_CTRL                                            0x0420
#define REG_PMU_APB_WTLCP_HU3GE_NEST_DOMAIN_CTRL                                        0x0424
#define REG_PMU_APB_DEBUG_RECOV_TYPE_CFG                                                0x0428
#define REG_PMU_APB_APCPU_MODE_ST_CFG1                                                  0x042c
#define REG_PMU_APB_APCPU_MODE_ST_CFG2                                                  0x0430
#define REG_PMU_APB_APCPU_MODE_ST_CFG3                                                  0x0434
#define REG_PMU_APB_DEBUG_STATE_MARK                                                    0x0438
#define REG_PMU_APB_ANANKELITE_MEM_POWER_CFG                                            0x043c
#define REG_PMU_APB_APCPU_MODE_ST_FRC_ON_CFG                                            0x0440
#define REG_PMU_APB_APCPU_SOFT_RST_TYPE_CFG                                             0x0444
#define REG_PMU_APB_APCPU_CORINTH_SCU_CLK_GATE_CFG                                      0x0448
#define REG_PMU_APB_APCPU_PCHANNEL_STATE0                                               0x044c
#define REG_PMU_APB_APCPU_PCHANNEL_STATE1                                               0x0450
#define REG_PMU_APB_APCPU_SOFT_INT_GEN                                                  0x0454
#define REG_PMU_APB_DUAL_RAIL_RAM_FORCE_PD_CFG                                          0x0458
#define REG_PMU_APB_DUAL_RAIL_RAM_FORCE_SLP_CFG                                         0x045c
#define REG_PMU_APB_PUB_DFS_FRQ_SEL                                                     0x0460
#define REG_PMU_APB_APCPU_CORE0_SW_PACTIVE                                              0x0464
#define REG_PMU_APB_APCPU_CORE1_SW_PACTIVE                                              0x0468
#define REG_PMU_APB_APCPU_CORE2_SW_PACTIVE                                              0x046c
#define REG_PMU_APB_APCPU_CORE7_SW_PACTIVE                                              0x0480
#define REG_PMU_APB_APCPU_CLUSTER_SW_PACTIVE                                            0x0484
#define REG_PMU_APB_SOFTWARE_APCPU_PACTIVE_ENABLE                                       0x0488
#define REG_PMU_APB_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE                            0x048c
#define REG_PMU_APB_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE                                   0x0490
#define REG_PMU_APB_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE                                   0x0494
#define REG_PMU_APB_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE                                   0x0498
#define REG_PMU_APB_APCPU_CORE7_SW_PCHANNEL_HANDSHAKE                                   0x04ac
#define REG_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE                                 0x04b0
#define REG_PMU_APB_WTLCP_DPFEC_NEST_DOMAIN_CTRL                                        0x04b4
#define REG_PMU_APB_GPIO_FORCE_GATING_PLL_CFG                                           0x04b8
#define REG_PMU_APB_ANALOG_PHY_PWRON_CFG                                                0x04bc
#define REG_PMU_APB_APCPU_MODE_ST_CGM_EN_CFG                                            0x04c0
#define REG_PMU_APB_APCPU_DENY_TIME_THRESHOLD_CFG                                       0x04c4
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_ENABLE                                        0x04c8
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_CLR                                           0x04cc
#define REG_PMU_APB_INT_REQ_MODE_ST_RECORD                                              0x04d0
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_INF                                     0x04d4
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_INF                                     0x04d8
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_INF                                     0x04dc
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_INF                                     0x04f0
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_INF                                   0x04f4
#define REG_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN_CFG                                       0x04f8
#define REG_PMU_APB_DVFS_BLOCK_SHUTDOWN_CFG                                             0x04fc
#define REG_PMU_APB_OFF_EMU_CLR_IN_DISABLE_CFG                                          0x0500
#define REG_PMU_APB_ANANKE_LITE_DUAL_RAIL_RAM_FORCE_ON_CFG                              0x0504
#define REG_PMU_APB_OFF_EMU_TO_OFF_CFG                                                  0x0508
#define REG_PMU_APB_ALL_PLL_PD_RCO_BYP                                                  0x050c
#define REG_PMU_APB_SP_CLK_GATE_BYP_CFG                                                 0x0510
#define REG_PMU_APB_DPLL1_CNT_DONE_BYP                                                  0x0514
#define REG_PMU_APB_SRAM_DLY_CTRL_CFG                                                   0x0518
#define REG_PMU_APB_WDG_TRIG_DBG_RECOV_CFG                                              0x051c
#define REG_PMU_APB_PD_CDMA_SYS_SHUTDOWN_MARK_STATUS                                    0x0600
#define REG_PMU_APB_CDMA_DEEP_SLEEP_CNT                                                 0x0610
#define REG_PMU_APB_CDMA_DEEP_SLEEP_CFG                                                 0x0620
#define REG_PMU_APB_CDMA_WAKEUP_CFG                                                     0x0624
#define REG_PMU_APB_CDMA_PROC1_PWR_CFG                                                  0x0630
#define REG_PMU_APB_PD_APCPU_C0_SHUTDOWN_MARK_STATUS                                    0x0700
#define REG_PMU_APB_PD_APCPU_C1_SHUTDOWN_MARK_STATUS                                    0x0704
#define REG_PMU_APB_PD_APCPU_C2_SHUTDOWN_MARK_STATUS                                    0x0708
#define REG_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK_STATUS                                   0x070c
#define REG_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK_STATUS                                      0x0710
#define REG_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK_STATUS                                     0x0714
#define REG_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK_STATUS                                      0x0718
#define REG_PMU_APB_PD_WTLCP_LTE_CE_SHUTDOWN_MARK_STATUS                                0x071c
#define REG_PMU_APB_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK_STATUS                             0x0720
#define REG_PMU_APB_PD_AP_VSP_SHUTDOWN_MARK_STATUS                                      0x0724
#define REG_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS                                  0x0728
#define REG_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS                                 0x072c
#define REG_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS                               0x0730
#define REG_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS                               0x0734
#define REG_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK_STATUS                                   0x0738
#define REG_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK_STATUS                                   0x073c
#define REG_PMU_APB_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK_STATUS                              0x0740
#define REG_PMU_APB_PD_WTLCP_TD_PROC_SHUTDOWN_MARK_STATUS                               0x0744
#define REG_PMU_APB_PD_AUDCP_SYS_SHUTDOWN_MARK_STATUS                                   0x0748
#define REG_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK_STATUS                                     0x074c
#define REG_PMU_APB_PD_AUDCP_AUDDSP_SHUTDOWN_MARK_STATUS                                0x0750
#define REG_PMU_APB_PD_GPU_RGX_DUST_SHUTDOWN_MARK_STATUS                                0x0754
#define REG_PMU_APB_APCPU_TOP_SLEEP_CNT                                                 0x0758
#define REG_PMU_APB_AP_SYS_SLEEP_CNT                                                    0x075c
#define REG_PMU_APB_WTLCP_SYS_SLEEP_CNT                                                 0x0760
#define REG_PMU_APB_PUBCP_SYS_SLEEP_CNT                                                 0x0764
#define REG_PMU_APB_AUDCP_SYS_SLEEP_CNT                                                 0x0768
#define REG_PMU_APB_PUB_SYS_LIGHT_SLEEP_CNT                                             0x076c
#define REG_PMU_APB_AP_DEEP_SLEEP_CNT                                                   0x0770
#define REG_PMU_APB_SP_SYS_DEEP_SLEEP_CNT                                               0x0774
#define REG_PMU_APB_WTLCP_DEEP_SLEEP_CNT                                                0x0778
#define REG_PMU_APB_PUBCP_DEEP_SLEEP_CNT                                                0x077c
#define REG_PMU_APB_AUDCP_SYS_DEEP_SLEEP_CNT                                            0x0780
#define REG_PMU_APB_PUB_SYS_DEEP_SLEEP_CNT                                              0x0784
#define REG_PMU_APB_AP_LIGHT_SLEEP_CNT                                                  0x0788
#define REG_PMU_APB_WTLCP_LIGHT_SLEEP_CNT                                               0x078c
#define REG_PMU_APB_PUBCP_LIGHT_SLEEP_CNT                                               0x0790
#define REG_PMU_APB_AUDCP_SYS_LIGHT_SLEEP_CNT                                           0x0794
#define REG_PMU_APB_AON_SYS_LIGHT_SLEEP_CNT                                             0x0798
#define REG_PMU_APB_SYS_SOFT_RST_BUSY                                                   0x079c
#define REG_PMU_APB_REG_SYS_SRST_FRC_LP_ACK                                             0x07a0
#define REG_PMU_APB_SOFT_RST_SEL                                                        0x07a4
#define REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK                                              0x07a8
#define REG_PMU_APB_CSI_DSI_PWR_CNT_DONE                                                0x07ac
#define REG_PMU_APB_PD_AP_SYS_DBG_SHUTDOWN_EN                                           0x07b0
#define REG_PMU_APB_EIC_SYS_SEL                                                         0x07b4
#define REG_PMU_APB_DDR_SLP_CTRL_STATE                                                  0x07b8
#define REG_PMU_APB_PD_APCPU_C7_SHUTDOWN_MARK_STATUS                                    0x07bc
#define REG_PMU_APB_APCPU_TOP_DEEP_SLEEP_CNT                                            0x07c0
#define REG_PMU_APB_APCPU_TOP_LIGHT_SLEEP_CNT                                           0x07c4
#define REG_PMU_APB_AP_DOZE_SLEEP_CNT                                                   0x07c8
#define REG_PMU_APB_WTLCP_DOZE_SLEEP_CNT                                                0x07cc
#define REG_PMU_APB_PUBCP_DOZE_SLEEP_CNT                                                0x07d0
#define REG_PMU_APB_AUDCP_DOZE_SLEEP_CNT                                                0x07d4
#define REG_AON_CLK_CORE_CGM_AON_APB_CFG                                                0x0020
#define REG_AON_CLK_CORE_CGM_ADI_CFG                                                    0x0024
#define REG_AON_CLK_CORE_CGM_AUX0_CFG                                                   0x0028
#define REG_AON_CLK_CORE_CGM_AUX1_CFG                                                   0x002c
#define REG_AON_CLK_CORE_CGM_AUX2_CFG                                                   0x0030
#define REG_AON_CLK_CORE_CGM_PROBE_CFG                                                  0x0034
#define REG_AON_CLK_CORE_CGM_PWM0_CFG                                                   0x0038
#define REG_AON_CLK_CORE_CGM_PWM1_CFG                                                   0x003c
#define REG_AON_CLK_CORE_CGM_PWM2_CFG                                                   0x0040
#define REG_AON_CLK_CORE_CGM_PWM3_CFG                                                   0x0044
#define REG_AON_CLK_CORE_CGM_EFUSE_CFG                                                  0x0048
#define REG_AON_CLK_CORE_CGM_UART0_CFG                                                  0x004c
#define REG_AON_CLK_CORE_CGM_UART1_CFG                                                  0x0050
#define REG_AON_CLK_CORE_CGM_32K_OUT_CFG                                                0x0054
#define REG_AON_CLK_CORE_CGM_3K2_OUT_CFG                                                0x0058
#define REG_AON_CLK_CORE_CGM_1K_OUT_CFG                                                 0x005c
#define REG_AON_CLK_CORE_CGM_THM0_CFG                                                   0x0060
#define REG_AON_CLK_CORE_CGM_THM1_CFG                                                   0x0064
#define REG_AON_CLK_CORE_CGM_THM2_CFG                                                   0x0068
#define REG_AON_CLK_CORE_CGM_THM3_CFG                                                   0x006c
#define REG_AON_CLK_CORE_CGM_CM4_I3C0_CFG                                               0x0070
#define REG_AON_CLK_CORE_CGM_CM4_I3C1_CFG                                               0x0074
#define REG_AON_CLK_CORE_CGM_CM4_SPI_CFG                                                0x0078
#define REG_AON_CLK_CORE_CGM_AON_I2C_CFG                                                0x007c
#define REG_AON_CLK_CORE_CGM_AON_IIS_CFG                                                0x0080
#define REG_AON_CLK_CORE_CGM_SCC_CFG                                                    0x0084
#define REG_AON_CLK_CORE_CGM_APCPU_DAP_CFG                                              0x0088
#define REG_AON_CLK_CORE_CGM_APCPU_DAP_MTCK_CFG                                         0x008c
#define REG_AON_CLK_CORE_CGM_APCPU_TS_CFG                                               0x0090
#define REG_AON_CLK_CORE_CGM_DEBUG_TS_CFG                                               0x0094
#define REG_AON_CLK_CORE_CGM_DSI_TEST_S_CFG                                             0x0098
#define REG_AON_CLK_CORE_CGM_RFTI_SBI_CFG                                               0x009c
#define REG_AON_CLK_CORE_CGM_RFTI1_XO_CFG                                               0x00a0
#define REG_AON_CLK_CORE_CGM_RFTI_LTH_CFG                                               0x00a4
#define REG_AON_CLK_CORE_CGM_RFTI2_XO_CFG                                               0x00a8
#define REG_AON_CLK_CORE_CGM_RCO100M_REF_CFG                                            0x00ac
#define REG_AON_CLK_CORE_CGM_RCO100M_FDK_CFG                                            0x00b0
#define REG_AON_CLK_CORE_CGM_DJTAG_TCK_CFG                                              0x00b4
#define REG_AON_CLK_CORE_CGM_DJTAG_TCK_HW_CFG                                           0x00b8
#define REG_AON_CLK_CORE_CGM_SP_AHB_CFG                                                 0x00bc
#define REG_AON_CLK_CORE_CGM_TMR_CFG                                                    0x00c0
#define REG_AON_CLK_CORE_CGM_DET_32K_CFG                                                0x00c4
#define REG_AON_CLK_CORE_CGM_PMU_CFG                                                    0x00c8
#define REG_AON_CLK_CORE_CGM_DEBOUNCE_CFG                                               0x00cc
#define REG_AON_CLK_CORE_CGM_APCPU_PMU_CFG                                              0x00d0
#define REG_AON_CLK_CORE_CGM_FUNC_DMA_CFG                                               0x00d4
#define REG_AON_CLK_CORE_CGM_TOP_DVFS_CFG                                               0x00d8
#define REG_AON_CLK_CORE_CGM_OTG_UTMI_CFG                                               0x00dc
#define REG_AON_CLK_CORE_CGM_OTG_REF_CFG                                                0x00e0
#define REG_AON_CLK_CORE_CGM_CSSYS_CFG                                                  0x00e4
#define REG_AON_CLK_CORE_CGM_CSSYS_PUB_CFG                                              0x00e8
#define REG_AON_CLK_CORE_CGM_CSSYS_APB_CFG                                              0x00ec
#define REG_AON_CLK_CORE_CGM_AP_AXI_CFG                                                 0x00f0
#define REG_AON_CLK_CORE_CGM_AP_MM_CFG                                                  0x00f4
#define REG_AON_CLK_CORE_CGM_SDIO2_2X_CFG                                               0x00f8
#define REG_AON_CLK_CORE_CGM_SDIO2_1X_CFG                                               0x00fc
#define REG_AON_CLK_CORE_CGM_ANALOG_IO_APB_CFG                                          0x0100
#define REG_AON_CLK_CORE_CGM_DMC_REF_CFG                                                0x0104
#define REG_AON_CLK_CORE_CGM_USB20_SCAN_ONLY_CFG                                        0x0108
#define REG_AON_CLK_CORE_CGM_EMC_CFG                                                    0x010c
#define REG_AON_CLK_CORE_CGM_USB_CFG                                                    0x0110
#define REG_AON_CLK_CORE_CGM_AAPC_TEST_CFG                                              0x0114
#define REG_AON_CLK_CORE_CGM_26M_PMU_CFG                                                0x0118
#define REG_AON_CLK_CORE_CGM_CPHY_CFG_CFG                                               0x011c
#define REG_AON_CLK_CORE_CGM_CSI_PHY_SCAN_ONLY_CFG                                      0x0120
#define REG_AON_CLK_CORE_CGM_WCDMA_SLICE_SCAN_ONLY_CFG                                  0x0124
#define REG_AP_APB_APB_EB                                                               0x0000
#define REG_AP_APB_APB_RST                                                              0x0004
#define REG_AP_APB_APB_MISC_CTRL                                                        0x0008
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_CTRL0                                      0x0000
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_CTRL1                                      0x0004
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_CTRL2                                      0x0008
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_PERFOR                                     0x000c
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_CTRL3                                      0x0010
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_BIST_CTRL                                  0x0014
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_CTRL0                                       0x0018
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_CTRL1                                       0x001c
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_CTRL2                                       0x0020
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_PERFOR                                      0x0024
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_CTRL3                                       0x0028
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_BIST_CTRL                                   0x002c
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_CTRL0                                     0x0030
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_CTRL1                                     0x0034
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_CTRL2                                     0x0038
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_PERFOR                                    0x003c
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_CTRL3                                     0x0040
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_CTRL4                                     0x0044
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_CTRL0                                       0x0048
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_CTRL1                                       0x004c
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_CTRL2                                       0x0050
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_PERFOR                                      0x0054
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_CTRL3                                       0x0058
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_BIST_CTRL                                   0x005c
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_CTRL0                                       0x0060
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_CTRL1                                       0x0064
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_CTRL2                                       0x0068
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_PERFOR                                      0x006c
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_CTRL3                                       0x0070
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_BIST_CTRL                                   0x0074
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_TEST_CLK_CTRL                                    0x0078
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_CTRL4                                       0x007c
#define REG_ANLG_PHY_GC_ANALOG_PLL_TOP_REG_SEL_CFG_0                                    0x0080
#define REG_ANLG_PHY_GC_ANALOG_THM1_0_THM1_CTL                                          0x0084
#define REG_ANLG_PHY_GC_ANALOG_THM1_0_THM1_RESERVED_CTL                                 0x0088
#define REG_ANLG_PHY_GC_ANALOG_THM1_0_REG_SEL_CFG_0                                     0x008c
#define REG_REG_FW1_AON_REG_RD_CTRL_0                                                   0x0000
#define REG_REG_FW1_AON_REG_RD_CTRL_1                                                   0x0004
#define REG_REG_FW1_AON_REG_RD_CTRL_2                                                   0x0008
#define REG_REG_FW1_AON_REG_RD_CTRL_3                                                   0x000c
#define REG_REG_FW1_AON_REG_RD_CTRL_4                                                   0x0010
#define REG_REG_FW1_AON_REG_RD_CTRL_5                                                   0x0014
#define REG_REG_FW1_AON_REG_RD_CTRL_6                                                   0x0018
#define REG_REG_FW1_AON_REG_RD_CTRL_7                                                   0x001c
#define REG_REG_FW1_AON_REG_RD_CTRL_8                                                   0x0020
#define REG_REG_FW1_AON_REG_RD_CTRL_9                                                   0x0024
#define REG_REG_FW1_AON_REG_WR_CTRL_0                                                   0x0028
#define REG_REG_FW1_AON_REG_WR_CTRL_1                                                   0x002c
#define REG_REG_FW1_AON_REG_WR_CTRL_2                                                   0x0030
#define REG_REG_FW1_AON_REG_WR_CTRL_3                                                   0x0034
#define REG_REG_FW1_AON_REG_WR_CTRL_4                                                   0x0038
#define REG_REG_FW1_AON_REG_WR_CTRL_5                                                   0x003c
#define REG_REG_FW1_AON_REG_WR_CTRL_6                                                   0x0040
#define REG_REG_FW1_AON_REG_WR_CTRL_7                                                   0x0044
#define REG_REG_FW1_AON_REG_WR_CTRL_8                                                   0x0048
#define REG_REG_FW1_AON_REG_WR_CTRL_9                                                   0x004c
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY0                                            0x0050
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY1                                            0x0054
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY2                                            0x0058
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY3                                            0x005c
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY4                                            0x0060
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY5                                            0x0064
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY6                                            0x0068
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY7                                            0x006c
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY8                                            0x0070
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY9                                            0x0074
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY10                                           0x0078
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY11                                           0x007c
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY12                                           0x0080
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY13                                           0x0084
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY14                                           0x0088
#define REG_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY15                                           0x008c
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY0                                                 0x0090
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY1                                                 0x0094
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY2                                                 0x0098
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY3                                                 0x009c
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY4                                                 0x00a0
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY5                                                 0x00a4
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY6                                                 0x00a8
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY7                                                 0x00ac
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY8                                                 0x00b0
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY9                                                 0x00b4
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY10                                                0x00b8
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY11                                                0x00bc
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY12                                                0x00c0
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY13                                                0x00c4
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY14                                                0x00c8
#define REG_REG_FW1_AON_BIT_CTRL_ARRAY15                                                0x00cc
#define REG_REG_FW0_AON_REG_RD_CTRL_0                                                   0x0000
#define REG_REG_FW0_AON_REG_RD_CTRL_1                                                   0x0004
#define REG_REG_FW0_AON_REG_RD_CTRL_2                                                   0x0008
#define REG_REG_FW0_AON_REG_RD_CTRL_3                                                   0x000c
#define REG_REG_FW0_AON_REG_RD_CTRL_4                                                   0x0010
#define REG_REG_FW0_AON_REG_RD_CTRL_5                                                   0x0014
#define REG_REG_FW0_AON_REG_WR_CTRL_0                                                   0x0018
#define REG_REG_FW0_AON_REG_WR_CTRL_1                                                   0x001c
#define REG_REG_FW0_AON_REG_WR_CTRL_2                                                   0x0020
#define REG_REG_FW0_AON_REG_WR_CTRL_3                                                   0x0024
#define REG_REG_FW0_AON_REG_WR_CTRL_4                                                   0x0028
#define REG_REG_FW0_AON_REG_WR_CTRL_5                                                   0x002c
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY0                                            0x0030
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY1                                            0x0034
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY2                                            0x0038
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY3                                            0x003c
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY4                                            0x0040
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY5                                            0x0044
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY6                                            0x0048
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY7                                            0x004c
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY8                                            0x0050
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY9                                            0x0054
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY10                                           0x0058
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY11                                           0x005c
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY12                                           0x0060
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY13                                           0x0064
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY14                                           0x0068
#define REG_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY15                                           0x006c
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY0                                                 0x0070
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY1                                                 0x0074
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY2                                                 0x0078
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY3                                                 0x007c
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY4                                                 0x0080
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY5                                                 0x0084
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY6                                                 0x0088
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY7                                                 0x008c
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY8                                                 0x0090
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY9                                                 0x0094
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY10                                                0x0098
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY11                                                0x009c
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY12                                                0x00a0
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY13                                                0x00a4
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY14                                                0x00a8
#define REG_REG_FW0_AON_BIT_CTRL_ARRAY15                                                0x00ac
#define REG_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG                                          0x0020
#define REG_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG                                           0x0024
#define REG_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG                                        0x0028
#define REG_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG                                             0x002c
#define REG_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG                                             0x0030
#define REG_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG                                          0x0034
#define REG_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG                                          0x0038
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG                                            0x003c
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG                                            0x0040
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG                                            0x0044
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG                                            0x0048
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG                                            0x004c
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG                                         0x0050
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG                                         0x0054
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG                                         0x0058
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG                                         0x005c
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG                                         0x0060
#define REG_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG                                   0x0064
#define REG_PRE_DIV_CLK_GEN_MONITOR_WAIT_EN_STATUS0_CFG                                 0x0068
#define REG_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS00_CFG                            0x006c
#define REG_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS10_CFG                            0x0070
#define REG_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS00_CFG                           0x0074
#define REG_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS10_CFG                           0x0078
#define REG_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS20_CFG                           0x007c
#define REG_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS30_CFG                           0x0080
#define REG_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS40_CFG                           0x0084
#define REG_AP_AHB_AHB_EB                                                               0x0000
#define REG_AP_AHB_AHB_RST                                                              0x0004
#define REG_AP_AHB_AP_SYS_FORCE_SLEEP_CFG                                               0x000c
#define REG_AP_AHB_AP_SYS_AUTO_SLEEP_CFG                                                0x0010
#define REG_AP_AHB_HOLDING_PEN                                                          0x0014
#define REG_AP_AHB_CLOCK_FREQUENCY_DOWN                                                 0x0018
#define REG_AP_AHB_AP_SYS_CLK_EN_FRC_OFF_0                                              0x0020
#define REG_AP_AHB_AP_SYS_CLK_EN_FRC_OFF_1                                              0x0024
#define REG_AP_AHB_AP_SYS_CLK_EN_FRC_ON_0                                               0x0028
#define REG_AP_AHB_AP_SYS_CLK_EN_FRC_ON_1                                               0x002c
#define REG_AP_AHB_MISC_CKG_EN                                                          0x0040
#define REG_AP_AHB_DISP_ASYNC_BRG                                                       0x0050
#define REG_AP_AHB_S6_LPC                                                               0x0054
#define REG_AP_AHB_S5_LPC                                                               0x0058
#define REG_AP_AHB_AP_ASYNC_BRG                                                         0x005c
#define REG_AP_AHB_M0_LPC                                                               0x0060
#define REG_AP_AHB_M1_LPC                                                               0x0064
#define REG_AP_AHB_M2_LPC                                                               0x0068
#define REG_AP_AHB_M3_LPC                                                               0x006c
#define REG_AP_AHB_M4_LPC                                                               0x0070
#define REG_AP_AHB_M5_LPC                                                               0x0074
#define REG_AP_AHB_M6_LPC                                                               0x0078
#define REG_AP_AHB_MAIN_LPC                                                             0x0088
#define REG_AP_AHB_S0_LPC                                                               0x008c
#define REG_AP_AHB_S1_LPC                                                               0x0090
#define REG_AP_AHB_S2_LPC                                                               0x0094
#define REG_AP_AHB_S3_LPC                                                               0x0098
#define REG_AP_AHB_S4_LPC                                                               0x009c
#define REG_AP_AHB_MERGE_M0_LPC                                                         0x00a0
#define REG_AP_AHB_MERGE_M1_LPC                                                         0x00a4
#define REG_AP_AHB_MERGE_S0_LPC                                                         0x00ac
#define REG_AP_AHB_AP_QOS0                                                              0x00b0
#define REG_AP_AHB_AP_QOS1                                                              0x00b8
#define REG_AP_AHB_AP_QOS2                                                              0x00bc
#define REG_AP_AHB_ASYNC_BRIDGE_IDLE_OVERFLOW                                           0x00c0
#define REG_AP_AHB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_VDSP                                     0x00c4
#define REG_AP_AHB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_DISP                                     0x00c8
#define REG_AP_AHB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_AP                                       0x00cc
#define REG_AP_AHB_SYS_RST                                                              0x3010
#define REG_AP_AHB_CACHE_EMMC_SDIO                                                      0x3014
#define REG_AP_AHB_AP_QOS_CFG                                                           0x301c
#define REG_AP_AHB_DSI_PHY                                                              0x3034
#define REG_AP_AHB_CHIP_ID                                                              0x30fc
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXCLKLANE                          0x0000
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_0                           0x0004
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_1                           0x0008
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_2                           0x000c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_3                           0x0010
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATAESC                          0x0014
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_STATE_RX                           0x0018
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_ERR                                0x001c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_CTRL                               0x0020
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_RSVD                               0x0024
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_TEST                               0x0028
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_4L_DATALANE_CTRL                      0x002c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_MIPI_CTRL7                                0x0030
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ISO_SW                                0x0034
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_REG_SEL_CFG_0                             0x0038
#define REG_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_REG_SEL_CFG_1                             0x003c

#endif
