{"vcs1":{"timestamp_begin":1682464048.801716812, "rt":0.07, "ut":0.03, "st":0.01}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682464048.665002339}
{"VCS_COMP_START_TIME": 1682464048.665002339}
{"VCS_COMP_END_TIME": 1682464048.889231766}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc RISC240.sv controlpath.sv datapath.sv library.sv memory.sv constants.sv regfile.sv alu.sv"}
