 `timescale 1ns / 1ps

 module SRLatch_using_NAND_tb();
    reg S, R;
    wire Q, Q_bar;
    
    SRLatch_using_NAND dut(.S(S), .R(R), .Q(Q), .Q_bar(Q_bar));
        initial
            begin
            // test cases
            S = 0; R = 1; #10 // delay 10 ns
            S = 1; R = 0; #10 // delay 10 ns
            S = 0; R = 0; #10 // delay 10 ns
            S = 1; R = 1; #10 // delay 10 ns
            $finish;
            end
endmodule
