---
title: Регистры — ds_5_0
description: В шейдере домена версии 5 0 реализованы следующие входные и выходные регистры \_ .
ms.assetid: 8AE00EC6-0BDC-4F63-B95C-FF434B98D7CE
ms.topic: article
ms.date: 05/31/2018
ms.openlocfilehash: b787f4a1f7e647a49340d49796dc2986e442178f
ms.sourcegitcommit: 2d531328b6ed82d4ad971a45a5131b430c5866f7
ms.translationtype: MT
ms.contentlocale: ru-RU
ms.lasthandoff: 09/16/2019
ms.locfileid: "104332016"
---
# <a name="registers---ds_5_0"></a><span data-ttu-id="a96a0-103">Регистры — DS \_ 5 \_ 0</span><span class="sxs-lookup"><span data-stu-id="a96a0-103">Registers - ds\_5\_0</span></span>

<span data-ttu-id="a96a0-104">В шейдере домена версии 5 0 реализованы следующие входные и выходные регистры \_ .</span><span class="sxs-lookup"><span data-stu-id="a96a0-104">The following input and output registers are implemented in the domain shader version 5\_0.</span></span>

## <a name="input-registers"></a><span data-ttu-id="a96a0-105">Входные регистры</span><span class="sxs-lookup"><span data-stu-id="a96a0-105">Input Registers</span></span>



| <span data-ttu-id="a96a0-106">Тип регистра</span><span class="sxs-lookup"><span data-stu-id="a96a0-106">Register Type</span></span>                                              | <span data-ttu-id="a96a0-107">Count</span><span class="sxs-lookup"><span data-stu-id="a96a0-107">Count</span></span>                | <span data-ttu-id="a96a0-108">Чтение-запись</span><span class="sxs-lookup"><span data-stu-id="a96a0-108">R/W</span></span> | <span data-ttu-id="a96a0-109">Измерение</span><span class="sxs-lookup"><span data-stu-id="a96a0-109">Dimension</span></span>                           | <span data-ttu-id="a96a0-110">Индексация по r\#</span><span class="sxs-lookup"><span data-stu-id="a96a0-110">Indexable by r\#</span></span> | <span data-ttu-id="a96a0-111">Значения по умолчанию</span><span class="sxs-lookup"><span data-stu-id="a96a0-111">Defaults</span></span> | <span data-ttu-id="a96a0-112">Требуется ДКЛ</span><span class="sxs-lookup"><span data-stu-id="a96a0-112">Requires DCL</span></span> |
|------------------------------------------------------------|----------------------|-----|-------------------------------------|------------------|----------|--------------|
| <span data-ttu-id="a96a0-113">32-разрядная временная (r \# )</span><span class="sxs-lookup"><span data-stu-id="a96a0-113">32-bit Temp (r\#)</span></span>                                          | <span data-ttu-id="a96a0-114">4096 (r \# + x \# \[ n \] )</span><span class="sxs-lookup"><span data-stu-id="a96a0-114">4096(r\#+x\#\[n\])</span></span>   | <span data-ttu-id="a96a0-115">Чтение-запись</span><span class="sxs-lookup"><span data-stu-id="a96a0-115">R/W</span></span> | <span data-ttu-id="a96a0-116">4</span><span class="sxs-lookup"><span data-stu-id="a96a0-116">4</span></span>                                   | <span data-ttu-id="a96a0-117">нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-117">No</span></span>               | <span data-ttu-id="a96a0-118">None</span><span class="sxs-lookup"><span data-stu-id="a96a0-118">None</span></span>     | <span data-ttu-id="a96a0-119">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-119">Yes</span></span>          |
| <span data-ttu-id="a96a0-120">32-битовый индексируемый массив Temp (x \# \[ n \] )</span><span class="sxs-lookup"><span data-stu-id="a96a0-120">32-bit indexable Temp Array (x\#\[n\])</span></span>                     | <span data-ttu-id="a96a0-121">4096 (r \# + x \# \[ n \] )</span><span class="sxs-lookup"><span data-stu-id="a96a0-121">4096(r\#+x\#\[n\])</span></span>   | <span data-ttu-id="a96a0-122">Чтение-запись</span><span class="sxs-lookup"><span data-stu-id="a96a0-122">R/W</span></span> | <span data-ttu-id="a96a0-123">4</span><span class="sxs-lookup"><span data-stu-id="a96a0-123">4</span></span>                                   | <span data-ttu-id="a96a0-124">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-124">Yes</span></span>              | <span data-ttu-id="a96a0-125">Нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-125">None</span></span>     | <span data-ttu-id="a96a0-126">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-126">Yes</span></span>          |
| <span data-ttu-id="a96a0-127">32-разрядные контрольные точки ввода ( \[ элемент вершинной вершины \] \[ \] )</span><span class="sxs-lookup"><span data-stu-id="a96a0-127">32-bit Input Control Points (vcp\[vertex\]\[element\])</span></span>     | <span data-ttu-id="a96a0-128">32 см. Примечание 1 ниже.</span><span class="sxs-lookup"><span data-stu-id="a96a0-128">32 See note 1 below.</span></span> | <span data-ttu-id="a96a0-129">R</span><span class="sxs-lookup"><span data-stu-id="a96a0-129">R</span></span>   | <span data-ttu-id="a96a0-130">4 (компонент) \* 32 (элемент) \* 32 (по вертикали)</span><span class="sxs-lookup"><span data-stu-id="a96a0-130">4(component)\*32(element)\*32(vert)</span></span> | <span data-ttu-id="a96a0-131">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-131">Yes</span></span>              | <span data-ttu-id="a96a0-132">Нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-132">None</span></span>     | <span data-ttu-id="a96a0-133">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-133">Yes</span></span>          |
| <span data-ttu-id="a96a0-134">32-разрядные константы входного исправления ( \[ вершина VPC \] )</span><span class="sxs-lookup"><span data-stu-id="a96a0-134">32-bit Input Patch Constants (vpc\[vertex\])</span></span>               | <span data-ttu-id="a96a0-135">32 см. Примечание 2 ниже.</span><span class="sxs-lookup"><span data-stu-id="a96a0-135">32 See note 2 below.</span></span> | <span data-ttu-id="a96a0-136">R</span><span class="sxs-lookup"><span data-stu-id="a96a0-136">R</span></span>   | <span data-ttu-id="a96a0-137">4</span><span class="sxs-lookup"><span data-stu-id="a96a0-137">4</span></span>                                   | <span data-ttu-id="a96a0-138">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-138">Yes</span></span>              | <span data-ttu-id="a96a0-139">Нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-139">None</span></span>     | <span data-ttu-id="a96a0-140">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-140">Yes</span></span>          |
| <span data-ttu-id="a96a0-141">32-разрядное входное расположение в домене (Вдомаин. XY, vDomain.xyz))</span><span class="sxs-lookup"><span data-stu-id="a96a0-141">32-bit input location in domain (vDomain.xy, vDomain.xyz))</span></span> | <span data-ttu-id="a96a0-142">1</span><span class="sxs-lookup"><span data-stu-id="a96a0-142">1</span></span>                    | <span data-ttu-id="a96a0-143">R</span><span class="sxs-lookup"><span data-stu-id="a96a0-143">R</span></span>   | <span data-ttu-id="a96a0-144">3</span><span class="sxs-lookup"><span data-stu-id="a96a0-144">3</span></span>                                   | <span data-ttu-id="a96a0-145">Нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-145">No</span></span>               | <span data-ttu-id="a96a0-146">Недоступно</span><span class="sxs-lookup"><span data-stu-id="a96a0-146">N/A</span></span>      | <span data-ttu-id="a96a0-147">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-147">Yes</span></span>          |
| <span data-ttu-id="a96a0-148">32-разрядный UINT input Примитивеид (Вприм)</span><span class="sxs-lookup"><span data-stu-id="a96a0-148">32-bit UINT Input PrimitiveID (vPrim)</span></span>                      | <span data-ttu-id="a96a0-149">1</span><span class="sxs-lookup"><span data-stu-id="a96a0-149">1</span></span>                    | <span data-ttu-id="a96a0-150">R</span><span class="sxs-lookup"><span data-stu-id="a96a0-150">R</span></span>   | <span data-ttu-id="a96a0-151">1</span><span class="sxs-lookup"><span data-stu-id="a96a0-151">1</span></span>                                   | <span data-ttu-id="a96a0-152">Нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-152">No</span></span>               | <span data-ttu-id="a96a0-153">Недоступно</span><span class="sxs-lookup"><span data-stu-id="a96a0-153">N/A</span></span>      | <span data-ttu-id="a96a0-154">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-154">Yes</span></span>          |
| <span data-ttu-id="a96a0-155">Элемент во входном ресурсе (t \# )</span><span class="sxs-lookup"><span data-stu-id="a96a0-155">Element in an input resource (t\#)</span></span>                         | <span data-ttu-id="a96a0-156">128</span><span class="sxs-lookup"><span data-stu-id="a96a0-156">128</span></span>                  | <span data-ttu-id="a96a0-157">R</span><span class="sxs-lookup"><span data-stu-id="a96a0-157">R</span></span>   | <span data-ttu-id="a96a0-158">128</span><span class="sxs-lookup"><span data-stu-id="a96a0-158">128</span></span>                                 | <span data-ttu-id="a96a0-159">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-159">Yes</span></span>              | <span data-ttu-id="a96a0-160">Нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-160">None</span></span>     | <span data-ttu-id="a96a0-161">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-161">Yes</span></span>          |
| <span data-ttu-id="a96a0-162">Образцы \#</span><span class="sxs-lookup"><span data-stu-id="a96a0-162">Sampler (s\#)</span></span>                                              | <span data-ttu-id="a96a0-163">16</span><span class="sxs-lookup"><span data-stu-id="a96a0-163">16</span></span>                   | <span data-ttu-id="a96a0-164">R</span><span class="sxs-lookup"><span data-stu-id="a96a0-164">R</span></span>   | <span data-ttu-id="a96a0-165">1</span><span class="sxs-lookup"><span data-stu-id="a96a0-165">1</span></span>                                   | <span data-ttu-id="a96a0-166">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-166">Yes</span></span>              | <span data-ttu-id="a96a0-167">Нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-167">None</span></span>     | <span data-ttu-id="a96a0-168">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-168">Yes</span></span>          |
| <span data-ttu-id="a96a0-169">Справочник по Иконстантбуффер ( \# \[ индекс CB \] )</span><span class="sxs-lookup"><span data-stu-id="a96a0-169">iConstantBuffer reference (cb\#\[index\])</span></span>                  | <span data-ttu-id="a96a0-170">15</span><span class="sxs-lookup"><span data-stu-id="a96a0-170">15</span></span>                   | <span data-ttu-id="a96a0-171">R</span><span class="sxs-lookup"><span data-stu-id="a96a0-171">R</span></span>   | <span data-ttu-id="a96a0-172">4</span><span class="sxs-lookup"><span data-stu-id="a96a0-172">4</span></span>                                   | <span data-ttu-id="a96a0-173">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-173">Yes</span></span>              | <span data-ttu-id="a96a0-174">Нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-174">None</span></span>     | <span data-ttu-id="a96a0-175">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-175">Yes</span></span>          |
| <span data-ttu-id="a96a0-176">Справочник по Ииммедиате Константбуффер ( \[ индекс блока ICB \] )</span><span class="sxs-lookup"><span data-stu-id="a96a0-176">iImmediate ConstantBuffer reference (icb\[index\])</span></span>         | <span data-ttu-id="a96a0-177">1</span><span class="sxs-lookup"><span data-stu-id="a96a0-177">1</span></span>                    | <span data-ttu-id="a96a0-178">R</span><span class="sxs-lookup"><span data-stu-id="a96a0-178">R</span></span>   | <span data-ttu-id="a96a0-179">4</span><span class="sxs-lookup"><span data-stu-id="a96a0-179">4</span></span>                                   | <span data-ttu-id="a96a0-180">Да (содержимое)</span><span class="sxs-lookup"><span data-stu-id="a96a0-180">Yes(contents)</span></span>    | <span data-ttu-id="a96a0-181">Нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-181">None</span></span>     | <span data-ttu-id="a96a0-182">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-182">Yes</span></span>          |



 

<span data-ttu-id="a96a0-183">**Примечание 1.** Шейдер доменов видит выходные данные шейдера поверхности в двух отдельных наборах регистров.</span><span class="sxs-lookup"><span data-stu-id="a96a0-183">**Note 1:** The domain shader sees the hull shader outputs in 2 separate sets of registers.</span></span> <span data-ttu-id="a96a0-184">Регистры с + + могут видеть все точки управления выходными данными шейдера поверхности.</span><span class="sxs-lookup"><span data-stu-id="a96a0-184">The vcp registers can see all of the hull shader’s output Control Points.</span></span> <span data-ttu-id="a96a0-185">Реестры VPC могут видеть все выходные данные постоянной константы исправления для шейдеров поверхности.</span><span class="sxs-lookup"><span data-stu-id="a96a0-185">The vpc registers can see all of the hull shader’s Patch Constant output data.</span></span>

<span data-ttu-id="a96a0-186">**Примечание 2.** Так как код для постоянной вилки исправления или фазы объединения в коде поверхности Тессфакторс с использованием таких имен \_ , как SV тессфактор, шейдер домена должен соответствовать этим объявлениям в эквивалентных входных данных VPC, если они нужны для просмотра этих значений.</span><span class="sxs-lookup"><span data-stu-id="a96a0-186">**Note 2:** Because code for hull shader Patch Constant Fork or Join Phases output TessFactors using names such as SV\_TessFactor, the domain shader must match those declarations on the equivalent vpc input if it wishes to see those values.</span></span>

## <a name="output-registers"></a><span data-ttu-id="a96a0-187">Выходные регистры</span><span class="sxs-lookup"><span data-stu-id="a96a0-187">Output Registers</span></span>



| <span data-ttu-id="a96a0-188">Тип регистра</span><span class="sxs-lookup"><span data-stu-id="a96a0-188">Register Type</span></span>                           | <span data-ttu-id="a96a0-189">Count</span><span class="sxs-lookup"><span data-stu-id="a96a0-189">Count</span></span> | <span data-ttu-id="a96a0-190">Чтение-запись</span><span class="sxs-lookup"><span data-stu-id="a96a0-190">R/W</span></span> | <span data-ttu-id="a96a0-191">Измерение</span><span class="sxs-lookup"><span data-stu-id="a96a0-191">Dimension</span></span> | <span data-ttu-id="a96a0-192">Индексация по r\#</span><span class="sxs-lookup"><span data-stu-id="a96a0-192">Indexable by r\#</span></span> | <span data-ttu-id="a96a0-193">Значения по умолчанию</span><span class="sxs-lookup"><span data-stu-id="a96a0-193">Defaults</span></span> | <span data-ttu-id="a96a0-194">Требуется ДКЛ</span><span class="sxs-lookup"><span data-stu-id="a96a0-194">Requires DCL</span></span> |
|-----------------------------------------|-------|-----|-----------|------------------|----------|--------------|
| <span data-ttu-id="a96a0-195">32-разрядный выходной элемент данных вершины (o \# )</span><span class="sxs-lookup"><span data-stu-id="a96a0-195">32-bit output Vertex Data Element (o\#)</span></span> | <span data-ttu-id="a96a0-196">32</span><span class="sxs-lookup"><span data-stu-id="a96a0-196">32</span></span>    | <span data-ttu-id="a96a0-197">W</span><span class="sxs-lookup"><span data-stu-id="a96a0-197">W</span></span>   | <span data-ttu-id="a96a0-198">4</span><span class="sxs-lookup"><span data-stu-id="a96a0-198">4</span></span>         | <span data-ttu-id="a96a0-199">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-199">Yes</span></span>              | <span data-ttu-id="a96a0-200">Нет</span><span class="sxs-lookup"><span data-stu-id="a96a0-200">None</span></span>     | <span data-ttu-id="a96a0-201">Да</span><span class="sxs-lookup"><span data-stu-id="a96a0-201">Yes</span></span>          |



 

## <a name="related-topics"></a><span data-ttu-id="a96a0-202">См. также</span><span class="sxs-lookup"><span data-stu-id="a96a0-202">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="a96a0-203">Модель шейдера 5</span><span class="sxs-lookup"><span data-stu-id="a96a0-203">Shader Model 5</span></span>](d3d11-graphics-reference-sm5.md)
</dt> </dl>

 

 




