{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 16:33:37 2015 " "Info: Processing started: Wed Nov 18 16:33:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_50 " "Info: Assuming node \"iCLK_50\" is an undefined clock" {  } { { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 register vga_controller:vga\|H_Cont\[10\] register vga_controller:vga\|outVGA_B\[1\] 4.606 ns " "Info: Slack time is 4.606 ns for clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"vga_controller:vga\|H_Cont\[10\]\" and destination register \"vga_controller:vga\|outVGA_B\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "214.92 MHz 4.653 ns " "Info: Fmax is 214.92 MHz (period= 4.653 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.072 ns + Largest register register " "Info: + Largest register to register requirement is 9.072 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.259 ns + " "Info: + Setup relationship between source and destination is 9.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.631 ns " "Info: + Latch edge is 6.631 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Destination clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.628 ns " "Info: - Launch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Source clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.027 ns + Largest " "Info: + Largest clock skew is 0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.822 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 51 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 2.822 ns vga_controller:vga\|outVGA_B\[1\] 3 REG LCFF_X58_Y50_N17 1 " "Info: 3: + IC(1.247 ns) + CELL(0.537 ns) = 2.822 ns; Loc. = LCFF_X58_Y50_N17; Fanout = 1; REG Node = 'vga_controller:vga\|outVGA_B\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[1] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.03 % ) " "Info: Total cell delay = 0.537 ns ( 19.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.285 ns ( 80.97 % ) " "Info: Total interconnect delay = 2.285 ns ( 80.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_B[1] {} } { 0.000ns 1.038ns 1.247ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 source 2.795 ns - Longest register " "Info: - Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 51 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.537 ns) 2.795 ns vga_controller:vga\|H_Cont\[10\] 3 REG LCFF_X56_Y44_N21 5 " "Info: 3: + IC(1.220 ns) + CELL(0.537 ns) = 2.795 ns; Loc. = LCFF_X56_Y44_N21; Fanout = 5; REG Node = 'vga_controller:vga\|H_Cont\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|H_Cont[10] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.21 % ) " "Info: Total cell delay = 0.537 ns ( 19.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.258 ns ( 80.79 % ) " "Info: Total interconnect delay = 2.258 ns ( 80.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|H_Cont[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|H_Cont[10] {} } { 0.000ns 1.038ns 1.220ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_B[1] {} } { 0.000ns 1.038ns 1.247ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|H_Cont[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|H_Cont[10] {} } { 0.000ns 1.038ns 1.220ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 130 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_B[1] {} } { 0.000ns 1.038ns 1.247ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|H_Cont[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|H_Cont[10] {} } { 0.000ns 1.038ns 1.220ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.466 ns - Longest register register " "Info: - Longest register to register delay is 4.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:vga\|H_Cont\[10\] 1 REG LCFF_X56_Y44_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y44_N21; Fanout = 5; REG Node = 'vga_controller:vga\|H_Cont\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:vga|H_Cont[10] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.275 ns) 1.009 ns vga_controller:vga\|LessThan0~1 2 COMB LCCOMB_X58_Y44_N2 1 " "Info: 2: + IC(0.734 ns) + CELL(0.275 ns) = 1.009 ns; Loc. = LCCOMB_X58_Y44_N2; Fanout = 1; COMB Node = 'vga_controller:vga\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { vga_controller:vga|H_Cont[10] vga_controller:vga|LessThan0~1 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 1.684 ns vga_controller:vga\|mVGA_R~0 3 COMB LCCOMB_X58_Y44_N20 1 " "Info: 3: + IC(0.255 ns) + CELL(0.420 ns) = 1.684 ns; Loc. = LCCOMB_X58_Y44_N20; Fanout = 1; COMB Node = 'vga_controller:vga\|mVGA_R~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { vga_controller:vga|LessThan0~1 vga_controller:vga|mVGA_R~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.436 ns) 2.384 ns vga_controller:vga\|mVGA_R~1 4 COMB LCCOMB_X58_Y44_N30 1 " "Info: 4: + IC(0.264 ns) + CELL(0.436 ns) = 2.384 ns; Loc. = LCCOMB_X58_Y44_N30; Fanout = 1; COMB Node = 'vga_controller:vga\|mVGA_R~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { vga_controller:vga|mVGA_R~0 vga_controller:vga|mVGA_R~1 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 3.056 ns vga_controller:vga\|mVGA_R~2 5 COMB LCCOMB_X58_Y44_N6 19 " "Info: 5: + IC(0.253 ns) + CELL(0.419 ns) = 3.056 ns; Loc. = LCCOMB_X58_Y44_N6; Fanout = 19; COMB Node = 'vga_controller:vga\|mVGA_R~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { vga_controller:vga|mVGA_R~1 vga_controller:vga|mVGA_R~2 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.149 ns) 4.382 ns vga_controller:vga\|outVGA_B\[1\]~feeder 6 COMB LCCOMB_X58_Y50_N16 1 " "Info: 6: + IC(1.177 ns) + CELL(0.149 ns) = 4.382 ns; Loc. = LCCOMB_X58_Y50_N16; Fanout = 1; COMB Node = 'vga_controller:vga\|outVGA_B\[1\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { vga_controller:vga|mVGA_R~2 vga_controller:vga|outVGA_B[1]~feeder } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.466 ns vga_controller:vga\|outVGA_B\[1\] 7 REG LCFF_X58_Y50_N17 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.466 ns; Loc. = LCFF_X58_Y50_N17; Fanout = 1; REG Node = 'vga_controller:vga\|outVGA_B\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:vga|outVGA_B[1]~feeder vga_controller:vga|outVGA_B[1] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.783 ns ( 39.92 % ) " "Info: Total cell delay = 1.783 ns ( 39.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.683 ns ( 60.08 % ) " "Info: Total interconnect delay = 2.683 ns ( 60.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { vga_controller:vga|H_Cont[10] vga_controller:vga|LessThan0~1 vga_controller:vga|mVGA_R~0 vga_controller:vga|mVGA_R~1 vga_controller:vga|mVGA_R~2 vga_controller:vga|outVGA_B[1]~feeder vga_controller:vga|outVGA_B[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.466 ns" { vga_controller:vga|H_Cont[10] {} vga_controller:vga|LessThan0~1 {} vga_controller:vga|mVGA_R~0 {} vga_controller:vga|mVGA_R~1 {} vga_controller:vga|mVGA_R~2 {} vga_controller:vga|outVGA_B[1]~feeder {} vga_controller:vga|outVGA_B[1] {} } { 0.000ns 0.734ns 0.255ns 0.264ns 0.253ns 1.177ns 0.000ns } { 0.000ns 0.275ns 0.420ns 0.436ns 0.419ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_B[1] {} } { 0.000ns 1.038ns 1.247ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|H_Cont[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|H_Cont[10] {} } { 0.000ns 1.038ns 1.220ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { vga_controller:vga|H_Cont[10] vga_controller:vga|LessThan0~1 vga_controller:vga|mVGA_R~0 vga_controller:vga|mVGA_R~1 vga_controller:vga|mVGA_R~2 vga_controller:vga|outVGA_B[1]~feeder vga_controller:vga|outVGA_B[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.466 ns" { vga_controller:vga|H_Cont[10] {} vga_controller:vga|LessThan0~1 {} vga_controller:vga|mVGA_R~0 {} vga_controller:vga|mVGA_R~1 {} vga_controller:vga|mVGA_R~2 {} vga_controller:vga|outVGA_B[1]~feeder {} vga_controller:vga|outVGA_B[1] {} } { 0.000ns 0.734ns 0.255ns 0.264ns 0.253ns 1.177ns 0.000ns } { 0.000ns 0.275ns 0.420ns 0.436ns 0.419ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iTD1_CLK27 " "Info: No valid register-to-register data paths exist for clock \"iTD1_CLK27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iCLK_50 register ResetDelay:u2\|Cont\[27\] register ResetDelay:u2\|Cont\[12\] 220.95 MHz 4.526 ns Internal " "Info: Clock \"iCLK_50\" has Internal fmax of 220.95 MHz between source register \"ResetDelay:u2\|Cont\[27\]\" and destination register \"ResetDelay:u2\|Cont\[12\]\" (period= 4.526 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.309 ns + Longest register register " "Info: + Longest register to register delay is 4.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ResetDelay:u2\|Cont\[27\] 1 REG LCFF_X35_Y27_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y27_N23; Fanout = 3; REG Node = 'ResetDelay:u2\|Cont\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResetDelay:u2|Cont[27] } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.398 ns) 1.147 ns ResetDelay:u2\|Equal0~2 2 COMB LCCOMB_X36_Y27_N24 3 " "Info: 2: + IC(0.749 ns) + CELL(0.398 ns) = 1.147 ns; Loc. = LCCOMB_X36_Y27_N24; Fanout = 3; COMB Node = 'ResetDelay:u2\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { ResetDelay:u2|Cont[27] ResetDelay:u2|Equal0~2 } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.438 ns) 2.270 ns ResetDelay:u2\|Equal0~13 3 COMB LCCOMB_X34_Y27_N14 2 " "Info: 3: + IC(0.685 ns) + CELL(0.438 ns) = 2.270 ns; Loc. = LCCOMB_X34_Y27_N14; Fanout = 2; COMB Node = 'ResetDelay:u2\|Equal0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { ResetDelay:u2|Equal0~2 ResetDelay:u2|Equal0~13 } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.420 ns) 2.957 ns ResetDelay:u2\|Equal0~12 4 COMB LCCOMB_X34_Y27_N16 32 " "Info: 4: + IC(0.267 ns) + CELL(0.420 ns) = 2.957 ns; Loc. = LCCOMB_X34_Y27_N16; Fanout = 32; COMB Node = 'ResetDelay:u2\|Equal0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { ResetDelay:u2|Equal0~13 ResetDelay:u2|Equal0~12 } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.660 ns) 4.309 ns ResetDelay:u2\|Cont\[12\] 5 REG LCFF_X35_Y28_N25 3 " "Info: 5: + IC(0.692 ns) + CELL(0.660 ns) = 4.309 ns; Loc. = LCFF_X35_Y28_N25; Fanout = 3; REG Node = 'ResetDelay:u2\|Cont\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { ResetDelay:u2|Equal0~12 ResetDelay:u2|Cont[12] } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.916 ns ( 44.47 % ) " "Info: Total cell delay = 1.916 ns ( 44.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.393 ns ( 55.53 % ) " "Info: Total interconnect delay = 2.393 ns ( 55.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { ResetDelay:u2|Cont[27] ResetDelay:u2|Equal0~2 ResetDelay:u2|Equal0~13 ResetDelay:u2|Equal0~12 ResetDelay:u2|Cont[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.309 ns" { ResetDelay:u2|Cont[27] {} ResetDelay:u2|Equal0~2 {} ResetDelay:u2|Equal0~13 {} ResetDelay:u2|Equal0~12 {} ResetDelay:u2|Cont[12] {} } { 0.000ns 0.749ns 0.685ns 0.267ns 0.692ns } { 0.000ns 0.398ns 0.438ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.823 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 35 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 35; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.537 ns) 2.823 ns ResetDelay:u2\|Cont\[12\] 3 REG LCFF_X35_Y28_N25 3 " "Info: 3: + IC(1.215 ns) + CELL(0.537 ns) = 2.823 ns; Loc. = LCFF_X35_Y28_N25; Fanout = 3; REG Node = 'ResetDelay:u2\|Cont\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { iCLK_50~clkctrl ResetDelay:u2|Cont[12] } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.99 % ) " "Info: Total cell delay = 1.496 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.327 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.327 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[12] {} } { 0.000ns 0.000ns 0.112ns 1.215ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.826 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 35 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 35; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.537 ns) 2.826 ns ResetDelay:u2\|Cont\[27\] 3 REG LCFF_X35_Y27_N23 3 " "Info: 3: + IC(1.218 ns) + CELL(0.537 ns) = 2.826 ns; Loc. = LCFF_X35_Y27_N23; Fanout = 3; REG Node = 'ResetDelay:u2\|Cont\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { iCLK_50~clkctrl ResetDelay:u2|Cont[27] } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.94 % ) " "Info: Total cell delay = 1.496 ns ( 52.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.330 ns ( 47.06 % ) " "Info: Total interconnect delay = 1.330 ns ( 47.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[27] {} } { 0.000ns 0.000ns 0.112ns 1.218ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[12] {} } { 0.000ns 0.000ns 0.112ns 1.215ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[27] {} } { 0.000ns 0.000ns 0.112ns 1.218ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { ResetDelay:u2|Cont[27] ResetDelay:u2|Equal0~2 ResetDelay:u2|Equal0~13 ResetDelay:u2|Equal0~12 ResetDelay:u2|Cont[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.309 ns" { ResetDelay:u2|Cont[27] {} ResetDelay:u2|Equal0~2 {} ResetDelay:u2|Equal0~13 {} ResetDelay:u2|Equal0~12 {} ResetDelay:u2|Cont[12] {} } { 0.000ns 0.749ns 0.685ns 0.267ns 0.692ns } { 0.000ns 0.398ns 0.438ns 0.420ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[12] {} } { 0.000ns 0.000ns 0.112ns 1.215ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[27] {} } { 0.000ns 0.000ns 0.112ns 1.218ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 register vga_controller:vga\|mVGA_V_SYNC register vga_controller:vga\|mVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"vga_controller:vga\|mVGA_V_SYNC\" and destination register \"vga_controller:vga\|mVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:vga\|mVGA_V_SYNC 1 REG LCFF_X57_Y44_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y44_N17; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_controller:vga\|mVGA_V_SYNC~0 2 COMB LCCOMB_X57_Y44_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X57_Y44_N16; Fanout = 1; COMB Node = 'vga_controller:vga\|mVGA_V_SYNC~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_controller:vga|mVGA_V_SYNC vga_controller:vga|mVGA_V_SYNC~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_controller:vga\|mVGA_V_SYNC 3 REG LCFF_X57_Y44_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X57_Y44_N17; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:vga|mVGA_V_SYNC~0 vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC vga_controller:vga|mVGA_V_SYNC~0 vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC {} vga_controller:vga|mVGA_V_SYNC~0 {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.628 ns " "Info: + Latch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Destination clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.628 ns " "Info: - Launch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Source clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.797 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 51 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.537 ns) 2.797 ns vga_controller:vga\|mVGA_V_SYNC 3 REG LCFF_X57_Y44_N17 3 " "Info: 3: + IC(1.222 ns) + CELL(0.537 ns) = 2.797 ns; Loc. = LCFF_X57_Y44_N17; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.20 % ) " "Info: Total cell delay = 0.537 ns ( 19.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 80.80 % ) " "Info: Total interconnect delay = 2.260 ns ( 80.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.222ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 source 2.797 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 51 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.537 ns) 2.797 ns vga_controller:vga\|mVGA_V_SYNC 3 REG LCFF_X57_Y44_N17 3 " "Info: 3: + IC(1.222 ns) + CELL(0.537 ns) = 2.797 ns; Loc. = LCFF_X57_Y44_N17; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.20 % ) " "Info: Total cell delay = 0.537 ns ( 19.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 80.80 % ) " "Info: Total interconnect delay = 2.260 ns ( 80.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.222ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.222ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.222ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC vga_controller:vga|mVGA_V_SYNC~0 vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC {} vga_controller:vga|mVGA_V_SYNC~0 {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.222ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga_controller:vga\|outVGA_R\[4\] iSW\[16\] iTD1_CLK27 9.809 ns register " "Info: tsu for register \"vga_controller:vga\|outVGA_R\[4\]\" (data pin = \"iSW\[16\]\", clock pin = \"iTD1_CLK27\") is 9.809 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.039 ns + Longest pin register " "Info: + Longest pin to register delay is 10.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns iSW\[16\] 1 PIN PIN_L7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 3; PIN Node = 'iSW\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[16] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.311 ns) + CELL(0.438 ns) 7.561 ns vga_controller:vga\|LessThan2~1 2 COMB LCCOMB_X58_Y44_N8 1 " "Info: 2: + IC(6.311 ns) + CELL(0.438 ns) = 7.561 ns; Loc. = LCCOMB_X58_Y44_N8; Fanout = 1; COMB Node = 'vga_controller:vga\|LessThan2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.749 ns" { iSW[16] vga_controller:vga|LessThan2~1 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.419 ns) 8.230 ns vga_controller:vga\|LessThan2~2 3 COMB LCCOMB_X58_Y44_N22 1 " "Info: 3: + IC(0.250 ns) + CELL(0.419 ns) = 8.230 ns; Loc. = LCCOMB_X58_Y44_N22; Fanout = 1; COMB Node = 'vga_controller:vga\|LessThan2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { vga_controller:vga|LessThan2~1 vga_controller:vga|LessThan2~2 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 8.629 ns vga_controller:vga\|mVGA_R~2 4 COMB LCCOMB_X58_Y44_N6 19 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 8.629 ns; Loc. = LCCOMB_X58_Y44_N6; Fanout = 19; COMB Node = 'vga_controller:vga\|mVGA_R~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { vga_controller:vga|LessThan2~2 vga_controller:vga|mVGA_R~2 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.149 ns) 9.955 ns vga_controller:vga\|outVGA_R\[4\]~feeder 5 COMB LCCOMB_X58_Y50_N18 1 " "Info: 5: + IC(1.177 ns) + CELL(0.149 ns) = 9.955 ns; Loc. = LCCOMB_X58_Y50_N18; Fanout = 1; COMB Node = 'vga_controller:vga\|outVGA_R\[4\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { vga_controller:vga|mVGA_R~2 vga_controller:vga|outVGA_R[4]~feeder } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.039 ns vga_controller:vga\|outVGA_R\[4\] 6 REG LCFF_X58_Y50_N19 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.039 ns; Loc. = LCFF_X58_Y50_N19; Fanout = 1; REG Node = 'vga_controller:vga\|outVGA_R\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:vga|outVGA_R[4]~feeder vga_controller:vga|outVGA_R[4] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 20.44 % ) " "Info: Total cell delay = 2.052 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.987 ns ( 79.56 % ) " "Info: Total interconnect delay = 7.987 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.039 ns" { iSW[16] vga_controller:vga|LessThan2~1 vga_controller:vga|LessThan2~2 vga_controller:vga|mVGA_R~2 vga_controller:vga|outVGA_R[4]~feeder vga_controller:vga|outVGA_R[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.039 ns" { iSW[16] {} iSW[16]~combout {} vga_controller:vga|LessThan2~1 {} vga_controller:vga|LessThan2~2 {} vga_controller:vga|mVGA_R~2 {} vga_controller:vga|outVGA_R[4]~feeder {} vga_controller:vga|outVGA_R[4] {} } { 0.000ns 0.000ns 6.311ns 0.250ns 0.249ns 1.177ns 0.000ns } { 0.000ns 0.812ns 0.438ns 0.419ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "iTD1_CLK27 vga_pll:u6\|altpll:altpll_component\|_clk0 -2.628 ns - " "Info: - Offset between input clock \"iTD1_CLK27\" and output clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is -2.628 ns" {  } { { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 325 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.822 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 51 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 2.822 ns vga_controller:vga\|outVGA_R\[4\] 3 REG LCFF_X58_Y50_N19 1 " "Info: 3: + IC(1.247 ns) + CELL(0.537 ns) = 2.822 ns; Loc. = LCFF_X58_Y50_N19; Fanout = 1; REG Node = 'vga_controller:vga\|outVGA_R\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_R[4] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.03 % ) " "Info: Total cell delay = 0.537 ns ( 19.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.285 ns ( 80.97 % ) " "Info: Total interconnect delay = 2.285 ns ( 80.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_R[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_R[4] {} } { 0.000ns 1.038ns 1.247ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.039 ns" { iSW[16] vga_controller:vga|LessThan2~1 vga_controller:vga|LessThan2~2 vga_controller:vga|mVGA_R~2 vga_controller:vga|outVGA_R[4]~feeder vga_controller:vga|outVGA_R[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.039 ns" { iSW[16] {} iSW[16]~combout {} vga_controller:vga|LessThan2~1 {} vga_controller:vga|LessThan2~2 {} vga_controller:vga|mVGA_R~2 {} vga_controller:vga|outVGA_R[4]~feeder {} vga_controller:vga|outVGA_R[4] {} } { 0.000ns 0.000ns 6.311ns 0.250ns 0.249ns 1.177ns 0.000ns } { 0.000ns 0.812ns 0.438ns 0.419ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_R[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_R[4] {} } { 0.000ns 1.038ns 1.247ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 GPIO_1\[14\] ResetDelay:u2\|oRST_1 10.539 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"GPIO_1\[14\]\" through register \"ResetDelay:u2\|oRST_1\" is 10.539 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.823 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to source register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 35 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 35; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.537 ns) 2.823 ns ResetDelay:u2\|oRST_1 3 REG LCFF_X34_Y27_N29 2 " "Info: 3: + IC(1.215 ns) + CELL(0.537 ns) = 2.823 ns; Loc. = LCFF_X34_Y27_N29; Fanout = 2; REG Node = 'ResetDelay:u2\|oRST_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { iCLK_50~clkctrl ResetDelay:u2|oRST_1 } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.99 % ) " "Info: Total cell delay = 1.496 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.327 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.327 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|oRST_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|oRST_1 {} } { 0.000ns 0.000ns 0.112ns 1.215ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.466 ns + Longest register pin " "Info: + Longest register to pin delay is 7.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ResetDelay:u2\|oRST_1 1 REG LCFF_X34_Y27_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y27_N29; Fanout = 2; REG Node = 'ResetDelay:u2\|oRST_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResetDelay:u2|oRST_1 } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(2.652 ns) 7.466 ns GPIO_1\[14\] 2 PIN PIN_L29 0 " "Info: 2: + IC(4.814 ns) + CELL(2.652 ns) = 7.466 ns; Loc. = PIN_L29; Fanout = 0; PIN Node = 'GPIO_1\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.466 ns" { ResetDelay:u2|oRST_1 GPIO_1[14] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 35.52 % ) " "Info: Total cell delay = 2.652 ns ( 35.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.814 ns ( 64.48 % ) " "Info: Total interconnect delay = 4.814 ns ( 64.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.466 ns" { ResetDelay:u2|oRST_1 GPIO_1[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.466 ns" { ResetDelay:u2|oRST_1 {} GPIO_1[14] {} } { 0.000ns 4.814ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|oRST_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|oRST_1 {} } { 0.000ns 0.000ns 0.112ns 1.215ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.466 ns" { ResetDelay:u2|oRST_1 GPIO_1[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.466 ns" { ResetDelay:u2|oRST_1 {} GPIO_1[14] {} } { 0.000ns 4.814ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[3\] oLEDR\[3\] 10.585 ns Longest " "Info: Longest tpd from source pin \"iSW\[3\]\" to destination pin \"oLEDR\[3\]\" is 10.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns iSW\[3\] 1 PIN PIN_AC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'iSW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[3] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.915 ns) + CELL(2.818 ns) 10.585 ns oLEDR\[3\] 2 PIN PIN_AJ4 0 " "Info: 2: + IC(6.915 ns) + CELL(2.818 ns) = 10.585 ns; Loc. = PIN_AJ4; Fanout = 0; PIN Node = 'oLEDR\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.733 ns" { iSW[3] oLEDR[3] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 34.67 % ) " "Info: Total cell delay = 3.670 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.915 ns ( 65.33 % ) " "Info: Total interconnect delay = 6.915 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.585 ns" { iSW[3] oLEDR[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.585 ns" { iSW[3] {} iSW[3]~combout {} oLEDR[3] {} } { 0.000ns 0.000ns 6.915ns } { 0.000ns 0.852ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga_controller:vga\|outVGA_B\[3\] iSW\[16\] iTD1_CLK27 -7.607 ns register " "Info: th for register \"vga_controller:vga\|outVGA_B\[3\]\" (data pin = \"iSW\[16\]\", clock pin = \"iTD1_CLK27\") is -7.607 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iTD1_CLK27 vga_pll:u6\|altpll:altpll_component\|_clk0 -2.628 ns + " "Info: + Offset between input clock \"iTD1_CLK27\" and output clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is -2.628 ns" {  } { { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 325 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.798 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 51 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 51; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.537 ns) 2.798 ns vga_controller:vga\|outVGA_B\[3\] 3 REG LCFF_X58_Y44_N7 1 " "Info: 3: + IC(1.223 ns) + CELL(0.537 ns) = 2.798 ns; Loc. = LCFF_X58_Y44_N7; Fanout = 1; REG Node = 'vga_controller:vga\|outVGA_B\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[3] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.19 % ) " "Info: Total cell delay = 0.537 ns ( 19.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 80.81 % ) " "Info: Total interconnect delay = 2.261 ns ( 80.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_B[3] {} } { 0.000ns 1.038ns 1.223ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.043 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns iSW\[16\] 1 PIN PIN_L7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 3; PIN Node = 'iSW\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[16] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.311 ns) + CELL(0.437 ns) 7.560 ns vga_controller:vga\|LessThan2~2 2 COMB LCCOMB_X58_Y44_N22 1 " "Info: 2: + IC(6.311 ns) + CELL(0.437 ns) = 7.560 ns; Loc. = LCCOMB_X58_Y44_N22; Fanout = 1; COMB Node = 'vga_controller:vga\|LessThan2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.748 ns" { iSW[16] vga_controller:vga|LessThan2~2 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 7.959 ns vga_controller:vga\|mVGA_R~2 3 COMB LCCOMB_X58_Y44_N6 19 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 7.959 ns; Loc. = LCCOMB_X58_Y44_N6; Fanout = 19; COMB Node = 'vga_controller:vga\|mVGA_R~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { vga_controller:vga|LessThan2~2 vga_controller:vga|mVGA_R~2 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.043 ns vga_controller:vga\|outVGA_B\[3\] 4 REG LCFF_X58_Y44_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.043 ns; Loc. = LCFF_X58_Y44_N7; Fanout = 1; REG Node = 'vga_controller:vga\|outVGA_B\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:vga|mVGA_R~2 vga_controller:vga|outVGA_B[3] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 18.44 % ) " "Info: Total cell delay = 1.483 ns ( 18.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.560 ns ( 81.56 % ) " "Info: Total interconnect delay = 6.560 ns ( 81.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.043 ns" { iSW[16] vga_controller:vga|LessThan2~2 vga_controller:vga|mVGA_R~2 vga_controller:vga|outVGA_B[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.043 ns" { iSW[16] {} iSW[16]~combout {} vga_controller:vga|LessThan2~2 {} vga_controller:vga|mVGA_R~2 {} vga_controller:vga|outVGA_B[3] {} } { 0.000ns 0.000ns 6.311ns 0.249ns 0.000ns } { 0.000ns 0.812ns 0.437ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_B[3] {} } { 0.000ns 1.038ns 1.223ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.043 ns" { iSW[16] vga_controller:vga|LessThan2~2 vga_controller:vga|mVGA_R~2 vga_controller:vga|outVGA_B[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.043 ns" { iSW[16] {} iSW[16]~combout {} vga_controller:vga|LessThan2~2 {} vga_controller:vga|mVGA_R~2 {} vga_controller:vga|outVGA_B[3] {} } { 0.000ns 0.000ns 6.311ns 0.249ns 0.000ns } { 0.000ns 0.812ns 0.437ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 16:33:39 2015 " "Info: Processing ended: Wed Nov 18 16:33:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
