Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Aug 28 19:31:36 2024
| Host         : cadence33 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                68          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.658        0.000                      0                  721        0.021        0.000                      0                  721        3.000        0.000                       0                   422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        4.114        0.000                      0                  354        0.098        0.000                      0                  354        4.500        0.000                       0                   211  
  clk40MHz_clk_wiz_0         0.983        0.000                      0                  367        0.107        0.000                      0                  367       11.520        0.000                       0                   207  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         0.658        0.000                      0                   26        0.021        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.444ns (24.706%)  route 4.401ns (75.294%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.127     0.584    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X30Y59         LUT4 (Prop_lut4_I0_O)        0.325     0.909 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.313     1.222    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.328     1.550 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.636     2.186    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.310 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.504     3.814    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.938 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4/O
                         net (fo=1, routed)           0.821     4.759    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.883    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X30Y66         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.428     8.432    u_top_vga/u_mouse_ctl/CLK
    SLICE_X30Y66         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X30Y66         FDPE (Setup_fdpe_C_D)        0.077     8.997    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.214ns (24.198%)  route 3.803ns (75.802%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    -0.964    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.419    -0.545 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.817     0.272    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X33Y61         LUT4 (Prop_lut4_I3_O)        0.299     0.571 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.797     1.368    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.124     1.492 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.289     1.782    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.151     2.057    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I5_O)        0.124     2.181 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.369     3.550    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X31Y66         LUT5 (Prop_lut5_I1_O)        0.124     3.674 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.379     4.053    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_4
    SLICE_X31Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.428     8.432    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/C
                         clock pessimism              0.577     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X31Y66         FDCE (Setup_fdce_C_D)       -0.047     8.888    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.320ns (26.956%)  route 3.577ns (73.044%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.127     0.584    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X30Y59         LUT4 (Prop_lut4_I0_O)        0.325     0.909 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.313     1.222    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.328     1.550 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.636     2.186    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.310 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.501     3.811    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.935 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     3.935    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_5
    SLICE_X31Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     8.433    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C
                         clock pessimism              0.562     8.995    
                         clock uncertainty           -0.074     8.921    
    SLICE_X31Y65         FDCE (Setup_fdce_C_D)        0.031     8.952    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.320ns (27.738%)  route 3.439ns (72.262%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.127     0.584    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X30Y59         LUT4 (Prop_lut4_I0_O)        0.325     0.909 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.313     1.222    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.328     1.550 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.636     2.186    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.310 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.363     3.673    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.797 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     3.797    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_7
    SLICE_X31Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     8.433    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.562     8.995    
                         clock uncertainty           -0.074     8.921    
    SLICE_X31Y65         FDCE (Setup_fdce_C_D)        0.029     8.950    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.320ns (28.278%)  route 3.348ns (71.722%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.127     0.584    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X30Y59         LUT4 (Prop_lut4_I0_O)        0.325     0.909 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.313     1.222    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.328     1.550 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.636     2.186    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.310 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.272     3.582    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X31Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.706 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     3.706    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_10
    SLICE_X31Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.428     8.432    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X31Y66         FDCE (Setup_fdce_C_D)        0.029     8.949    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.320ns (28.704%)  route 3.279ns (71.296%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.127     0.584    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X30Y59         LUT4 (Prop_lut4_I0_O)        0.325     0.909 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.313     1.222    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.328     1.550 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.636     2.186    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.310 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.202     3.513    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.124     3.637 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.637    u_top_vga/u_mouse_ctl/periodic_check_cnt[23]
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]/C
                         clock pessimism              0.576     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X28Y63         FDRE (Setup_fdre_C_D)        0.031     8.969    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.350ns (29.166%)  route 3.279ns (70.834%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.127     0.584    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X30Y59         LUT4 (Prop_lut4_I0_O)        0.325     0.909 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.313     1.222    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.328     1.550 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.636     2.186    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.310 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.202     3.513    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.154     3.667 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.667    u_top_vga/u_mouse_ctl/periodic_check_cnt[24]
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[24]/C
                         clock pessimism              0.576     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X28Y63         FDRE (Setup_fdre_C_D)        0.075     9.013    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.320ns (28.676%)  route 3.283ns (71.324%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.127     0.584    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X30Y59         LUT4 (Prop_lut4_I0_O)        0.325     0.909 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.313     1.222    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.328     1.550 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.636     2.186    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.310 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.207     3.517    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.641 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.641    u_top_vga/u_mouse_ctl/periodic_check_cnt[19]
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[19]/C
                         clock pessimism              0.601     9.038    
                         clock uncertainty           -0.074     8.964    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.029     8.993    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.348ns (29.107%)  route 3.283ns (70.893%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.127     0.584    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X30Y59         LUT4 (Prop_lut4_I0_O)        0.325     0.909 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.313     1.222    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.328     1.550 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.636     2.186    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.310 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.207     3.517    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X28Y62         LUT2 (Prop_lut2_I1_O)        0.152     3.669 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.669    u_top_vga/u_mouse_ctl/periodic_check_cnt[20]
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                         clock pessimism              0.601     9.038    
                         clock uncertainty           -0.074     8.964    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.075     9.039    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.320ns (28.999%)  route 3.232ns (71.001%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.127     0.584    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X30Y59         LUT4 (Prop_lut4_I0_O)        0.325     0.909 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.313     1.222    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.328     1.550 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.636     2.186    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.310 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.156     3.466    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X30Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.590 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[31]_i_1/O
                         net (fo=1, routed)           0.000     3.590    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_8
    SLICE_X30Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     8.433    u_top_vga/u_mouse_ctl/CLK
    SLICE_X30Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/C
                         clock pessimism              0.562     8.995    
                         clock uncertainty           -0.074     8.921    
    SLICE_X30Y65         FDCE (Setup_fdce_C_D)        0.081     9.002    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  5.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.592%)  route 0.261ns (58.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.261    -0.222    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_done
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.045    -0.177 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X33Y70         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X33Y70         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X33Y70         FDCE (Hold_fdce_C_D)         0.092    -0.275    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.555    -0.626    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.099    -0.386    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/Q[10]
    SLICE_X30Y67         LUT4 (Prop_lut4_I0_O)        0.045    -0.341 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.341    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_28
    SLICE_X30Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.821    -0.868    u_top_vga/u_mouse_ctl/CLK
    SLICE_X30Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.255    -0.613    
    SLICE_X30Y67         FDCE (Hold_fdce_C_D)         0.120    -0.493    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.125%)  route 0.123ns (39.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.554    -0.627    u_top_vga/u_mouse_ctl/CLK
    SLICE_X29Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.363    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[8]_0[1]
    SLICE_X30Y69         LUT5 (Prop_lut5_I3_O)        0.045    -0.318 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.318    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.819    -0.870    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.275    -0.595    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.121    -0.474    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.215%)  route 0.298ns (56.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.556    -0.625    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.128    -0.497 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.298    -0.199    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[8]
    SLICE_X32Y71         LUT4 (Prop_lut4_I3_O)        0.099    -0.100 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1_n_0
    SLICE_X32Y71         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.817    -0.872    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y71         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X32Y71         FDCE (Hold_fdce_C_D)         0.107    -0.261    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.140%)  route 0.135ns (48.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.553    -0.628    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[8]/Q
                         net (fo=3, routed)           0.135    -0.353    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CONV_INTEGER[7]
    SLICE_X28Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.821    -0.869    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[7]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X28Y69         FDRE (Hold_fdre_C_D)         0.071    -0.523    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.454%)  route 0.138ns (42.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.553    -0.628    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X29Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.138    -0.350    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X30Y69         LUT5 (Prop_lut5_I1_O)        0.045    -0.305 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.305    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.819    -0.870    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.275    -0.595    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.120    -0.475    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.418%)  route 0.138ns (42.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.556    -0.625    u_top_vga/u_mouse_ctl/CLK
    SLICE_X29Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/Q
                         net (fo=4, routed)           0.138    -0.346    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/Q[18]
    SLICE_X30Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.301 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.301    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X30Y66         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/CLK
    SLICE_X30Y66         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.275    -0.592    
    SLICE_X30Y66         FDPE (Hold_fdpe_C_D)         0.120    -0.472    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.551    -0.630    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X33Y71         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.098    -0.391    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.346 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[10]_i_1_n_0
    SLICE_X32Y71         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.817    -0.872    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y71         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X32Y71         FDCE (Hold_fdce_C_D)         0.092    -0.525    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk/inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.922ns  (logic 8.950ns (37.413%)  route 14.972ns (62.587%))
  Logic Levels:           29  (CARRY4=11 LUT2=3 LUT3=4 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.563    -0.949    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.530 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__3/Q
                         net (fo=107, routed)         1.490     0.961    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__3_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.322     1.283 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_9/O
                         net (fo=14, routed)          0.591     1.874    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__3_1
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.326     2.200 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3221/O
                         net (fo=12, routed)          0.471     2.670    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3221_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I2_O)        0.124     2.794 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2561/O
                         net (fo=123, routed)         1.254     4.049    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]_24
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.116     4.165 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4415/O
                         net (fo=2, routed)           1.047     5.211    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4415_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.328     5.539 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3906/O
                         net (fo=1, routed)           0.000     5.539    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2592_1[1]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.072 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3237/CO[3]
                         net (fo=1, routed)           0.000     6.072    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3237_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3274/O[2]
                         net (fo=2, routed)           0.768     7.079    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3274_n_5
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.294     7.373 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2617/O
                         net (fo=2, routed)           0.708     8.081    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2617_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.412 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2621/O
                         net (fo=1, routed)           0.000     8.412    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2621_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.788 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2053/CO[3]
                         net (fo=1, routed)           0.000     8.788    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2053_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.007 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2609/O[0]
                         net (fo=2, routed)           1.049    10.056    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2609_n_7
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.319    10.375 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2039/O
                         net (fo=2, routed)           0.490    10.865    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2039_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.328    11.193 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2043/O
                         net (fo=1, routed)           0.000    11.193    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2043_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.836 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1552/O[3]
                         net (fo=1, routed)           0.583    12.419    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1552_n_4
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    13.127 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    13.127    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1088_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.349 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1530/O[0]
                         net (fo=2, routed)           0.564    13.913    u_top_vga/u_draw_bg/PCIN__3[24]
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.299    14.212 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1562/O
                         net (fo=1, routed)           0.000    14.212    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1562_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.588 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    14.588    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1094_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.807 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1082/O[0]
                         net (fo=4, routed)           1.000    15.807    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1082_n_7
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.321    16.128 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_593/O
                         net (fo=2, routed)           0.365    16.493    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_593_n_0
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.348    16.841 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_597/O
                         net (fo=1, routed)           0.000    16.841    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_597_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.221 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    17.221    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_227_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.460 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.596    18.056    u_top_vga/u_draw_bg/rgb_nxt436_out[30]
    SLICE_X56Y15         LUT4 (Prop_lut4_I3_O)        0.301    18.357 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_222/O
                         net (fo=1, routed)           0.590    18.947    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_222_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.071 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_89/O
                         net (fo=1, routed)           0.300    19.371    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_89_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I4_O)        0.124    19.495 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_39/O
                         net (fo=1, routed)           1.629    21.124    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_39_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.124    21.248 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           0.988    22.236    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.360 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5/O
                         net (fo=1, routed)           0.490    22.850    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.974 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    22.974    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X40Y38         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.444    23.449    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X40Y38         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.564    24.012    
                         clock uncertainty           -0.087    23.925    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.031    23.956    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.956    
                         arrival time                         -22.974    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.599ns  (logic 8.950ns (37.925%)  route 14.649ns (62.075%))
  Logic Levels:           29  (CARRY4=11 LUT2=3 LUT3=4 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.563    -0.949    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.530 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__3/Q
                         net (fo=107, routed)         1.490     0.961    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__3_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.322     1.283 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_9/O
                         net (fo=14, routed)          0.591     1.874    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__3_1
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.326     2.200 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3221/O
                         net (fo=12, routed)          0.471     2.670    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3221_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I2_O)        0.124     2.794 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2561/O
                         net (fo=123, routed)         1.254     4.049    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]_24
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.116     4.165 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4415/O
                         net (fo=2, routed)           1.047     5.211    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4415_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.328     5.539 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3906/O
                         net (fo=1, routed)           0.000     5.539    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2592_1[1]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.072 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3237/CO[3]
                         net (fo=1, routed)           0.000     6.072    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3237_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3274/O[2]
                         net (fo=2, routed)           0.768     7.079    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3274_n_5
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.294     7.373 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2617/O
                         net (fo=2, routed)           0.708     8.081    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2617_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.412 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2621/O
                         net (fo=1, routed)           0.000     8.412    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2621_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.788 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2053/CO[3]
                         net (fo=1, routed)           0.000     8.788    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2053_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.007 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2609/O[0]
                         net (fo=2, routed)           1.049    10.056    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2609_n_7
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.319    10.375 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2039/O
                         net (fo=2, routed)           0.490    10.865    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2039_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.328    11.193 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2043/O
                         net (fo=1, routed)           0.000    11.193    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2043_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.836 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1552/O[3]
                         net (fo=1, routed)           0.583    12.419    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1552_n_4
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    13.127 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    13.127    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1088_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.349 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1530/O[0]
                         net (fo=2, routed)           0.564    13.913    u_top_vga/u_draw_bg/PCIN__3[24]
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.299    14.212 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1562/O
                         net (fo=1, routed)           0.000    14.212    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1562_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.588 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    14.588    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1094_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.807 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1082/O[0]
                         net (fo=4, routed)           1.000    15.807    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1082_n_7
    SLICE_X54Y17         LUT3 (Prop_lut3_I1_O)        0.321    16.128 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_593/O
                         net (fo=2, routed)           0.365    16.493    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_593_n_0
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.348    16.841 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_597/O
                         net (fo=1, routed)           0.000    16.841    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_597_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.221 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    17.221    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_227_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.460 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_224/O[2]
                         net (fo=1, routed)           0.596    18.056    u_top_vga/u_draw_bg/rgb_nxt436_out[30]
    SLICE_X56Y15         LUT4 (Prop_lut4_I3_O)        0.301    18.357 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_222/O
                         net (fo=1, routed)           0.590    18.947    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_222_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.071 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_89/O
                         net (fo=1, routed)           0.300    19.371    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_89_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I4_O)        0.124    19.495 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_39/O
                         net (fo=1, routed)           1.629    21.124    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_39_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.124    21.248 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           0.992    22.241    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.365 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.162    22.526    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.650 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    22.650    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X40Y38         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.444    23.449    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X40Y38         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.564    24.012    
                         clock uncertainty           -0.087    23.925    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029    23.954    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.954    
                         arrival time                         -22.650    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.980ns  (logic 10.245ns (51.276%)  route 9.735ns (48.724%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.549    -0.963    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/Q
                         net (fo=27, routed)          1.297     0.852    u_top_vga/u_draw_player_ctl/Q[5]
    SLICE_X13Y71         LUT4 (Prop_lut4_I0_O)        0.124     0.976 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19/O
                         net (fo=1, routed)           0.000     0.976    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.526 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.526    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.974 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          0.886     2.860    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     7.075 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.056     7.130    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.648 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           0.808     9.457    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000     9.581    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.159 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           1.421    11.580    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.329    11.909 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0/O
                         net (fo=1, routed)           0.664    12.573    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.179 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.179    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.296    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.611 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           1.113    14.724    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.307    15.031 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.493    15.524    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    15.648 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29/O
                         net (fo=1, routed)           0.452    16.100    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.224 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.889    17.114    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    17.238 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.655    18.893    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.124    19.017 r  u_top_vga/u_draw_rect/vga_out\\.rgb[8]_i_1__0/O
                         net (fo=1, routed)           0.000    19.017    u_top_vga/u_draw_player/D[8]
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.079    24.062    u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         24.062    
                         arrival time                         -19.017    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.013ns  (logic 10.278ns (51.357%)  route 9.735ns (48.643%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.549    -0.963    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/Q
                         net (fo=27, routed)          1.297     0.852    u_top_vga/u_draw_player_ctl/Q[5]
    SLICE_X13Y71         LUT4 (Prop_lut4_I0_O)        0.124     0.976 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19/O
                         net (fo=1, routed)           0.000     0.976    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.526 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.526    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.974 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          0.886     2.860    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     7.075 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.056     7.130    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.648 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           0.808     9.457    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000     9.581    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.159 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           1.421    11.580    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.329    11.909 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0/O
                         net (fo=1, routed)           0.664    12.573    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.179 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.179    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.296    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.611 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           1.113    14.724    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.307    15.031 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.493    15.524    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    15.648 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29/O
                         net (fo=1, routed)           0.452    16.100    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.224 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.889    17.114    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    17.238 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.655    18.893    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.157    19.050 r  u_top_vga/u_draw_rect/vga_out\\.rgb[9]_i_1__0/O
                         net (fo=1, routed)           0.000    19.050    u_top_vga/u_draw_player/D[9]
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.118    24.101    u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         24.101    
                         arrival time                         -19.050    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.964ns  (logic 10.245ns (51.317%)  route 9.719ns (48.683%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.549    -0.963    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/Q
                         net (fo=27, routed)          1.297     0.852    u_top_vga/u_draw_player_ctl/Q[5]
    SLICE_X13Y71         LUT4 (Prop_lut4_I0_O)        0.124     0.976 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19/O
                         net (fo=1, routed)           0.000     0.976    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.526 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.526    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.974 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          0.886     2.860    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     7.075 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.056     7.130    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.648 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           0.808     9.457    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000     9.581    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.159 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           1.421    11.580    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.329    11.909 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0/O
                         net (fo=1, routed)           0.664    12.573    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.179 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.179    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.296    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.611 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           1.113    14.724    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.307    15.031 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.493    15.524    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    15.648 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29/O
                         net (fo=1, routed)           0.452    16.100    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.224 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.889    17.114    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    17.238 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.639    18.877    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.124    19.001 r  u_top_vga/u_draw_rect/vga_out\\.rgb[0]_i_1__0/O
                         net (fo=1, routed)           0.000    19.001    u_top_vga/u_draw_player/D[0]
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.077    24.060    u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         24.060    
                         arrival time                         -19.001    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.961ns  (logic 10.245ns (51.325%)  route 9.716ns (48.675%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.549    -0.963    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/Q
                         net (fo=27, routed)          1.297     0.852    u_top_vga/u_draw_player_ctl/Q[5]
    SLICE_X13Y71         LUT4 (Prop_lut4_I0_O)        0.124     0.976 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19/O
                         net (fo=1, routed)           0.000     0.976    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.526 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.526    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.974 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          0.886     2.860    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     7.075 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.056     7.130    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.648 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           0.808     9.457    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000     9.581    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.159 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           1.421    11.580    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.329    11.909 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0/O
                         net (fo=1, routed)           0.664    12.573    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.179 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.179    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.296    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.611 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           1.113    14.724    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.307    15.031 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.493    15.524    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    15.648 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29/O
                         net (fo=1, routed)           0.452    16.100    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.224 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.889    17.114    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    17.238 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.636    18.874    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.124    18.998 r  u_top_vga/u_draw_rect/vga_out\\.rgb[10]_i_1__0/O
                         net (fo=1, routed)           0.000    18.998    u_top_vga/u_draw_player/D[10]
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.081    24.064    u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         24.064    
                         arrival time                         -18.998    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.990ns  (logic 10.271ns (51.381%)  route 9.719ns (48.619%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.549    -0.963    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/Q
                         net (fo=27, routed)          1.297     0.852    u_top_vga/u_draw_player_ctl/Q[5]
    SLICE_X13Y71         LUT4 (Prop_lut4_I0_O)        0.124     0.976 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19/O
                         net (fo=1, routed)           0.000     0.976    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.526 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.526    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.974 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          0.886     2.860    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     7.075 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.056     7.130    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.648 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           0.808     9.457    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000     9.581    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.159 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           1.421    11.580    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.329    11.909 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0/O
                         net (fo=1, routed)           0.664    12.573    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.179 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.179    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.296    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.611 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           1.113    14.724    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.307    15.031 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.493    15.524    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    15.648 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29/O
                         net (fo=1, routed)           0.452    16.100    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.224 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.889    17.114    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    17.238 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.639    18.877    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.150    19.027 r  u_top_vga/u_draw_rect/vga_out\\.rgb[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.027    u_top_vga/u_draw_player/D[1]
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.118    24.101    u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         24.101    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.987ns  (logic 10.271ns (51.388%)  route 9.716ns (48.612%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.549    -0.963    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/Q
                         net (fo=27, routed)          1.297     0.852    u_top_vga/u_draw_player_ctl/Q[5]
    SLICE_X13Y71         LUT4 (Prop_lut4_I0_O)        0.124     0.976 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19/O
                         net (fo=1, routed)           0.000     0.976    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.526 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.526    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.974 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          0.886     2.860    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     7.075 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.056     7.130    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.648 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           0.808     9.457    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000     9.581    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.159 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           1.421    11.580    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.329    11.909 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0/O
                         net (fo=1, routed)           0.664    12.573    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.179 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.179    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.296    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.611 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           1.113    14.724    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.307    15.031 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.493    15.524    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    15.648 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29/O
                         net (fo=1, routed)           0.452    16.100    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.224 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.889    17.114    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    17.238 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.636    18.874    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.150    19.024 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_1__2/O
                         net (fo=1, routed)           0.000    19.024    u_top_vga/u_draw_player/D[11]
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.118    24.101    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         24.101    
                         arrival time                         -19.024    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.760ns  (logic 10.245ns (51.847%)  route 9.515ns (48.153%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.549    -0.963    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/Q
                         net (fo=27, routed)          1.297     0.852    u_top_vga/u_draw_player_ctl/Q[5]
    SLICE_X13Y71         LUT4 (Prop_lut4_I0_O)        0.124     0.976 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19/O
                         net (fo=1, routed)           0.000     0.976    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.526 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.526    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.974 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          0.886     2.860    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     7.075 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.056     7.130    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.648 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           0.808     9.457    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000     9.581    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.159 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           1.421    11.580    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.329    11.909 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0/O
                         net (fo=1, routed)           0.664    12.573    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.179 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.179    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.296    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.611 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           1.113    14.724    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.307    15.031 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.493    15.524    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    15.648 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29/O
                         net (fo=1, routed)           0.452    16.100    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.224 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.889    17.114    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    17.238 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.435    18.673    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.124    18.797 r  u_top_vga/u_draw_rect/vga_out\\.rgb[2]_i_1__0/O
                         net (fo=1, routed)           0.000    18.797    u_top_vga/u_draw_player/D[2]
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.079    24.062    u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         24.062    
                         arrival time                         -18.797    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.789ns  (logic 10.274ns (51.918%)  route 9.515ns (48.082%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.549    -0.963    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/Q
                         net (fo=27, routed)          1.297     0.852    u_top_vga/u_draw_player_ctl/Q[5]
    SLICE_X13Y71         LUT4 (Prop_lut4_I0_O)        0.124     0.976 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19/O
                         net (fo=1, routed)           0.000     0.976    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_19_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.526 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.526    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.974 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          0.886     2.860    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.215     7.075 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.056     7.130    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.648 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           0.808     9.457    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124     9.581 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000     9.581    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.159 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           1.421    11.580    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.329    11.909 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0/O
                         net (fo=1, routed)           0.664    12.573    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_78__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.179 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.179    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.296    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.611 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           1.113    14.724    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.307    15.031 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.493    15.524    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    15.648 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29/O
                         net (fo=1, routed)           0.452    16.100    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.224 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.889    17.114    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    17.238 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.435    18.673    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.153    18.826 r  u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_1__2/O
                         net (fo=1, routed)           0.000    18.826    u_top_vga/u_draw_player/D[3]
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.118    24.101    u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         24.101    
                         arrival time                         -18.826    
  -------------------------------------------------------------------
                         slack                                  5.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.326%)  route 0.328ns (66.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.563    -0.618    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X38Y44         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/Q
                         net (fo=2, routed)           0.328    -0.126    u_top_vga/u_draw_buttons/vga_tim\\.hsync
    SLICE_X30Y51         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.830    -0.859    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X30Y51         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.508    -0.350    
    SLICE_X30Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.233    u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.074%)  route 0.303ns (61.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.563    -0.618    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X39Y44         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]/Q
                         net (fo=140, routed)         0.303    -0.175    u_top_vga/u_vga_timing/vga_out\\.hcount[2]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.045    -0.130 r  u_top_vga/u_vga_timing/vga_out\\.hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    u_top_vga/u_vga_timing/p_0_in__0[3]
    SLICE_X35Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.831    -0.859    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X35Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091    -0.264    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.560    -0.621    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.110    -0.370    u_top_vga/u_draw_player_ctl/state[1]
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.325 r  u_top_vga/u_draw_player_ctl/xpos_player[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    u_top_vga/u_draw_player_ctl/xpos_nxt[4]
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.827    -0.862    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.121    -0.487    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.560    -0.621    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.135    -0.346    u_top_vga/u_draw_player_ctl/state[0]
    SLICE_X12Y65         LUT6 (Prop_lut6_I2_O)        0.045    -0.301 r  u_top_vga/u_draw_player_ctl/xpos_player[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    u_top_vga/u_draw_player_ctl/xpos_nxt[1]
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.827    -0.862    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.120    -0.488    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.560    -0.621    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.139    -0.342    u_top_vga/u_draw_player_ctl/state[0]
    SLICE_X12Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.297 r  u_top_vga/u_draw_player_ctl/xpos_player[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    u_top_vga/u_draw_player_ctl/xpos_nxt[3]
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.827    -0.862    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.121    -0.487    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.957%)  route 0.402ns (74.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.562    -0.619    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X28Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/Q
                         net (fo=1, routed)           0.402    -0.076    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r_0
    SLICE_X28Y49         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.834    -0.856    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X28Y49         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.066    -0.281    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.346%)  route 0.151ns (51.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.558    -0.623    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X9Y67          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/Q
                         net (fo=4, routed)           0.151    -0.332    u_top_vga/u_draw_rect/vga_out\\.hcount_reg[10]_1[10]
    SLICE_X9Y69          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.823    -0.866    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X9Y69          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[10]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X9Y69          FDRE (Hold_fdre_C_D)         0.070    -0.541    u_top_vga/u_draw_rect/vga_out\\.hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.603%)  route 0.154ns (48.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.558    -0.623    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X10Y67         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/Q
                         net (fo=2, routed)           0.154    -0.305    u_top_vga/u_draw_buttons/D[8]
    SLICE_X9Y67          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.825    -0.864    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X9Y67          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.055    -0.534    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11     u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12     u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y13     u_top_vga/u_image_rom/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y14     u_top_vga/u_image_rom/rgb_reg_3/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y51     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y51     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y52     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y52     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y51     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y51     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y52     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y52     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.767ns  (logic 1.076ns (28.567%)  route 2.691ns (71.433%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.505    19.995    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.119 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.264    20.384    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.508 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.434    20.941    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.065 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.404    21.470    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.594 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.583    22.176    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.300 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.500    22.801    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.432    23.436    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/C
                         clock pessimism              0.398    23.834    
                         clock uncertainty           -0.207    23.627    
    SLICE_X12Y67         FDRE (Setup_fdre_C_CE)      -0.169    23.458    u_top_vga/u_draw_player_ctl/xpos_player_reg[10]
  -------------------------------------------------------------------
                         required time                         23.458    
                         arrival time                         -22.801    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.767ns  (logic 1.076ns (28.567%)  route 2.691ns (71.433%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.505    19.995    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.119 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.264    20.384    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.508 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.434    20.941    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.065 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.404    21.470    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.594 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.583    22.176    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.300 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.500    22.801    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.432    23.436    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/C
                         clock pessimism              0.398    23.834    
                         clock uncertainty           -0.207    23.627    
    SLICE_X12Y67         FDRE (Setup_fdre_C_CE)      -0.169    23.458    u_top_vga/u_draw_player_ctl/xpos_player_reg[11]
  -------------------------------------------------------------------
                         required time                         23.458    
                         arrival time                         -22.801    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.767ns  (logic 1.076ns (28.567%)  route 2.691ns (71.433%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.505    19.995    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.119 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.264    20.384    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.508 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.434    20.941    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.065 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.404    21.470    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.594 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.583    22.176    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.300 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.500    22.801    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.432    23.436    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/C
                         clock pessimism              0.398    23.834    
                         clock uncertainty           -0.207    23.627    
    SLICE_X12Y67         FDRE (Setup_fdre_C_CE)      -0.169    23.458    u_top_vga/u_draw_player_ctl/xpos_player_reg[9]
  -------------------------------------------------------------------
                         required time                         23.458    
                         arrival time                         -22.801    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.627ns  (logic 1.076ns (29.669%)  route 2.551ns (70.331%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 23.437 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.505    19.995    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.119 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.264    20.384    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.508 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.434    20.941    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.065 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.404    21.470    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.594 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.583    22.176    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.300 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.360    22.661    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X13Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.433    23.437    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/C
                         clock pessimism              0.398    23.835    
                         clock uncertainty           -0.207    23.628    
    SLICE_X13Y66         FDRE (Setup_fdre_C_CE)      -0.205    23.423    u_top_vga/u_draw_player_ctl/xpos_player_reg[2]
  -------------------------------------------------------------------
                         required time                         23.423    
                         arrival time                         -22.661    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.627ns  (logic 1.076ns (29.669%)  route 2.551ns (70.331%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 23.437 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.505    19.995    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.119 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.264    20.384    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.508 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.434    20.941    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.065 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.404    21.470    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.594 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.583    22.176    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.300 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.360    22.661    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X13Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.433    23.437    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                         clock pessimism              0.398    23.835    
                         clock uncertainty           -0.207    23.628    
    SLICE_X13Y66         FDRE (Setup_fdre_C_CE)      -0.205    23.423    u_top_vga/u_draw_player_ctl/xpos_player_reg[8]
  -------------------------------------------------------------------
                         required time                         23.423    
                         arrival time                         -22.661    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.657ns  (logic 1.076ns (29.420%)  route 2.581ns (70.580%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.505    19.995    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.119 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.264    20.384    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.508 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.434    20.941    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.065 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.404    21.470    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.594 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.583    22.176    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.300 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.391    22.691    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.434    23.438    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.398    23.836    
                         clock uncertainty           -0.207    23.629    
    SLICE_X12Y65         FDRE (Setup_fdre_C_CE)      -0.169    23.460    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                         23.460    
                         arrival time                         -22.691    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.657ns  (logic 1.076ns (29.420%)  route 2.581ns (70.580%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.505    19.995    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.119 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.264    20.384    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.508 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.434    20.941    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.065 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.404    21.470    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.594 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.583    22.176    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.300 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.391    22.691    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.434    23.438    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.398    23.836    
                         clock uncertainty           -0.207    23.629    
    SLICE_X12Y65         FDRE (Setup_fdre_C_CE)      -0.169    23.460    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                         23.460    
                         arrival time                         -22.691    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.657ns  (logic 1.076ns (29.420%)  route 2.581ns (70.580%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.505    19.995    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.119 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.264    20.384    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.508 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.434    20.941    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.065 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.404    21.470    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.594 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.583    22.176    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.300 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.391    22.691    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.434    23.438    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.398    23.836    
                         clock uncertainty           -0.207    23.629    
    SLICE_X12Y65         FDRE (Setup_fdre_C_CE)      -0.169    23.460    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                         23.460    
                         arrival time                         -22.691    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.627ns  (logic 1.076ns (29.669%)  route 2.551ns (70.331%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 23.437 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.505    19.995    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.119 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.264    20.384    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.508 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.434    20.941    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.065 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.404    21.470    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.594 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.583    22.176    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.300 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.360    22.661    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.433    23.437    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/C
                         clock pessimism              0.398    23.835    
                         clock uncertainty           -0.207    23.628    
    SLICE_X12Y66         FDRE (Setup_fdre_C_CE)      -0.169    23.459    u_top_vga/u_draw_player_ctl/xpos_player_reg[0]
  -------------------------------------------------------------------
                         required time                         23.459    
                         arrival time                         -22.661    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.627ns  (logic 1.076ns (29.669%)  route 2.551ns (70.331%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 23.437 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.505    19.995    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.119 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.264    20.384    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    20.508 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.434    20.941    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X13Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.065 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.404    21.470    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.594 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.583    22.176    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    22.300 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.360    22.661    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.433    23.437    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                         clock pessimism              0.398    23.835    
                         clock uncertainty           -0.207    23.628    
    SLICE_X12Y66         FDRE (Setup_fdre_C_CE)      -0.169    23.459    u_top_vga/u_draw_player_ctl/xpos_player_reg[5]
  -------------------------------------------------------------------
                         required time                         23.459    
                         arrival time                         -22.661    
  -------------------------------------------------------------------
                         slack                                  0.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.276ns (41.533%)  route 0.389ns (58.467%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.168    -0.315    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.082    -0.188    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.143 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.138    -0.005    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  u_top_vga/u_draw_player_ctl/xpos_player[10]_i_1/O
                         net (fo=1, routed)           0.000     0.040    u_top_vga/u_draw_player_ctl/xpos_nxt[10]
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.825    -0.864    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.207    -0.102    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.121     0.019    u_top_vga/u_draw_player_ctl/xpos_player_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.851%)  route 0.541ns (72.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           0.541     0.082    u_top_vga/u_draw_player_ctl/right
    SLICE_X13Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.127 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.127    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X13Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.827    -0.862    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.100    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.091    -0.009    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.338%)  route 0.578ns (75.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.578     0.095    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.140 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.140    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X13Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.827    -0.862    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.100    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.092    -0.008    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.276ns (34.152%)  route 0.532ns (65.848%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.168    -0.315    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.082    -0.188    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.143 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.282     0.139    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I3_O)        0.045     0.184 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=1, routed)           0.000     0.184    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.826    -0.863    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.207    -0.101    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.121     0.020    u_top_vga/u_draw_player_ctl/xpos_player_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.276ns (33.489%)  route 0.548ns (66.511%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.168    -0.315    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.045    -0.270 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.082    -0.188    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.143 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.298     0.155    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.200 r  u_top_vga/u_draw_player_ctl/xpos_player[7]_i_1/O
                         net (fo=1, routed)           0.000     0.200    u_top_vga/u_draw_player_ctl/xpos_nxt[7]
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.826    -0.863    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y66         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.207    -0.101    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.121     0.020    u_top_vga/u_draw_player_ctl/xpos_player_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.276ns (33.192%)  route 0.556ns (66.808%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.168    -0.315    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.082    -0.188    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.143 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.305     0.162    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.207 r  u_top_vga/u_draw_player_ctl/xpos_player[9]_i_1/O
                         net (fo=1, routed)           0.000     0.207    u_top_vga/u_draw_player_ctl/xpos_nxt[9]
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.825    -0.864    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.207    -0.102    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.121     0.019    u_top_vga/u_draw_player_ctl/xpos_player_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.276ns (33.112%)  route 0.558ns (66.888%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.168    -0.315    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.082    -0.188    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.143 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.307     0.164    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.209 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_2/O
                         net (fo=1, routed)           0.000     0.209    u_top_vga/u_draw_player_ctl/xpos_nxt[11]
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.825    -0.864    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.207    -0.102    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.120     0.018    u_top_vga/u_draw_player_ctl/xpos_player_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.276ns (31.149%)  route 0.610ns (68.851%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=4, routed)           0.168    -0.315    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y68         LUT4 (Prop_lut4_I2_O)        0.045    -0.270 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10/O
                         net (fo=1, routed)           0.082    -0.188    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_10_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.143 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4/O
                         net (fo=13, routed)          0.360     0.217    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_4_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.045     0.262 r  u_top_vga/u_draw_player_ctl/xpos_player[4]_i_1/O
                         net (fo=1, routed)           0.000     0.262    u_top_vga/u_draw_player_ctl/xpos_nxt[4]
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.827    -0.862    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.100    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.121     0.021    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.299ns (32.699%)  route 0.615ns (67.301%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           0.343    -0.117    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.072 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=1, routed)           0.054    -0.018    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.027 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.219     0.246    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.291 r  u_top_vga/u_draw_player_ctl/xpos_player[3]_i_1/O
                         net (fo=1, routed)           0.000     0.291    u_top_vga/u_draw_player_ctl/xpos_nxt[3]
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.827    -0.862    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.100    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.121     0.021    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.299ns (32.627%)  route 0.617ns (67.373%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           0.343    -0.117    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.072 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=1, routed)           0.054    -0.018    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.027 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.221     0.248    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.293 r  u_top_vga/u_draw_player_ctl/xpos_player[1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    u_top_vga/u_draw_player_ctl/xpos_nxt[1]
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.827    -0.862    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.100    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.120     0.020    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.273    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 3.975ns (50.452%)  route 3.903ns (49.548%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.540    -0.972    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           3.903     3.387    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     6.906 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.906    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 3.978ns (50.549%)  route 3.892ns (49.451%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.540    -0.972    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           3.892     3.376    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     6.898 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.898    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 0.965ns (37.428%)  route 1.613ns (62.572%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.552    -0.629    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.613     1.125    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.949 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.949    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 0.965ns (37.335%)  route 1.620ns (62.665%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.552    -0.629    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.620     1.131    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.955 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.955    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 4.097ns (58.590%)  route 2.896ns (41.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.567    -0.945    u_top_vga/u_draw_player/clk40MHz
    SLICE_X28Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.896     2.370    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.678     6.049 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.049    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 4.039ns (58.128%)  route 2.909ns (41.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.553    -0.959    u_top_vga/u_draw_player/clk40MHz
    SLICE_X8Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           2.909     2.468    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.989 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.989    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 4.157ns (60.542%)  route 2.710ns (39.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478    -0.414 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           2.710     2.296    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.679     5.975 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.975    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.157ns (60.177%)  route 2.751ns (39.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.553    -0.959    u_top_vga/u_draw_player/clk40MHz
    SLICE_X8Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.478    -0.481 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           2.751     2.270    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.679     5.950 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.950    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.831ns  (logic 4.152ns (60.786%)  route 2.679ns (39.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.478    -0.414 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           2.679     2.265    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.674     5.939 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.939    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.826ns  (logic 3.953ns (57.904%)  route 2.873ns (42.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.567    -0.945    u_top_vga/u_draw_player/clk40MHz
    SLICE_X28Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.873     2.385    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.881 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.881    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.718ns  (logic 4.037ns (60.086%)  route 2.682ns (39.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           2.682     2.308    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.826 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.826    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.703ns  (logic 4.013ns (59.869%)  route 2.690ns (40.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           2.690     2.316    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.812 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.812    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.722ns  (logic 3.985ns (59.282%)  route 2.737ns (40.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.553    -0.959    u_top_vga/u_draw_player/clk40MHz
    SLICE_X9Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           2.737     2.234    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.763 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.763    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.585    -0.596    pclk40
    OLOGIC_X1Y93         ODDR                                         r  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.421ns (69.713%)  route 0.617ns (30.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           0.617     0.173    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.273     1.447 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.447    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.389ns (67.967%)  route 0.655ns (32.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           0.655     0.226    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.451 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.451    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.412ns (67.629%)  route 0.676ns (32.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.561    -0.620    u_top_vga/u_draw_player/clk40MHz
    SLICE_X9Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           0.676     0.184    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.284     1.468 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.468    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.427ns (68.878%)  route 0.645ns (31.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           0.645     0.200    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.279     1.479 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.479    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.389ns (66.649%)  route 0.695ns (33.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.695     0.267    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.492 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.492    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.361ns (64.459%)  route 0.750ns (35.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           0.750     0.322    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.518 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.518    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.384ns (64.563%)  route 0.760ns (35.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           0.760     0.331    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.551 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.551    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.406ns (65.336%)  route 0.746ns (34.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           0.746     0.301    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.258     1.559 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.559    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.371ns (62.828%)  route 0.811ns (37.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.561    -0.620    u_top_vga/u_draw_player/clk40MHz
    SLICE_X9Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.811     0.332    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.562 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.562    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.594ns  (logic 1.565ns (23.737%)  route 5.029ns (76.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.456     5.897    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.574     6.594    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X32Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.424    -1.572    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.594ns  (logic 1.565ns (23.737%)  route 5.029ns (76.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.456     5.897    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.574     6.594    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X32Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.424    -1.572    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.594ns  (logic 1.565ns (23.737%)  route 5.029ns (76.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.456     5.897    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.574     6.594    u_top_vga/u_mouse_ctl/u_draw_rect_ctl/p_0_in
    SLICE_X32Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.425    -1.571    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/write_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.455ns  (logic 1.565ns (24.251%)  route 4.889ns (75.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.456     5.897    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.434     6.455    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X32Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.424    -1.572    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.455ns  (logic 1.565ns (24.251%)  route 4.889ns (75.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.456     5.897    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.434     6.455    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X32Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.424    -1.572    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.455ns  (logic 1.565ns (24.251%)  route 4.889ns (75.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.456     5.897    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.434     6.455    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X32Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.424    -1.572    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.455ns  (logic 1.565ns (24.251%)  route 4.889ns (75.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.456     5.897    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.021 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.434     6.455    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X32Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.424    -1.572    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 1.565ns (24.842%)  route 4.736ns (75.158%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.012     5.454    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.578 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.723     6.301    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427    -1.569    u_top_vga/u_mouse_ctl/CLK
    SLICE_X29Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 1.565ns (24.842%)  route 4.736ns (75.158%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.012     5.454    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.578 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.723     6.301    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427    -1.569    u_top_vga/u_mouse_ctl/CLK
    SLICE_X29Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 1.565ns (24.842%)  route 4.736ns (75.158%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.012     5.454    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.578 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.723     6.301    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427    -1.569    u_top_vga/u_mouse_ctl/CLK
    SLICE_X29Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.217ns (14.882%)  route 1.239ns (85.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.239     1.455    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.817    -0.872    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.220ns (14.470%)  route 1.301ns (85.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.301     1.521    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y75         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.815    -0.875    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y75         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.262ns (16.376%)  route 1.336ns (83.624%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.336     1.552    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.597 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.597    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.816    -0.874    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y76         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.262ns (16.366%)  route 1.337ns (83.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.337     1.553    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.598 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.598    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.816    -0.874    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y76         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.265ns (15.919%)  route 1.400ns (84.081%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.400     1.620    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.665 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.665    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.816    -0.874    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y76         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 0.265ns (15.893%)  route 1.403ns (84.107%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.403     1.623    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.668 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.668    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.816    -0.874    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y76         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.265ns (15.475%)  route 1.448ns (84.525%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.448     1.668    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.713    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.815    -0.875    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y75         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.265ns (15.393%)  route 1.457ns (84.607%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.457     1.677    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X28Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.722 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.722    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X28Y75         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.815    -0.875    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y75         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.262ns (14.507%)  route 1.542ns (85.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.542     1.758    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.817    -0.872    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.307ns (16.984%)  route 1.499ns (83.016%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.400     1.617    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.662 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.099     1.760    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_2_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.805    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.817    -0.872    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y77         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.188ns  (logic 1.441ns (20.050%)  route 5.747ns (79.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.747     7.188    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X7Y64          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.502    -1.494    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X7Y64          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.188ns  (logic 1.441ns (20.050%)  route 5.747ns (79.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.747     7.188    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X7Y64          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.502    -1.494    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X7Y64          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.188ns  (logic 1.441ns (20.050%)  route 5.747ns (79.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.747     7.188    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X7Y64          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.502    -1.494    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X7Y64          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.155ns  (logic 1.565ns (21.876%)  route 5.590ns (78.124%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         3.970     5.411    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.620     7.155    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X47Y36         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.443    -1.552    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X47Y36         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.109ns  (logic 1.925ns (27.081%)  route 5.184ns (72.919%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.372     5.814    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X39Y38         LUT5 (Prop_lut5_I2_O)        0.152     5.966 f  u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_5/O
                         net (fo=1, routed)           0.812     6.777    u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_5_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.332     7.109 r  u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     7.109    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]_0
    SLICE_X39Y38         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.442    -1.553    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X39Y38         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.038ns  (logic 1.565ns (22.240%)  route 5.473ns (77.760%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         3.970     5.411    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.503     7.038    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X46Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.437    -1.558    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X46Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.008ns  (logic 1.565ns (22.336%)  route 5.443ns (77.664%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         3.970     5.411    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.473     7.008    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.444    -1.551    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X46Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.008ns  (logic 1.565ns (22.336%)  route 5.443ns (77.664%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         3.970     5.411    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.473     7.008    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.444    -1.551    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X46Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.973ns  (logic 1.565ns (22.447%)  route 5.408ns (77.553%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         3.970     5.411    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.438     6.973    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X46Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.446    -1.549    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X46Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.900ns  (logic 1.565ns (22.686%)  route 5.334ns (77.314%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         3.970     5.411    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.535 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.365     6.900    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.436    -1.559    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X47Y28         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.210ns (16.697%)  route 1.045ns (83.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.045     1.255    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X12Y51         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.834    -0.855    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X12Y51         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.210ns (15.730%)  route 1.122ns (84.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.122     1.332    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X12Y57         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.832    -0.857    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X12Y57         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.210ns (14.548%)  route 1.231ns (85.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.231     1.440    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X12Y62         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.829    -0.860    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X12Y62         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.210ns (14.548%)  route 1.231ns (85.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.231     1.440    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X12Y62         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.829    -0.860    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X12Y62         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.210ns (14.338%)  route 1.252ns (85.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.252     1.461    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X28Y50         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.832    -0.858    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X28Y50         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.210ns (14.338%)  route 1.252ns (85.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.252     1.461    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X28Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.832    -0.858    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X28Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/v_tick_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.255ns (17.142%)  route 1.230ns (82.858%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.230     1.440    u_top_vga/u_draw_player_ctl/btnC_IBUF
    SLICE_X14Y62         LUT3 (Prop_lut3_I1_O)        0.045     1.485 r  u_top_vga/u_draw_player_ctl/v_tick_old_i_1__0/O
                         net (fo=1, routed)           0.000     1.485    u_top_vga/u_draw_player_ctl/v_tick_old_i_1__0_n_0
    SLICE_X14Y62         FDRE                                         r  u_top_vga/u_draw_player_ctl/v_tick_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.829    -0.860    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y62         FDRE                                         r  u_top_vga/u_draw_player_ctl/v_tick_old_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.210ns (13.836%)  route 1.305ns (86.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.305     1.514    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X12Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.828    -0.861    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X12Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.210ns (13.836%)  route 1.305ns (86.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.305     1.514    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X12Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.828    -0.861    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X12Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.210ns (13.836%)  route 1.305ns (86.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.305     1.514    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X12Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.828    -0.861    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X12Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[5]/C





