`timescale 1ns / 1ps
module RegisterFile (input [4:0] read_addr1, input
[4:0] read_addr2, output [31:0] read_data1, output
[31:0] read_data2, input [4:0] write_addr, input
[31:0] write_data, input write_enable, input clk);
reg [31:0] regfile [0:31];
assign read_data1 = (read_addr1 == 5'b0) ? 32'b0 : regfile[read_addr1]; // Used as src1 input of ALU
assign read_data2 = (read_addr2 == 5'b0) ? 32'b0 : regfile[read_addr2];  // Used in src2 input of ALU
always @ (negedge clk) begin
if (write_enable && (write_addr != 0)) begin
regfile[write_addr]<= write_data;
end
end
endmodule
