<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: include/group/brgemm/impl/default_fpu_xe.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.3</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('default__fpu__xe_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">default_fpu_xe.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="default__fpu__xe_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">* Copyright (c) 2022-2023 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">*</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">* Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">* you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">* You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">* distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">* limitations under the License.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="group_2brgemm_2common_8hpp.html">group/brgemm/common.hpp</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="compute__policy_8hpp.html">group/brgemm/compute_policy.hpp</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="namespacegpu_1_1xetla_1_1group_1_1detail.html">   26</a></span><span class="keyword">namespace </span>detail {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_a, <span class="keyword">typename</span> dtype_b, <span class="keyword">typename</span> dtype_mma_a,</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>        <span class="keyword">typename</span> dtype_mma_b, <span class="keyword">typename</span> dtype_mma_acc&gt;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__fpu__xe.html">   30</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__fpu__xe.html">check_dtype_default_fpu_xe</a> {</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <span class="keyword">static_assert</span>(std::is_same&lt;remove_const_t&lt;dtype_a&gt;,</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>                          <a class="code hl_typedef" href="common_2core_2common_8hpp.html#a31ee6e9231fa50c7fdd7292f0c45f13e">remove_const_t&lt;dtype_mma_a&gt;</a>&gt;::value,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>            <span class="stringliteral">&quot;in current fpu path, dtype_mma_a should be the same as dtype_a&quot;</span>);</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="keyword">static_assert</span>(std::is_same&lt;remove_const_t&lt;dtype_b&gt;,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>                          <a class="code hl_typedef" href="common_2core_2common_8hpp.html#a31ee6e9231fa50c7fdd7292f0c45f13e">remove_const_t&lt;dtype_mma_b&gt;</a>&gt;::value,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>            <span class="stringliteral">&quot;in current fpu path, dtype_mma_a should be the same as dtype_a&quot;</span>);</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    <span class="keyword">static_assert</span>(std::is_same&lt;remove_const_t&lt;dtype_mma_a&gt;, <span class="keywordtype">float</span>&gt;::value,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>            <span class="stringliteral">&quot;current only support sgemm&quot;</span>);</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    <span class="keyword">static_assert</span>(std::is_same&lt;remove_const_t&lt;dtype_mma_b&gt;, <span class="keywordtype">float</span>&gt;::value,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>            <span class="stringliteral">&quot;current only support sgemm&quot;</span>);</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <span class="keyword">static_assert</span>(std::is_same&lt;remove_const_t&lt;dtype_mma_acc&gt;, <span class="keywordtype">float</span>&gt;::value,</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>            <span class="stringliteral">&quot;current only support sgemm&quot;</span>);</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>};</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">template</span> &lt;<a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_a, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_b,</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>        <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> mem_space_a, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> mem_space_b&gt;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html">   48</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html">check_memory_default_fpu_xe</a> {</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#a85bf4911ca6e25dcfb275d95a622f1fe">   49</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#a85bf4911ca6e25dcfb275d95a622f1fe">is_col_major_a</a></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>            = mem_layout_a == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#aedfc0b0c640f28a1a5b6f77c5e416040">   51</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#aedfc0b0c640f28a1a5b6f77c5e416040">is_col_major_b</a></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>            = mem_layout_b == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#ab49689a8e9a3069b722c89f1c9eb4017">   53</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#ab49689a8e9a3069b722c89f1c9eb4017">is_local_a</a> = mem_space_a == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#a87a2d2ceeb5c09794eb73de56516f32f">   54</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#a87a2d2ceeb5c09794eb73de56516f32f">is_local_b</a> = mem_space_b == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="keyword">static_assert</span>(</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>            !<a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#ab49689a8e9a3069b722c89f1c9eb4017">is_local_a</a>, <span class="stringliteral">&quot;current don&#39;t support matA load from local memory&quot;</span>);</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="keyword">static_assert</span>(</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>            !<a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#a87a2d2ceeb5c09794eb73de56516f32f">is_local_b</a>, <span class="stringliteral">&quot;current don&#39;t support matB load from local memory&quot;</span>);</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>};</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> arch_attr, <span class="keyword">typename</span> dtype_mma, <span class="keywordtype">int</span> tile_size_x_a,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        <span class="keywordtype">int</span> tile_size_y_a, <span class="keywordtype">int</span> block_size_x_a, <span class="keywordtype">int</span> block_size_y_a,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>        <span class="keywordtype">int</span> tile_size_x_b, <span class="keywordtype">int</span> tile_size_y_b, <span class="keywordtype">int</span> block_size_x_b,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>        <span class="keywordtype">int</span> block_size_y_b&gt;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html">   65</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html">check_tile_size_default_fpu_xe</a> {</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#a9e7a610100e8fcb5239c3326a95f63f2">   66</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#a9e7a610100e8fcb5239c3326a95f63f2">register_attr</a> = <span class="keyword">typename</span> arch_attr::register_attr;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#a429bd3297b41cdb37771281427f6e9fb">   67</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#a429bd3297b41cdb37771281427f6e9fb">reg_in_bytes</a> = register_attr::reg_in_bytes;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#ac401339190671a7816924e56371013c5">   68</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#ac401339190671a7816924e56371013c5">simd_len</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#a429bd3297b41cdb37771281427f6e9fb">reg_in_bytes</a> / <span class="keyword">sizeof</span>(dtype_mma);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="keyword">static_assert</span>((block_size_x_b % <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#ac401339190671a7816924e56371013c5">simd_len</a> == 0),</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>            <span class="stringliteral">&quot;block_size_x_b should be a multiple of simd_len&quot;</span>);</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>};</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>} <span class="comment">// namespace detail</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> compute_attr_, <span class="keyword">typename</span> perf_tuning_knob_,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>        <span class="keyword">typename</span> tile_shape_, <span class="keyword">typename</span> mem_desc_a_t_, <span class="keyword">typename</span> mem_desc_b_t_,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>        <span class="keyword">typename</span> pre_processing_t_&gt;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html">   83</a></span><span class="keyword">class </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_t</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt;compute_attr_, perf_tuning_knob_,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                       <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>::<a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">Xe</a>&gt;,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>        tile_shape_, <span class="comment">// tile shape of workgroup-level</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>        mem_desc_a_t_, <span class="comment">// memory attribute of matA</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>        mem_desc_b_t_, <span class="comment">// memory attribute of matB</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>        pre_processing_t_ <span class="comment">// pre_processing functor</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>        &gt; {</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a513156c99909a7e5656b56273a77e0c1">   91</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a513156c99909a7e5656b56273a77e0c1">mem_desc_a_t</a> = mem_desc_a_t_;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#acac9265287583916d2b1770abfd163c8">   92</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#acac9265287583916d2b1770abfd163c8">mem_desc_b_t</a> = mem_desc_b_t_;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aff85bbfa9de6071cd5ab55500d43b865">   93</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aff85bbfa9de6071cd5ab55500d43b865">tile_shape</a> = tile_shape_;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a6ec94c8d978a798d22e599bb3d4f761b">   94</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a6ec94c8d978a798d22e599bb3d4f761b">pre_processing_t</a> = pre_processing_t_;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a9e56736c3b8697fd751fbeaa7b40bfd7">   95</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html">compute_policy</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a>&lt;compute_attr_,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>            perf_tuning_knob_, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aa3caf3b3358d63898f600bd7fd11ece1">   97</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t k_stride = compute_policy::k_stride;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a295e46edc6662f214e05fd6cac6b417f">   98</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t wg_tile_m = tile_shape::wg_tile_size_y;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a07d2ecc29a338a95d2abd2369530f65f">   99</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t wg_tile_n = tile_shape::wg_tile_size_x;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a80585cee12922b4617b2d38420ac5ac5">  100</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t sg_tile_m = tile_shape::sg_tile_size_y;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a49a3f01cbc57dc27bc7d473ac9cf6c79">  101</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t sg_tile_n = tile_shape::sg_tile_size_x;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a0bfe052445f6feba9faa5c46c12bac1b">  102</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t wg_size_x = tile_shape::wg_size_x;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a9e1dd727afd401408c07f6875322775c">  103</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t wg_size_y = tile_shape::wg_size_y;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">  104</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> = <span class="keyword">typename</span> tile_shape::work_group_t;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a605177bdb1012d06856fc9e410e2852b">  105</a></span>    <span class="keyword">constexpr</span> <span class="keyword">static</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag = compute_policy::arch_tag;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">    /******** set data type **********/</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="keyword">using </span>dtype_a = <span class="keyword">typename</span> mem_desc_a_t::dtype;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keyword">using </span>dtype_b = <span class="keyword">typename</span> mem_desc_b_t::dtype;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="keyword">using </span>dtype_mma_acc = <span class="keyword">typename</span> <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html#a8fa116c55622402b98b17f97de6b681a">compute_policy::dtype_mma_acc</a>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="keyword">using </span>dtype_mma_a = <span class="keyword">typename</span> <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html#af362232d777e43a5cefc093afeefc410">compute_policy::dtype_mma_a</a>;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="keyword">using </span>dtype_mma_b = <span class="keyword">typename</span> <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html#acc87c6fd60924bde60b8673eb038e2a7">compute_policy::dtype_mma_b</a>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__fpu__xe.html">check_dtype</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__fpu__xe.html">detail::check_dtype_default_fpu_xe</a>&lt;dtype_a, dtype_b,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>            dtype_mma_a, dtype_mma_b, dtype_mma_acc&gt;;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">    /******** set memory attribute **********/</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_a = mem_desc_a_t::layout;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_b = mem_desc_b_t::layout;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> mem_space_a = mem_desc_a_t::space;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> mem_space_b = mem_desc_b_t::space;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_col_major_a</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>            = mem_layout_a == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_col_major_b</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>            = mem_layout_b == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_local_a = mem_space_a == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_local_b = mem_space_b == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir_a = is_col_major_a</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>            ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a49c3c2d550aee86a32f48cc7036f300b">tdesc_update_dir::y_dir</a></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>            : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir_b = is_col_major_b</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>            ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">tdesc_update_dir::x_dir</a></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>            : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a49c3c2d550aee86a32f48cc7036f300b">tdesc_update_dir::y_dir</a>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html">check_memory</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html">detail::check_memory_default_fpu_xe</a>&lt;mem_layout_a,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>            mem_layout_b, mem_space_a, mem_space_b&gt;;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t stages = compute_policy::stages;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t sync_freq = compute_policy::sync_freq;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">    /******** set tile layout &amp;&amp; worker scope **********/</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x_a = k_stride;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y_a = sg_tile_m;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x_b = sg_tile_n;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y_b = k_stride;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x_c = sg_tile_n;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y_c = sg_tile_m;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x_a</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>            = ((compute_policy::block_bytes_x_a / <span class="keyword">sizeof</span>(dtype_a))</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                      &gt; tile_size_x_a)</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>            ? tile_size_x_a</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>            : (compute_policy::block_bytes_x_a / <span class="keyword">sizeof</span>(dtype_a));</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y_a</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>            = (compute_policy::block_size_y_a &gt; tile_size_y_a)</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>            ? tile_size_y_a</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>            : compute_policy::block_size_y_a;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x_b</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>            = ((compute_policy::block_bytes_x_b / <span class="keyword">sizeof</span>(dtype_b))</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                      &gt; tile_size_x_b)</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>            ? tile_size_x_b</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>            : (compute_policy::block_bytes_x_b / <span class="keyword">sizeof</span>(dtype_b));</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y_b</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>            = (compute_policy::block_size_y_b &gt; tile_size_y_b)</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>            ? tile_size_y_b</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>            : compute_policy::block_size_y_b;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t&lt;arch_tag&gt;</a>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html">check_tile_size</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html">detail::check_tile_size_default_fpu_xe</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr</a>,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>            dtype_mma_acc, tile_size_x_a, tile_size_y_a, block_size_x_a,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>            block_size_y_a, tile_size_x_b, tile_size_y_b, block_size_x_b,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>            block_size_y_b&gt;;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">    /******** set tile  **********/</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="comment">// transpose in reg for src suppression</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> reg_layout_a = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6">reg_layout::transpose_tiled</a>;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matA_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;tile_size_x_a, tile_size_y_a,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>            block_size_x_a, block_size_y_a, reg_layout_a&gt;;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matA_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_a, matA_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matA_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;dtype_a, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matA_tile_desc_t</a>,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>            subgroup::msg_type_v&lt;matA_tile_desc_t, mem_space_a&gt;, mem_layout_a,</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>            mem_space_a, arch_tag&gt;;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="comment">// the tile size in register may bigger than in memory because of the padding</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matA_acc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_mma_a, matA_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">matA_prefetch_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">subgroup::prefetch_payload_t</a>&lt;dtype_a,</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t&lt;tile_size_x_a, tile_size_y_a, 1, 1&gt;</a>,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>            mem_layout_a, mem_space_a, 1, arch_tag&gt;;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> reg_layout_b = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matB_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;tile_size_x_b, tile_size_y_b,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>            block_size_x_b, block_size_y_b, reg_layout_b&gt;;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matB_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_b, matB_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matB_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;dtype_b, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matB_tile_desc_t</a>,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>            subgroup::msg_type_v&lt;matB_tile_desc_t, mem_space_b&gt;, mem_layout_b,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>            mem_space_b, arch_tag&gt;;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matB_acc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_mma_b, matB_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">matB_prefetch_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">subgroup::prefetch_payload_t</a>&lt;dtype_b,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t&lt;tile_size_x_b, tile_size_y_b, 1, 1&gt;</a>,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>            mem_layout_b, mem_space_b, 1, arch_tag&gt;;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a0c951efea24162ec06e91e8eace31839">  203</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matAcc_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;tile_size_x_c,</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>            tile_size_y_c, block_size_x_b, block_size_y_a, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a796fbeafa594a1df6170e28b769c277a">  205</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matAcc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_mma_acc, matAcc_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t.html">tile_mma</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t.html">subgroup::tile_mma_t</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matA_acc_t</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matB_acc_t</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matAcc_t</a>,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matAcc_t</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a832cfdf6b64648b0f624ac1b636776d4a0075ab5617d7f0d01c017e92e8a46e22">mma_engine::fpu</a>, arch_tag&gt;;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> enable_periodic_sync = (sync_freq != 0);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t barrier_count_x = wg_size_y &gt; 1 ? wg_size_x : 0;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t barrier_count_y = wg_size_x &gt; 1 ? wg_size_y : 0;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#ad74a40a4bebb45ef5bf41fa441bf9689">  215</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t barrier_count</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>            = enable_periodic_sync ? barrier_count_x + barrier_count_y : 0;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <span class="comment">// current no slm path</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a11c9c2aed9f7dce54648ed0ad5e9c02e">  218</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t slm_size = 0;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a83c945ed72a69da3cee81d2c341fb6eb">  220</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_2d_block_a</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>            = matA_payload_t::message_type == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aa4783eaf396c9374bc91c709dba4e031">  222</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> is_2d_block_b</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>            = matB_payload_t::message_type == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#ad489f0724730ba551331473f7ede16fa">  224</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#ad489f0724730ba551331473f7ede16fa">pre_processing_arg_t</a> = <span class="keyword">typename</span> pre_processing_t::arguments_t;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html">  228</a></span>    <span class="keyword">struct </span>arguments_t {</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#ac5636c9bd940070b4cca7f43ae20f3e7">  230</a></span>        <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a513156c99909a7e5656b56273a77e0c1">mem_desc_a_t</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#ac5636c9bd940070b4cca7f43ae20f3e7">matA_base_desc</a>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a851d8105c2229a74c5595da299ec0f60">  232</a></span>        <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#acac9265287583916d2b1770abfd163c8">mem_desc_b_t</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a851d8105c2229a74c5595da299ec0f60">matB_base_desc</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a63788a31a9ebda6836ef6cd3564aa99d">  234</a></span>        uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a63788a31a9ebda6836ef6cd3564aa99d">inner_loop_count</a>;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a9b5ebcd94110afbe5b14a350e53dfa66">  236</a></span>        <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#ad489f0724730ba551331473f7ede16fa">pre_processing_arg_t</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a9b5ebcd94110afbe5b14a350e53dfa66">pre_processing_args</a>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a4bad80b5cbaf638e4da9fd1f8dd1b7be">  239</a></span>        <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a4bad80b5cbaf638e4da9fd1f8dd1b7be">arguments_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#abeee8124c2f01869c2e61e274a3fd0ca">  246</a></span>        <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#abeee8124c2f01869c2e61e274a3fd0ca">arguments_t</a>(<a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a513156c99909a7e5656b56273a77e0c1">mem_desc_a_t</a> matA_desc, <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#acac9265287583916d2b1770abfd163c8">mem_desc_b_t</a> matB_desc,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                uint32_t loop_count, <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#ad489f0724730ba551331473f7ede16fa">pre_processing_arg_t</a> args = {})</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>            : matA_base_desc(matA_desc)</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>            , matB_base_desc(matB_desc)</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>            , inner_loop_count(loop_count)</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>            , pre_processing_args(args) {}</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>        <span class="comment">// Be aware of the risks: Rule of three (copy constructor, copy assignment, destructor)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>        <span class="comment">// Please check if you need to add self-define destructor</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>        <span class="comment">// inline ~arguments_t(){}</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a8784a2022e8f1fc1521ea74828b31529">  255</a></span>        <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a8784a2022e8f1fc1521ea74828b31529">arguments_t</a>(<span class="keyword">const</span> arguments_t &amp;args)</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>            : matA_base_desc(args.matA_base_desc)</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>            , matB_base_desc(args.matB_base_desc)</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>            , inner_loop_count(args.inner_loop_count)</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>            , pre_processing_args(args.pre_processing_args) {}</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a9bcd7c139763d2242e84c37cb32034bf">  260</a></span>        <span class="keyword">inline</span> arguments_t &amp;<a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a9bcd7c139763d2242e84c37cb32034bf">operator=</a>(<span class="keyword">const</span> arguments_t &amp;args) {</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>            this-&gt;matA_base_desc = args.matA_base_desc;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>            this-&gt;matB_base_desc = args.matB_base_desc;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>            this-&gt;inner_loop_count = args.inner_loop_count;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>            this-&gt;pre_processing_args = args.pre_processing_args;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>            <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>        }</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#acfdf04c33dabf1522429da0e1eb76ddc">  273</a></span>        <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#acfdf04c33dabf1522429da0e1eb76ddc">init</a>(<a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a513156c99909a7e5656b56273a77e0c1">mem_desc_a_t</a> matA_desc, <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#acac9265287583916d2b1770abfd163c8">mem_desc_b_t</a> matB_desc,</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>                uint32_t loop_count, <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#ad489f0724730ba551331473f7ede16fa">pre_processing_arg_t</a> args = {}) {</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>            matA_base_desc = matA_desc;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>            matB_base_desc = matB_desc;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>            inner_loop_count = loop_count;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>            pre_processing_args = args;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        }</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    };</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a679f5bea1ee98ba11d9dfda3f3e63554">  285</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a679f5bea1ee98ba11d9dfda3f3e63554">get_matC_offset_x</a>(<a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> &amp;g) {</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>        int32_t sg_idx = g.get_id() % wg_size_x;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>        <span class="keywordflow">return</span> sg_idx * sg_tile_n;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    }</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#accdf291e3782e46bf7954561a5520d11">  293</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#accdf291e3782e46bf7954561a5520d11">get_matC_offset_y</a>(<a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> &amp;g) {</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        int32_t sg_idy = g.get_id() / wg_size_x;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        <span class="keywordflow">return</span> sg_idy * sg_tile_m;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    }</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aa00777498a5aa2789ee66ab6e16599a0">  298</a></span>    <a class="code hl_function" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aa00777498a5aa2789ee66ab6e16599a0">XETLA_MARKER</a>(</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>            <span class="stringliteral">&quot;This release function will wait until all the  r/w and nbarrier &quot;</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>            <span class="stringliteral">&quot;id used in this brgemm have been committed. By default, it will &quot;</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>            <span class="stringliteral">&quot;use barrier_id 0 to do the entire workgroup sync if wg_size &gt; 1. &quot;</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>            <span class="stringliteral">&quot;If you call this function, please set a free barrier id or make &quot;</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>            <span class="stringliteral">&quot;sure barrier_id 0 is not being occupied and you need to allocate &quot;</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>            <span class="stringliteral">&quot;one more barrier count in addition to the brgemm barrier counts.&quot;</span>)</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> static <span class="keywordtype">void</span> release(uint8_t nbarrier_id = 0) {</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">bool</span> need_local_fence</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>                = (mem_space_a == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>)</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>                || (mem_space_b == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>);</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (need_local_fence) {</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>            xetla_fence&lt;memory_kind::shared_local&gt;();</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>        }</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>        xetla_fence&lt;memory_kind::untyped_global&gt;();</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t wg_size = wg_size_x * wg_size_y;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (wg_size &gt; 1) {</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;wg_size, wg_size&gt;</a> nbarrier;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>            nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>                    nbarrier_id, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>            nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#a28d22036b1843c45ba25cc070646dc00">arrive_wait</a>();</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>        }</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    }</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a7fa7254e60589035f4e91b55a4dfb07a">  329</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="code hl_define" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> <span class="keywordtype">void</span> <a class="code hl_function" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a7fa7254e60589035f4e91b55a4dfb07a">operator()</a>(<a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">work_group_t</a> &amp;g, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matAcc_t</a> &amp;matAcc,</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>            arguments_t args, uint32_t slm_base = 0,</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>            uint32_t nbarrier_base = 0) {</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>        int32_t sg_idx = g.get_id() % wg_size_x;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>        int32_t sg_idy = g.get_id() / wg_size_x;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>        update_sg_tile_tdesc(args, sg_idx, sg_idy);</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>        <a class="code hl_typedef" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a6ec94c8d978a798d22e599bb3d4f761b">pre_processing_t</a> pre_processing;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matA_t</a> matA;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matB_t</a> matB;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>        <span class="comment">//  &gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt; pre_processing init</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>        pre_processing.<a class="code hl_function" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#ae57b95dfb6c6ccf59b2fbf440e5b635a">init</a>(g, args.pre_processing_args);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matA_payload_t</a> matA_payload(args.matA_base_desc);</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matB_payload_t</a> matB_payload(args.matB_base_desc);</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">matA_prefetch_payload_t</a> matA_prefetch_payload(args.matA_base_desc, 0);</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">matB_prefetch_payload_t</a> matB_prefetch_payload(args.matB_base_desc, 0);</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;wg_size_x, wg_size_x&gt;</a> nbarrier_a;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>        nbarrier_a.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                sg_idy + nbarrier_base, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;wg_size_y, wg_size_y&gt;</a> nbarrier_b;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>        nbarrier_b.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(sg_idx + barrier_count_y + nbarrier_base,</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>        subgroup::tile_load&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                matA, matA_payload);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>        subgroup::tile_load&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>                matB, matB_payload);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; stages; i++) {</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>            matA_prefetch_payload.template update_tdesc&lt;update_dir_a&gt;(</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                    matA_t::tile_size_x);</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>            matB_prefetch_payload.template update_tdesc&lt;update_dir_b&gt;(</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                    matB_t::tile_size_y);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>            subgroup::tile_prefetch&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>                    matA_prefetch_payload);</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>            subgroup::tile_prefetch&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>                    matB_prefetch_payload);</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>        }</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; args.inner_loop_count; i++) {</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (enable_periodic_sync) {</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>                <span class="keywordflow">if</span> ((i % sync_freq) == 0) {</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (wg_size_x &gt; 1) { nbarrier_a.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>(); }</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (wg_size_y &gt; 1) { nbarrier_b.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>(); }</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>                }</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>            }</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>            <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>            matA_payload.template update_tdesc&lt;update_dir_a&gt;(</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>                    matA_t::tile_size_x);</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>            matB_payload.template update_tdesc&lt;update_dir_b&gt;(</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>                    matB_t::tile_size_y);</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (stages != 0) {</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                matA_prefetch_payload.template update_tdesc&lt;update_dir_a&gt;(</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>                        matA_t::tile_size_x);</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                matB_prefetch_payload.template update_tdesc&lt;update_dir_b&gt;(</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>                        matB_t::tile_size_y);</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>            }</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>            <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matA_acc_t</a> matA_acc;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matB_acc_t</a> matB_acc;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>            pre_processing(matA_acc, matB_acc, matA, matB);</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>            <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>            tile_mma::mma(matA_acc, matB_acc, matAcc, matAcc);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>            <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>            <span class="keywordflow">if</span> (i != args.inner_loop_count - 1) {</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                subgroup::tile_load&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                        matA, matA_payload);</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>                subgroup::tile_load&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>                        matB, matB_payload);</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>                <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>                subgroup::tile_prefetch&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>                        matA_prefetch_payload);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                subgroup::tile_prefetch&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>                        matB_prefetch_payload);</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>            }</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (enable_periodic_sync) {</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>                <span class="keywordflow">if</span> ((i % sync_freq) == 0) {</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (wg_size_x &gt; 1) { nbarrier_a.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>(); }</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (wg_size_y &gt; 1) { nbarrier_b.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>(); }</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>                }</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>            }</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>        }</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>        <a class="code hl_define" href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a>();</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    }</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> update_sg_tile_tdesc(</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>            arguments_t &amp;args, int32_t sg_idx, int32_t sg_idy) {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>        int32_t tile_offset_n = sg_idx * sg_tile_n;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>        int32_t tile_offset_m = sg_idy * sg_tile_m;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>        args.matA_base_desc.update_coord_y(tile_offset_m);</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>        args.matB_base_desc.update_coord_x(tile_offset_n);</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    }</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>};</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>} <span class="comment">// namespace gpu::xetla::group</span></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d_html_a513156c99909a7e5656b56273a77e0c1"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a513156c99909a7e5656b56273a77e0c1">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::mem_desc_a_t</a></div><div class="ttdeci">mem_desc_a_t_ mem_desc_a_t</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:91</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d_html_a679f5bea1ee98ba11d9dfda3f3e63554"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a679f5bea1ee98ba11d9dfda3f3e63554">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::get_matC_offset_x</a></div><div class="ttdeci">static __XETLA_API int get_matC_offset_x(work_group_t &amp;g)</div><div class="ttdoc">Gets the subgroup-level tile offset x.</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:285</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d_html_a6ec94c8d978a798d22e599bb3d4f761b"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a6ec94c8d978a798d22e599bb3d4f761b">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::pre_processing_t</a></div><div class="ttdeci">pre_processing_t_ pre_processing_t</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:94</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d_html_a7fa7254e60589035f4e91b55a4dfb07a"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#a7fa7254e60589035f4e91b55a4dfb07a">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::operator()</a></div><div class="ttdeci">__XETLA_API KERNEL_FUNC void operator()(work_group_t &amp;g, matAcc_t &amp;matAcc, arguments_t args, uint32_t slm_base=0, uint32_t nbarrier_base=0)</div><div class="ttdoc">Main execution function for brgemm.</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:329</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d_html_aa00777498a5aa2789ee66ab6e16599a0"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aa00777498a5aa2789ee66ab6e16599a0">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::XETLA_MARKER</a></div><div class="ttdeci">XETLA_MARKER(&quot;This release function will wait until all the  r/w and nbarrier &quot; &quot;id used in this brgemm have been committed. By default, it will &quot; &quot;use barrier_id 0 to do the entire workgroup sync if wg_size &gt; 1. &quot; &quot;If you call this function, please set a free barrier id or make &quot; &quot;sure barrier_id 0 is not being occupied and you need to allocate &quot; &quot;one more barrier count in addition to the brgemm barrier counts.&quot;) __XETLA_API static void release(uint8_t nbarrier_id=0)</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:298</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d_html_acac9265287583916d2b1770abfd163c8"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#acac9265287583916d2b1770abfd163c8">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::mem_desc_b_t</a></div><div class="ttdeci">mem_desc_b_t_ mem_desc_b_t</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:92</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d_html_accdf291e3782e46bf7954561a5520d11"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#accdf291e3782e46bf7954561a5520d11">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::get_matC_offset_y</a></div><div class="ttdeci">static __XETLA_API int get_matC_offset_y(work_group_t &amp;g)</div><div class="ttdoc">Gets the subgroup-level tile offset y.</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:293</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d_html_ad489f0724730ba551331473f7ede16fa"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#ad489f0724730ba551331473f7ede16fa">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::pre_processing_arg_t</a></div><div class="ttdeci">typename pre_processing_t::arguments_t pre_processing_arg_t</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:224</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d_html_aea2ef685c349a4f2f278be3dfaf63e3e"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aea2ef685c349a4f2f278be3dfaf63e3e">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::work_group_t</a></div><div class="ttdeci">typename tile_shape::work_group_t work_group_t</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:104</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d_html_aff85bbfa9de6071cd5ab55500d43b865"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html#aff85bbfa9de6071cd5ab55500d43b865">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::tile_shape</a></div><div class="ttdeci">tile_shape_ tile_shape</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:93</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_html"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a></div><div class="ttdoc">Brgemm functor.</div><div class="ttdef"><b>Definition:</b> api.hpp:50</div></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a31ee6e9231fa50c7fdd7292f0c45f13e"><div class="ttname"><a href="common_2core_2common_8hpp.html#a31ee6e9231fa50c7fdd7292f0c45f13e">remove_const_t</a></div><div class="ttdeci">typename std::remove_const&lt; T &gt;::type remove_const_t</div><div class="ttdef"><b>Definition:</b> common.hpp:26</div></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a4894ef2f787a454434527ed8416177d9"><div class="ttname"><a href="common_2core_2common_8hpp.html#a4894ef2f787a454434527ed8416177d9">SW_BARRIER</a></div><div class="ttdeci">#define SW_BARRIER()</div><div class="ttdoc">SW_BARRIER, insert software scheduling barrier, for better code control.</div><div class="ttdef"><b>Definition:</b> common.hpp:216</div></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a9ed53999886ec13b86a4fe2e0fc16765"><div class="ttname"><a href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a></div><div class="ttdeci">#define __XETLA_API</div><div class="ttdef"><b>Definition:</b> common.hpp:43</div></div>
<div class="ttc" id="acompute__policy_8hpp_html"><div class="ttname"><a href="compute__policy_8hpp.html">compute_policy.hpp</a></div><div class="ttdoc">C++ API.</div></div>
<div class="ttc" id="agroup_2brgemm_2common_8hpp_html"><div class="ttname"><a href="group_2brgemm_2common_8hpp.html">common.hpp</a></div><div class="ttdoc">C++ API.</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_gaa5a2713edb27d6fed88a3c61673556f1"><div class="ttname"><a href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu::xetla::gpu_arch</a></div><div class="ttdeci">gpu_arch</div><div class="ttdef"><b>Definition:</b> arch_config.hpp:28</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130"><div class="ttname"><a href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu::xetla::gpu_arch::Xe</a></div><div class="ttdeci">@ Xe</div></div>
<div class="ttc" id="agroup__xetla__core_html_gafb2a0442e367d71b79a2f932d0d39c8b"><div class="ttname"><a href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a></div><div class="ttdeci">#define KERNEL_FUNC</div><div class="ttdoc">KERNEL_FUNC macro.</div><div class="ttdef"><b>Definition:</b> common.hpp:39</div></div>
<div class="ttc" id="agroup__xetla__util__named__barrier_html_ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f"><div class="ttname"><a href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">gpu::xetla::nbarrier_role::producer_consumer</a></div><div class="ttdeci">@ producer_consumer</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1group_html"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a></div><div class="ttdef"><b>Definition:</b> dropout_mask_gen.hpp:25</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aa"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">gpu::xetla::reg_layout</a></div><div class="ttdeci">reg_layout</div><div class="ttdoc">tile layout in register linear: linear layout with one tile tiled: 2d block stacked in raster order v...</div><div class="ttdef"><b>Definition:</b> common.hpp:156</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">gpu::xetla::reg_layout::tiled</a></div><div class="ttdeci">@ tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6">gpu::xetla::reg_layout::transpose_tiled</a></div><div class="ttdeci">@ transpose_tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59d"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">gpu::xetla::mem_space</a></div><div class="ttdeci">mem_space</div><div class="ttdef"><b>Definition:</b> common.hpp:67</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">gpu::xetla::mem_space::local</a></div><div class="ttdeci">@ local</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a832cfdf6b64648b0f624ac1b636776d4a0075ab5617d7f0d01c017e92e8a46e22"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a832cfdf6b64648b0f624ac1b636776d4a0075ab5617d7f0d01c017e92e8a46e22">gpu::xetla::mma_engine::fpu</a></div><div class="ttdeci">@ fpu</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">gpu::xetla::msg_type::block_2d</a></div><div class="ttdeci">@ block_2d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_acd7865b31b59cd433a5ff11bd6729628"><div class="ttname"><a href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">gpu::xetla::tdesc_update_dir</a></div><div class="ttdeci">tdesc_update_dir</div><div class="ttdef"><b>Definition:</b> common.hpp:175</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_acd7865b31b59cd433a5ff11bd6729628a49c3c2d550aee86a32f48cc7036f300b"><div class="ttname"><a href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a49c3c2d550aee86a32f48cc7036f300b">gpu::xetla::tdesc_update_dir::y_dir</a></div><div class="ttdeci">@ y_dir</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9"><div class="ttname"><a href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628a69d8003dc168eaaa90874ead1a8f74b9">gpu::xetla::tdesc_update_dir::x_dir</a></div><div class="ttdeci">@ x_dir</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">gpu::xetla::mem_layout</a></div><div class="ttdeci">mem_layout</div><div class="ttdef"><b>Definition:</b> common.hpp:66</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">gpu::xetla::mem_layout::col_major</a></div><div class="ttdeci">@ col_major</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1arch__attr__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1arch__attr__t.html">gpu::xetla::arch_attr_t</a></div><div class="ttdef"><b>Definition:</b> arch_config.hpp:70</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff_html_a4bad80b5cbaf638e4da9fd1f8dd1b7be"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a4bad80b5cbaf638e4da9fd1f8dd1b7be">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::arguments_t</a></div><div class="ttdeci">arguments_t()=default</div><div class="ttdoc">Default construct.</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff_html_a63788a31a9ebda6836ef6cd3564aa99d"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a63788a31a9ebda6836ef6cd3564aa99d">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::inner_loop_count</a></div><div class="ttdeci">uint32_t inner_loop_count</div><div class="ttdoc">Is the total inner loop count required to compute the entire K-dim.</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:234</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff_html_a851d8105c2229a74c5595da299ec0f60"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a851d8105c2229a74c5595da299ec0f60">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::matB_base_desc</a></div><div class="ttdeci">mem_desc_b_t matB_base_desc</div><div class="ttdoc">Is the memory description of matB, including base, shape and coordinate.</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:232</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff_html_a8784a2022e8f1fc1521ea74828b31529"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a8784a2022e8f1fc1521ea74828b31529">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::arguments_t</a></div><div class="ttdeci">arguments_t(const arguments_t &amp;args)</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:255</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff_html_a9b5ebcd94110afbe5b14a350e53dfa66"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a9b5ebcd94110afbe5b14a350e53dfa66">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::pre_processing_args</a></div><div class="ttdeci">pre_processing_arg_t pre_processing_args</div><div class="ttdoc">Is the arguments for pre-processing functor.</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:236</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff_html_a9bcd7c139763d2242e84c37cb32034bf"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#a9bcd7c139763d2242e84c37cb32034bf">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::operator=</a></div><div class="ttdeci">arguments_t &amp; operator=(const arguments_t &amp;args)</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:260</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff_html_abeee8124c2f01869c2e61e274a3fd0ca"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#abeee8124c2f01869c2e61e274a3fd0ca">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::arguments_t</a></div><div class="ttdeci">arguments_t(mem_desc_a_t matA_desc, mem_desc_b_t matB_desc, uint32_t loop_count, pre_processing_arg_t args={})</div><div class="ttdoc">Constructs a new arguments t object.</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:246</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff_html_ac5636c9bd940070b4cca7f43ae20f3e7"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#ac5636c9bd940070b4cca7f43ae20f3e7">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::matA_base_desc</a></div><div class="ttdeci">mem_desc_a_t matA_base_desc</div><div class="ttdoc">Is the memory description of matA, including base, shape and coordinate.</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:230</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff_html_acfdf04c33dabf1522429da0e1eb76ddc"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html#acfdf04c33dabf1522429da0e1eb76ddc">gpu::xetla::group::brgemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t::init</a></div><div class="ttdeci">void init(mem_desc_a_t matA_desc, mem_desc_b_t matB_desc, uint32_t loop_count, pre_processing_arg_t args={})</div><div class="ttdoc">Explicit initialization function.</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:273</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html">gpu::xetla::group::compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;</a></div><div class="ttdoc">Specialized for Xe architecture.</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:71</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96_html_a8fa116c55622402b98b17f97de6b681a"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html#a8fa116c55622402b98b17f97de6b681a">gpu::xetla::group::compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;::dtype_mma_acc</a></div><div class="ttdeci">typename compute_attr::dtype_acc dtype_mma_acc</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:78</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96_html_acc87c6fd60924bde60b8673eb038e2a7"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html#acc87c6fd60924bde60b8673eb038e2a7">gpu::xetla::group::compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;::dtype_mma_b</a></div><div class="ttdeci">typename compute_attr::dtype_b dtype_mma_b</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:80</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96_html_af362232d777e43a5cefc093afeefc410"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html#af362232d777e43a5cefc093afeefc410">gpu::xetla::group::compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;::dtype_mma_a</a></div><div class="ttdeci">typename compute_attr::dtype_a dtype_mma_a</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:79</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">gpu::xetla::group::compute_policy_default_fpu</a></div><div class="ttdoc">Compute policy for fpu engine.</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:66</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__fpu__xe_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__fpu__xe.html">gpu::xetla::group::detail::check_dtype_default_fpu_xe</a></div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:30</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html">gpu::xetla::group::detail::check_memory_default_fpu_xe</a></div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:48</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe_html_a85bf4911ca6e25dcfb275d95a622f1fe"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#a85bf4911ca6e25dcfb275d95a622f1fe">gpu::xetla::group::detail::check_memory_default_fpu_xe::is_col_major_a</a></div><div class="ttdeci">static constexpr bool is_col_major_a</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:50</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe_html_a87a2d2ceeb5c09794eb73de56516f32f"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#a87a2d2ceeb5c09794eb73de56516f32f">gpu::xetla::group::detail::check_memory_default_fpu_xe::is_local_b</a></div><div class="ttdeci">static constexpr bool is_local_b</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:54</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe_html_ab49689a8e9a3069b722c89f1c9eb4017"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#ab49689a8e9a3069b722c89f1c9eb4017">gpu::xetla::group::detail::check_memory_default_fpu_xe::is_local_a</a></div><div class="ttdeci">static constexpr bool is_local_a</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:53</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe_html_aedfc0b0c640f28a1a5b6f77c5e416040"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html#aedfc0b0c640f28a1a5b6f77c5e416040">gpu::xetla::group::detail::check_memory_default_fpu_xe::is_col_major_b</a></div><div class="ttdeci">static constexpr bool is_col_major_b</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:52</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html">gpu::xetla::group::detail::check_tile_size_default_fpu_xe</a></div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:65</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe_html_a429bd3297b41cdb37771281427f6e9fb"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#a429bd3297b41cdb37771281427f6e9fb">gpu::xetla::group::detail::check_tile_size_default_fpu_xe::reg_in_bytes</a></div><div class="ttdeci">static constexpr uint32_t reg_in_bytes</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:67</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe_html_a9e7a610100e8fcb5239c3326a95f63f2"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#a9e7a610100e8fcb5239c3326a95f63f2">gpu::xetla::group::detail::check_tile_size_default_fpu_xe::register_attr</a></div><div class="ttdeci">typename arch_attr::register_attr register_attr</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:66</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe_html_ac401339190671a7816924e56371013c5"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html#ac401339190671a7816924e56371013c5">gpu::xetla::group::detail::check_tile_size_default_fpu_xe::simd_len</a></div><div class="ttdeci">static constexpr uint32_t simd_len</div><div class="ttdef"><b>Definition:</b> default_fpu_xe.hpp:68</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information.</div><div class="ttdef"><b>Definition:</b> api.hpp:46</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">gpu::xetla::subgroup::prefetch_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information to prefetch data to cache.</div><div class="ttdef"><b>Definition:</b> api.hpp:58</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a></div><div class="ttdoc">Is to illustrate the tile information about a sub matrix.</div><div class="ttdef"><b>Definition:</b> api.hpp:69</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t.html">gpu::xetla::subgroup::tile_mma_t</a></div><div class="ttdoc">Is the xetla tile mma operation definition API.</div><div class="ttdef"><b>Definition:</b> api.hpp:35</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a></div><div class="ttdoc">Is a struct contains some register file.</div><div class="ttdef"><b>Definition:</b> api.hpp:104</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html_ae57b95dfb6c6ccf59b2fbf440e5b635a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#ae57b95dfb6c6ccf59b2fbf440e5b635a">gpu::xetla::subgroup::tile_t::init</a></div><div class="ttdeci">__XETLA_API void init(native_type_t&lt; dtype &gt; val)</div><div class="ttdef"><b>Definition:</b> api.hpp:118</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">gpu::xetla::xetla_nbarrier_t</a></div><div class="ttdoc">xetla nbarrier definition API.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:42</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_a28d22036b1843c45ba25cc070646dc00"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#a28d22036b1843c45ba25cc070646dc00">gpu::xetla::xetla_nbarrier_t::arrive_wait</a></div><div class="ttdeci">__XETLA_API void arrive_wait()</div><div class="ttdoc">named barrier signal from subgroup.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:79</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_aadcb3c9fab48cd482e554357fdef4ae0"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">gpu::xetla::xetla_nbarrier_t::wait</a></div><div class="ttdeci">__XETLA_API void wait()</div><div class="ttdoc">named barrier wait within subgroup.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:75</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_ae77b04d911300020ab3dff5f9d4f9d54"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">gpu::xetla::xetla_nbarrier_t::init_nbarrier</a></div><div class="ttdeci">__XETLA_API void init_nbarrier(uint8_t nbarrier_id, nbarrier_role role=nbarrier_role::producer_consumer)</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:54</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_af5d567e056aac620a2b7f0728ba5c490"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">gpu::xetla::xetla_nbarrier_t::arrive</a></div><div class="ttdeci">__XETLA_API void arrive()</div><div class="ttdoc">named barrier signal from subgroup.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:64</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_a9a5b087e2fab9b66c5792b9867db3d8.html">group</a></li><li class="navelem"><a class="el" href="dir_6acbf26f96a02940f7fe5c0c6fdf520a.html">brgemm</a></li><li class="navelem"><a class="el" href="dir_2ee5e2d47419a2f77a49dd98c3b55e58.html">impl</a></li><li class="navelem"><a class="el" href="default__fpu__xe_8hpp.html">default_fpu_xe.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
