{
  "module_name": "q_struct.h",
  "hash_id": "552b984de5f78d316b98cd6e07aa37c587c7344fd1eea48fa7ec7adbc6613abc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/cavium/thunder/q_struct.h",
  "human_readable_source": " \n \n\n#ifndef Q_STRUCT_H\n#define Q_STRUCT_H\n\n \nenum nic_send_ld_type_e {\n\tNIC_SEND_LD_TYPE_E_LDD = 0x0,\n\tNIC_SEND_LD_TYPE_E_LDT = 0x1,\n\tNIC_SEND_LD_TYPE_E_LDWB = 0x2,\n\tNIC_SEND_LD_TYPE_E_ENUM_LAST = 0x3,\n};\n\nenum ether_type_algorithm {\n\tETYPE_ALG_NONE = 0x0,\n\tETYPE_ALG_SKIP = 0x1,\n\tETYPE_ALG_ENDPARSE = 0x2,\n\tETYPE_ALG_VLAN = 0x3,\n\tETYPE_ALG_VLAN_STRIP = 0x4,\n};\n\nenum layer3_type {\n\tL3TYPE_NONE = 0x00,\n\tL3TYPE_GRH = 0x01,\n\tL3TYPE_IPV4 = 0x04,\n\tL3TYPE_IPV4_OPTIONS = 0x05,\n\tL3TYPE_IPV6 = 0x06,\n\tL3TYPE_IPV6_OPTIONS = 0x07,\n\tL3TYPE_ET_STOP = 0x0D,\n\tL3TYPE_OTHER = 0x0E,\n};\n\nenum layer4_type {\n\tL4TYPE_NONE = 0x00,\n\tL4TYPE_IPSEC_ESP = 0x01,\n\tL4TYPE_IPFRAG = 0x02,\n\tL4TYPE_IPCOMP = 0x03,\n\tL4TYPE_TCP = 0x04,\n\tL4TYPE_UDP = 0x05,\n\tL4TYPE_SCTP = 0x06,\n\tL4TYPE_GRE = 0x07,\n\tL4TYPE_ROCE_BTH = 0x08,\n\tL4TYPE_OTHER = 0x0E,\n};\n\n \nenum cpi_algorithm_type {\n\tCPI_ALG_NONE = 0x0,\n\tCPI_ALG_VLAN = 0x1,\n\tCPI_ALG_VLAN16 = 0x2,\n\tCPI_ALG_DIFF = 0x3,\n};\n\nenum rss_algorithm_type {\n\tRSS_ALG_NONE = 0x00,\n\tRSS_ALG_PORT = 0x01,\n\tRSS_ALG_IP = 0x02,\n\tRSS_ALG_TCP_IP = 0x03,\n\tRSS_ALG_UDP_IP = 0x04,\n\tRSS_ALG_SCTP_IP = 0x05,\n\tRSS_ALG_GRE_IP = 0x06,\n\tRSS_ALG_ROCE = 0x07,\n};\n\nenum rss_hash_cfg {\n\tRSS_HASH_L2ETC = 0x00,\n\tRSS_HASH_IP = 0x01,\n\tRSS_HASH_TCP = 0x02,\n\tRSS_HASH_TCP_SYN_DIS = 0x03,\n\tRSS_HASH_UDP = 0x04,\n\tRSS_HASH_L4ETC = 0x05,\n\tRSS_HASH_ROCE = 0x06,\n\tRSS_L3_BIDI = 0x07,\n\tRSS_L4_BIDI = 0x08,\n};\n\n \nenum cqe_type {\n\tCQE_TYPE_INVALID = 0x0,\n\tCQE_TYPE_RX = 0x2,\n\tCQE_TYPE_RX_SPLIT = 0x3,\n\tCQE_TYPE_RX_TCP = 0x4,\n\tCQE_TYPE_SEND = 0x8,\n\tCQE_TYPE_SEND_PTP = 0x9,\n};\n\nenum cqe_rx_tcp_status {\n\tCQE_RX_STATUS_VALID_TCP_CNXT = 0x00,\n\tCQE_RX_STATUS_INVALID_TCP_CNXT = 0x0F,\n};\n\nenum cqe_send_status {\n\tCQE_SEND_STATUS_GOOD = 0x00,\n\tCQE_SEND_STATUS_DESC_FAULT = 0x01,\n\tCQE_SEND_STATUS_HDR_CONS_ERR = 0x11,\n\tCQE_SEND_STATUS_SUBDESC_ERR = 0x12,\n\tCQE_SEND_STATUS_IMM_SIZE_OFLOW = 0x80,\n\tCQE_SEND_STATUS_CRC_SEQ_ERR = 0x81,\n\tCQE_SEND_STATUS_DATA_SEQ_ERR = 0x82,\n\tCQE_SEND_STATUS_MEM_SEQ_ERR = 0x83,\n\tCQE_SEND_STATUS_LOCK_VIOL = 0x84,\n\tCQE_SEND_STATUS_LOCK_UFLOW = 0x85,\n\tCQE_SEND_STATUS_DATA_FAULT = 0x86,\n\tCQE_SEND_STATUS_TSTMP_CONFLICT = 0x87,\n\tCQE_SEND_STATUS_TSTMP_TIMEOUT = 0x88,\n\tCQE_SEND_STATUS_MEM_FAULT = 0x89,\n\tCQE_SEND_STATUS_CSUM_OVERLAP = 0x8A,\n\tCQE_SEND_STATUS_CSUM_OVERFLOW = 0x8B,\n};\n\nenum cqe_rx_tcp_end_reason {\n\tCQE_RX_TCP_END_FIN_FLAG_DET = 0,\n\tCQE_RX_TCP_END_INVALID_FLAG = 1,\n\tCQE_RX_TCP_END_TIMEOUT = 2,\n\tCQE_RX_TCP_END_OUT_OF_SEQ = 3,\n\tCQE_RX_TCP_END_PKT_ERR = 4,\n\tCQE_RX_TCP_END_QS_DISABLED = 0x0F,\n};\n\n \nenum cqe_rx_err_level {\n\tCQE_RX_ERRLVL_RE = 0x0,\n\tCQE_RX_ERRLVL_L2 = 0x1,\n\tCQE_RX_ERRLVL_L3 = 0x2,\n\tCQE_RX_ERRLVL_L4 = 0x3,\n};\n\n \nenum cqe_rx_err_opcode {\n\tCQE_RX_ERR_RE_NONE = 0x0,\n\tCQE_RX_ERR_RE_PARTIAL = 0x1,\n\tCQE_RX_ERR_RE_JABBER = 0x2,\n\tCQE_RX_ERR_RE_FCS = 0x7,\n\tCQE_RX_ERR_RE_TERMINATE = 0x9,\n\tCQE_RX_ERR_RE_RX_CTL = 0xb,\n\tCQE_RX_ERR_PREL2_ERR = 0x1f,\n\tCQE_RX_ERR_L2_FRAGMENT = 0x20,\n\tCQE_RX_ERR_L2_OVERRUN = 0x21,\n\tCQE_RX_ERR_L2_PFCS = 0x22,\n\tCQE_RX_ERR_L2_PUNY = 0x23,\n\tCQE_RX_ERR_L2_MAL = 0x24,\n\tCQE_RX_ERR_L2_OVERSIZE = 0x25,\n\tCQE_RX_ERR_L2_UNDERSIZE = 0x26,\n\tCQE_RX_ERR_L2_LENMISM = 0x27,\n\tCQE_RX_ERR_L2_PCLP = 0x28,\n\tCQE_RX_ERR_IP_NOT = 0x41,\n\tCQE_RX_ERR_IP_CHK = 0x42,\n\tCQE_RX_ERR_IP_MAL = 0x43,\n\tCQE_RX_ERR_IP_MALD = 0x44,\n\tCQE_RX_ERR_IP_HOP = 0x45,\n\tCQE_RX_ERR_L3_ICRC = 0x46,\n\tCQE_RX_ERR_L3_PCLP = 0x47,\n\tCQE_RX_ERR_L4_MAL = 0x61,\n\tCQE_RX_ERR_L4_CHK = 0x62,\n\tCQE_RX_ERR_UDP_LEN = 0x63,\n\tCQE_RX_ERR_L4_PORT = 0x64,\n\tCQE_RX_ERR_TCP_FLAG = 0x65,\n\tCQE_RX_ERR_TCP_OFFSET = 0x66,\n\tCQE_RX_ERR_L4_PCLP = 0x67,\n\tCQE_RX_ERR_RBDR_TRUNC = 0x70,\n};\n\nstruct cqe_rx_t {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64   cqe_type:4;  \n\tu64   stdn_fault:1;\n\tu64   rsvd0:1;\n\tu64   rq_qs:7;\n\tu64   rq_idx:3;\n\tu64   rsvd1:12;\n\tu64   rss_alg:4;\n\tu64   rsvd2:4;\n\tu64   rb_cnt:4;\n\tu64   vlan_found:1;\n\tu64   vlan_stripped:1;\n\tu64   vlan2_found:1;\n\tu64   vlan2_stripped:1;\n\tu64   l4_type:4;\n\tu64   l3_type:4;\n\tu64   l2_present:1;\n\tu64   err_level:3;\n\tu64   err_opcode:8;\n\n\tu64   pkt_len:16;  \n\tu64   l2_ptr:8;\n\tu64   l3_ptr:8;\n\tu64   l4_ptr:8;\n\tu64   cq_pkt_len:8;\n\tu64   align_pad:3;\n\tu64   rsvd3:1;\n\tu64   chan:12;\n\n\tu64   rss_tag:32;  \n\tu64   vlan_tci:16;\n\tu64   vlan_ptr:8;\n\tu64   vlan2_ptr:8;\n\n\tu64   rb3_sz:16;  \n\tu64   rb2_sz:16;\n\tu64   rb1_sz:16;\n\tu64   rb0_sz:16;\n\n\tu64   rb7_sz:16;  \n\tu64   rb6_sz:16;\n\tu64   rb5_sz:16;\n\tu64   rb4_sz:16;\n\n\tu64   rb11_sz:16;  \n\tu64   rb10_sz:16;\n\tu64   rb9_sz:16;\n\tu64   rb8_sz:16;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64   err_opcode:8;\n\tu64   err_level:3;\n\tu64   l2_present:1;\n\tu64   l3_type:4;\n\tu64   l4_type:4;\n\tu64   vlan2_stripped:1;\n\tu64   vlan2_found:1;\n\tu64   vlan_stripped:1;\n\tu64   vlan_found:1;\n\tu64   rb_cnt:4;\n\tu64   rsvd2:4;\n\tu64   rss_alg:4;\n\tu64   rsvd1:12;\n\tu64   rq_idx:3;\n\tu64   rq_qs:7;\n\tu64   rsvd0:1;\n\tu64   stdn_fault:1;\n\tu64   cqe_type:4;  \n\tu64   chan:12;\n\tu64   rsvd3:1;\n\tu64   align_pad:3;\n\tu64   cq_pkt_len:8;\n\tu64   l4_ptr:8;\n\tu64   l3_ptr:8;\n\tu64   l2_ptr:8;\n\tu64   pkt_len:16;  \n\tu64   vlan2_ptr:8;\n\tu64   vlan_ptr:8;\n\tu64   vlan_tci:16;\n\tu64   rss_tag:32;  \n\tu64   rb0_sz:16;\n\tu64   rb1_sz:16;\n\tu64   rb2_sz:16;\n\tu64   rb3_sz:16;  \n\tu64   rb4_sz:16;\n\tu64   rb5_sz:16;\n\tu64   rb6_sz:16;\n\tu64   rb7_sz:16;  \n\tu64   rb8_sz:16;\n\tu64   rb9_sz:16;\n\tu64   rb10_sz:16;\n\tu64   rb11_sz:16;  \n#endif\n\tu64   rb0_ptr:64;\n\tu64   rb1_ptr:64;\n\tu64   rb2_ptr:64;\n\tu64   rb3_ptr:64;\n\tu64   rb4_ptr:64;\n\tu64   rb5_ptr:64;\n\tu64   rb6_ptr:64;\n\tu64   rb7_ptr:64;\n\tu64   rb8_ptr:64;\n\tu64   rb9_ptr:64;\n\tu64   rb10_ptr:64;\n\tu64   rb11_ptr:64;\n};\n\nstruct cqe_rx_tcp_err_t {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64   cqe_type:4;  \n\tu64   rsvd0:60;\n\n\tu64   rsvd1:4;  \n\tu64   partial_first:1;\n\tu64   rsvd2:27;\n\tu64   rbdr_bytes:8;\n\tu64   rsvd3:24;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64   rsvd0:60;\n\tu64   cqe_type:4;\n\n\tu64   rsvd3:24;\n\tu64   rbdr_bytes:8;\n\tu64   rsvd2:27;\n\tu64   partial_first:1;\n\tu64   rsvd1:4;\n#endif\n};\n\nstruct cqe_rx_tcp_t {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64   cqe_type:4;  \n\tu64   rsvd0:52;\n\tu64   cq_tcp_status:8;\n\n\tu64   rsvd1:32;  \n\tu64   tcp_cntx_bytes:8;\n\tu64   rsvd2:8;\n\tu64   tcp_err_bytes:16;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64   cq_tcp_status:8;\n\tu64   rsvd0:52;\n\tu64   cqe_type:4;  \n\n\tu64   tcp_err_bytes:16;\n\tu64   rsvd2:8;\n\tu64   tcp_cntx_bytes:8;\n\tu64   rsvd1:32;  \n#endif\n};\n\nstruct cqe_send_t {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64   cqe_type:4;  \n\tu64   rsvd0:4;\n\tu64   sqe_ptr:16;\n\tu64   rsvd1:4;\n\tu64   rsvd2:10;\n\tu64   sq_qs:7;\n\tu64   sq_idx:3;\n\tu64   rsvd3:8;\n\tu64   send_status:8;\n\n\tu64   ptp_timestamp:64;  \n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64   send_status:8;\n\tu64   rsvd3:8;\n\tu64   sq_idx:3;\n\tu64   sq_qs:7;\n\tu64   rsvd2:10;\n\tu64   rsvd1:4;\n\tu64   sqe_ptr:16;\n\tu64   rsvd0:4;\n\tu64   cqe_type:4;  \n\n\tu64   ptp_timestamp:64;  \n#endif\n};\n\nunion cq_desc_t {\n\tu64    u[64];\n\tstruct cqe_send_t snd_hdr;\n\tstruct cqe_rx_t rx_hdr;\n\tstruct cqe_rx_tcp_t rx_tcp_hdr;\n\tstruct cqe_rx_tcp_err_t rx_tcp_err_hdr;\n};\n\nstruct rbdr_entry_t {\n\tu64   buf_addr;\n};\n\n \nstruct rbe_tcp_cnxt_t {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64   tcp_pkt_cnt:12;\n\tu64   rsvd1:4;\n\tu64   align_hdr_bytes:4;\n\tu64   align_ptr_bytes:4;\n\tu64   ptr_bytes:16;\n\tu64   rsvd2:24;\n\tu64   cqe_type:4;\n\tu64   rsvd0:54;\n\tu64   tcp_end_reason:2;\n\tu64   tcp_status:4;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64   tcp_status:4;\n\tu64   tcp_end_reason:2;\n\tu64   rsvd0:54;\n\tu64   cqe_type:4;\n\tu64   rsvd2:24;\n\tu64   ptr_bytes:16;\n\tu64   align_ptr_bytes:4;\n\tu64   align_hdr_bytes:4;\n\tu64   rsvd1:4;\n\tu64   tcp_pkt_cnt:12;\n#endif\n};\n\n \nstruct rx_hdr_t {\n\tu64   opaque:32;\n\tu64   rss_flow:8;\n\tu64   skip_length:6;\n\tu64   disable_rss:1;\n\tu64   disable_tcp_reassembly:1;\n\tu64   nodrop:1;\n\tu64   dest_alg:2;\n\tu64   rsvd0:2;\n\tu64   dest_rq:11;\n};\n\nenum send_l4_csum_type {\n\tSEND_L4_CSUM_DISABLE = 0x00,\n\tSEND_L4_CSUM_UDP = 0x01,\n\tSEND_L4_CSUM_TCP = 0x02,\n\tSEND_L4_CSUM_SCTP = 0x03,\n};\n\nenum send_crc_alg {\n\tSEND_CRCALG_CRC32 = 0x00,\n\tSEND_CRCALG_CRC32C = 0x01,\n\tSEND_CRCALG_ICRC = 0x02,\n};\n\nenum send_load_type {\n\tSEND_LD_TYPE_LDD = 0x00,\n\tSEND_LD_TYPE_LDT = 0x01,\n\tSEND_LD_TYPE_LDWB = 0x02,\n};\n\nenum send_mem_alg_type {\n\tSEND_MEMALG_SET = 0x00,\n\tSEND_MEMALG_ADD = 0x08,\n\tSEND_MEMALG_SUB = 0x09,\n\tSEND_MEMALG_ADDLEN = 0x0A,\n\tSEND_MEMALG_SUBLEN = 0x0B,\n};\n\nenum send_mem_dsz_type {\n\tSEND_MEMDSZ_B64 = 0x00,\n\tSEND_MEMDSZ_B32 = 0x01,\n\tSEND_MEMDSZ_B8 = 0x03,\n};\n\nenum sq_subdesc_type {\n\tSQ_DESC_TYPE_INVALID = 0x00,\n\tSQ_DESC_TYPE_HEADER = 0x01,\n\tSQ_DESC_TYPE_CRC = 0x02,\n\tSQ_DESC_TYPE_IMMEDIATE = 0x03,\n\tSQ_DESC_TYPE_GATHER = 0x04,\n\tSQ_DESC_TYPE_MEMORY = 0x05,\n};\n\nstruct sq_crc_subdesc {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64    rsvd1:32;\n\tu64    crc_ival:32;\n\tu64    subdesc_type:4;\n\tu64    crc_alg:2;\n\tu64    rsvd0:10;\n\tu64    crc_insert_pos:16;\n\tu64    hdr_start:16;\n\tu64    crc_len:16;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64    crc_len:16;\n\tu64    hdr_start:16;\n\tu64    crc_insert_pos:16;\n\tu64    rsvd0:10;\n\tu64    crc_alg:2;\n\tu64    subdesc_type:4;\n\tu64    crc_ival:32;\n\tu64    rsvd1:32;\n#endif\n};\n\nstruct sq_gather_subdesc {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64    subdesc_type:4;  \n\tu64    ld_type:2;\n\tu64    rsvd0:42;\n\tu64    size:16;\n\n\tu64    rsvd1:15;  \n\tu64    addr:49;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64    size:16;\n\tu64    rsvd0:42;\n\tu64    ld_type:2;\n\tu64    subdesc_type:4;  \n\n\tu64    addr:49;\n\tu64    rsvd1:15;  \n#endif\n};\n\n \nstruct sq_imm_subdesc {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64    subdesc_type:4;  \n\tu64    rsvd0:46;\n\tu64    len:14;\n\n\tu64    data:64;  \n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64    len:14;\n\tu64    rsvd0:46;\n\tu64    subdesc_type:4;  \n\n\tu64    data:64;  \n#endif\n};\n\nstruct sq_mem_subdesc {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64    subdesc_type:4;  \n\tu64    mem_alg:4;\n\tu64    mem_dsz:2;\n\tu64    wmem:1;\n\tu64    rsvd0:21;\n\tu64    offset:32;\n\n\tu64    rsvd1:15;  \n\tu64    addr:49;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64    offset:32;\n\tu64    rsvd0:21;\n\tu64    wmem:1;\n\tu64    mem_dsz:2;\n\tu64    mem_alg:4;\n\tu64    subdesc_type:4;  \n\n\tu64    addr:49;\n\tu64    rsvd1:15;  \n#endif\n};\n\nstruct sq_hdr_subdesc {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64    subdesc_type:4;\n\tu64    tso:1;\n\tu64    post_cqe:1;  \n\tu64    dont_send:1;\n\tu64    tstmp:1;\n\tu64    subdesc_cnt:8;\n\tu64    csum_l4:2;\n\tu64    csum_l3:1;\n\tu64    csum_inner_l4:2;\n\tu64    csum_inner_l3:1;\n\tu64    rsvd0:2;\n\tu64    l4_offset:8;\n\tu64    l3_offset:8;\n\tu64    rsvd1:4;\n\tu64    tot_len:20;  \n\n\tu64    rsvd2:24;\n\tu64    inner_l4_offset:8;\n\tu64    inner_l3_offset:8;\n\tu64    tso_start:8;\n\tu64    rsvd3:2;\n\tu64    tso_max_paysize:14;  \n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64    tot_len:20;\n\tu64    rsvd1:4;\n\tu64    l3_offset:8;\n\tu64    l4_offset:8;\n\tu64    rsvd0:2;\n\tu64    csum_inner_l3:1;\n\tu64    csum_inner_l4:2;\n\tu64    csum_l3:1;\n\tu64    csum_l4:2;\n\tu64    subdesc_cnt:8;\n\tu64    tstmp:1;\n\tu64    dont_send:1;\n\tu64    post_cqe:1;  \n\tu64    tso:1;\n\tu64    subdesc_type:4;  \n\n\tu64    tso_max_paysize:14;\n\tu64    rsvd3:2;\n\tu64    tso_start:8;\n\tu64    inner_l3_offset:8;\n\tu64    inner_l4_offset:8;\n\tu64    rsvd2:24;  \n#endif\n};\n\n \nstruct rq_cfg {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64 reserved_2_63:62;\n\tu64 ena:1;\n\tu64 tcp_ena:1;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64 tcp_ena:1;\n\tu64 ena:1;\n\tu64 reserved_2_63:62;\n#endif\n};\n\nstruct cq_cfg {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64 reserved_43_63:21;\n\tu64 ena:1;\n\tu64 reset:1;\n\tu64 caching:1;\n\tu64 reserved_35_39:5;\n\tu64 qsize:3;\n\tu64 reserved_25_31:7;\n\tu64 avg_con:9;\n\tu64 reserved_0_15:16;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64 reserved_0_15:16;\n\tu64 avg_con:9;\n\tu64 reserved_25_31:7;\n\tu64 qsize:3;\n\tu64 reserved_35_39:5;\n\tu64 caching:1;\n\tu64 reset:1;\n\tu64 ena:1;\n\tu64 reserved_43_63:21;\n#endif\n};\n\nstruct sq_cfg {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64 reserved_32_63:32;\n\tu64 cq_limit:8;\n\tu64 reserved_20_23:4;\n\tu64 ena:1;\n\tu64 reserved_18_18:1;\n\tu64 reset:1;\n\tu64 ldwb:1;\n\tu64 reserved_11_15:5;\n\tu64 qsize:3;\n\tu64 reserved_3_7:5;\n\tu64 tstmp_bgx_intf:3;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64 tstmp_bgx_intf:3;\n\tu64 reserved_3_7:5;\n\tu64 qsize:3;\n\tu64 reserved_11_15:5;\n\tu64 ldwb:1;\n\tu64 reset:1;\n\tu64 reserved_18_18:1;\n\tu64 ena:1;\n\tu64 reserved_20_23:4;\n\tu64 cq_limit:8;\n\tu64 reserved_32_63:32;\n#endif\n};\n\nstruct rbdr_cfg {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64 reserved_45_63:19;\n\tu64 ena:1;\n\tu64 reset:1;\n\tu64 ldwb:1;\n\tu64 reserved_36_41:6;\n\tu64 qsize:4;\n\tu64 reserved_25_31:7;\n\tu64 avg_con:9;\n\tu64 reserved_12_15:4;\n\tu64 lines:12;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64 lines:12;\n\tu64 reserved_12_15:4;\n\tu64 avg_con:9;\n\tu64 reserved_25_31:7;\n\tu64 qsize:4;\n\tu64 reserved_36_41:6;\n\tu64 ldwb:1;\n\tu64 reset:1;\n\tu64 ena: 1;\n\tu64 reserved_45_63:19;\n#endif\n};\n\nstruct qs_cfg {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64 reserved_32_63:32;\n\tu64 ena:1;\n\tu64 reserved_27_30:4;\n\tu64 sq_ins_ena:1;\n\tu64 sq_ins_pos:6;\n\tu64 lock_ena:1;\n\tu64 lock_viol_cqe_ena:1;\n\tu64 send_tstmp_ena:1;\n\tu64 be:1;\n\tu64 reserved_7_15:9;\n\tu64 vnic:7;\n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64 vnic:7;\n\tu64 reserved_7_15:9;\n\tu64 be:1;\n\tu64 send_tstmp_ena:1;\n\tu64 lock_viol_cqe_ena:1;\n\tu64 lock_ena:1;\n\tu64 sq_ins_pos:6;\n\tu64 sq_ins_ena:1;\n\tu64 reserved_27_30:4;\n\tu64 ena:1;\n\tu64 reserved_32_63:32;\n#endif\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}