0.6
2019.1
Sep  4 2019
09:57:52
D:/VivadoProject/FLXG/FLXG.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sim_1/new/FLXG_sim.v,1575728171,verilog,,,,FLXG_sim,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_1024/sim/blk_mem_gen_num_1024.v,1575781718,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_512/sim/blk_mem_gen_num_512.v,,blk_mem_gen_num_1024,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_128/sim/blk_mem_gen_num_128.v,1575781595,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_64/sim/blk_mem_gen_num_64.v,,blk_mem_gen_num_128,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_16/sim/blk_mem_gen_num_16.v,1575649117,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_8/sim/blk_mem_gen_num_8.v,,blk_mem_gen_num_16,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_2/sim/blk_mem_gen_num_2.v,1575724080,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_none/sim/blk_mem_gen_num_none.v,,blk_mem_gen_num_2,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_2048/sim/blk_mem_gen_num_2048.v,1575781759,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_1024/sim/blk_mem_gen_num_1024.v,,blk_mem_gen_num_2048,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_256/sim/blk_mem_gen_num_256.v,1575781632,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_128/sim/blk_mem_gen_num_128.v,,blk_mem_gen_num_256,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_32/sim/blk_mem_gen_num_32.v,1575781486,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_16/sim/blk_mem_gen_num_16.v,,blk_mem_gen_num_32,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_4/sim/blk_mem_gen_num_4.v,1575648959,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_2/sim/blk_mem_gen_num_2.v,,blk_mem_gen_num_4,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_512/sim/blk_mem_gen_num_512.v,1575781676,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_256/sim/blk_mem_gen_num_256.v,,blk_mem_gen_num_512,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_64/sim/blk_mem_gen_num_64.v,1575781531,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_32/sim/blk_mem_gen_num_32.v,,blk_mem_gen_num_64,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_8/sim/blk_mem_gen_num_8.v,1575649016,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_4/sim/blk_mem_gen_num_4.v,,blk_mem_gen_num_8,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/blk_mem_gen_num_none/sim/blk_mem_gen_num_none.v,1575650562,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/img_wu/sim/img_wu.v,,blk_mem_gen_num_none,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/clk_wiz_65M/clk_wiz_65M.v,1575593875,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Down_Move.v,,clk_wiz_65M,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/clk_wiz_65M/clk_wiz_65M_clk_wiz.v,1575593875,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/clk_wiz_65M/clk_wiz_65M.v,,clk_wiz_65M_clk_wiz,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/img_wu/sim/img_wu.v,1575594427,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/ip/clk_wiz_65M/clk_wiz_65M_clk_wiz.v,,img_wu,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Down_Move.v,1575783191,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/FLXG.v,,Down_Move,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/FLXG.v,1575782300,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Global_Status_Judger.v,,FLXG,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
,,,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Left_Move.v,,Global_Status_Judger,,,,,,,,
,,,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Right_Move.v,,Left_Move,,,,,,,,
,,,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/Up_Move.v,,Right_Move,,,,,,,,
,,,,D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/VGA.v,,Up_Move,,,,,,,,
D:/VivadoProject/FLXG/FLXG.srcs/sources_1/new/VGA.v,1575694610,verilog,,D:/VivadoProject/FLXG/FLXG.srcs/sim_1/new/FLXG_sim.v,,VGA,,,../../../../FLXG.srcs/sources_1/ip/clk_wiz_65M,,,,,
