
*** Running vivado
    with args -log design_1_Sandbox_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Sandbox_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Sandbox_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1440.805 ; gain = 2.020 ; free physical = 109 ; free virtual = 3348
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Sandbox_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/IPFW_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/PWM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Policy_Server_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/RSA_32'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_Sandbox_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14930 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.004 ; gain = 83.867 ; free physical = 122 ; free virtual = 3193
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Sandbox_0_0' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_Sandbox_0_0/synth/design_1_Sandbox_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'Sandbox_v1_0' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/8156/hdl/Sandbox_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Sandbox_v1_0_S00_AXI' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/8156/hdl/Sandbox_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/8156/hdl/Sandbox_v1_0_S00_AXI.v:239]
INFO: [Synth 8-226] default block is never used [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/8156/hdl/Sandbox_v1_0_S00_AXI.v:380]
INFO: [Synth 8-6157] synthesizing module 'Sandbox' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/8156/Sandbox.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sandbox' (1#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/8156/Sandbox.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/8156/hdl/Sandbox_v1_0_S00_AXI.v:232]
INFO: [Synth 8-6155] done synthesizing module 'Sandbox_v1_0_S00_AXI' (2#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/8156/hdl/Sandbox_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Sandbox_v1_0' (3#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/8156/hdl/Sandbox_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Sandbox_0_0' (4#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_Sandbox_0_0/synth/design_1_Sandbox_0_0.v:56]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[31]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[30]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[29]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[28]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[27]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[26]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[25]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[24]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[23]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[22]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[21]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[20]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[19]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[18]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[17]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[16]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[15]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[14]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[13]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[12]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[11]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[10]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[9]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[8]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[7]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[6]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[5]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[4]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[3]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[2]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[1]
WARNING: [Synth 8-3331] design Sandbox has unconnected port WSI[0]
WARNING: [Synth 8-3331] design Sandbox has unconnected port CaptureWR
WARNING: [Synth 8-3331] design Sandbox_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Sandbox_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Sandbox_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Sandbox_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Sandbox_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Sandbox_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.762 ; gain = 130.625 ; free physical = 228 ; free virtual = 3307
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.762 ; gain = 130.625 ; free physical = 230 ; free virtual = 3310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.762 ; gain = 130.625 ; free physical = 230 ; free virtual = 3310
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.754 ; gain = 0.000 ; free physical = 99 ; free virtual = 3049
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.754 ; gain = 0.000 ; free physical = 139 ; free virtual = 3047
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1915.754 ; gain = 2.000 ; free physical = 136 ; free virtual = 3045
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1915.754 ; gain = 435.617 ; free physical = 169 ; free virtual = 3117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1915.754 ; gain = 435.617 ; free physical = 161 ; free virtual = 3117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1915.754 ; gain = 435.617 ; free physical = 162 ; free virtual = 3118
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pwm_to_bus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 142 ; free virtual = 3109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sandbox 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Sandbox_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/pwm_to_bus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[31]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[30]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[29]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[28]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[27]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[26]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[25]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[24]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[23]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[22]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[21]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[20]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[19]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[18]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[17]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[16]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[15]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[14]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[13]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[12]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[11]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[10]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[9]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[8]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[7]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[6]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[5]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[4]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[3]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[2]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[1]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port WSI[0]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port CaptureWR
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_Sandbox_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Sandbox_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Sandbox_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Sandbox_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Sandbox_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[0]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[1]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[3]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[4]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[5]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[6]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[7]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[8]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[9]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[10]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[11]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[12]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[13]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[14]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[15]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[16]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[17]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[18]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[19]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[20]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[21]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[22]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[23]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[24]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[25]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[26]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[27]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[28]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[29]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[30]' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/UpdateWR_reg' (FDR) to 'inst/Sandbox_v1_0_S00_AXI_inst/U0_Sandbox/WSO_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 155 ; free virtual = 3099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 140 ; free virtual = 2967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 140 ; free virtual = 2967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 137 ; free virtual = 2965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 140 ; free virtual = 2969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 140 ; free virtual = 2969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 140 ; free virtual = 2969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 140 ; free virtual = 2969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 140 ; free virtual = 2969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 140 ; free virtual = 2969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    23|
|5     |LUT5 |     5|
|6     |LUT6 |    36|
|7     |FDRE |   202|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   270|
|2     |  inst                        |Sandbox_v1_0         |   270|
|3     |    Sandbox_v1_0_S00_AXI_inst |Sandbox_v1_0_S00_AXI |   270|
|4     |      U0_Sandbox              |Sandbox              |   108|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 139 ; free virtual = 2968
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1915.758 ; gain = 130.629 ; free physical = 196 ; free virtual = 3025
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1915.758 ; gain = 435.621 ; free physical = 193 ; free virtual = 3026
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.754 ; gain = 0.000 ; free physical = 127 ; free virtual = 2964
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 1917.754 ; gain = 449.203 ; free physical = 175 ; free virtual = 3021
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.754 ; gain = 0.000 ; free physical = 172 ; free virtual = 3022
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_Sandbox_0_0_synth_1/design_1_Sandbox_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Sandbox_0_0, cache-ID = 37a9e55610d0a6f5
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.758 ; gain = 0.000 ; free physical = 140 ; free virtual = 3022
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_Sandbox_0_0_synth_1/design_1_Sandbox_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Sandbox_0_0_utilization_synth.rpt -pb design_1_Sandbox_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  4 22:08:48 2021...
