use crate::field::F128;

/// `FLOCK_NO_NTT_MUL_DIET=1` restores the incumbent 6-CLMUL `ghash_mul_x4`
/// at DIET-controlled call sites, including the fused-two OUTER_LOW path.
/// The independent fused-three high-one specialization has its own rollback
/// switches. Read once, outside every lane loop.
#[inline]
fn mul_diet_disabled() -> bool {
    static OFF: std::sync::OnceLock<bool> = std::sync::OnceLock::new();
    *OFF.get_or_init(|| std::env::var_os("FLOCK_NO_NTT_MUL_DIET").is_some())
}

/// `FLOCK_NO_NTT_LOW_INNER_SPARSE=1` restores the general/diet product for
/// the sparse seed kernel's sole remaining twiddle (`right_twiddle` /
/// inner-b). Ranked seed-NT block 0 uses this kernel; the fused-two dense
/// outer LOW path and fused-three high-one path are independent sites.
#[inline]
fn low_inner_sparse_disabled() -> bool {
    static OFF: std::sync::OnceLock<bool> = std::sync::OnceLock::new();
    *OFF.get_or_init(|| std::env::var_os("FLOCK_NO_NTT_LOW_INNER_SPARSE").is_some())
}

/// A butterfly twiddle broadcast into all four 128-bit lanes, in the split
/// form [`crate::field::gf2_128::x86_64::ghash_mul_x4_split`] consumes:
/// `.0 = t`, `.1 = t·x^64 mod p`. The companion limb is only materialised
/// when the diet multiply will actually read it; otherwise it aliases `.0`
/// and is dropped by DCE.
type TwX4 = (core::arch::x86_64::__m512i, core::arch::x86_64::__m512i);

/// Broadcast `value` to all lanes and, when the split product will be used,
/// derive its `x^64` companion. Every caller does this OUTSIDE its lane loop,
/// so the extra CLMUL is amortised over the whole row set.
///
/// # Safety
/// Requires `avx512f` + `vpclmulqdq`.
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn tw_x4<const LOW: bool, const DIET: bool>(value: F128) -> TwX4 {
    use crate::field::gf2_128::x86_64::ghash_shift64_x4;
    use core::arch::x86_64::*;

    // SAFETY: caller carries the required target features.
    unsafe {
        let t = _mm512_broadcast_i32x4(_mm_set_epi64x(value.hi as i64, value.lo as i64));
        // The LOW kernel needs no companion: its 3-CLMUL form is already the
        // short-product shape the split form generalises.
        let companion = if DIET && !LOW { ghash_shift64_x4(t) } else { t };
        (t, companion)
    }
}

/// Broadcast-twiddle product. `LOW` asserts the twiddle's high limb is zero
/// in every lane (3 CLMUL); otherwise `DIET` picks the 5-CLMUL split form
/// over the incumbent 6-CLMUL `ghash_mul_x4`. Monomorphized, so the choice
/// costs no branch inside the lane loop.
///
/// # Safety
/// Requires `avx512f` + `vpclmulqdq`; when `LOW`, every 128-bit lane of `t.0`
/// must have a zero high qword; when `DIET && !LOW`, `t.1` must be
/// `t.0·x^64 mod p`.
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn mul_x4<const LOW: bool, const DIET: bool>(
    t: TwX4,
    v: core::arch::x86_64::__m512i,
) -> core::arch::x86_64::__m512i {
    use crate::field::gf2_128::x86_64::{ghash_mul_x4, ghash_mul_x4_low_lhs, ghash_mul_x4_split};
    // SAFETY: caller carries the features and the twiddle-form preconditions.
    unsafe {
        if LOW {
            ghash_mul_x4_low_lhs(t.0, v)
        } else if DIET {
            ghash_mul_x4_split(v, t.0, t.1)
        } else {
            ghash_mul_x4(t.0, v)
        }
    }
}

/// Dual-interleaved product across two 512-bit vector lanes.
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn mul_x4_pair<const LOW: bool, const DIET: bool>(
    t: TwX4,
    v0: core::arch::x86_64::__m512i,
    v1: core::arch::x86_64::__m512i,
) -> (core::arch::x86_64::__m512i, core::arch::x86_64::__m512i) {
    use crate::field::gf2_128::x86_64::ghash_mul_x4_split_unroll2;
    unsafe {
        if DIET && !LOW {
            ghash_mul_x4_split_unroll2(v0, v1, t.0, t.1)
        } else {
            (mul_x4::<LOW, DIET>(t, v0), mul_x4::<LOW, DIET>(t, v1))
        }
    }
}

/// Three-CLMUL product for a broadcast twiddle `t = a + x^64`.
/// Writing `v = b + c*x^64` gives
/// `t*v = a*b + x^64*(a*c + v)`, so the LOW product only needs one extra
/// XOR of `v` into its cross term. No x^64 companion is required.
///
/// # Safety
/// Requires `avx512f` + `vpclmulqdq` and a high qword of one in every
/// 128-bit lane of `t.0`.
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn mul_x4_high_one(
    t: TwX4,
    v: core::arch::x86_64::__m512i,
) -> core::arch::x86_64::__m512i {
    use core::arch::x86_64::*;
    // SAFETY: caller establishes the features and the high-limb value.
    unsafe {
        let cross = _mm512_xor_si512(_mm512_clmulepi64_epi128::<0x10>(t.0, v), v);
        let lo = _mm512_clmulepi64_epi128::<0x00>(t.0, v);
        let poly = _mm512_set_epi64(0, 0x87, 0, 0x87, 0, 0x87, 0, 0x87);
        let reduced = _mm512_clmulepi64_epi128::<0x01>(cross, poly);
        _mm512_xor_si512(
            _mm512_xor_si512(lo, _mm512_bslli_epi128::<8>(cross)),
            reduced,
        )
    }
}

/// Store four F128 lanes. `NT` uses XMM `MOVNTDQ` so a cold codeword publish
/// skips write-allocate; dest must be 16-byte aligned. Temporal `storeu`
/// otherwise. Scalar twin: [`store_f128`].
///
/// # Safety
/// `avx512f`; `p` covers four F128; when `NT`, `p` is 16-byte aligned.
#[inline]
#[target_feature(enable = "avx512f")]
unsafe fn store_row4<const NT: bool>(p: *mut F128, v: core::arch::x86_64::__m512i) {
    use core::arch::x86_64::*;
    // SAFETY: forwarded by the caller; SSE2 is x86_64 baseline.
    unsafe {
        if NT {
            if (p as usize).is_multiple_of(64) {
                _mm512_stream_si512(p as *mut __m512i, v);
                return;
            }
            let d = p as *mut __m128i;
            _mm_stream_si128(d, _mm512_castsi512_si128(v));
            _mm_stream_si128(d.add(1), _mm512_extracti32x4_epi32::<1>(v));
            _mm_stream_si128(d.add(2), _mm512_extracti32x4_epi32::<2>(v));
            _mm_stream_si128(d.add(3), _mm512_extracti32x4_epi32::<3>(v));
        } else {
            _mm512_storeu_si512(p as *mut __m512i, v);
        }
    }
}

/// Store one F128. `NT` uses XMM `MOVNTDQ`; dest must be 16-byte aligned.
///
/// # Safety
/// `p` is a valid F128; when `NT`, 16-byte aligned. SSE2 is x86_64 baseline.
#[inline]
#[target_feature(enable = "avx512f")]
unsafe fn store_f128<const NT: bool>(p: *mut F128, v: F128) {
    use core::arch::x86_64::*;
    // SAFETY: forwarded by the caller.
    unsafe {
        if NT {
            _mm_stream_si128(p as *mut __m128i, _mm_set_epi64x(v.hi as i64, v.lo as i64));
        } else {
            *p = v;
        }
    }
}

#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_row_pair(top: &mut [F128], bot: &mut [F128], twiddle: F128) {
    // SAFETY: forwarded caller contract.
    unsafe { butterfly_row_pair_gen::<false>(top, bot, twiddle) }
}

/// Broadcast-twiddle row pair; `LOW` asserts the twiddle's high limb is zero.
///
/// # Safety
/// Requires `avx512f` + `vpclmulqdq`; when `LOW`, `twiddle.hi == 0`.
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_row_pair_gen<const LOW: bool>(
    top: &mut [F128],
    bot: &mut [F128],
    twiddle: F128,
) {
    // SAFETY: forwarded caller contract; the switch only picks the product
    // form, which is field-identical either way.
    unsafe {
        if mul_diet_disabled() {
            butterfly_row_pair_impl::<LOW, false>(top, bot, twiddle)
        } else {
            butterfly_row_pair_impl::<LOW, true>(top, bot, twiddle)
        }
    }
}

/// # Safety
/// Same contract as [`butterfly_row_pair_gen`].
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn butterfly_row_pair_impl<const LOW: bool, const DIET: bool>(
    top: &mut [F128],
    bot: &mut [F128],
    twiddle: F128,
) {
    use core::arch::x86_64::*;

    // SAFETY: caller guarantees the target features and equal slice lengths.
    unsafe {
        debug_assert!(!LOW || twiddle.hi == 0);
        let tw = tw_x4::<LOW, DIET>(twiddle);
        let lanes = top.len() & !3;
        let mut i = 0;
        while i + 8 <= lanes {
            let top0 = _mm512_loadu_si512(top.as_ptr().add(i) as *const __m512i);
            let bot0 = _mm512_loadu_si512(bot.as_ptr().add(i) as *const __m512i);
            let top1 = _mm512_loadu_si512(top.as_ptr().add(i + 4) as *const __m512i);
            let bot1 = _mm512_loadu_si512(bot.as_ptr().add(i + 4) as *const __m512i);

            let new_top0 = _mm512_xor_si512(top0, mul_x4::<LOW, DIET>(tw, bot0));
            let new_top1 = _mm512_xor_si512(top1, mul_x4::<LOW, DIET>(tw, bot1));
            let new_bot0 = _mm512_xor_si512(bot0, new_top0);
            let new_bot1 = _mm512_xor_si512(bot1, new_top1);

            _mm512_storeu_si512(top.as_mut_ptr().add(i) as *mut __m512i, new_top0);
            _mm512_storeu_si512(bot.as_mut_ptr().add(i) as *mut __m512i, new_bot0);
            _mm512_storeu_si512(top.as_mut_ptr().add(i + 4) as *mut __m512i, new_top1);
            _mm512_storeu_si512(bot.as_mut_ptr().add(i + 4) as *mut __m512i, new_bot1);
            i += 8;
        }
        while i < lanes {
            let top_lanes = _mm512_loadu_si512(top.as_ptr().add(i) as *const __m512i);
            let bot_lanes = _mm512_loadu_si512(bot.as_ptr().add(i) as *const __m512i);
            let new_top = _mm512_xor_si512(top_lanes, mul_x4::<LOW, DIET>(tw, bot_lanes));
            let new_bot = _mm512_xor_si512(bot_lanes, new_top);
            _mm512_storeu_si512(top.as_mut_ptr().add(i) as *mut __m512i, new_top);
            _mm512_storeu_si512(bot.as_mut_ptr().add(i) as *mut __m512i, new_bot);
            i += 4;
        }
        super::portable::butterfly_row_pair_gen::<LOW>(&mut top[i..], &mut bot[i..], twiddle);
    }
}

#[allow(clippy::too_many_arguments)]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer(
    a: &mut [F128],
    b: &mut [F128],
    c: &mut [F128],
    d: &mut [F128],
    t_outer: F128,
    t_inner_a: F128,
    t_inner_b: F128,
) {
    // SAFETY: forwarded caller contract.
    unsafe { butterfly_fused_2layer_gen::<false, false>(a, b, c, d, t_outer, t_inner_a, t_inner_b) }
}

/// # Safety
/// Same contract as [`butterfly_fused_2layer`], plus: when `OUTER_LOW`,
/// `t_outer.hi == 0`; when `INNER_LOW`, both inner twiddles have a zero high
/// limb.
#[allow(clippy::too_many_arguments)]
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer_gen<const OUTER_LOW: bool, const INNER_LOW: bool>(
    a: &mut [F128],
    b: &mut [F128],
    c: &mut [F128],
    d: &mut [F128],
    t_outer: F128,
    t_inner_a: F128,
    t_inner_b: F128,
) {
    // SAFETY: forwarded caller contract.
    unsafe {
        if mul_diet_disabled() {
            butterfly_fused_2layer_impl::<OUTER_LOW, INNER_LOW, false>(
                a, b, c, d, t_outer, t_inner_a, t_inner_b,
            )
        } else {
            butterfly_fused_2layer_impl::<OUTER_LOW, INNER_LOW, true>(
                a, b, c, d, t_outer, t_inner_a, t_inner_b,
            )
        }
    }
}

/// # Safety
/// Same contract as [`butterfly_fused_2layer_gen`].
#[allow(clippy::too_many_arguments)]
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn butterfly_fused_2layer_impl<
    const OUTER_LOW: bool,
    const INNER_LOW: bool,
    const DIET: bool,
>(
    a: &mut [F128],
    b: &mut [F128],
    c: &mut [F128],
    d: &mut [F128],
    t_outer: F128,
    t_inner_a: F128,
    t_inner_b: F128,
) {
    use core::arch::x86_64::*;

    // SAFETY: caller guarantees the target features and equal slice lengths.
    unsafe {
        let outer = tw_x4::<OUTER_LOW, DIET>(t_outer);
        let inner_a = tw_x4::<INNER_LOW, DIET>(t_inner_a);
        let inner_b = tw_x4::<INNER_LOW, DIET>(t_inner_b);
        let lanes = a.len() & !3;
        let mut i = 0;
        while i + 8 <= lanes {
            let mut va0 = _mm512_loadu_si512(a.as_ptr().add(i) as *const __m512i);
            let mut vb0 = _mm512_loadu_si512(b.as_ptr().add(i) as *const __m512i);
            let mut vc0 = _mm512_loadu_si512(c.as_ptr().add(i) as *const __m512i);
            let mut vd0 = _mm512_loadu_si512(d.as_ptr().add(i) as *const __m512i);

            let mut va1 = _mm512_loadu_si512(a.as_ptr().add(i + 4) as *const __m512i);
            let mut vb1 = _mm512_loadu_si512(b.as_ptr().add(i + 4) as *const __m512i);
            let mut vc1 = _mm512_loadu_si512(c.as_ptr().add(i + 4) as *const __m512i);
            let mut vd1 = _mm512_loadu_si512(d.as_ptr().add(i + 4) as *const __m512i);

            let (m_vc0, m_vc1) = mul_x4_pair::<OUTER_LOW, DIET>(outer, vc0, vc1);
            let new_a0 = _mm512_xor_si512(va0, m_vc0);
            let new_a1 = _mm512_xor_si512(va1, m_vc1);
            vc0 = _mm512_xor_si512(vc0, new_a0);
            vc1 = _mm512_xor_si512(vc1, new_a1);
            va0 = new_a0;
            va1 = new_a1;

            let (m_vd0, m_vd1) = mul_x4_pair::<OUTER_LOW, DIET>(outer, vd0, vd1);
            let new_b0 = _mm512_xor_si512(vb0, m_vd0);
            let new_b1 = _mm512_xor_si512(vb1, m_vd1);
            vd0 = _mm512_xor_si512(vd0, new_b0);
            vd1 = _mm512_xor_si512(vd1, new_b1);
            vb0 = new_b0;
            vb1 = new_b1;

            let (m_vb0, m_vb1) = mul_x4_pair::<INNER_LOW, DIET>(inner_a, vb0, vb1);
            let new_a0 = _mm512_xor_si512(va0, m_vb0);
            let new_a1 = _mm512_xor_si512(va1, m_vb1);
            vb0 = _mm512_xor_si512(vb0, new_a0);
            vb1 = _mm512_xor_si512(vb1, new_a1);
            va0 = new_a0;
            va1 = new_a1;

            let (m_vd0, m_vd1) = mul_x4_pair::<INNER_LOW, DIET>(inner_b, vd0, vd1);
            let new_c0 = _mm512_xor_si512(vc0, m_vd0);
            let new_c1 = _mm512_xor_si512(vc1, m_vd1);
            vd0 = _mm512_xor_si512(vd0, new_c0);
            vd1 = _mm512_xor_si512(vd1, new_c1);
            vc0 = new_c0;
            vc1 = new_c1;

            _mm512_storeu_si512(a.as_mut_ptr().add(i) as *mut __m512i, va0);
            _mm512_storeu_si512(b.as_mut_ptr().add(i) as *mut __m512i, vb0);
            _mm512_storeu_si512(c.as_mut_ptr().add(i) as *mut __m512i, vc0);
            _mm512_storeu_si512(d.as_mut_ptr().add(i) as *mut __m512i, vd0);

            _mm512_storeu_si512(a.as_mut_ptr().add(i + 4) as *mut __m512i, va1);
            _mm512_storeu_si512(b.as_mut_ptr().add(i + 4) as *mut __m512i, vb1);
            _mm512_storeu_si512(c.as_mut_ptr().add(i + 4) as *mut __m512i, vc1);
            _mm512_storeu_si512(d.as_mut_ptr().add(i + 4) as *mut __m512i, vd1);
            i += 8;
        }
        while i < lanes {
            let mut va = _mm512_loadu_si512(a.as_ptr().add(i) as *const __m512i);
            let mut vb = _mm512_loadu_si512(b.as_ptr().add(i) as *const __m512i);
            let mut vc = _mm512_loadu_si512(c.as_ptr().add(i) as *const __m512i);
            let mut vd = _mm512_loadu_si512(d.as_ptr().add(i) as *const __m512i);

            let new_a = _mm512_xor_si512(va, mul_x4::<OUTER_LOW, DIET>(outer, vc));
            vc = _mm512_xor_si512(vc, new_a);
            va = new_a;
            let new_b = _mm512_xor_si512(vb, mul_x4::<OUTER_LOW, DIET>(outer, vd));
            vd = _mm512_xor_si512(vd, new_b);
            vb = new_b;

            let new_a = _mm512_xor_si512(va, mul_x4::<INNER_LOW, DIET>(inner_a, vb));
            vb = _mm512_xor_si512(vb, new_a);
            va = new_a;
            let new_c = _mm512_xor_si512(vc, mul_x4::<INNER_LOW, DIET>(inner_b, vd));
            vd = _mm512_xor_si512(vd, new_c);
            vc = new_c;

            _mm512_storeu_si512(a.as_mut_ptr().add(i) as *mut __m512i, va);
            _mm512_storeu_si512(b.as_mut_ptr().add(i) as *mut __m512i, vb);
            _mm512_storeu_si512(c.as_mut_ptr().add(i) as *mut __m512i, vc);
            _mm512_storeu_si512(d.as_mut_ptr().add(i) as *mut __m512i, vd);
            i += 4;
        }
        super::portable::butterfly_fused_2layer_gen::<OUTER_LOW, INNER_LOW>(
            &mut a[i..],
            &mut b[i..],
            &mut c[i..],
            &mut d[i..],
            t_outer,
            t_inner_a,
            t_inner_b,
        );
    }
}

/// Stream one four-`F128` register to a merely 16-byte-aligned destination.
///
/// Large recyclable pool allocations may be 16 modulo 64, so an aligned ZMM
/// stream is not generally available. Four XMM streams preserve the no-RFO
/// publication contract for every permitted destination residue.
///
/// # Safety
/// Requires `avx512f`; `dst` must cover four writable `F128`s and be 16-byte
/// aligned. `ALIGNED_ZMM` additionally asserts 64-byte alignment.
#[inline]
#[target_feature(enable = "avx512f")]
unsafe fn stream_f128x4<const ALIGNED_ZMM: bool>(
    dst: *mut F128,
    value: core::arch::x86_64::__m512i,
) {
    use core::arch::x86_64::*;
    // SAFETY: the caller provides four writable elements and the alignment
    // promised by the specialization.
    unsafe {
        if ALIGNED_ZMM {
            debug_assert_eq!(dst as usize % 64, 0);
            _mm512_stream_si512(dst as *mut __m512i, value);
            return;
        }
        debug_assert_eq!(dst as usize % 16, 0);
        let dst = dst as *mut __m128i;
        _mm_stream_si128(dst, _mm512_extracti32x4_epi32::<0>(value));
        _mm_stream_si128(dst.add(1), _mm512_extracti32x4_epi32::<1>(value));
        _mm_stream_si128(dst.add(2), _mm512_extracti32x4_epi32::<2>(value));
        _mm_stream_si128(dst.add(3), _mm512_extracti32x4_epi32::<3>(value));
    }
}

/// Direct-publish twin of [`butterfly_fused_2layer_gen`].
///
/// The arithmetic and dispatch are identical, but computed active lanes are
/// streamed to four disjoint codeword rows and never stored back to scratch.
/// The ranked odd-row optimization deliberately omits the known-zero scratch
/// suffix; that suffix is published from a zero register, without reloading it.
///
/// # Safety
/// Contract forwarded from the architecture dispatch wrapper. When
/// `OUTER_LOW`, `t_outer.hi == 0`; when `INNER_LOW`, both inner twiddles have a
/// zero high limb.
#[allow(clippy::too_many_arguments)]
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer_publish_nt_gen<
    const OUTER_LOW: bool,
    const INNER_LOW: bool,
    const ALIGNED_ZMM: bool,
>(
    src: *const F128,
    src_step: usize,
    dst_a: *mut F128,
    dst_b: *mut F128,
    dst_c: *mut F128,
    dst_d: *mut F128,
    lanes: usize,
    t_outer: F128,
    t_inner_a: F128,
    t_inner_b: F128,
) {
    // SAFETY: forwarded caller contract. Match the incumbent's process-cached
    // multiply selection exactly; it remains outside the lane loop.
    unsafe {
        if mul_diet_disabled() {
            butterfly_fused_2layer_publish_nt_impl::<OUTER_LOW, INNER_LOW, false, ALIGNED_ZMM>(
                src, src_step, dst_a, dst_b, dst_c, dst_d, lanes, t_outer, t_inner_a, t_inner_b,
            )
        } else {
            butterfly_fused_2layer_publish_nt_impl::<OUTER_LOW, INNER_LOW, true, ALIGNED_ZMM>(
                src, src_step, dst_a, dst_b, dst_c, dst_d, lanes, t_outer, t_inner_a, t_inner_b,
            )
        }
    }
}

/// # Safety
/// Same contract as [`butterfly_fused_2layer_publish_nt_gen`].
#[allow(clippy::too_many_arguments)]
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn butterfly_fused_2layer_publish_nt_impl<
    const OUTER_LOW: bool,
    const INNER_LOW: bool,
    const DIET: bool,
    const ALIGNED_ZMM: bool,
>(
    src: *const F128,
    src_step: usize,
    dst_a: *mut F128,
    dst_b: *mut F128,
    dst_c: *mut F128,
    dst_d: *mut F128,
    lanes: usize,
    t_outer: F128,
    t_inner_a: F128,
    t_inner_b: F128,
) {
    use core::arch::x86_64::*;

    // SAFETY: the caller guarantees four readable scratch rows, four disjoint
    // 16-byte-aligned destinations, target features, and lanes in {60, 64}.
    unsafe {
        debug_assert!(lanes == 60 || lanes == 64);
        debug_assert!(!OUTER_LOW || t_outer.hi == 0);
        debug_assert!(!INNER_LOW || (t_inner_a.hi == 0 && t_inner_b.hi == 0));
        let a = src;
        let b = src.add(src_step);
        let c = src.add(2 * src_step);
        let d = src.add(3 * src_step);
        let outer = tw_x4::<OUTER_LOW, DIET>(t_outer);
        let inner_a = tw_x4::<INNER_LOW, DIET>(t_inner_a);
        let inner_b = tw_x4::<INNER_LOW, DIET>(t_inner_b);

        let mut i = 0;
        while i + 8 <= lanes {
            let mut va0 = _mm512_loadu_si512(a.add(i) as *const __m512i);
            let mut vb0 = _mm512_loadu_si512(b.add(i) as *const __m512i);
            let mut vc0 = _mm512_loadu_si512(c.add(i) as *const __m512i);
            let mut vd0 = _mm512_loadu_si512(d.add(i) as *const __m512i);

            let mut va1 = _mm512_loadu_si512(a.add(i + 4) as *const __m512i);
            let mut vb1 = _mm512_loadu_si512(b.add(i + 4) as *const __m512i);
            let mut vc1 = _mm512_loadu_si512(c.add(i + 4) as *const __m512i);
            let mut vd1 = _mm512_loadu_si512(d.add(i + 4) as *const __m512i);

            let new_a0 = _mm512_xor_si512(va0, mul_x4::<OUTER_LOW, DIET>(outer, vc0));
            let new_a1 = _mm512_xor_si512(va1, mul_x4::<OUTER_LOW, DIET>(outer, vc1));
            vc0 = _mm512_xor_si512(vc0, new_a0);
            vc1 = _mm512_xor_si512(vc1, new_a1);
            va0 = new_a0;
            va1 = new_a1;

            let new_b0 = _mm512_xor_si512(vb0, mul_x4::<OUTER_LOW, DIET>(outer, vd0));
            let new_b1 = _mm512_xor_si512(vb1, mul_x4::<OUTER_LOW, DIET>(outer, vd1));
            vd0 = _mm512_xor_si512(vd0, new_b0);
            vd1 = _mm512_xor_si512(vd1, new_b1);
            vb0 = new_b0;
            vb1 = new_b1;

            let new_a0 = _mm512_xor_si512(va0, mul_x4::<INNER_LOW, DIET>(inner_a, vb0));
            let new_a1 = _mm512_xor_si512(va1, mul_x4::<INNER_LOW, DIET>(inner_a, vb1));
            vb0 = _mm512_xor_si512(vb0, new_a0);
            vb1 = _mm512_xor_si512(vb1, new_a1);
            va0 = new_a0;
            va1 = new_a1;

            let new_c0 = _mm512_xor_si512(vc0, mul_x4::<INNER_LOW, DIET>(inner_b, vd0));
            let new_c1 = _mm512_xor_si512(vc1, mul_x4::<INNER_LOW, DIET>(inner_b, vd1));
            vd0 = _mm512_xor_si512(vd0, new_c0);
            vd1 = _mm512_xor_si512(vd1, new_c1);
            vc0 = new_c0;
            vc1 = new_c1;

            stream_f128x4::<ALIGNED_ZMM>(dst_a.add(i), va0);
            stream_f128x4::<ALIGNED_ZMM>(dst_b.add(i), vb0);
            stream_f128x4::<ALIGNED_ZMM>(dst_c.add(i), vc0);
            stream_f128x4::<ALIGNED_ZMM>(dst_d.add(i), vd0);

            stream_f128x4::<ALIGNED_ZMM>(dst_a.add(i + 4), va1);
            stream_f128x4::<ALIGNED_ZMM>(dst_b.add(i + 4), vb1);
            stream_f128x4::<ALIGNED_ZMM>(dst_c.add(i + 4), vc1);
            stream_f128x4::<ALIGNED_ZMM>(dst_d.add(i + 4), vd1);
            i += 8;
        }
        while i < lanes {
            let mut va = _mm512_loadu_si512(a.add(i) as *const __m512i);
            let mut vb = _mm512_loadu_si512(b.add(i) as *const __m512i);
            let mut vc = _mm512_loadu_si512(c.add(i) as *const __m512i);
            let mut vd = _mm512_loadu_si512(d.add(i) as *const __m512i);

            let new_a = _mm512_xor_si512(va, mul_x4::<OUTER_LOW, DIET>(outer, vc));
            vc = _mm512_xor_si512(vc, new_a);
            va = new_a;
            let new_b = _mm512_xor_si512(vb, mul_x4::<OUTER_LOW, DIET>(outer, vd));
            vd = _mm512_xor_si512(vd, new_b);
            vb = new_b;

            let new_a = _mm512_xor_si512(va, mul_x4::<INNER_LOW, DIET>(inner_a, vb));
            vb = _mm512_xor_si512(vb, new_a);
            va = new_a;
            let new_c = _mm512_xor_si512(vc, mul_x4::<INNER_LOW, DIET>(inner_b, vd));
            vd = _mm512_xor_si512(vd, new_c);
            vc = new_c;

            stream_f128x4::<ALIGNED_ZMM>(dst_a.add(i), va);
            stream_f128x4::<ALIGNED_ZMM>(dst_b.add(i), vb);
            stream_f128x4::<ALIGNED_ZMM>(dst_c.add(i), vc);
            stream_f128x4::<ALIGNED_ZMM>(dst_d.add(i), vd);
            i += 4;
        }

        // The exact-shape caller reaches i=60 only for odd_tail=4. That value is
        // published from the R1CS padding descriptor, so lanes 60..64 are
        // contractually zero. Publish a zero register: every destination byte
        // is initialized, with no dependency or reload from the scratch suffix.
        if i < 64 {
            debug_assert_eq!(i, 60);
            let zero = _mm512_setzero_si512();
            stream_f128x4::<ALIGNED_ZMM>(dst_a.add(i), zero);
            stream_f128x4::<ALIGNED_ZMM>(dst_b.add(i), zero);
            stream_f128x4::<ALIGNED_ZMM>(dst_c.add(i), zero);
            stream_f128x4::<ALIGNED_ZMM>(dst_d.add(i), zero);
        }
    }
}

/// Out-of-place fused two-layer forward butterfly (layers 1–2 seed).
/// Same algebra as [`butterfly_fused_2layer`], loads from `src` and stores
/// to `dst`. Source and destination must not overlap.
///
/// # Safety
/// Caller guarantees target features, valid non-aliasing src/dst rows, and
/// disjoint destination row groups across concurrent calls.
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer_row_from(
    src: *const F128,
    dst: *mut F128,
    quarter: usize,
    num_ntts: usize,
    r: usize,
    twiddles: &[F128; 3],
) {
    // SAFETY: forwarded caller contract; identical geometry on both sides.
    unsafe {
        butterfly_fused_2layer_row_from_geo(src, quarter, r, dst, quarter, r, num_ntts, twiddles)
    }
}

/// [`butterfly_fused_2layer_row_from`] with independent source and
/// destination row geometry: source rows `(i·src_quarter + src_r)`,
/// destination rows `(i·dst_quarter + dst_r)`, `i ∈ 0..4`.
///
/// # Safety
/// Same contract as [`butterfly_fused_2layer_row_from`].
#[allow(clippy::too_many_arguments)]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer_row_from_geo(
    src: *const F128,
    src_quarter: usize,
    src_r: usize,
    dst: *mut F128,
    dst_quarter: usize,
    dst_r: usize,
    num_ntts: usize,
    twiddles: &[F128; 3],
) {
    // SAFETY: forwarded caller contract.
    unsafe {
        let diet_disabled = mul_diet_disabled();
        if !diet_disabled && twiddles[0].hi == 0 {
            butterfly_fused_2layer_row_from_geo_impl::<true, true, false>(
                src,
                src_quarter,
                src_r,
                dst,
                dst_quarter,
                dst_r,
                num_ntts,
                twiddles,
            );
        } else if diet_disabled {
            butterfly_fused_2layer_row_from_geo_impl::<false, false, false>(
                src,
                src_quarter,
                src_r,
                dst,
                dst_quarter,
                dst_r,
                num_ntts,
                twiddles,
            )
        } else {
            butterfly_fused_2layer_row_from_geo_impl::<false, true, false>(
                src,
                src_quarter,
                src_r,
                dst,
                dst_quarter,
                dst_r,
                num_ntts,
                twiddles,
            )
        }
    }
}

/// NT-publish twin of [`butterfly_fused_2layer_row_from_geo`]: dest stores
/// are XMM `MOVNTDQ`. Dest must be 16-byte aligned; `num_ntts` a multiple of
/// 4 so the scalar tail is empty (mixed NT/temporal on one line is illegal).
///
/// # Safety
/// Same contract as [`butterfly_fused_2layer_row_from_geo`], plus the NT
/// alignment / lane-multiple constraints above.
#[allow(clippy::too_many_arguments)]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer_row_from_geo_nt(
    src: *const F128,
    src_quarter: usize,
    src_r: usize,
    dst: *mut F128,
    dst_quarter: usize,
    dst_r: usize,
    num_ntts: usize,
    twiddles: &[F128; 3],
) {
    debug_assert_eq!(num_ntts % 4, 0);
    debug_assert_eq!(dst as usize % 16, 0);
    // SAFETY: forwarded caller contract.
    unsafe {
        let diet_disabled = mul_diet_disabled();
        if !diet_disabled && twiddles[0].hi == 0 {
            butterfly_fused_2layer_row_from_geo_impl::<true, true, true>(
                src,
                src_quarter,
                src_r,
                dst,
                dst_quarter,
                dst_r,
                num_ntts,
                twiddles,
            );
        } else if diet_disabled {
            butterfly_fused_2layer_row_from_geo_impl::<false, false, true>(
                src,
                src_quarter,
                src_r,
                dst,
                dst_quarter,
                dst_r,
                num_ntts,
                twiddles,
            )
        } else {
            butterfly_fused_2layer_row_from_geo_impl::<false, true, true>(
                src,
                src_quarter,
                src_r,
                dst,
                dst_quarter,
                dst_r,
                num_ntts,
                twiddles,
            )
        }
    }
}

/// # Safety
/// Same contract as [`butterfly_fused_2layer_row_from_geo`]. `NT` requires
/// 16-byte dest alignment. `OUTER_LOW` additionally requires the outer
/// twiddle's high limb to be zero.
#[allow(clippy::too_many_arguments)]
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn butterfly_fused_2layer_row_from_geo_impl<
    const OUTER_LOW: bool,
    const DIET: bool,
    const NT: bool,
>(
    src: *const F128,
    src_quarter: usize,
    src_r: usize,
    dst: *mut F128,
    dst_quarter: usize,
    dst_r: usize,
    num_ntts: usize,
    twiddles: &[F128; 3],
) {
    use core::arch::x86_64::*;

    let [t_outer, t_inner_a, t_inner_b] = *twiddles;
    // SAFETY: caller guarantees target features, pointer geometry, and
    // non-aliasing src/dst.
    unsafe {
        debug_assert!(!OUTER_LOW || t_outer.hi == 0);
        let outer = tw_x4::<OUTER_LOW, DIET>(t_outer);
        let inner_a = tw_x4::<false, DIET>(t_inner_a);
        let inner_b = tw_x4::<false, DIET>(t_inner_b);
        let src_row = |i: usize| src.add((i * src_quarter + src_r) * num_ntts);
        let dst_row = |i: usize| dst.add((i * dst_quarter + dst_r) * num_ntts);
        let lanes = num_ntts & !3;
        let mut lane = 0;
        while lane + 8 <= lanes {
            let mut va0 = _mm512_loadu_si512(src_row(0).add(lane) as *const __m512i);
            let mut vb0 = _mm512_loadu_si512(src_row(1).add(lane) as *const __m512i);
            let mut vc0 = _mm512_loadu_si512(src_row(2).add(lane) as *const __m512i);
            let mut vd0 = _mm512_loadu_si512(src_row(3).add(lane) as *const __m512i);

            let mut va1 = _mm512_loadu_si512(src_row(0).add(lane + 4) as *const __m512i);
            let mut vb1 = _mm512_loadu_si512(src_row(1).add(lane + 4) as *const __m512i);
            let mut vc1 = _mm512_loadu_si512(src_row(2).add(lane + 4) as *const __m512i);
            let mut vd1 = _mm512_loadu_si512(src_row(3).add(lane + 4) as *const __m512i);

            let (m_vc0, m_vc1) = mul_x4_pair::<OUTER_LOW, DIET>(outer, vc0, vc1);
            let new_a0 = _mm512_xor_si512(va0, m_vc0);
            let new_a1 = _mm512_xor_si512(va1, m_vc1);
            vc0 = _mm512_xor_si512(vc0, new_a0);
            vc1 = _mm512_xor_si512(vc1, new_a1);
            va0 = new_a0;
            va1 = new_a1;

            let (m_vd0, m_vd1) = mul_x4_pair::<OUTER_LOW, DIET>(outer, vd0, vd1);
            let new_b0 = _mm512_xor_si512(vb0, m_vd0);
            let new_b1 = _mm512_xor_si512(vb1, m_vd1);
            vd0 = _mm512_xor_si512(vd0, new_b0);
            vd1 = _mm512_xor_si512(vd1, new_b1);
            vb0 = new_b0;
            vb1 = new_b1;

            let (m_vb0, m_vb1) = mul_x4_pair::<false, DIET>(inner_a, vb0, vb1);
            let new_a0 = _mm512_xor_si512(va0, m_vb0);
            let new_a1 = _mm512_xor_si512(va1, m_vb1);
            vb0 = _mm512_xor_si512(vb0, new_a0);
            vb1 = _mm512_xor_si512(vb1, new_a1);
            va0 = new_a0;
            va1 = new_a1;

            let (m_vd0, m_vd1) = mul_x4_pair::<false, DIET>(inner_b, vd0, vd1);
            let new_c0 = _mm512_xor_si512(vc0, m_vd0);
            let new_c1 = _mm512_xor_si512(vc1, m_vd1);
            vd0 = _mm512_xor_si512(vd0, new_c0);
            vd1 = _mm512_xor_si512(vd1, new_c1);
            vc0 = new_c0;
            vc1 = new_c1;

            store_row4::<NT>(dst_row(0).add(lane), va0);
            store_row4::<NT>(dst_row(1).add(lane), vb0);
            store_row4::<NT>(dst_row(2).add(lane), vc0);
            store_row4::<NT>(dst_row(3).add(lane), vd0);

            store_row4::<NT>(dst_row(0).add(lane + 4), va1);
            store_row4::<NT>(dst_row(1).add(lane + 4), vb1);
            store_row4::<NT>(dst_row(2).add(lane + 4), vc1);
            store_row4::<NT>(dst_row(3).add(lane + 4), vd1);
            lane += 8;
        }
        while lane < lanes {
            let mut va = _mm512_loadu_si512(src_row(0).add(lane) as *const __m512i);
            let mut vb = _mm512_loadu_si512(src_row(1).add(lane) as *const __m512i);
            let mut vc = _mm512_loadu_si512(src_row(2).add(lane) as *const __m512i);
            let mut vd = _mm512_loadu_si512(src_row(3).add(lane) as *const __m512i);

            let new_a = _mm512_xor_si512(va, mul_x4::<OUTER_LOW, DIET>(outer, vc));
            vc = _mm512_xor_si512(vc, new_a);
            va = new_a;
            let new_b = _mm512_xor_si512(vb, mul_x4::<OUTER_LOW, DIET>(outer, vd));
            vd = _mm512_xor_si512(vd, new_b);
            vb = new_b;

            let new_a = _mm512_xor_si512(va, mul_x4::<false, DIET>(inner_a, vb));
            vb = _mm512_xor_si512(vb, new_a);
            va = new_a;
            let new_c = _mm512_xor_si512(vc, mul_x4::<false, DIET>(inner_b, vd));
            vd = _mm512_xor_si512(vd, new_c);
            vc = new_c;

            store_row4::<NT>(dst_row(0).add(lane), va);
            store_row4::<NT>(dst_row(1).add(lane), vb);
            store_row4::<NT>(dst_row(2).add(lane), vc);
            store_row4::<NT>(dst_row(3).add(lane), vd);
            lane += 4;
        }
        while lane < num_ntts {
            let mut a = *src_row(0).add(lane);
            let mut b = *src_row(1).add(lane);
            let mut c = *src_row(2).add(lane);
            let mut d = *src_row(3).add(lane);

            let new_a = a + c * t_outer;
            c += new_a;
            a = new_a;
            let new_b = b + d * t_outer;
            d += new_b;
            b = new_b;

            let new_a = a + b * t_inner_a;
            b += new_a;
            a = new_a;
            let new_c = c + d * t_inner_b;
            d += new_c;
            c = new_c;

            store_f128::<NT>(dst_row(0).add(lane), a);
            store_f128::<NT>(dst_row(1).add(lane), b);
            store_f128::<NT>(dst_row(2).add(lane), c);
            store_f128::<NT>(dst_row(3).add(lane), d);
            lane += 1;
        }
    }
}

/// Sparse sibling: layer-1 and left layer-2 twiddles are zero, so `a` is
/// unchanged. Dense-with-zeros of [`butterfly_fused_2layer_row_from`].
///
/// # Safety
/// Same contract as [`butterfly_fused_2layer_row_from`].
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer_row_from_sparse(
    src: *const F128,
    dst: *mut F128,
    quarter: usize,
    num_ntts: usize,
    r: usize,
    right_twiddle: F128,
) {
    // SAFETY: forwarded caller contract; identical geometry on both sides.
    unsafe {
        butterfly_fused_2layer_row_from_sparse_geo(
            src,
            quarter,
            r,
            dst,
            quarter,
            r,
            num_ntts,
            right_twiddle,
        )
    }
}

/// [`butterfly_fused_2layer_row_from_sparse`] with independent source and
/// destination row geometry (see [`butterfly_fused_2layer_row_from_geo`]).
///
/// # Safety
/// Same contract as [`butterfly_fused_2layer_row_from`].
#[allow(clippy::too_many_arguments)]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer_row_from_sparse_geo(
    src: *const F128,
    src_quarter: usize,
    src_r: usize,
    dst: *mut F128,
    dst_quarter: usize,
    dst_r: usize,
    num_ntts: usize,
    right_twiddle: F128,
) {
    // SAFETY: forwarded caller contract.
    unsafe {
        if mul_diet_disabled() {
            butterfly_fused_2layer_row_from_sparse_geo_impl::<false, false, false, false>(
                src,
                src_quarter,
                src_r,
                dst,
                dst_quarter,
                dst_r,
                num_ntts,
                right_twiddle,
                core::ptr::null(),
            )
        } else {
            butterfly_fused_2layer_row_from_sparse_geo_impl::<true, false, false, false>(
                src,
                src_quarter,
                src_r,
                dst,
                dst_quarter,
                dst_r,
                num_ntts,
                right_twiddle,
                core::ptr::null(),
            )
        }
    }
}

/// [`butterfly_fused_2layer_row_from_sparse_geo`] that also asks for one line
/// of each of the four rows starting at `pf_src` on every lane step, using the
/// same row geometry as `src`.
///
/// # Safety
/// Same contract as [`butterfly_fused_2layer_row_from_sparse_geo`]; in
/// addition, the four rows `pf_src + i * src_quarter * num_ntts` must lie
/// inside the same source buffer.
#[allow(clippy::too_many_arguments)]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer_row_from_sparse_geo_pf(
    src: *const F128,
    src_quarter: usize,
    src_r: usize,
    dst: *mut F128,
    dst_quarter: usize,
    dst_r: usize,
    num_ntts: usize,
    right_twiddle: F128,
    pf_src: *const F128,
) {
    // SAFETY: forwarded caller contract.
    unsafe {
        if mul_diet_disabled() {
            butterfly_fused_2layer_row_from_sparse_geo_impl::<false, true, false, false>(
                src,
                src_quarter,
                src_r,
                dst,
                dst_quarter,
                dst_r,
                num_ntts,
                right_twiddle,
                pf_src,
            )
        } else {
            butterfly_fused_2layer_row_from_sparse_geo_impl::<true, true, false, false>(
                src,
                src_quarter,
                src_r,
                dst,
                dst_quarter,
                dst_r,
                num_ntts,
                right_twiddle,
                pf_src,
            )
        }
    }
}

/// NT-publish twin of [`butterfly_fused_2layer_row_from_sparse_geo`].
///
/// # Safety
/// Same contract as [`butterfly_fused_2layer_row_from_geo_nt`].
#[allow(clippy::too_many_arguments)]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer_row_from_sparse_geo_nt(
    src: *const F128,
    src_quarter: usize,
    src_r: usize,
    dst: *mut F128,
    dst_quarter: usize,
    dst_r: usize,
    num_ntts: usize,
    right_twiddle: F128,
) {
    debug_assert_eq!(num_ntts % 4, 0);
    debug_assert_eq!(dst as usize % 16, 0);
    let inner_low = !low_inner_sparse_disabled() && right_twiddle.hi == 0;
    // SAFETY: forwarded caller contract; `inner_low` proves the LOW-product
    // precondition by inspecting the actual twiddle.
    unsafe {
        match (mul_diet_disabled(), inner_low) {
            (true, false) => butterfly_fused_2layer_row_from_sparse_geo_impl::<
                false,
                false,
                true,
                false,
            >(
                src, src_quarter, src_r, dst, dst_quarter, dst_r, num_ntts, right_twiddle,
                core::ptr::null(),
            ),
            (true, true) => butterfly_fused_2layer_row_from_sparse_geo_impl::<
                false,
                false,
                true,
                true,
            >(
                src, src_quarter, src_r, dst, dst_quarter, dst_r, num_ntts, right_twiddle,
                core::ptr::null(),
            ),
            (false, false) => butterfly_fused_2layer_row_from_sparse_geo_impl::<
                true,
                false,
                true,
                false,
            >(
                src, src_quarter, src_r, dst, dst_quarter, dst_r, num_ntts, right_twiddle,
                core::ptr::null(),
            ),
            (false, true) => butterfly_fused_2layer_row_from_sparse_geo_impl::<
                true,
                false,
                true,
                true,
            >(
                src, src_quarter, src_r, dst, dst_quarter, dst_r, num_ntts, right_twiddle,
                core::ptr::null(),
            ),
        }
    }
}

/// # Safety
/// Same contract as [`butterfly_fused_2layer_row_from_sparse_geo`]. `NT`
/// requires 16-byte dest alignment.
#[allow(clippy::too_many_arguments)]
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn butterfly_fused_2layer_row_from_sparse_geo_impl<
    const DIET: bool,
    const PF: bool,
    const NT: bool,
    const INNER_LOW: bool,
>(
    src: *const F128,
    src_quarter: usize,
    src_r: usize,
    dst: *mut F128,
    dst_quarter: usize,
    dst_r: usize,
    num_ntts: usize,
    right_twiddle: F128,
    pf_src: *const F128,
) {
    use core::arch::x86_64::*;

    // SAFETY: caller guarantees target features, pointer geometry, and
    // non-aliasing src/dst.
    unsafe {
        debug_assert!(!INNER_LOW || right_twiddle.hi == 0);
        let inner_b = tw_x4::<INNER_LOW, DIET>(right_twiddle);
        let src_row = |i: usize| src.add((i * src_quarter + src_r) * num_ntts);
        let dst_row = |i: usize| dst.add((i * dst_quarter + dst_r) * num_ntts);
        let pf_row = |i: usize| pf_src.add(i * src_quarter * num_ntts) as *const i8;
        let lanes = num_ntts & !3;
        let mut lane = 0;
        while lane + 8 <= lanes {
            if PF {
                let off0 = lane * core::mem::size_of::<F128>();
                let off1 = (lane + 4) * core::mem::size_of::<F128>();
                for i in 0..4 {
                    _mm_prefetch::<_MM_HINT_T0>(pf_row(i).add(off0));
                    _mm_prefetch::<_MM_HINT_T0>(pf_row(i).add(off1));
                }
            }
            let va0 = _mm512_loadu_si512(src_row(0).add(lane) as *const __m512i);
            let mut vb0 = _mm512_loadu_si512(src_row(1).add(lane) as *const __m512i);
            let mut vc0 = _mm512_loadu_si512(src_row(2).add(lane) as *const __m512i);
            let mut vd0 = _mm512_loadu_si512(src_row(3).add(lane) as *const __m512i);

            let va1 = _mm512_loadu_si512(src_row(0).add(lane + 4) as *const __m512i);
            let mut vb1 = _mm512_loadu_si512(src_row(1).add(lane + 4) as *const __m512i);
            let mut vc1 = _mm512_loadu_si512(src_row(2).add(lane + 4) as *const __m512i);
            let mut vd1 = _mm512_loadu_si512(src_row(3).add(lane + 4) as *const __m512i);

            vc0 = _mm512_xor_si512(vc0, va0);
            vc1 = _mm512_xor_si512(vc1, va1);
            vd0 = _mm512_xor_si512(vd0, vb0);
            vd1 = _mm512_xor_si512(vd1, vb1);
            vb0 = _mm512_xor_si512(vb0, va0);
            vb1 = _mm512_xor_si512(vb1, va1);

            let (m_vd0, m_vd1) = mul_x4_pair::<INNER_LOW, DIET>(inner_b, vd0, vd1);
            let new_c0 = _mm512_xor_si512(vc0, m_vd0);
            let new_c1 = _mm512_xor_si512(vc1, m_vd1);
            vd0 = _mm512_xor_si512(vd0, new_c0);
            vd1 = _mm512_xor_si512(vd1, new_c1);
            vc0 = new_c0;
            vc1 = new_c1;

            store_row4::<NT>(dst_row(0).add(lane), va0);
            store_row4::<NT>(dst_row(1).add(lane), vb0);
            store_row4::<NT>(dst_row(2).add(lane), vc0);
            store_row4::<NT>(dst_row(3).add(lane), vd0);

            store_row4::<NT>(dst_row(0).add(lane + 4), va1);
            store_row4::<NT>(dst_row(1).add(lane + 4), vb1);
            store_row4::<NT>(dst_row(2).add(lane + 4), vc1);
            store_row4::<NT>(dst_row(3).add(lane + 4), vd1);
            lane += 8;
        }
        while lane < lanes {
            if PF {
                let off = lane * core::mem::size_of::<F128>();
                for i in 0..4 {
                    _mm_prefetch::<_MM_HINT_T0>(pf_row(i).add(off));
                }
            }
            let va = _mm512_loadu_si512(src_row(0).add(lane) as *const __m512i);
            let mut vb = _mm512_loadu_si512(src_row(1).add(lane) as *const __m512i);
            let mut vc = _mm512_loadu_si512(src_row(2).add(lane) as *const __m512i);
            let mut vd = _mm512_loadu_si512(src_row(3).add(lane) as *const __m512i);

            // t_outer = 0, t_inner_a = 0: a stays a.
            vc = _mm512_xor_si512(vc, va);
            vd = _mm512_xor_si512(vd, vb);
            vb = _mm512_xor_si512(vb, va);

            let new_c = _mm512_xor_si512(vc, mul_x4::<INNER_LOW, DIET>(inner_b, vd));
            vd = _mm512_xor_si512(vd, new_c);
            vc = new_c;

            store_row4::<NT>(dst_row(0).add(lane), va);
            store_row4::<NT>(dst_row(1).add(lane), vb);
            store_row4::<NT>(dst_row(2).add(lane), vc);
            store_row4::<NT>(dst_row(3).add(lane), vd);
            lane += 4;
        }
        while lane < num_ntts {
            let a = *src_row(0).add(lane);
            let mut b = *src_row(1).add(lane);
            let mut c = *src_row(2).add(lane);
            let mut d = *src_row(3).add(lane);

            c += a;
            d += b;
            b += a;
            let new_c = c + d * right_twiddle;
            d += new_c;
            c = new_c;

            store_f128::<NT>(dst_row(0).add(lane), a);
            store_f128::<NT>(dst_row(1).add(lane), b);
            store_f128::<NT>(dst_row(2).add(lane), c);
            store_f128::<NT>(dst_row(3).add(lane), d);
            lane += 1;
        }
    }
}

/// One four-row message load feeds both seed staging groups: sparse block-0
/// (`t_outer = t_inner_a = 0`) and dense block-1. Algebra of each group is
/// copied from the two-call form; destinations are the same. Live set is the
/// four original ZMMs plus three sparse working copies plus twiddle
/// broadcasts — not 32.
///
/// # Safety
/// Same physical geometry as the two-call form. `num_ntts` is the source and
/// destination row pitch; `active_lanes <= num_ntts` is the prefix this call
/// reads and writes. `dst_sparse` / `dst_dense` must not alias `src` or each
/// other. When `pf_src` is non-null, the four `pf_src` rows are valid through
/// `active_lanes`.
#[allow(clippy::too_many_arguments)]
#[inline(never)]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_2layer_row_from_sparse_dense_geo(
    src: *const F128,
    src_quarter: usize,
    src_r: usize,
    dst_sparse: *mut F128,
    dst_dense: *mut F128,
    dst_quarter: usize,
    num_ntts: usize,
    active_lanes: usize,
    right_twiddle: F128,
    dense_tw: &[F128; 3],
    pf_src: *const F128,
) {
    debug_assert!(active_lanes <= num_ntts);
    debug_assert_eq!(active_lanes % 4, 0);
    unsafe {
        let diet_disabled = mul_diet_disabled();
        if !diet_disabled && dense_tw[0].hi == 0 {
            butterfly_fused_2layer_row_from_sparse_dense_geo_impl::<true, true>(
                src,
                src_quarter,
                src_r,
                dst_sparse,
                dst_dense,
                dst_quarter,
                num_ntts,
                active_lanes,
                right_twiddle,
                dense_tw,
                pf_src,
            );
        } else if diet_disabled {
            butterfly_fused_2layer_row_from_sparse_dense_geo_impl::<false, false>(
                src,
                src_quarter,
                src_r,
                dst_sparse,
                dst_dense,
                dst_quarter,
                num_ntts,
                active_lanes,
                right_twiddle,
                dense_tw,
                pf_src,
            )
        } else {
            butterfly_fused_2layer_row_from_sparse_dense_geo_impl::<false, true>(
                src,
                src_quarter,
                src_r,
                dst_sparse,
                dst_dense,
                dst_quarter,
                num_ntts,
                active_lanes,
                right_twiddle,
                dense_tw,
                pf_src,
            )
        }
    }
}

/// # Safety
/// Same contract as [`butterfly_fused_2layer_row_from_sparse_dense_geo`].
/// `OUTER_LOW` additionally requires the dense outer twiddle's high limb to be
/// zero.
#[allow(clippy::too_many_arguments)]
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn butterfly_fused_2layer_row_from_sparse_dense_geo_impl<
    const OUTER_LOW: bool,
    const DIET: bool,
>(
    src: *const F128,
    src_quarter: usize,
    src_r: usize,
    dst_sparse: *mut F128,
    dst_dense: *mut F128,
    dst_quarter: usize,
    num_ntts: usize,
    active_lanes: usize,
    right_twiddle: F128,
    dense_tw: &[F128; 3],
    pf_src: *const F128,
) {
    use core::arch::x86_64::*;
    let [t_outer, t_inner_a, t_inner_b] = *dense_tw;
    let pf = !pf_src.is_null();
    unsafe {
        debug_assert!(!OUTER_LOW || t_outer.hi == 0);
        let sparse_b = tw_x4::<false, DIET>(right_twiddle);
        let outer = tw_x4::<OUTER_LOW, DIET>(t_outer);
        let inner_a = tw_x4::<false, DIET>(t_inner_a);
        let inner_b = tw_x4::<false, DIET>(t_inner_b);
        let src_row = |i: usize| src.add((i * src_quarter + src_r) * num_ntts);
        let sp_row = |i: usize| dst_sparse.add((i * dst_quarter) * num_ntts);
        let dn_row = |i: usize| dst_dense.add((i * dst_quarter) * num_ntts);
        let pf_row = |i: usize| pf_src.add(i * src_quarter * num_ntts) as *const i8;
        let lanes = active_lanes & !3;
        let mut lane = 0;
        let store_sp = |i: usize, off: usize, v: __m512i| {
            let p = sp_row(i).add(off);
            if (p as usize).is_multiple_of(64) {
                _mm512_store_si512(p as *mut __m512i, v);
            } else {
                _mm512_storeu_si512(p as *mut __m512i, v);
            }
        };
        let store_dn = |i: usize, off: usize, v: __m512i| {
            let p = dn_row(i).add(off);
            if (p as usize).is_multiple_of(64) {
                _mm512_store_si512(p as *mut __m512i, v);
            } else {
                _mm512_storeu_si512(p as *mut __m512i, v);
            }
        };
        let load_src = |i: usize, off: usize| -> __m512i {
            let p = src_row(i).add(off);
            if (p as usize).is_multiple_of(64) {
                _mm512_load_si512(p as *const __m512i)
            } else {
                _mm512_loadu_si512(p as *const __m512i)
            }
        };
        while lane + 8 <= lanes {
            if pf {
                let off0 = lane * core::mem::size_of::<F128>();
                let off1 = (lane + 4) * core::mem::size_of::<F128>();
                for i in 0..4 {
                    _mm_prefetch::<_MM_HINT_T0>(pf_row(i).add(off0));
                    _mm_prefetch::<_MM_HINT_T0>(pf_row(i).add(off1));
                }
            }
            let va0 = load_src(0, lane);
            let vb0 = load_src(1, lane);
            let vc0 = load_src(2, lane);
            let vd0 = load_src(3, lane);

            let va1 = load_src(0, lane + 4);
            let vb1 = load_src(1, lane + 4);
            let vc1 = load_src(2, lane + 4);
            let vd1 = load_src(3, lane + 4);

            let mut sb0 = vb0;
            let mut sc0 = _mm512_xor_si512(vc0, va0);
            let mut sd0 = _mm512_xor_si512(vd0, vb0);
            sb0 = _mm512_xor_si512(sb0, va0);

            let mut sb1 = vb1;
            let mut sc1 = _mm512_xor_si512(vc1, va1);
            let mut sd1 = _mm512_xor_si512(vd1, vb1);
            sb1 = _mm512_xor_si512(sb1, va1);

            let (m_sc0, m_sc1) = mul_x4_pair::<false, DIET>(sparse_b, sd0, sd1);
            let new_sc0 = _mm512_xor_si512(sc0, m_sc0);
            let new_sc1 = _mm512_xor_si512(sc1, m_sc1);
            sd0 = _mm512_xor_si512(sd0, new_sc0);
            sd1 = _mm512_xor_si512(sd1, new_sc1);
            sc0 = new_sc0;
            sc1 = new_sc1;

            store_sp(0, lane, va0);
            store_sp(1, lane, sb0);
            store_sp(2, lane, sc0);
            store_sp(3, lane, sd0);

            store_sp(0, lane + 4, va1);
            store_sp(1, lane + 4, sb1);
            store_sp(2, lane + 4, sc1);
            store_sp(3, lane + 4, sd1);

            let (m_vc0, m_vc1) = mul_x4_pair::<OUTER_LOW, DIET>(outer, vc0, vc1);
            let new_a0 = _mm512_xor_si512(va0, m_vc0);
            let new_a1 = _mm512_xor_si512(va1, m_vc1);
            let vc0 = _mm512_xor_si512(vc0, new_a0);
            let vc1 = _mm512_xor_si512(vc1, new_a1);
            let va0 = new_a0;
            let va1 = new_a1;

            let (m_vd0, m_vd1) = mul_x4_pair::<OUTER_LOW, DIET>(outer, vd0, vd1);
            let new_b0 = _mm512_xor_si512(vb0, m_vd0);
            let new_b1 = _mm512_xor_si512(vb1, m_vd1);
            let vd0 = _mm512_xor_si512(vd0, new_b0);
            let vd1 = _mm512_xor_si512(vd1, new_b1);
            let vb0 = new_b0;
            let vb1 = new_b1;

            let (m_vb0, m_vb1) = mul_x4_pair::<false, DIET>(inner_a, vb0, vb1);
            let new_a0 = _mm512_xor_si512(va0, m_vb0);
            let new_a1 = _mm512_xor_si512(va1, m_vb1);
            let vb0 = _mm512_xor_si512(vb0, new_a0);
            let vb1 = _mm512_xor_si512(vb1, new_a1);
            let va0 = new_a0;
            let va1 = new_a1;

            let (m_vd0, m_vd1) = mul_x4_pair::<false, DIET>(inner_b, vd0, vd1);
            let new_c0 = _mm512_xor_si512(vc0, m_vd0);
            let new_c1 = _mm512_xor_si512(vc1, m_vd1);
            let vd0 = _mm512_xor_si512(vd0, new_c0);
            let vd1 = _mm512_xor_si512(vd1, new_c1);
            let vc0 = new_c0;
            let vc1 = new_c1;

            store_dn(0, lane, va0);
            store_dn(1, lane, vb0);
            store_dn(2, lane, vc0);
            store_dn(3, lane, vd0);

            store_dn(0, lane + 4, va1);
            store_dn(1, lane + 4, vb1);
            store_dn(2, lane + 4, vc1);
            store_dn(3, lane + 4, vd1);
            lane += 8;
        }
        while lane < lanes {
            if pf {
                let off = lane * core::mem::size_of::<F128>();
                for i in 0..4 {
                    _mm_prefetch::<_MM_HINT_T0>(pf_row(i).add(off));
                }
            }
            let va = load_src(0, lane);
            let vb = load_src(1, lane);
            let vc = load_src(2, lane);
            let vd = load_src(3, lane);

            let mut sb = vb;
            let mut sc = _mm512_xor_si512(vc, va);
            let mut sd = _mm512_xor_si512(vd, vb);
            sb = _mm512_xor_si512(sb, va);
            let new_c = _mm512_xor_si512(sc, mul_x4::<false, DIET>(sparse_b, sd));
            sd = _mm512_xor_si512(sd, new_c);
            sc = new_c;
            store_sp(0, lane, va);
            store_sp(1, lane, sb);
            store_sp(2, lane, sc);
            store_sp(3, lane, sd);

            let new_a = _mm512_xor_si512(va, mul_x4::<OUTER_LOW, DIET>(outer, vc));
            let vc = _mm512_xor_si512(vc, new_a);
            let va = new_a;
            let new_b = _mm512_xor_si512(vb, mul_x4::<OUTER_LOW, DIET>(outer, vd));
            let vd = _mm512_xor_si512(vd, new_b);
            let vb = new_b;
            let new_a = _mm512_xor_si512(va, mul_x4::<false, DIET>(inner_a, vb));
            let vb = _mm512_xor_si512(vb, new_a);
            let va = new_a;
            let new_c = _mm512_xor_si512(vc, mul_x4::<false, DIET>(inner_b, vd));
            let vd = _mm512_xor_si512(vd, new_c);
            let vc = new_c;
            store_dn(0, lane, va);
            store_dn(1, lane, vb);
            store_dn(2, lane, vc);
            store_dn(3, lane, vd);
            lane += 4;
        }
        // Ranked L0 / recursive seed pass `num_ntts ∈ {64, 8}`: this
        // remainder is dead. Keep it out of the 4-wide leaf's I-cache; other
        // geometries still enter the exact scalar remainder when needed.
        if lane < active_lanes {
            sparse_dense_geo_scalar_tail(
                src_row,
                sp_row,
                dn_row,
                right_twiddle,
                t_outer,
                t_inner_a,
                t_inner_b,
                lane,
                active_lanes,
            );
        }
    }
}

/// Scalar remainder of [`butterfly_fused_2layer_row_from_sparse_dense_geo_impl`].
/// Outlined so the ranked 4-wide body does not carry a 40-line never-taken
/// tail in I-cache. Same stores, same algebra.
#[inline(never)]
fn sparse_dense_geo_scalar_tail(
    src_row: impl Fn(usize) -> *const F128,
    sp_row: impl Fn(usize) -> *mut F128,
    dn_row: impl Fn(usize) -> *mut F128,
    right_twiddle: F128,
    t_outer: F128,
    t_inner_a: F128,
    t_inner_b: F128,
    mut lane: usize,
    num_ntts: usize,
) {
    while lane < num_ntts {
        unsafe {
            let a = *src_row(0).add(lane);
            let b = *src_row(1).add(lane);
            let c = *src_row(2).add(lane);
            let d = *src_row(3).add(lane);
            let mut sb = b;
            let mut sc = c + a;
            let mut sd = d + b;
            sb += a;
            let new_c = sc + sd * right_twiddle;
            sd += new_c;
            sc = new_c;
            *sp_row(0).add(lane) = a;
            *sp_row(1).add(lane) = sb;
            *sp_row(2).add(lane) = sc;
            *sp_row(3).add(lane) = sd;
            let mut va = a;
            let mut vb = b;
            let mut vc = c;
            let mut vd = d;
            let new_a = va + vc * t_outer;
            vc += new_a;
            va = new_a;
            let new_b = vb + vd * t_outer;
            vd += new_b;
            vb = new_b;
            let new_a = va + vb * t_inner_a;
            vb += new_a;
            va = new_a;
            let new_c = vc + vd * t_inner_b;
            vd += new_c;
            vc = new_c;
            *dn_row(0).add(lane) = va;
            *dn_row(1).add(lane) = vb;
            *dn_row(2).add(lane) = vc;
            *dn_row(3).add(lane) = vd;
        }
        lane += 1;
    }
}

/// # Safety
/// The caller guarantees target features, pointer validity, and disjoint rows.
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_4layer_row(
    ptr: *mut F128,
    sixteenth: usize,
    num_ntts: usize,
    active_lanes: usize,
    r: usize,
    twiddles: &[F128; 15],
) {
    // SAFETY: forwarded caller contract.
    unsafe {
        if mul_diet_disabled() {
            butterfly_fused_4layer_row_impl::<false, 0, 0, 0>(
                ptr,
                sixteenth,
                num_ntts,
                active_lanes,
                r,
                twiddles,
                0,
            )
        } else {
            butterfly_fused_4layer_row_impl::<true, 0, 0, 0>(
                ptr,
                sixteenth,
                num_ntts,
                active_lanes,
                r,
                twiddles,
                0,
            )
        }
    }
}

/// [`butterfly_fused_4layer_row`] that also issues one line hint per row of
/// row group `pf_r` at every lane step. `H` selects the hint level
/// (1 = L1, 2 = L2).
///
/// # Safety
/// Same contract as [`butterfly_fused_4layer_row`]; in addition, row group
/// `pf_r` must lie inside the same block.
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_4layer_row_pf<const H: u8>(
    ptr: *mut F128,
    sixteenth: usize,
    num_ntts: usize,
    active_lanes: usize,
    r: usize,
    twiddles: &[F128; 15],
    pf_r: usize,
) {
    // SAFETY: forwarded caller contract.
    unsafe {
        if mul_diet_disabled() {
            butterfly_fused_4layer_row_impl::<false, H, 0, 0>(
                ptr,
                sixteenth,
                num_ntts,
                active_lanes,
                r,
                twiddles,
                pf_r,
            )
        } else {
            butterfly_fused_4layer_row_impl::<true, H, 0, 0>(
                ptr,
                sixteenth,
                num_ntts,
                active_lanes,
                r,
                twiddles,
                pf_r,
            )
        }
    }
}

/// Shape-monomorphized [`butterfly_fused_4layer_row_pf`] for the recurring
/// deep-pass geometries: `S16` (`sixteenth`) and `NN` (`num_ntts`) become
/// compile-time constants, so the sixteen strided row addresses collapse to
/// one base register plus constant displacements. The generic kernel's
/// register pressure forces those sixteen pointers to the stack and reloads
/// them every lane step (a fifth of its cycle samples on the production
/// profile); the shaped form deletes that traffic without touching the
/// butterfly body — same kernel, same element order, bit-identical stores.
/// `H = 0` runs un-hinted and ignores `pf_r`.
///
/// # Safety
/// Same contract as [`butterfly_fused_4layer_row_pf`], with
/// `sixteenth == S16` and `num_ntts == NN`.
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_4layer_row_shaped<
    const S16: usize,
    const NN: usize,
    const H: u8,
>(
    ptr: *mut F128,
    active_lanes: usize,
    r: usize,
    twiddles: &[F128; 15],
    pf_r: usize,
) {
    // SAFETY: forwarded caller contract; S16/NN substitute equal runtime
    // values in the same impl body (a distinct monomorphization).
    unsafe {
        if mul_diet_disabled() {
            butterfly_fused_4layer_row_impl::<false, H, S16, NN>(
                ptr,
                S16,
                NN,
                active_lanes,
                r,
                twiddles,
                pf_r,
            )
        } else {
            butterfly_fused_4layer_row_impl::<true, H, S16, NN>(
                ptr,
                S16,
                NN,
                active_lanes,
                r,
                twiddles,
                pf_r,
            )
        }
    }
}

/// # Safety
/// Same contract as [`butterfly_fused_4layer_row`]. `S16`/`NN` are either 0
/// (use the runtime `sixteenth`/`num_ntts`) or the exact runtime values (the
/// shaped wrappers): distinct constants force a distinct monomorphization, so
/// the shaped forms get compile-time address arithmetic even though the
/// ninety-line body is never inlined into its wrapper.
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn butterfly_fused_4layer_row_impl<
    const DIET: bool,
    const H: u8,
    const S16: usize,
    const NN: usize,
>(
    ptr: *mut F128,
    sixteenth: usize,
    num_ntts: usize,
    active_lanes: usize,
    r: usize,
    twiddles: &[F128; 15],
    pf_r: usize,
) {
    use core::arch::x86_64::*;

    // Shape substitution: a compile-time constant when the wrapper pins one
    // (S16/NN nonzero), the runtime argument otherwise. The wrappers only
    // pin values equal to the runtime shape, so this is the identity.
    let sixteenth = if S16 != 0 { S16 } else { sixteenth };
    let num_ntts = if NN != 0 { NN } else { num_ntts };

    // SAFETY: caller provides target features and pointer geometry.
    unsafe {
        // Broadcast (and, under DIET, x^64-companion) every twiddle ONCE per
        // row group: 15 setup CLMULs against 32 butterflies × ⌊lanes/4⌋ lane
        // steps of savings.
        let zero = _mm512_setzero_si512();
        let mut tw = [(zero, zero); 15];
        for (slot, value) in tw.iter_mut().zip(twiddles.iter()) {
            *slot = tw_x4::<false, DIET>(*value);
        }
        let row = |i: usize| ptr.add((i * sixteenth + r) * num_ntts);
        let pf_row = |i: usize| ptr.add((i * sixteenth + pf_r) * num_ntts) as *const i8;
        let lanes = active_lanes & !3;
        let mut lane = 0;
        while lane < lanes {
            // Hint DELIVERY, not hint content: the same sixteen lines of the
            // next row group are still requested exactly once per lane step,
            // four at a time at four points spaced through the body instead
            // of all sixteen back to back at its head. The incumbent burst
            // put sixteen prefetch uops on the load ports immediately in
            // front of the sixteen DEMAND loads of this lane step, which are
            // on the critical path; the three other hot prefetch sites in
            // this prover (`seed_pf_spread`, `zc_r1ab_pf_spread`,
            // `zc_tail_pf_spread`) already ship exactly this delivery and
            // each is worth several percent of its window. Architecturally
            // invisible: a prefetch moves no value.
            macro_rules! pf_quad {
                ($g:expr) => {{
                    if H != 0 {
                        let off = lane * core::mem::size_of::<F128>();
                        for i in (4 * $g)..(4 * $g + 4) {
                            let p = pf_row(i).add(off);
                            if H == 1 {
                                _mm_prefetch::<_MM_HINT_T0>(p);
                            } else {
                                _mm_prefetch::<_MM_HINT_T1>(p);
                            }
                        }
                    }
                }};
            }
            let mut values = [zero; 16];
            for (i, value) in values.iter_mut().enumerate() {
                *value = _mm512_loadu_si512(row(i).add(lane) as *const __m512i);
            }

            macro_rules! butterfly {
                ($u:expr, $v:expr, $twiddle:expr) => {{
                    let new_u =
                        _mm512_xor_si512(values[$u], mul_x4::<false, DIET>($twiddle, values[$v]));
                    values[$v] = _mm512_xor_si512(values[$v], new_u);
                    values[$u] = new_u;
                }};
            }

            pf_quad!(0);
            let outer = tw[0];
            for i in 0..8 {
                butterfly!(i, i + 8, outer);
            }
            pf_quad!(1);
            for s in 0..2 {
                let twiddle = tw[1 + s];
                for i in 0..4 {
                    butterfly!(8 * s + i, 8 * s + i + 4, twiddle);
                }
            }
            pf_quad!(2);
            for s in 0..4 {
                let twiddle = tw[3 + s];
                for i in 0..2 {
                    butterfly!(4 * s + i, 4 * s + i + 2, twiddle);
                }
            }
            pf_quad!(3);
            for s in 0..8 {
                let twiddle = tw[7 + s];
                butterfly!(2 * s, 2 * s + 1, twiddle);
            }

            for (i, value) in values.iter().enumerate() {
                _mm512_storeu_si512(row(i).add(lane) as *mut __m512i, *value);
            }
            lane += 4;
        }

        while lane < active_lanes {
            let mut values = [F128::ZERO; 16];
            for (i, value) in values.iter_mut().enumerate() {
                *value = *row(i).add(lane);
            }
            super::portable::butterfly_fused_4layer(&mut values, twiddles);
            for (i, value) in values.iter().enumerate() {
                *row(i).add(lane) = *value;
            }
            lane += 1;
        }
    }
}

/// Process one fused-three-layer group of eight CONSECUTIVE rows.
///
/// `ptr` addresses row 0; row `i` starts at `i · num_ntts`. Lanes
/// `0..dense_lanes` run the full 12-butterfly network; lanes
/// `dense_lanes..num_ntts` run the zero-odd-row specialization (see
/// [`super::portable::butterfly_fused_3layer_zero_odd`]).
///
/// # Safety
/// The caller guarantees `avx512f` + `vpclmulqdq`, that the eight rows are
/// valid and disjoint from any concurrently processed group,
/// `dense_lanes <= num_ntts`, and that rows 1, 3, 5 and 7 are zero on lanes
/// `dense_lanes..num_ntts`.
///
/// Kept out of line (like [`butterfly_fused_4layer_row`]) so the deep-pass
/// closure that calls it once per block does not inline two full
/// monomorphizations of a twelve-butterfly network into its own frame.
#[inline(never)]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_3layer_rows(
    ptr: *mut F128,
    num_ntts: usize,
    dense_lanes: usize,
    twiddles: &[F128; 7],
) {
    // The fused-three sweep is the LAST group of the deep region, so its two
    // inner layers are the domain's two deepest — and every twiddle of the
    // two deepest standard-basis layers has a zero high limb (an exact
    // property of the fixed basis, pinned by
    // `deepest_standard_twiddle_layers_have_zero_high_limb`). Six of the
    // seven twiddles then take the 3-CLMUL `LOW` product instead of the
    // 5-CLMUL split form, which is eight of every twelve butterflies in the
    // group. The predicate is still checked on the values themselves, so a
    // non-final fused-three group simply keeps the general form.
    let low_inner = !low_twiddle_fused3_disabled() && twiddles[1..].iter().all(|t| t.hi == 0);
    // SAFETY: forwarded caller contract; `low_inner` proves the LOW
    // precondition for `twiddles[1..]` by inspection of the values.
    unsafe {
        match (mul_diet_disabled(), low_inner) {
            (true, false) => butterfly_fused_3layer_rows_impl::<false, false, 0, false, false>(
                ptr,
                num_ntts,
                dense_lanes,
                twiddles,
            ),
            (true, true) => butterfly_fused_3layer_rows_impl::<false, true, 0, false, false>(
                ptr,
                num_ntts,
                dense_lanes,
                twiddles,
            ),
            (false, false) => butterfly_fused_3layer_rows_impl::<true, false, 0, false, false>(
                ptr,
                num_ntts,
                dense_lanes,
                twiddles,
            ),
            (false, true) => butterfly_fused_3layer_rows_impl::<true, true, 0, false, false>(
                ptr,
                num_ntts,
                dense_lanes,
                twiddles,
            ),
        }
    }
}

/// Shape-monomorphized [`butterfly_fused_3layer_rows`] (`num_ntts == NN`):
/// the eight consecutive row addresses become base-plus-constant
/// displacements. Same body, same element order, bit-identical stores.
///
/// # Safety
/// Same contract as [`butterfly_fused_3layer_rows`], with `num_ntts == NN`.
#[inline(never)]
#[target_feature(enable = "avx512f,vpclmulqdq")]
pub(super) unsafe fn butterfly_fused_3layer_rows_shaped<const NN: usize>(
    ptr: *mut F128,
    dense_lanes: usize,
    twiddles: &[F128; 7],
) {
    let short_twiddles = !low_twiddle_fused3_disabled();
    let low_inner = short_twiddles && twiddles[1..].iter().all(|t| t.hi == 0);
    // Select each outer short form from its exact high-limb value, without
    // assuming a particular basis or a fixed fraction of eligible blocks.
    let low_outer = short_twiddles && !low_outer_fused3_disabled() && twiddles[0].hi == 0;
    let high_one_outer = short_twiddles && twiddles[0].hi == 1 && !high_one_fused3_disabled();
    // SAFETY: forwarded caller contract; `low_inner` proves the LOW
    // precondition for `twiddles[1..]`; low_outer/high_one_outer establish
    // their respective outer preconditions. NN equals the runtime stride.
    unsafe {
        // Inspect the value, rather than assuming a particular standard
        // basis or domain size. Every other high limb keeps its prior path.
        if high_one_outer {
            match (mul_diet_disabled(), low_inner) {
                (true, false) => butterfly_fused_3layer_rows_impl::<false, false, NN, false, true>(
                    ptr, NN, dense_lanes, twiddles,
                ),
                (true, true) => butterfly_fused_3layer_rows_impl::<false, true, NN, false, true>(
                    ptr, NN, dense_lanes, twiddles,
                ),
                (false, false) => butterfly_fused_3layer_rows_impl::<true, false, NN, false, true>(
                    ptr, NN, dense_lanes, twiddles,
                ),
                (false, true) => butterfly_fused_3layer_rows_impl::<true, true, NN, false, true>(
                    ptr, NN, dense_lanes, twiddles,
                ),
            }
            return;
        }
        match (mul_diet_disabled(), low_inner) {
            (true, false) => {
                if low_outer {
                    butterfly_fused_3layer_rows_impl::<false, false, NN, true, false>(ptr, NN, dense_lanes, twiddles)
                } else {
                    butterfly_fused_3layer_rows_impl::<false, false, NN, false, false>(ptr, NN, dense_lanes, twiddles)
                }
            }
            (true, true) => {
                if low_outer {
                    butterfly_fused_3layer_rows_impl::<false, true, NN, true, false>(ptr, NN, dense_lanes, twiddles)
                } else {
                    butterfly_fused_3layer_rows_impl::<false, true, NN, false, false>(ptr, NN, dense_lanes, twiddles)
                }
            }
            (false, false) => {
                if low_outer {
                    butterfly_fused_3layer_rows_impl::<true, false, NN, true, false>(ptr, NN, dense_lanes, twiddles)
                } else {
                    butterfly_fused_3layer_rows_impl::<true, false, NN, false, false>(ptr, NN, dense_lanes, twiddles)
                }
            }
            (false, true) => {
                if low_outer {
                    butterfly_fused_3layer_rows_impl::<true, true, NN, true, false>(ptr, NN, dense_lanes, twiddles)
                } else {
                    butterfly_fused_3layer_rows_impl::<true, true, NN, false, false>(ptr, NN, dense_lanes, twiddles)
                }
            }
        }
    }
}

/// Restore the general product for outer twiddles whose high limb is zero.
/// Read once per process, outside every butterfly lane loop.
#[inline]
fn low_outer_fused3_disabled() -> bool {
    static OFF: std::sync::OnceLock<bool> = std::sync::OnceLock::new();
    *OFF.get_or_init(|| std::env::var_os("FLOCK_NO_NTT_LOW_OUTER_FUSED3").is_some())
}

/// Restore the general product for outer twiddles whose high limb is one.
/// Read once per process, outside every butterfly lane loop.
#[inline]
fn high_one_fused3_disabled() -> bool {
    static OFF: std::sync::OnceLock<bool> = std::sync::OnceLock::new();
    *OFF.get_or_init(|| std::env::var_os("FLOCK_NO_NTT_HIGH_ONE_FUSED3").is_some())
}

/// `FLOCK_NO_NTT_LOW_TWIDDLE_FUSED3=1` restores general products in all three
/// layers. The LOW_OUTER and HIGH_ONE switches disable just their respective
/// outer forms.
#[inline]
fn low_twiddle_fused3_disabled() -> bool {
    static OFF: std::sync::OnceLock<bool> = std::sync::OnceLock::new();
    *OFF.get_or_init(|| std::env::var_os("FLOCK_NO_NTT_LOW_TWIDDLE_FUSED3").is_some())
}

/// # Safety
/// Same contract as [`butterfly_fused_3layer_rows`]. `NNC` is either 0 (use
/// the runtime `num_ntts`) or the exact runtime value (the shaped wrapper):
/// a distinct constant forces a distinct monomorphization with compile-time
/// row addressing.
/// `HIGH_ONE_OUTER` requires `twiddles[0].hi == 1`; the shaped dispatcher
/// verifies it before entering that specialization.
#[inline]
#[target_feature(enable = "avx512f,vpclmulqdq")]
unsafe fn butterfly_fused_3layer_rows_impl<
    const DIET: bool,
    const LOW_INNER: bool,
    const NNC: usize,
    const LOW_OUTER: bool,
    const HIGH_ONE_OUTER: bool,
>(
    ptr: *mut F128,
    num_ntts: usize,
    dense_lanes: usize,
    twiddles: &[F128; 7],
) {
    use core::arch::x86_64::*;

    // Shape substitution (identity: the wrapper only pins the runtime value).
    let num_ntts = if NNC != 0 { NNC } else { num_ntts };
    debug_assert!(!HIGH_ONE_OUTER || twiddles[0].hi == 1);

    // SAFETY: caller provides target features and pointer geometry.
    unsafe {
        // Seven broadcasts (plus their x^64 companions under DIET) hoisted
        // out of the lane loop: 8 rows stay live in registers across all
        // three layers, so a row is loaded once and stored once for 12
        // butterflies instead of the fused-two + single-layer pair's two
        // loads and two stores for the same 12.
        let zero = _mm512_setzero_si512();
        let mut tw = [(zero, zero); 7];
        // The high-one product needs only the original twiddle broadcast.
        tw[0] = if HIGH_ONE_OUTER {
            tw_x4::<false, false>(twiddles[0])
        } else {
            tw_x4::<LOW_OUTER, DIET>(twiddles[0])
        };
        for (slot, value) in tw[1..].iter_mut().zip(twiddles[1..].iter()) {
            *slot = tw_x4::<LOW_INNER, DIET>(*value);
        }
        let row = |i: usize| ptr.add(i * num_ntts);
        let mut lane = 0;

        macro_rules! butterfly {
            ($values:ident, $u:expr, $v:expr, $twiddle:expr, $low:expr) => {{
                butterfly!($values, $u, $v, $twiddle, $low, false);
            }};
            ($values:ident, $u:expr, $v:expr, $twiddle:expr, $low:expr, $high_one:expr) => {{
                let product = if $high_one {
                    mul_x4_high_one($twiddle, $values[$v])
                } else {
                    mul_x4::<$low, DIET>($twiddle, $values[$v])
                };
                let new_u = _mm512_xor_si512($values[$u], product);
                $values[$v] = _mm512_xor_si512($values[$v], new_u);
                $values[$u] = new_u;
            }};
        }
        // Two lane chunks per iteration: 16 live row registers + 14 twiddle
        // registers still fit the 32 zmm file, and doubling the independent
        // butterflies per layer (4 -> 8) covers the CLMUL latency and doubles
        // the outstanding row misses.
        macro_rules! butterfly2 {
            ($values:ident, $u:expr, $v:expr, $twiddle:expr, $low:expr) => {{
                butterfly2!($values, $u, $v, $twiddle, $low, false);
            }};
            ($values:ident, $u:expr, $v:expr, $twiddle:expr, $low:expr, $high_one:expr) => {{
                for c in 0..2 {
                    let product = if $high_one {
                        mul_x4_high_one($twiddle, $values[c][$v])
                    } else {
                        mul_x4::<$low, DIET>($twiddle, $values[c][$v])
                    };
                    let new_u = _mm512_xor_si512($values[c][$u], product);
                    $values[c][$v] = _mm512_xor_si512($values[c][$v], new_u);
                    $values[c][$u] = new_u;
                }
            }};
        }

        while lane + 8 <= dense_lanes {
            let mut values = [[zero; 8]; 2];
            for (c, chunk) in values.iter_mut().enumerate() {
                for (i, value) in chunk.iter_mut().enumerate() {
                    *value = _mm512_loadu_si512(row(i).add(lane + 4 * c) as *const __m512i);
                }
            }

            let outer = tw[0];
            for i in 0..4 {
                butterfly2!(values, i, i + 4, outer, LOW_OUTER, HIGH_ONE_OUTER);
            }
            for s in 0..2 {
                let twiddle = tw[1 + s];
                for i in 0..2 {
                    butterfly2!(values, 4 * s + i, 4 * s + i + 2, twiddle, LOW_INNER);
                }
            }
            for s in 0..4 {
                butterfly2!(values, 2 * s, 2 * s + 1, tw[3 + s], LOW_INNER);
            }

            for (c, chunk) in values.iter().enumerate() {
                for (i, value) in chunk.iter().enumerate() {
                    _mm512_storeu_si512(row(i).add(lane + 4 * c) as *mut __m512i, *value);
                }
            }
            lane += 8;
        }
        while lane + 4 <= dense_lanes {
            let mut values = [zero; 8];
            for (i, value) in values.iter_mut().enumerate() {
                *value = _mm512_loadu_si512(row(i).add(lane) as *const __m512i);
            }

            let outer = tw[0];
            for i in 0..4 {
                butterfly!(values, i, i + 4, outer, LOW_OUTER, HIGH_ONE_OUTER);
            }
            for s in 0..2 {
                let twiddle = tw[1 + s];
                for i in 0..2 {
                    butterfly!(values, 4 * s + i, 4 * s + i + 2, twiddle, LOW_INNER);
                }
            }
            for s in 0..4 {
                butterfly!(values, 2 * s, 2 * s + 1, tw[3 + s], LOW_INNER);
            }

            for (i, value) in values.iter().enumerate() {
                _mm512_storeu_si512(row(i).add(lane) as *mut __m512i, *value);
            }
            lane += 4;
        }
        while lane < dense_lanes {
            let mut values = [F128::ZERO; 8];
            for (i, value) in values.iter_mut().enumerate() {
                *value = *row(i).add(lane);
            }
            super::portable::butterfly_fused_3layer(&mut values, twiddles);
            for (i, value) in values.iter().enumerate() {
                *row(i).add(lane) = *value;
            }
            lane += 1;
        }

        // Published zero tail: rows 1, 3, 5, 7 are zero here, so only the
        // four even rows are read and the deepest layer is a copy.
        while lane + 4 <= num_ntts {
            let mut values = [zero; 8];
            for i in 0..4 {
                values[2 * i] = _mm512_loadu_si512(row(2 * i).add(lane) as *const __m512i);
            }
            let outer = tw[0];
            butterfly!(values, 0, 4, outer, LOW_OUTER, HIGH_ONE_OUTER);
            butterfly!(values, 2, 6, outer, LOW_OUTER, HIGH_ONE_OUTER);
            butterfly!(values, 0, 2, tw[1], LOW_INNER);
            butterfly!(values, 4, 6, tw[2], LOW_INNER);
            for i in 0..4 {
                let v = values[2 * i];
                _mm512_storeu_si512(row(2 * i).add(lane) as *mut __m512i, v);
                _mm512_storeu_si512(row(2 * i + 1).add(lane) as *mut __m512i, v);
            }
            lane += 4;
        }
        while lane < num_ntts {
            let mut values = [F128::ZERO; 8];
            for (i, value) in values.iter_mut().enumerate() {
                *value = *row(i).add(lane);
            }
            super::portable::butterfly_fused_3layer_zero_odd(&mut values, twiddles);
            for (i, value) in values.iter().enumerate() {
                *row(i).add(lane) = *value;
            }
            lane += 1;
        }
    }
}

#[cfg(test)]
mod diet_tests {
    use super::*;
    use crate::field::F128;

    fn rng(seed: u64) -> impl FnMut() -> F128 {
        let mut st = seed | 1;
        move || {
            let mut n = || {
                st ^= st << 13;
                st ^= st >> 7;
                st ^= st << 17;
                st
            };
            F128 { lo: n(), hi: n() }
        }
    }

    #[target_feature(enable = "avx512f,vpclmulqdq")]
    unsafe fn check_direct_publish_case<
        const OUTER_LOW: bool,
        const INNER_LOW: bool,
        const DIET: bool,
        const ALIGNED_ZMM: bool,
    >(
        lanes: usize,
        residue: usize,
    ) {
        use core::arch::x86_64::_mm_sfence;

        let seed = 0xD1EC_7000
            ^ ((OUTER_LOW as u64) << 1)
            ^ ((INNER_LOW as u64) << 2)
            ^ ((DIET as u64) << 3)
            ^ ((lanes as u64) << 8)
            ^ ((residue as u64) << 16);
        let mut next = rng(seed);
        let mut src: Vec<F128> = (0..4 * 64).map(|_| next()).collect();
        // Poison the omitted scratch suffix. Production's corresponding values
        // are zero; poison proves the direct kernel has no stale-scratch reload
        // dependency and publishes the contractual zero value itself.
        for row in 0..4 {
            for lane in lanes..64 {
                src[row * 64 + lane] = F128 {
                    lo: 0xA11C_E000 + (row * 64 + lane) as u64,
                    hi: 0x5A11_0000 + (row * 64 + lane) as u64,
                };
            }
        }

        let mut t_outer = next();
        let mut t_inner_a = next();
        let mut t_inner_b = next();
        if OUTER_LOW {
            t_outer.hi = 0;
        } else {
            t_outer.hi |= 1;
        }
        if INNER_LOW {
            t_inner_a.hi = 0;
            t_inner_b.hi = 0;
        } else {
            t_inner_a.hi |= 1;
            t_inner_b.hi |= 1;
        }

        let mut want = src.clone();
        let (a, rest) = want.split_at_mut(64);
        let (b, rest) = rest.split_at_mut(64);
        let (c, d) = rest.split_at_mut(64);
        // SAFETY: four equal active prefixes; target features are carried by
        // this helper and the const low-twiddle preconditions were established.
        unsafe {
            butterfly_fused_2layer_impl::<OUTER_LOW, INNER_LOW, DIET>(
                &mut a[..lanes],
                &mut b[..lanes],
                &mut c[..lanes],
                &mut d[..lanes],
                t_outer,
                t_inner_a,
                t_inner_b,
            );
        }
        for row in 0..4 {
            want[row * 64 + lanes..(row + 1) * 64].fill(F128::ZERO);
        }

        const DST_STRIDE: usize = 80;
        let junk = F128 {
            lo: 0xDEAD_DEAD_DEAD_DEAD,
            hi: 0xBAD0_BAD0_BAD0_BAD0,
        };
        let mut dst = vec![junk; 4 * DST_STRIDE + 4];
        let base = dst.as_mut_ptr();
        let offset = (0..4)
            .find(|&offset| unsafe { base.add(offset) as usize % 64 == residue })
            .expect("four F128 offsets cover every 16-byte residue");
        let dst_a = unsafe { base.add(offset) };
        let dst_b = unsafe { base.add(offset + DST_STRIDE) };
        let dst_c = unsafe { base.add(offset + 2 * DST_STRIDE) };
        let dst_d = unsafe { base.add(offset + 3 * DST_STRIDE) };

        // SAFETY: source rows are 64 elements, destinations are disjoint,
        // 16-byte aligned and cover 64 elements, and the two allocations do not
        // overlap. The task-level production caller owns the same sfence.
        unsafe {
            butterfly_fused_2layer_publish_nt_impl::<OUTER_LOW, INNER_LOW, DIET, ALIGNED_ZMM>(
                src.as_ptr(),
                64,
                dst_a,
                dst_b,
                dst_c,
                dst_d,
                lanes,
                t_outer,
                t_inner_a,
                t_inner_b,
            );
            _mm_sfence();
            for (row, out) in [dst_a, dst_b, dst_c, dst_d].into_iter().enumerate() {
                assert_eq!(
                    core::slice::from_raw_parts(out, 64),
                    &want[row * 64..(row + 1) * 64],
                    "lanes={lanes} residue={residue} row={row} outer_low={OUTER_LOW} inner_low={INNER_LOW} diet={DIET}",
                );
            }
        }
    }

    /// Direct NT publication is byte-identical to the incumbent final fused2
    /// store, including the contractual-zero 60..64 suffix and every 16-byte-aligned
    /// pool-base residue, for all low-twiddle and mul-diet specializations.
    #[test]
    fn direct_publish_matches_in_place_fused2() {
        // SAFETY: this module and test binary exist only when the target has
        // AVX-512F + VPCLMULQDQ.
        unsafe {
            for lanes in [60, 64] {
                for residue in [0, 16, 32, 48] {
                    check_direct_publish_case::<false, false, false, false>(lanes, residue);
                    check_direct_publish_case::<false, false, true, false>(lanes, residue);
                    check_direct_publish_case::<false, true, false, false>(lanes, residue);
                    check_direct_publish_case::<false, true, true, false>(lanes, residue);
                    check_direct_publish_case::<true, false, false, false>(lanes, residue);
                    check_direct_publish_case::<true, false, true, false>(lanes, residue);
                    check_direct_publish_case::<true, true, false, false>(lanes, residue);
                    check_direct_publish_case::<true, true, true, false>(lanes, residue);
                    if residue == 0 {
                        check_direct_publish_case::<false, false, false, true>(lanes, residue);
                        check_direct_publish_case::<false, false, true, true>(lanes, residue);
                        check_direct_publish_case::<false, true, false, true>(lanes, residue);
                        check_direct_publish_case::<false, true, true, true>(lanes, residue);
                        check_direct_publish_case::<true, false, false, true>(lanes, residue);
                        check_direct_publish_case::<true, false, true, true>(lanes, residue);
                        check_direct_publish_case::<true, true, false, true>(lanes, residue);
                        check_direct_publish_case::<true, true, true, true>(lanes, residue);
                    }
                }
            }
        }
    }

    /// The fused-three sweep's low-inner specialization must be
    /// bit-identical to the general product form and to the portable
    /// reference, for every lane path (8-wide, 4-wide, scalar tail) and for
    /// both `DIET` arms.
    #[test]
    fn fused3_low_inner_matches_general() {
        let mut next = rng(0x0BAD_C0DE);
        for (num_ntts, dense_lanes) in [(64usize, 64usize), (67, 67), (64, 48), (67, 50)] {
            let mut base = vec![F128::ZERO; 8 * num_ntts];
            for v in base.iter_mut() {
                *v = next();
            }
            // Beyond `dense_lanes` the published tail is zero on odd rows —
            // the kernel's zero-odd contract for those lanes.
            for lane in dense_lanes..num_ntts {
                for i in (1..8).step_by(2) {
                    base[i * num_ntts + lane] = F128::ZERO;
                }
            }
            // Slot 0 is the group's outer layer (a general twiddle); slots
            // 1..7 are the two deepest layers, whose production twiddles
            // always have a zero high limb.
            let mut twiddles = [F128::ZERO; 7];
            twiddles[0] = next();
            for t in twiddles[1..].iter_mut() {
                let v = next();
                *t = F128 { lo: v.lo, hi: 0 };
            }

            let mut want = base.clone();
            for lane in 0..num_ntts {
                let mut values = [F128::ZERO; 8];
                for (i, value) in values.iter_mut().enumerate() {
                    *value = want[i * num_ntts + lane];
                }
                if lane < dense_lanes {
                    crate::ntt::additive_ntt_f128::kernels::portable::butterfly_fused_3layer(
                        &mut values,
                        &twiddles,
                    );
                } else {
                    crate::ntt::additive_ntt_f128::kernels::portable::butterfly_fused_3layer_zero_odd(&mut values, &twiddles);
                }
                for (i, value) in values.iter().enumerate() {
                    want[i * num_ntts + lane] = *value;
                }
            }

            for (diet, low) in [(false, false), (false, true), (true, false), (true, true)] {
                let mut got = base.clone();
                // SAFETY: this module compiles only with avx512f+vpclmulqdq;
                // the buffer is 8 rows of `num_ntts` lanes, and every
                // `twiddles[1..]` entry has a zero high limb as the LOW arm
                // requires.
                unsafe {
                    match (diet, low) {
                        (false, false) => butterfly_fused_3layer_rows_impl::<false, false, 0, false, false>(
                            got.as_mut_ptr(),
                            num_ntts,
                            dense_lanes,
                            &twiddles,
                        ),
                        (false, true) => butterfly_fused_3layer_rows_impl::<false, true, 0, false, false>(
                            got.as_mut_ptr(),
                            num_ntts,
                            dense_lanes,
                            &twiddles,
                        ),
                        (true, false) => butterfly_fused_3layer_rows_impl::<true, false, 0, false, false>(
                            got.as_mut_ptr(),
                            num_ntts,
                            dense_lanes,
                            &twiddles,
                        ),
                        (true, true) => butterfly_fused_3layer_rows_impl::<true, true, 0, false, false>(
                            got.as_mut_ptr(),
                            num_ntts,
                            dense_lanes,
                            &twiddles,
                        ),
                    }
                }
                assert_eq!(
                    got, want,
                    "num_ntts={num_ntts} dense={dense_lanes} diet={diet} low={low}"
                );
            }
        }
    }

    /// `ghash_shift64_x4` really is multiplication by `x^64`.
    #[test]
    fn shift64_matches_scalar() {
        use crate::field::gf2_128::x86_64::ghash_shift64_x4;
        use core::arch::x86_64::*;

        let mut next = rng(0x51F7_7EED);
        let x64 = F128 { lo: 0, hi: 1 };
        // SAFETY: this module only compiles with avx512f+vpclmulqdq statically
        // enabled (see the cfg gate on `mod x86_64`).
        unsafe {
            for _ in 0..512 {
                let t = next();
                let tv = _mm512_broadcast_i32x4(_mm_set_epi64x(t.hi as i64, t.lo as i64));
                let mut got = [0u64; 8];
                _mm512_storeu_si512(got.as_mut_ptr() as *mut __m512i, ghash_shift64_x4(tv));
                let want = t * x64;
                for i in 0..4 {
                    assert_eq!((got[2 * i], got[2 * i + 1]), (want.lo, want.hi), "t={t:?}");
                }
            }
        }
    }

    /// The 5-CLMUL split product must equal the incumbent 6-CLMUL product in
    /// every lane — and the scalar reference product — for arbitrary twiddles
    /// and values, including the degenerate zero/one/low twiddles the sparse
    /// seed layers carry.
    #[test]
    fn split_product_matches_incumbent() {
        use crate::field::gf2_128::x86_64::{ghash_mul_x4, ghash_mul_x4_split, ghash_shift64_x4};
        use core::arch::x86_64::*;

        let mut next = rng(0xD1E7_5EED);
        // SAFETY: module is statically gated on avx512f+vpclmulqdq.
        unsafe {
            let mut check = |t: F128, v: [F128; 4]| {
                let tv = _mm512_broadcast_i32x4(_mm_set_epi64x(t.hi as i64, t.lo as i64));
                let vv = _mm512_set_epi64(
                    v[3].hi as i64,
                    v[3].lo as i64,
                    v[2].hi as i64,
                    v[2].lo as i64,
                    v[1].hi as i64,
                    v[1].lo as i64,
                    v[0].hi as i64,
                    v[0].lo as i64,
                );
                let want = ghash_mul_x4(tv, vv);
                let got = ghash_mul_x4_split(vv, tv, ghash_shift64_x4(tv));
                let mut w = [0u64; 8];
                let mut g = [0u64; 8];
                _mm512_storeu_si512(w.as_mut_ptr() as *mut __m512i, want);
                _mm512_storeu_si512(g.as_mut_ptr() as *mut __m512i, got);
                assert_eq!(w, g, "t={t:?} v={v:?}");
                for (i, vi) in v.iter().enumerate() {
                    let p = *vi * t;
                    assert_eq!((g[2 * i], g[2 * i + 1]), (p.lo, p.hi), "lane {i} t={t:?}");
                }
            };
            for _ in 0..512 {
                let t = next();
                check(t, [next(), next(), next(), next()]);
            }
            let low = F128 {
                lo: next().lo,
                hi: 0,
            };
            let high = F128 {
                lo: 0,
                hi: next().hi,
            };
            for t in [
                F128::ZERO,
                F128::ONE,
                F128 { lo: 0, hi: 1 },
                F128 {
                    lo: u64::MAX,
                    hi: u64::MAX,
                },
                low,
                high,
            ] {
                check(
                    t,
                    [
                        F128::ZERO,
                        F128::ONE,
                        next(),
                        F128 {
                            lo: u64::MAX,
                            hi: u64::MAX,
                        },
                    ],
                );
            }
        }
    }

    /// Every AVX-512 butterfly kernel must be bit-identical with the diet
    /// multiply ON and OFF, over random twiddles, random data, and lane counts
    /// that exercise both the vector body and its scalar tail.
    #[test]
    fn kernels_match_incumbent() {
        let mut next = rng(0xFEED_FACE);

        for len in [1usize, 3, 4, 5, 7, 8, 16, 64] {
            // --- row pair, general and LOW twiddle ------------------------
            let top: Vec<F128> = (0..len).map(|_| next()).collect();
            let bot: Vec<F128> = (0..len).map(|_| next()).collect();
            for twiddle in [
                next(),
                F128 {
                    lo: next().lo,
                    hi: 0,
                },
            ] {
                let run_pair = |diet: bool| {
                    let (mut t, mut b) = (top.clone(), bot.clone());
                    // SAFETY: statically gated features; twiddle.hi == 0 is
                    // never asserted here (LOW = false in both arms).
                    unsafe {
                        if diet {
                            butterfly_row_pair_impl::<false, true>(&mut t, &mut b, twiddle);
                        } else {
                            butterfly_row_pair_impl::<false, false>(&mut t, &mut b, twiddle);
                        }
                    }
                    (t, b)
                };
                assert_eq!(run_pair(true), run_pair(false), "row_pair len={len}");
            }
            // The LOW monomorphization must also agree with the diet general
            // one on a zero-high-limb twiddle.
            let low_tw = F128 {
                lo: next().lo,
                hi: 0,
            };
            let run_low = |low: bool| {
                let (mut t, mut b) = (top.clone(), bot.clone());
                // SAFETY: statically gated features; low_tw.hi == 0.
                unsafe {
                    if low {
                        butterfly_row_pair_impl::<true, true>(&mut t, &mut b, low_tw);
                    } else {
                        butterfly_row_pair_impl::<false, true>(&mut t, &mut b, low_tw);
                    }
                }
                (t, b)
            };
            assert_eq!(run_low(true), run_low(false), "row_pair low len={len}");

            // --- fused two-layer, in place --------------------------------
            let (t_outer, t_a, t_b) = (next(), next(), next());
            let rows: Vec<Vec<F128>> = (0..4).map(|_| (0..len).map(|_| next()).collect()).collect();
            let run_fused2 = |diet: bool| {
                let mut r = rows.clone();
                let (a, rest) = r.split_at_mut(1);
                let (b, rest) = rest.split_at_mut(1);
                let (c, d) = rest.split_at_mut(1);
                // SAFETY: statically gated features; equal row lengths.
                unsafe {
                    if diet {
                        butterfly_fused_2layer_impl::<false, false, true>(
                            &mut a[0], &mut b[0], &mut c[0], &mut d[0], t_outer, t_a, t_b,
                        );
                    } else {
                        butterfly_fused_2layer_impl::<false, false, false>(
                            &mut a[0], &mut b[0], &mut c[0], &mut d[0], t_outer, t_a, t_b,
                        );
                    }
                }
                r
            };
            assert_eq!(run_fused2(true), run_fused2(false), "fused2 len={len}");

            // --- fused two-layer, out of place (dense + sparse) ------------
            let src: Vec<F128> = (0..4 * len).map(|_| next()).collect();
            let tw3 = [next(), next(), next()];
            let run_from = |diet: bool| {
                let mut dst = vec![F128::ZERO; 4 * len];
                // SAFETY: 4 rows of `len` lanes each, src/dst disjoint.
                unsafe {
                    if diet {
                        butterfly_fused_2layer_row_from_geo_impl::<false, true, false>(
                            src.as_ptr(),
                            1,
                            0,
                            dst.as_mut_ptr(),
                            1,
                            0,
                            len,
                            &tw3,
                        );
                    } else {
                        butterfly_fused_2layer_row_from_geo_impl::<false, false, false>(
                            src.as_ptr(),
                            1,
                            0,
                            dst.as_mut_ptr(),
                            1,
                            0,
                            len,
                            &tw3,
                        );
                    }
                }
                dst
            };
            assert_eq!(run_from(true), run_from(false), "row_from len={len}");

            let low_tw3 = [
                F128 {
                    lo: next().lo,
                    hi: 0,
                },
                next(),
                next(),
            ];
            let run_from_outer_low = |outer_low: bool| {
                let mut dst = vec![F128::ZERO; 4 * len];
                // SAFETY: 4 rows of `len` lanes each, src/dst disjoint, and
                // low_tw3[0].hi == 0 in the OUTER_LOW arm.
                unsafe {
                    if outer_low {
                        butterfly_fused_2layer_row_from_geo_impl::<true, true, false>(
                            src.as_ptr(),
                            1,
                            0,
                            dst.as_mut_ptr(),
                            1,
                            0,
                            len,
                            &low_tw3,
                        );
                    } else {
                        butterfly_fused_2layer_row_from_geo_impl::<false, true, false>(
                            src.as_ptr(),
                            1,
                            0,
                            dst.as_mut_ptr(),
                            1,
                            0,
                            len,
                            &low_tw3,
                        );
                    }
                }
                dst
            };
            assert_eq!(
                run_from_outer_low(true),
                run_from_outer_low(false),
                "row_from outer-low len={len}"
            );

            let right = next();
            let run_sparse = |diet: bool| {
                let mut dst = vec![F128::ZERO; 4 * len];
                // SAFETY: 4 rows of `len` lanes each, src/dst disjoint.
                unsafe {
                    if diet {
                        butterfly_fused_2layer_row_from_sparse_geo_impl::<
                            true,
                            false,
                            false,
                            false,
                        >(
                            src.as_ptr(),
                            1,
                            0,
                            dst.as_mut_ptr(),
                            1,
                            0,
                            len,
                            right,
                            core::ptr::null(),
                        );
                    } else {
                        butterfly_fused_2layer_row_from_sparse_geo_impl::<
                            false,
                            false,
                            false,
                            false,
                        >(
                            src.as_ptr(),
                            1,
                            0,
                            dst.as_mut_ptr(),
                            1,
                            0,
                            len,
                            right,
                            core::ptr::null(),
                        );
                    }
                }
                dst
            };
            assert_eq!(run_sparse(true), run_sparse(false), "sparse len={len}");

            let run_sparse_dense_outer_low = |outer_low: bool| {
                let mut sparse = vec![F128::ZERO; 4 * len];
                let mut dense = vec![F128::ZERO; 4 * len];
                // SAFETY: all rows have `len` lanes, destinations are
                // disjoint, and low_tw3[0].hi == 0 in the OUTER_LOW arm.
                unsafe {
                    if outer_low {
                        butterfly_fused_2layer_row_from_sparse_dense_geo_impl::<true, true>(
                            src.as_ptr(),
                            1,
                            0,
                            sparse.as_mut_ptr(),
                            dense.as_mut_ptr(),
                            1,
                            len,
                            len,
                            right,
                            &low_tw3,
                            core::ptr::null(),
                        );
                    } else {
                        butterfly_fused_2layer_row_from_sparse_dense_geo_impl::<false, true>(
                            src.as_ptr(),
                            1,
                            0,
                            sparse.as_mut_ptr(),
                            dense.as_mut_ptr(),
                            1,
                            len,
                            len,
                            right,
                            &low_tw3,
                            core::ptr::null(),
                        );
                    }
                }
                (sparse, dense)
            };
            assert_eq!(
                run_sparse_dense_outer_low(true),
                run_sparse_dense_outer_low(false),
                "sparse+dense outer-low len={len}"
            );

            // --- fused four-layer -----------------------------------------
            let mut tw15 = [F128::ZERO; 15];
            for t in tw15.iter_mut() {
                *t = next();
            }
            let base: Vec<F128> = (0..16 * len).map(|_| next()).collect();
            let run_fused4 = |diet: bool| {
                let mut buf = base.clone();
                // SAFETY: 16 rows of `len` lanes, sixteenth = 1, r = 0.
                unsafe {
                    if diet {
                        butterfly_fused_4layer_row_impl::<true, 0, 0, 0>(
                            buf.as_mut_ptr(),
                            1,
                            len,
                            len,
                            0,
                            &tw15,
                            0,
                        );
                    } else {
                        butterfly_fused_4layer_row_impl::<false, 0, 0, 0>(
                            buf.as_mut_ptr(),
                            1,
                            len,
                            len,
                            0,
                            &tw15,
                            0,
                        );
                    }
                }
                buf
            };
            assert_eq!(run_fused4(true), run_fused4(false), "fused4 len={len}");
        }
    }
}
