library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity regE is
	port (
		clock : in std_logic;
		ALUOutE in std_logic_vector (31 downto 0);
		ALUOutW: out std_logic_vector (31 downto 0);
		WriteRegE : in std_logic_vector(4 downto 0);
		WriteRegW : out std_logic_vector(4 downto 0);
		RegWriteE : in std_logic;
		RegWriteW : out std_logic
	);
end regE;

architecture comportamento of regE is

begin
	process (clock)
	begin
		if(rising_edge(clock)) then
			ALUOutW <= ALUOutE;
			WriteRegW <= WriteRegE;
			RegWriteW <= RegWriteE;
		end if;
	end process;
end comportamento;
