INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/Lab_6/Lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/Lab_6/Lab_6.srcs/sim_1/new/tb_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_stopwatch
