// Seed: 1729160904
`define pp_2 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  genvar id_2;
  logic id_3;
  always @(posedge 1) begin
    id_2 = id_3;
  end
endmodule
