<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p246" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_246{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_246{left:96px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_246{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_246{left:69px;bottom:1083px;letter-spacing:0.12px;}
#t5_246{left:151px;bottom:1083px;letter-spacing:0.13px;word-spacing:0.01px;}
#t6_246{left:69px;bottom:1059px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t7_246{left:69px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_246{left:69px;bottom:1017px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_246{left:69px;bottom:1001px;letter-spacing:-0.13px;word-spacing:-1.07px;}
#ta_246{left:69px;bottom:984px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_246{left:69px;bottom:959px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_246{left:69px;bottom:943px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#td_246{left:69px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_246{left:69px;bottom:867px;letter-spacing:0.12px;}
#tf_246{left:151px;bottom:867px;letter-spacing:0.15px;word-spacing:0.01px;}
#tg_246{left:69px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_246{left:69px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_246{left:69px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_246{left:69px;bottom:793px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tk_246{left:69px;bottom:725px;letter-spacing:0.14px;}
#tl_246{left:150px;bottom:725px;letter-spacing:0.2px;word-spacing:-0.01px;}
#tm_246{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_246{left:69px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_246{left:69px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_246{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tq_246{left:69px;bottom:625px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tr_246{left:69px;bottom:608px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#ts_246{left:127px;bottom:615px;}
#tt_246{left:143px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tu_246{left:69px;bottom:549px;letter-spacing:0.12px;}
#tv_246{left:151px;bottom:549px;letter-spacing:0.16px;}
#tw_246{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_246{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_246{left:69px;bottom:484px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tz_246{left:581px;bottom:491px;}
#t10_246{left:597px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t11_246{left:69px;bottom:467px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t12_246{left:69px;bottom:451px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t13_246{left:69px;bottom:382px;letter-spacing:0.15px;}
#t14_246{left:150px;bottom:382px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t15_246{left:69px;bottom:357px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_246{left:69px;bottom:299px;letter-spacing:0.12px;}
#t17_246{left:151px;bottom:299px;letter-spacing:0.16px;word-spacing:0.01px;}
#t18_246{left:69px;bottom:275px;letter-spacing:-0.17px;word-spacing:-1.3px;}
#t19_246{left:69px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_246{left:69px;bottom:234px;letter-spacing:-0.13px;}
#t1b_246{left:95px;bottom:234px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1c_246{left:95px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_246{left:69px;bottom:192px;letter-spacing:-0.14px;}
#t1e_246{left:95px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_246{left:95px;bottom:176px;letter-spacing:-0.17px;word-spacing:-0.31px;}
#t1g_246{left:69px;bottom:151px;letter-spacing:-0.14px;}
#t1h_246{left:95px;bottom:151px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1i_246{left:69px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_246{left:69px;bottom:110px;letter-spacing:-0.16px;word-spacing:-0.37px;}

.s1_246{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_246{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_246{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_246{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_246{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_246{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts246" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg246Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg246" style="-webkit-user-select: none;"><object width="935" height="1210" data="246/246.svg" type="image/svg+xml" id="pdf246" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_246" class="t s1_246">9-8 </span><span id="t2_246" class="t s1_246">Vol. 1 </span>
<span id="t3_246" class="t s2_246">PROGRAMMING WITH INTEL® MMX™ TECHNOLOGY </span>
<span id="t4_246" class="t s3_246">9.4.7 </span><span id="t5_246" class="t s3_246">Shift Instructions </span>
<span id="t6_246" class="t s4_246">The logical shift left, logical shift right and arithmetic shift right instructions shift each element by a specified </span>
<span id="t7_246" class="t s4_246">number of bit positions. </span>
<span id="t8_246" class="t s4_246">The PSLLW/PSLLD/PSLLQ (shift packed data left logical) instructions and the PSRLW/PSRLD/PSRLQ (shift packed </span>
<span id="t9_246" class="t s4_246">data right logical) instructions perform a logical left or right shift of the data elements and fill the empty high or low </span>
<span id="ta_246" class="t s4_246">order bit positions with zeros. These instructions operate on packed words, doublewords, and quadwords. </span>
<span id="tb_246" class="t s4_246">The PSRAW/PSRAD (shift packed data right arithmetic) instructions perform an arithmetic right shift, copying the </span>
<span id="tc_246" class="t s4_246">sign bit for each data element into empty bit positions on the upper end of each data element. This instruction </span>
<span id="td_246" class="t s4_246">operates on packed words and doublewords. </span>
<span id="te_246" class="t s3_246">9.4.8 </span><span id="tf_246" class="t s3_246">EMMS Instruction </span>
<span id="tg_246" class="t s4_246">The EMMS instruction empties the MMX state by setting the tags in x87 FPU tag word to 11B, indicating empty </span>
<span id="th_246" class="t s4_246">registers. This instruction must be executed at the end of an MMX routine before calling other routines that can </span>
<span id="ti_246" class="t s4_246">execute floating-point instructions. See Section 9.6.3, “Using the EMMS Instruction,” for more information on the </span>
<span id="tj_246" class="t s4_246">use of this instruction. </span>
<span id="tk_246" class="t s5_246">9.5 </span><span id="tl_246" class="t s5_246">COMPATIBILITY WITH X87 FPU ARCHITECTURE </span>
<span id="tm_246" class="t s4_246">The MMX state is aliased to the x87 FPU state. No new states or modes have been added to IA-32 architecture to </span>
<span id="tn_246" class="t s4_246">support the MMX technology. The same floating-point instructions that save and restore the x87 FPU state also </span>
<span id="to_246" class="t s4_246">handle the MMX state (for example, during context switching). </span>
<span id="tp_246" class="t s4_246">MMX technology uses the same interface techniques between the x87 FPU and the operating system (primarily for </span>
<span id="tq_246" class="t s4_246">task switching purposes). For more details, see Chapter 13, “Intel® MMX™ Technology System Programming,” in </span>
<span id="tr_246" class="t s4_246">the Intel </span>
<span id="ts_246" class="t s6_246">® </span>
<span id="tt_246" class="t s4_246">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="tu_246" class="t s3_246">9.5.1 </span><span id="tv_246" class="t s3_246">MMX Instructions and the x87 FPU Tag Word </span>
<span id="tw_246" class="t s4_246">After each MMX instruction, the entire x87 FPU tag word is set to valid (00B). The EMMS instruction (empty MMX </span>
<span id="tx_246" class="t s4_246">state) sets the entire x87 FPU tag word to empty (11B). </span>
<span id="ty_246" class="t s4_246">Chapter 13, “Intel® MMX™ Technology System Programming,” in the Intel </span>
<span id="tz_246" class="t s6_246">® </span>
<span id="t10_246" class="t s4_246">64 and IA-32 Architectures Software </span>
<span id="t11_246" class="t s4_246">Developer’s Manual, Volume 3A, provides additional information about the effects of x87 FPU and MMX instructions </span>
<span id="t12_246" class="t s4_246">on the x87 FPU tag word. For a description of the tag word, see Section 8.1.7, “x87 FPU Tag Word.” </span>
<span id="t13_246" class="t s5_246">9.6 </span><span id="t14_246" class="t s5_246">WRITING APPLICATIONS WITH MMX CODE </span>
<span id="t15_246" class="t s4_246">The following sections give guidelines for writing application code that uses MMX technology. </span>
<span id="t16_246" class="t s3_246">9.6.1 </span><span id="t17_246" class="t s3_246">Checking for MMX Technology Support </span>
<span id="t18_246" class="t s4_246">Before an application attempts to use the MMX technology, it should check that it is present on the processor. Check </span>
<span id="t19_246" class="t s4_246">by following these steps: </span>
<span id="t1a_246" class="t s4_246">1. </span><span id="t1b_246" class="t s4_246">Check that the processor supports the CPUID instruction by attempting to execute the CPUID instruction. If the </span>
<span id="t1c_246" class="t s4_246">processor does not support the CPUID instruction, this will generate an invalid-opcode exception (#UD). </span>
<span id="t1d_246" class="t s4_246">2. </span><span id="t1e_246" class="t s4_246">Check that the processor supports the MMX technology </span>
<span id="t1f_246" class="t s4_246">(if CPUID.01H:EDX.MMX[bit 23] = 1). </span>
<span id="t1g_246" class="t s4_246">3. </span><span id="t1h_246" class="t s4_246">Check that emulation of the x87 FPU is disabled (if CR0.EM[bit 2] = 0). </span>
<span id="t1i_246" class="t s4_246">If the processor attempts to execute an unsupported MMX instruction or attempts to execute an MMX instruction </span>
<span id="t1j_246" class="t s4_246">with CR0.EM[bit 2] set, this generates an invalid-opcode exception (#UD). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
