git clone --depth 1 --no-tags https://github.com/SnoozeLee/ClockDemo_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/568370261
git clone --depth 1 --no-tags https://github.com/blackmesalabs/usb_hid_ch559_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/565492406
git clone --depth 1 --no-tags https://github.com/buncram/cram-soc.git f:/verilog_sva_gh_scraper/data/full_repos/564480301
git clone --depth 1 --no-tags https://github.com/meriac/tt02-play-tune.git f:/verilog_sva_gh_scraper/data/full_repos/565355556
git clone --depth 1 --no-tags https://github.com/iamrajjoshi/numberle.git f:/verilog_sva_gh_scraper/data/full_repos/567968295
git clone --depth 1 --no-tags https://github.com/Talzaidman/single-player-pong-game-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/569330853
git clone --depth 1 --no-tags https://github.com/azwad-tamir/gpt_gnn_3D_partitioner.git f:/verilog_sva_gh_scraper/data/full_repos/565080819
git clone --depth 1 --no-tags https://github.com/davifelix5/verilog-music-player.git f:/verilog_sva_gh_scraper/data/full_repos/566158996
git clone --depth 1 --no-tags https://github.com/AdhamAliAbdelAal/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/566868403
git clone --depth 1 --no-tags https://github.com/mathis-s/CaravelSoomRV-8.git f:/verilog_sva_gh_scraper/data/full_repos/568551921
git clone --depth 1 --no-tags https://github.com/dagouxiong233/FPGA_fruit_recognition_system.git f:/verilog_sva_gh_scraper/data/full_repos/563851836
git clone --depth 1 --no-tags https://github.com/dasjaydeep2001/Efficient-On-Chip-Seizure-Detection-System-Using-SVM-Based-VLSI-Design.git f:/verilog_sva_gh_scraper/data/full_repos/567867684
git clone --depth 1 --no-tags https://github.com/michalmonday/CheriBSD-on-minimal-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/566904807
git clone --depth 1 --no-tags https://github.com/starkerfirst/USTC_2022FA_ICdesign.git f:/verilog_sva_gh_scraper/data/full_repos/564381304
git clone --depth 1 --no-tags https://github.com/ganyunhan/FMCW.git f:/verilog_sva_gh_scraper/data/full_repos/568704100
git clone --depth 1 --no-tags https://github.com/saisrujana0011/Router-1x3-Design.git f:/verilog_sva_gh_scraper/data/full_repos/565368921
git clone --depth 1 --no-tags https://github.com/enggsajjad/TDCTester.git f:/verilog_sva_gh_scraper/data/full_repos/569500457
git clone --depth 1 --no-tags https://github.com/AadarshMahra/MP3-Player.git f:/verilog_sva_gh_scraper/data/full_repos/567140263
git clone --depth 1 --no-tags https://github.com/MoazHassan2022/MZNM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/566067290
git clone --depth 1 --no-tags https://github.com/MahsaRsti/DLDLAB.git f:/verilog_sva_gh_scraper/data/full_repos/566734095
git clone --depth 1 --no-tags https://github.com/dispagg/PCS3115-rideup-g16.git f:/verilog_sva_gh_scraper/data/full_repos/569797668
git clone --depth 1 --no-tags https://github.com/GModule/OxygenOnline.git f:/verilog_sva_gh_scraper/data/full_repos/564926943
git clone --depth 1 --no-tags https://github.com/byuccl/WaFoVe.git f:/verilog_sva_gh_scraper/data/full_repos/566558270
git clone --depth 1 --no-tags https://github.com/aasthadave9/100DaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/567906073
git clone --depth 1 --no-tags https://github.com/KanishR1/Mixed_Signal_Phase_Frequency_Detector_using_SKY130.git f:/verilog_sva_gh_scraper/data/full_repos/570478278
git clone --depth 1 --no-tags https://github.com/DKyoU0101/HDLBits_solution_1-182.git f:/verilog_sva_gh_scraper/data/full_repos/568819770
git clone --depth 1 --no-tags https://github.com/Shreesh-Kulkarni/Image-Processing-using-FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/568539239
git clone --depth 1 --no-tags https://github.com/SuperiorLQF/verilog_ALL.git f:/verilog_sva_gh_scraper/data/full_repos/568731743
git clone --depth 1 --no-tags https://github.com/aappleby/pinwheel.git f:/verilog_sva_gh_scraper/data/full_repos/564213210
git clone --depth 1 --no-tags https://github.com/asmaaadel0/Five-stages-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/566239616
git clone --depth 1 --no-tags https://github.com/0616ygh/GreenRio2chip.git f:/verilog_sva_gh_scraper/data/full_repos/570590159
git clone --depth 1 --no-tags https://github.com/xhd0728/heu-hardware-course.git f:/verilog_sva_gh_scraper/data/full_repos/568787764
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-CrystalCastles_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/568540171
git clone --depth 1 --no-tags https://github.com/guaihaizzz/game_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/564665407
git clone --depth 1 --no-tags https://github.com/Tvdnguyen/Scaleable-Ternary-Content-Addressable-Memory-Using-FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/570352104
git clone --depth 1 --no-tags https://github.com/gaatorre/simon_cipher.git f:/verilog_sva_gh_scraper/data/full_repos/570309909
git clone --depth 1 --no-tags https://github.com/fengwz17/Circuit-Benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/566166835
git clone --depth 1 --no-tags https://github.com/kannanabhi/Comp_arch_lab_codes.git f:/verilog_sva_gh_scraper/data/full_repos/570066143
git clone --depth 1 --no-tags https://github.com/MahmoudRedaSayed/Adders-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/565550839
git clone --depth 1 --no-tags https://github.com/pavan-kalyan-durga/CRC-16.git f:/verilog_sva_gh_scraper/data/full_repos/570282287
git clone --depth 1 --no-tags https://github.com/diegonagai/FemtoRV.git f:/verilog_sva_gh_scraper/data/full_repos/564051773
git clone --depth 1 --no-tags https://github.com/RndMnkIII/XSleenaCore_MiSTer_Release.git f:/verilog_sva_gh_scraper/data/full_repos/569848140
git clone --depth 1 --no-tags https://github.com/Palavelli-Naidu/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/564332836
git clone --depth 1 --no-tags https://github.com/abhay-og/SetAssociativeCache.git f:/verilog_sva_gh_scraper/data/full_repos/565370265
git clone --depth 1 --no-tags https://github.com/xobs/openlane-cpu-synth-test.git f:/verilog_sva_gh_scraper/data/full_repos/570063318
git clone --depth 1 --no-tags https://github.com/FlynnHHH/UCAS-COD-2023.git f:/verilog_sva_gh_scraper/data/full_repos/564150155
git clone --depth 1 --no-tags https://github.com/Lalitgangwar9837/verilog_project.git f:/verilog_sva_gh_scraper/data/full_repos/564014479
git clone --depth 1 --no-tags https://github.com/DanaMarinescu/1.M.P.C.A.-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/568180863
git clone --depth 1 --no-tags https://github.com/miller196/Comp-Arch-Fall-2022.git f:/verilog_sva_gh_scraper/data/full_repos/566348880
git clone --depth 1 --no-tags https://github.com/BasmaElhoseny01/Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/565990377
git clone --depth 1 --no-tags https://github.com/Leo-i/video_processing.git f:/verilog_sva_gh_scraper/data/full_repos/564335695
git clone --depth 1 --no-tags https://github.com/weidingliu/Cache.git f:/verilog_sva_gh_scraper/data/full_repos/566172574
git clone --depth 1 --no-tags https://github.com/Mamdouh-Attia/Project_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/568213392
git clone --depth 1 --no-tags https://github.com/ShivinM-17/DSD-verilog-codes-.git f:/verilog_sva_gh_scraper/data/full_repos/566931944
git clone --depth 1 --no-tags https://github.com/enggsajjad/TimeToDigitalConv.git f:/verilog_sva_gh_scraper/data/full_repos/569500307
git clone --depth 1 --no-tags https://github.com/Zcccer/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/570416521
git clone --depth 1 --no-tags https://github.com/ThomasLuchies/Headbang-bot.git f:/verilog_sva_gh_scraper/data/full_repos/567194117
git clone --depth 1 --no-tags https://github.com/sicajc/EC_FINAL_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/570155403
git clone --depth 1 --no-tags https://github.com/spandoescode/TISC.git f:/verilog_sva_gh_scraper/data/full_repos/564205742
git clone --depth 1 --no-tags https://github.com/spockman66/UniRISCV_pango.git f:/verilog_sva_gh_scraper/data/full_repos/564178616
git clone --depth 1 --no-tags https://github.com/7vik-g/16bit-pipelined-RISC-processor-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/566044239
git clone --depth 1 --no-tags https://github.com/Janavind/chipathon_2022.git f:/verilog_sva_gh_scraper/data/full_repos/569049516
git clone --depth 1 --no-tags https://github.com/SpenceJohnstonProjects/Verilog_counter_seven_segment.git f:/verilog_sva_gh_scraper/data/full_repos/569005785
git clone --depth 1 --no-tags https://github.com/10x-Engineers/ARTY_A7_DEMO.git f:/verilog_sva_gh_scraper/data/full_repos/568081493
git clone --depth 1 --no-tags https://github.com/Benisonpin/caravel_ISP_Twlceo.git f:/verilog_sva_gh_scraper/data/full_repos/564162325
git clone --depth 1 --no-tags https://github.com/Iverrey/HDLBits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/564359208
git clone --depth 1 --no-tags https://github.com/mad03day/labs_digital.git f:/verilog_sva_gh_scraper/data/full_repos/566559518
git clone --depth 1 --no-tags https://github.com/ItzUzi/CS3650-Project1.git f:/verilog_sva_gh_scraper/data/full_repos/567532499
git clone --depth 1 --no-tags https://github.com/ChrisLalloMiami/Verilog-Slots-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/565019216
git clone --depth 1 --no-tags https://github.com/YoniP31/I2C-controller.git f:/verilog_sva_gh_scraper/data/full_repos/565774030
git clone --depth 1 --no-tags https://github.com/Wangxianke123/NoC-design.git f:/verilog_sva_gh_scraper/data/full_repos/565720082
git clone --depth 1 --no-tags https://github.com/AnaMedeiros07/8051.git f:/verilog_sva_gh_scraper/data/full_repos/568903691
git clone --depth 1 --no-tags https://github.com/KosolapovVN/SPI-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/564801069
git clone --depth 1 --no-tags https://github.com/pranav-nb/PTV.git f:/verilog_sva_gh_scraper/data/full_repos/564260467
git clone --depth 1 --no-tags https://github.com/kilans/-CPU-Model-.git f:/verilog_sva_gh_scraper/data/full_repos/567716471
git clone --depth 1 --no-tags https://github.com/zephray/vb-gfmpw0.git f:/verilog_sva_gh_scraper/data/full_repos/570275838
git clone --depth 1 --no-tags https://github.com/Amiirhosseini/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/563745066
git clone --depth 1 --no-tags https://github.com/A7medAref/architecture-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/564805954
git clone --depth 1 --no-tags https://github.com/asankaSovis/FPGA_Resource_Centre.git f:/verilog_sva_gh_scraper/data/full_repos/570223256
git clone --depth 1 --no-tags https://github.com/Shainisore/cgra_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/567225689
git clone --depth 1 --no-tags https://github.com/CodeMadUser/FPGA-IC_DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/568596678
git clone --depth 1 --no-tags https://github.com/sustechwifi/CS207_project.git f:/verilog_sva_gh_scraper/data/full_repos/568839260
git clone --depth 1 --no-tags https://github.com/trailofbits/clash-silicon-tinytapeout.git f:/verilog_sva_gh_scraper/data/full_repos/564950414
git clone --depth 1 --no-tags https://github.com/Lalitgangwar9837/system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/565336095
git clone --depth 1 --no-tags https://github.com/frankyfrank666/carry_lookahead_adder.git f:/verilog_sva_gh_scraper/data/full_repos/567746742
git clone --depth 1 --no-tags https://github.com/n43ee7/IBM_PowerPC_601.git f:/verilog_sva_gh_scraper/data/full_repos/568527675
git clone --depth 1 --no-tags https://github.com/Israil445/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/570598710
git clone --depth 1 --no-tags https://github.com/bilalshah07/coincidence_counting_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/568879666
git clone --depth 1 --no-tags https://github.com/yashjain715-creater/Implementation-of-AES128-to-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/570288947
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-ExpressRaider_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/568740306
git clone --depth 1 --no-tags https://github.com/cuibst/ip-example.git f:/verilog_sva_gh_scraper/data/full_repos/567148338
git clone --depth 1 --no-tags https://github.com/itshamidreza/A_Simple_JK_Flip_Flop.git f:/verilog_sva_gh_scraper/data/full_repos/567493058
git clone --depth 1 --no-tags https://github.com/Palavelli-Naidu/AHB_to_APB_Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/564344003
git clone --depth 1 --no-tags https://github.com/siddharth062022/RIPPLE-CARRAY-ADDER.git f:/verilog_sva_gh_scraper/data/full_repos/564515872
git clone --depth 1 --no-tags https://github.com/Sourabh-25/cache-memory.git f:/verilog_sva_gh_scraper/data/full_repos/565528265
git clone --depth 1 --no-tags https://github.com/sufiiyan/16-bit-Barrel-Shifter.git f:/verilog_sva_gh_scraper/data/full_repos/566407834
git clone --depth 1 --no-tags https://github.com/MAbdulhady00/Pipelined-RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/564944228
git clone --depth 1 --no-tags https://github.com/Stone1011/SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/565626319
git clone --depth 1 --no-tags https://github.com/tiffanylin0419/ECE550.git f:/verilog_sva_gh_scraper/data/full_repos/564843015
git clone --depth 1 --no-tags https://github.com/AlexLB97/Verilog_Pong.git f:/verilog_sva_gh_scraper/data/full_repos/569793998
