--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Perger.twx Perger.ncd -o Perger.twr Perger.pcf -ucf
Perger.ucf

Design file:              Perger.ncd
Physical constraint file: Perger.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 166251 paths analyzed, 6584 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.524ns.
--------------------------------------------------------------------------------

Paths for end point displayer_inst/display_inst/formatted_message_48 (SLICE_X9Y53.D2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_FSM_FFd2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_48 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.552ns (Levels of Logic = 4)
  Clock Path Skew:      0.063ns (0.684 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_FSM_FFd2 to displayer_inst/display_inst/formatted_message_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.430   controller_inst/state_FSM_FFd2
                                                       controller_inst/state_FSM_FFd2
    SLICE_X5Y30.B4       net (fanout=481)      2.242   controller_inst/state_FSM_FFd2
    SLICE_X5Y30.B        Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<160>1
                                                       controller_inst/_n0069_inv1
    SLICE_X15Y54.A1      net (fanout=97)       3.340   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X15Y54.A       Tilo                  0.259   displayer_inst/display_message<51>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X14Y56.C3      net (fanout=1)        0.653   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X14Y56.C       Tilo                  0.235   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X9Y53.D2       net (fanout=8)        1.761   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X9Y53.CLK      Tas                   0.373   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>3
                                                       displayer_inst/display_inst/formatted_message_48
    -------------------------------------------------  ---------------------------
    Total                                      9.552ns (1.556ns logic, 7.996ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_FSM_FFd1 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_48 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.053ns (Levels of Logic = 4)
  Clock Path Skew:      0.063ns (0.684 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_FSM_FFd1 to displayer_inst/display_inst/formatted_message_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.430   controller_inst/state_FSM_FFd2
                                                       controller_inst/state_FSM_FFd1
    SLICE_X5Y30.B3       net (fanout=483)      1.743   controller_inst/state_FSM_FFd1
    SLICE_X5Y30.B        Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<160>1
                                                       controller_inst/_n0069_inv1
    SLICE_X15Y54.A1      net (fanout=97)       3.340   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X15Y54.A       Tilo                  0.259   displayer_inst/display_message<51>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X14Y56.C3      net (fanout=1)        0.653   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X14Y56.C       Tilo                  0.235   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X9Y53.D2       net (fanout=8)        1.761   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X9Y53.CLK      Tas                   0.373   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>3
                                                       displayer_inst/display_inst/formatted_message_48
    -------------------------------------------------  ---------------------------
    Total                                      9.053ns (1.556ns logic, 7.497ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               editor_inst/char_index_internal_4 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_48 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.456ns (Levels of Logic = 3)
  Clock Path Skew:      0.056ns (0.772 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: editor_inst/char_index_internal_4 to displayer_inst/display_inst/formatted_message_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.430   editor_inst/char_index_internal<4>
                                                       editor_inst/char_index_internal_4
    SLICE_X15Y54.A3      net (fanout=76)       4.745   editor_inst/char_index_internal<4>
    SLICE_X15Y54.A       Tilo                  0.259   displayer_inst/display_message<51>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X14Y56.C3      net (fanout=1)        0.653   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X14Y56.C       Tilo                  0.235   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X9Y53.D2       net (fanout=8)        1.761   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X9Y53.CLK      Tas                   0.373   displayer_inst/display_inst/formatted_message<48>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>3
                                                       displayer_inst/display_inst/formatted_message_48
    -------------------------------------------------  ---------------------------
    Total                                      8.456ns (1.297ns logic, 7.159ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/display_inst/formatted_message_51 (SLICE_X10Y54.C2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_FSM_FFd2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_51 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.488ns (Levels of Logic = 4)
  Clock Path Skew:      0.060ns (0.681 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_FSM_FFd2 to displayer_inst/display_inst/formatted_message_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.430   controller_inst/state_FSM_FFd2
                                                       controller_inst/state_FSM_FFd2
    SLICE_X5Y30.B4       net (fanout=481)      2.242   controller_inst/state_FSM_FFd2
    SLICE_X5Y30.B        Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<160>1
                                                       controller_inst/_n0069_inv1
    SLICE_X15Y54.A1      net (fanout=97)       3.340   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X15Y54.A       Tilo                  0.259   displayer_inst/display_message<51>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X14Y56.C3      net (fanout=1)        0.653   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X14Y56.C       Tilo                  0.235   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.C2      net (fanout=8)        1.721   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.CLK     Tas                   0.349   displayer_inst/display_inst/formatted_message<52>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<51>1
                                                       displayer_inst/display_inst/formatted_message_51
    -------------------------------------------------  ---------------------------
    Total                                      9.488ns (1.532ns logic, 7.956ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_FSM_FFd1 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_51 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.989ns (Levels of Logic = 4)
  Clock Path Skew:      0.060ns (0.681 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_FSM_FFd1 to displayer_inst/display_inst/formatted_message_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.430   controller_inst/state_FSM_FFd2
                                                       controller_inst/state_FSM_FFd1
    SLICE_X5Y30.B3       net (fanout=483)      1.743   controller_inst/state_FSM_FFd1
    SLICE_X5Y30.B        Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<160>1
                                                       controller_inst/_n0069_inv1
    SLICE_X15Y54.A1      net (fanout=97)       3.340   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X15Y54.A       Tilo                  0.259   displayer_inst/display_message<51>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X14Y56.C3      net (fanout=1)        0.653   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X14Y56.C       Tilo                  0.235   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.C2      net (fanout=8)        1.721   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.CLK     Tas                   0.349   displayer_inst/display_inst/formatted_message<52>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<51>1
                                                       displayer_inst/display_inst/formatted_message_51
    -------------------------------------------------  ---------------------------
    Total                                      8.989ns (1.532ns logic, 7.457ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               editor_inst/char_index_internal_4 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_51 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.392ns (Levels of Logic = 3)
  Clock Path Skew:      0.053ns (0.769 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: editor_inst/char_index_internal_4 to displayer_inst/display_inst/formatted_message_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.430   editor_inst/char_index_internal<4>
                                                       editor_inst/char_index_internal_4
    SLICE_X15Y54.A3      net (fanout=76)       4.745   editor_inst/char_index_internal<4>
    SLICE_X15Y54.A       Tilo                  0.259   displayer_inst/display_message<51>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X14Y56.C3      net (fanout=1)        0.653   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X14Y56.C       Tilo                  0.235   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.C2      net (fanout=8)        1.721   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.CLK     Tas                   0.349   displayer_inst/display_inst/formatted_message<52>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<51>1
                                                       displayer_inst/display_inst/formatted_message_51
    -------------------------------------------------  ---------------------------
    Total                                      8.392ns (1.273ns logic, 7.119ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/display_inst/formatted_message_50 (SLICE_X10Y54.B2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_FSM_FFd2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_50 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.330ns (Levels of Logic = 4)
  Clock Path Skew:      0.060ns (0.681 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_FSM_FFd2 to displayer_inst/display_inst/formatted_message_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.430   controller_inst/state_FSM_FFd2
                                                       controller_inst/state_FSM_FFd2
    SLICE_X5Y30.B4       net (fanout=481)      2.242   controller_inst/state_FSM_FFd2
    SLICE_X5Y30.B        Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<160>1
                                                       controller_inst/_n0069_inv1
    SLICE_X15Y54.A1      net (fanout=97)       3.340   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X15Y54.A       Tilo                  0.259   displayer_inst/display_message<51>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X14Y56.C3      net (fanout=1)        0.653   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X14Y56.C       Tilo                  0.235   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.B2      net (fanout=8)        1.563   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.CLK     Tas                   0.349   displayer_inst/display_inst/formatted_message<52>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<50>1
                                                       displayer_inst/display_inst/formatted_message_50
    -------------------------------------------------  ---------------------------
    Total                                      9.330ns (1.532ns logic, 7.798ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_FSM_FFd1 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_50 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.831ns (Levels of Logic = 4)
  Clock Path Skew:      0.060ns (0.681 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_FSM_FFd1 to displayer_inst/display_inst/formatted_message_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.430   controller_inst/state_FSM_FFd2
                                                       controller_inst/state_FSM_FFd1
    SLICE_X5Y30.B3       net (fanout=483)      1.743   controller_inst/state_FSM_FFd1
    SLICE_X5Y30.B        Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<160>1
                                                       controller_inst/_n0069_inv1
    SLICE_X15Y54.A1      net (fanout=97)       3.340   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X15Y54.A       Tilo                  0.259   displayer_inst/display_message<51>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X14Y56.C3      net (fanout=1)        0.653   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X14Y56.C       Tilo                  0.235   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.B2      net (fanout=8)        1.563   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.CLK     Tas                   0.349   displayer_inst/display_inst/formatted_message<52>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<50>1
                                                       displayer_inst/display_inst/formatted_message_50
    -------------------------------------------------  ---------------------------
    Total                                      8.831ns (1.532ns logic, 7.299ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               editor_inst/char_index_internal_4 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_50 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.234ns (Levels of Logic = 3)
  Clock Path Skew:      0.053ns (0.769 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: editor_inst/char_index_internal_4 to displayer_inst/display_inst/formatted_message_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.430   editor_inst/char_index_internal<4>
                                                       editor_inst/char_index_internal_4
    SLICE_X15Y54.A3      net (fanout=76)       4.745   editor_inst/char_index_internal<4>
    SLICE_X15Y54.A       Tilo                  0.259   displayer_inst/display_message<51>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X14Y56.C3      net (fanout=1)        0.653   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X14Y56.C       Tilo                  0.235   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.B2      net (fanout=8)        1.563   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X10Y54.CLK     Tas                   0.349   displayer_inst/display_inst/formatted_message<52>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<50>1
                                                       displayer_inst/display_inst/formatted_message_50
    -------------------------------------------------  ---------------------------
    Total                                      8.234ns (1.273ns logic, 6.961ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point communicator_inst/uart_inst/uart_tx_count_2 (SLICE_X22Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/uart_inst/uart_tx_count_1 (FF)
  Destination:          communicator_inst/uart_inst/uart_tx_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/uart_inst/uart_tx_count_1 to communicator_inst/uart_inst/uart_tx_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.BQ      Tcko                  0.200   communicator_inst/uart_inst/uart_tx_count<1>
                                                       communicator_inst/uart_inst/uart_tx_count_1
    SLICE_X22Y33.B5      net (fanout=3)        0.085   communicator_inst/uart_inst/uart_tx_count<1>
    SLICE_X22Y33.CLK     Tah         (-Th)    -0.121   communicator_inst/uart_inst/uart_tx_count<1>
                                                       communicator_inst/uart_inst/Mmux__n022431
                                                       communicator_inst/uart_inst/uart_tx_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.321ns logic, 0.085ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point communicator_inst/uart_inst/uart_rx_bit (SLICE_X18Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/uart_inst/uart_rx_bit (FF)
  Destination:          communicator_inst/uart_inst/uart_rx_bit (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/uart_inst/uart_rx_bit to communicator_inst/uart_inst/uart_rx_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.AQ      Tcko                  0.200   communicator_inst/uart_inst/uart_rx_bit
                                                       communicator_inst/uart_inst/uart_rx_bit
    SLICE_X18Y50.A6      net (fanout=4)        0.027   communicator_inst/uart_inst/uart_rx_bit
    SLICE_X18Y50.CLK     Tah         (-Th)    -0.190   communicator_inst/uart_inst/uart_rx_bit
                                                       communicator_inst/uart_inst/uart_rx_bit_rstpot
                                                       communicator_inst/uart_inst/uart_rx_bit
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point communicator_inst/uart_inst/uart_rx_filter_0 (SLICE_X18Y52.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/uart_inst/uart_rx_filter_0 (FF)
  Destination:          communicator_inst/uart_inst/uart_rx_filter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/uart_inst/uart_rx_filter_0 to communicator_inst/uart_inst/uart_rx_filter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y52.DQ      Tcko                  0.200   communicator_inst/uart_inst/uart_rx_filter<0>
                                                       communicator_inst/uart_inst/uart_rx_filter_0
    SLICE_X18Y52.D6      net (fanout=3)        0.033   communicator_inst/uart_inst/uart_rx_filter<0>
    SLICE_X18Y52.CLK     Tah         (-Th)    -0.190   communicator_inst/uart_inst/uart_rx_filter<0>
                                                       communicator_inst/uart_inst/Mcount_uart_rx_filter_xor<0>11_INV_0
                                                       communicator_inst/uart_inst/uart_rx_filter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_btn_debounce[4].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_btn_debounce[4].debounce_inst/count_0/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_btn_debounce[4].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_btn_debounce[4].debounce_inst/count_1/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.524|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 166251 paths, 0 nets, and 8589 connections

Design statistics:
   Minimum period:   9.524ns{1}   (Maximum frequency: 104.998MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  7 20:29:24 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



