// Seed: 1192954324
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  localparam id_9 = -1'h0;
  wire id_10, id_11;
  wire id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    input logic id_0
);
  assign id_2 = 1'h0;
  always repeat (1) id_3 <= id_0;
  id_4(
      id_2, id_3
  );
  assign id_2 = id_3;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
