============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.11-s100_1
  Generated on:           Jun 10 2025  07:44:47 pm
  Module:                 serial_to_parallel
  Operating conditions:   sg13g2_stdcell_typ_1p20V_25C (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-127 ps) Late External Delay Assertion at pin p_o[7]
          Group: clk
     Startpoint: (R) shift_reg_reg[7]/CLK
          Clock: (R) clk
       Endpoint: (R) p_o[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
      Output Delay:-       2                  
       Uncertainty:-       0                  
     Required Time:=     398                  
      Launch Clock:-       0                  
         Data Path:-     525                  
             Slack:=    -127                  

Exceptions/Constraints:
  output_delay              2              SIPO.sdc_line_33 

#-----------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  shift_reg_reg[7]/CLK -       -      R     (arrival)            8     -     0     0       0    (-,-) 
  shift_reg_reg[7]/Q   -       CLK->Q R     sg13g2_sdfbbp_1      1  12.3    62   323     323    (-,-) 
  g6/Y                 -       A->Y   F     sg13g2_inv_4         1  46.1    48    61     384    (-,-) 
  g4/Y                 -       A->Y   R     sg13g2_inv_16        1 500.8   136   124     509    (-,-) 
  p_o[7]               <<<     -      R     (port)               -     -     -    16     525    (-,-) 
#-----------------------------------------------------------------------------------------------------

