#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 22 15:47:28 2023
# Process ID: 15656
# Current directory: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12344 D:\Vivado\cb4cled-jn-application\CB4CLED\vhdl\xilinxprj\CB4CLED_Top.xpr
# Log file: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/vivado.log
# Journal file: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'cb4cled_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cb4cled_design_clk_1
cb4cled_design_rst_0
cb4cled_design_axi_gpio_0_0
cb4cled_design_processing_system7_0_0
cb4cled_design_clk_0
cb4cled_design_clk_2
cb4cled_design_rst_1
cb4cled_design_rst_2
cb4cled_design_rst_3
cb4cled_design_TC_0
cb4cled_design_proc_sys_reset_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 835.930 ; gain = 187.523
update_compile_order -fileset sources_1
launch_runs impl_2 -to_step write_bitstream -jobs 2
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk/gpio_io_o(undef) and /CB4CLED_Top_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst/gpio_io_o(undef) and /CB4CLED_Top_0/rst(rst)
INFO: [BD 41-1662] The design 'cb4cled_design_z2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design_z2/synth/cb4cled_design_z2.vhd
VHDL Output written to : D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design_z2/sim/cb4cled_design_z2.vhd
VHDL Output written to : D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design_z2/hdl/cb4cled_design_z2_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'cb4cled_design_z2_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'cb4cled_design_z2_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CB4CLED_Top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadDat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block up .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ce .
INFO: [BD 41-1029] Generation completed for the IP Integrator block load .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ceo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
Exporting to file D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design_z2/hw_handoff/cb4cled_design_z2.hwh
Generated Block Design Tcl file D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design_z2/hw_handoff/cb4cled_design_z2_bd.tcl
Generated Hardware Definition File D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design_z2/synth/cb4cled_design_z2.hwdef
[Fri Sep 22 15:49:23 2023] Launched cb4cled_design_z2_processing_system7_0_0_synth_1, cb4cled_design_z2_clk_0_synth_1, cb4cled_design_z2_rst_2_synth_1, cb4cled_design_z2_rst_3_synth_1, cb4cled_design_z2_clk_1_synth_1, cb4cled_design_z2_xbar_0_synth_1, cb4cled_design_z2_axi_gpio_0_0_synth_1, cb4cled_design_z2_rst_0_synth_1, cb4cled_design_z2_count_0_synth_1, cb4cled_design_z2_count_1_synth_1, cb4cled_design_z2_rst_1_synth_1, cb4cled_design_z2_proc_sys_reset_0_0_synth_1, cb4cled_design_z2_CB4CLED_Top_0_0_synth_1, synth_2...
Run output will be captured here:
cb4cled_design_z2_processing_system7_0_0_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_processing_system7_0_0_synth_1/runme.log
cb4cled_design_z2_clk_0_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_clk_0_synth_1/runme.log
cb4cled_design_z2_rst_2_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_rst_2_synth_1/runme.log
cb4cled_design_z2_rst_3_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_rst_3_synth_1/runme.log
cb4cled_design_z2_clk_1_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_clk_1_synth_1/runme.log
cb4cled_design_z2_xbar_0_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_xbar_0_synth_1/runme.log
cb4cled_design_z2_axi_gpio_0_0_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_axi_gpio_0_0_synth_1/runme.log
cb4cled_design_z2_rst_0_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_rst_0_synth_1/runme.log
cb4cled_design_z2_count_0_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_count_0_synth_1/runme.log
cb4cled_design_z2_count_1_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_count_1_synth_1/runme.log
cb4cled_design_z2_rst_1_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_rst_1_synth_1/runme.log
cb4cled_design_z2_proc_sys_reset_0_0_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_proc_sys_reset_0_0_synth_1/runme.log
cb4cled_design_z2_CB4CLED_Top_0_0_synth_1: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/cb4cled_design_z2_CB4CLED_Top_0_0_synth_1/runme.log
synth_2: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/synth_2/runme.log
[Fri Sep 22 15:49:26 2023] Launched impl_2...
Run output will be captured here: D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1159.828 ; gain = 23.949
open_run impl_2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 2015.535 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 2015.535 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2015.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2141.379 ; gain = 951.777
open_hw
open_bd_design {D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design_z2/cb4cled_design_z2.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:CB4CLED_Top:1.0 - CB4CLED_Top_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - clk
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - loadDat
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - up
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ce
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - load
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - count
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - TC
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ceo
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk/gpio_io_o(undef) and /CB4CLED_Top_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst/gpio_io_o(undef) and /CB4CLED_Top_0/rst(rst)
Successfully read diagram <cb4cled_design_z2> from BD file <D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design_z2/cb4cled_design_z2.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2404.633 ; gain = 22.902
write_bd_tcl -force D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/cb4cled_design_z2.tcl
INFO: [BD 5-148] Tcl file written out <D:/Vivado/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/cb4cled_design_z2.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 22 21:12:56 2023...
