Info: Generated by version: 18.0 build 219
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Android\EDA\AC6102_GETH_SGMII\src\ip\tse.ip --block-symbol-file --output-directory=C:\Android\EDA\AC6102_GETH_SGMII\src\ip\tse --family="Arria 10" --part=10AX115S2F45I1SG
Warning: tse.eth_tse_0: To prevent potential performance issues, please ensure the reference clock to the LVDS uses the dedicated reference clock input within the same I/O bank directly.  Manual reference clock promotion is not recommended
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Android\EDA\AC6102_GETH_SGMII\src\ip\tse.ip --synthesis=VERILOG --output-directory=C:\Android\EDA\AC6102_GETH_SGMII\src\ip\tse --family="Arria 10" --part=10AX115S2F45I1SG
Warning: tse.eth_tse_0: To prevent potential performance issues, please ensure the reference clock to the LVDS uses the dedicated reference clock input within the same I/O bank directly.  Manual reference clock promotion is not recommended
Info: tse: "Transforming system: tse"
Info: tse: Running transform generation_view_transform
Info: tse: Running transform generation_view_transform took 0.001s
Info: eth_tse_0: Running transform generation_view_transform
Info: eth_tse_0: Running transform generation_view_transform took 0.000s
Info: ref_clk_module: Running transform generation_view_transform
Info: ref_clk_module: Running transform generation_view_transform took 0.000s
Info: reg_clk_module: Running transform generation_view_transform
Info: reg_clk_module: Running transform generation_view_transform took 0.000s
Info: reg_rst_module: Running transform generation_view_transform
Info: reg_rst_module: Running transform generation_view_transform took 0.000s
Info: i_tse_pcs_0: Running transform generation_view_transform
Info: i_tse_pcs_0: Running transform generation_view_transform took 0.000s
Info: i_lvdsio_terminator_0: Running transform generation_view_transform
Info: i_lvdsio_terminator_0: Running transform generation_view_transform took 0.000s
Info: i_lvdsio_rx_0: Running transform generation_view_transform
Info: i_lvdsio_rx_0: Running transform generation_view_transform took 0.000s
Info: i_lvdsio_tx_0: Running transform generation_view_transform
Info: i_lvdsio_tx_0: Running transform generation_view_transform took 0.000s
Info: core: Running transform generation_view_transform
Info: core: Running transform generation_view_transform took 0.000s
Info: core: Running transform generation_view_transform
Info: core: Running transform generation_view_transform took 0.000s
Info: tse: Running transform interconnect_transform_chooser
Info: tse: Running transform interconnect_transform_chooser took 0.046s
Info: eth_tse_0: Running transform interconnect_transform_chooser
Info: eth_tse_0: Running transform interconnect_transform_chooser took 0.010s
Info: i_lvdsio_rx_0: Running transform interconnect_transform_chooser
Info: i_lvdsio_rx_0: Running transform interconnect_transform_chooser took 0.011s
Info: i_lvdsio_tx_0: Running transform interconnect_transform_chooser
Info: i_lvdsio_tx_0: Running transform interconnect_transform_chooser took 0.011s
Info: tse: "Naming system components in system: tse"
Info: tse: "Processing generation queue"
Info: tse: "Generating: tse"
Info: tse: "Generating: tse_altera_eth_tse_180_4odqu6q"
Info: tse: "Generating: altera_eth_tse_pcs_pma_nf_lvds"
Info: tse: "Generating: altera_eth_tse_nf_lvds_terminator"
Info: tse: "Generating: tse_altera_lvds_180_rc52bha"
Info: tse: "Generating: tse_altera_lvds_180_phldzry"
Info: tse: "Generating: tse_altera_lvds_core20_180_dhdgdki"
Info: tse: "Generating: tse_altera_lvds_core20_180_cgmj2vy"
Info: tse: Done "tse" with 8 modules, 102 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
