TimeQuest Timing Analyzer report for MIPS_QuartusPrimeProject
Fri Nov 10 17:08:43 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Recovery: 'ULAOPer[0]'
 15. Slow 1200mV 85C Model Removal: 'ULAOPer[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLK'
 24. Slow 1200mV 0C Model Hold: 'CLK'
 25. Slow 1200mV 0C Model Recovery: 'ULAOPer[0]'
 26. Slow 1200mV 0C Model Removal: 'ULAOPer[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLK'
 34. Fast 1200mV 0C Model Hold: 'CLK'
 35. Fast 1200mV 0C Model Recovery: 'ULAOPer[0]'
 36. Fast 1200mV 0C Model Removal: 'ULAOPer[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; MIPS_QuartusPrimeProject                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }        ;
; ULAOPer[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ULAOPer[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 89.33 MHz ; 89.33 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; CLK   ; -10.195 ; -8030.919         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 2.033 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; ULAOPer[0] ; -1.694 ; -1.694           ;
+------------+--------+------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; ULAOPer[0] ; 0.805 ; 0.000            ;
+------------+-------+------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; CLK        ; -3.000 ; -1340.384                   ;
; ULAOPer[0] ; -3.000 ; -3.000                      ;
+------------+--------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                         ;
+---------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                            ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.195 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.062     ; 11.171     ;
; -10.133 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.034     ; 11.137     ;
; -8.869  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~861                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.004      ; 9.871      ;
; -8.508  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~139                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.470      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~862                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~858                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~857                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~856                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~855                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~854                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~845                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~842                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~841                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~840                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~839                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.446  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~838                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.437     ; 9.007      ;
; -8.431  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~158                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 9.386      ;
; -8.431  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~143                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 9.386      ;
; -8.431  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~140                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 9.386      ;
; -8.431  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~136                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 9.386      ;
; -8.431  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~135                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 9.386      ;
; -8.403  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~458                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.042     ; 9.359      ;
; -8.403  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~455                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.042     ; 9.359      ;
; -8.395  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~409                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 9.349      ;
; -8.374  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~591                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.033     ; 9.339      ;
; -8.363  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~157                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.019      ; 9.380      ;
; -8.363  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~146                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.019      ; 9.380      ;
; -8.347  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~823                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.439     ; 8.906      ;
; -8.347  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~821                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.439     ; 8.906      ;
; -8.347  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~820                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.439     ; 8.906      ;
; -8.347  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~816                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.439     ; 8.906      ;
; -8.347  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~811                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.439     ; 8.906      ;
; -8.347  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~810                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.439     ; 8.906      ;
; -8.344  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~822                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.438     ; 8.904      ;
; -8.344  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~814                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.438     ; 8.904      ;
; -8.344  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~813                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.438     ; 8.904      ;
; -8.344  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~809                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.438     ; 8.904      ;
; -8.344  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~808                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.438     ; 8.904      ;
; -8.344  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~807                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.438     ; 8.904      ;
; -8.344  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~806                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.438     ; 8.904      ;
; -8.325  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~161                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 9.266      ;
; -8.325  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~137                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 9.266      ;
; -8.323  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~836                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.445     ; 8.876      ;
; -8.323  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~835                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.445     ; 8.876      ;
; -8.323  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~834                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.445     ; 8.876      ;
; -8.323  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~833                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.445     ; 8.876      ;
; -8.323  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~824                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.445     ; 8.876      ;
; -8.323  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~819                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.445     ; 8.876      ;
; -8.323  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~817                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.445     ; 8.876      ;
; -8.323  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~812                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.445     ; 8.876      ;
; -8.323  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~837                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.445     ; 8.876      ;
; -8.305  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~160                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 9.260      ;
; -8.305  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~155                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 9.260      ;
; -8.305  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~165                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 9.260      ;
; -8.300  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~832                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.444     ; 8.854      ;
; -8.300  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~831                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.444     ; 8.854      ;
; -8.300  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~830                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.444     ; 8.854      ;
; -8.300  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~829                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.444     ; 8.854      ;
; -8.300  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~828                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.444     ; 8.854      ;
; -8.300  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~827                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.444     ; 8.854      ;
; -8.300  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~826                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.444     ; 8.854      ;
; -8.300  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~825                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.444     ; 8.854      ;
; -8.300  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~815                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.444     ; 8.854      ;
; -8.294  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~477                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.065     ; 9.227      ;
; -8.294  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~476                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.065     ; 9.227      ;
; -8.294  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~475                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.065     ; 9.227      ;
; -8.294  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~474                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.065     ; 9.227      ;
; -8.294  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~473                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.065     ; 9.227      ;
; -8.294  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~471                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.065     ; 9.227      ;
; -8.294  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~470                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.065     ; 9.227      ;
; -8.294  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~469                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.065     ; 9.227      ;
; -8.274  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~466                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.059     ; 9.213      ;
; -8.274  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~464                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.059     ; 9.213      ;
; -8.271  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~818                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.443     ; 8.826      ;
; -8.267  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~163                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 9.227      ;
; -8.267  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~141                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 9.227      ;
; -8.255  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~148                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.018     ; 9.235      ;
; -8.255  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~147                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.018     ; 9.235      ;
; -8.255  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~145                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.018     ; 9.235      ;
; -8.222  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~351                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.439     ; 8.781      ;
; -8.222  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~349                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.439     ; 8.781      ;
; -8.216  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~150                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.210      ;
; -8.216  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~134                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.004     ; 9.210      ;
; -8.202  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~162                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.006     ; 9.194      ;
; -8.202  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~156                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.006     ; 9.194      ;
; -8.202  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~152                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.006     ; 9.194      ;
; -8.202  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~144                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.006     ; 9.194      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~228                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~227                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~226                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~225                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~224                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~220                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~216                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~213                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~209                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~208                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~201                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~200                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
; -8.186  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~199                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.441     ; 8.743      ;
+---------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                 ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.033 ; memory:Mem_dados|Memoria~292  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.697      ;
; 2.086 ; memory:Mem_dados|Memoria~935  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 2.361      ;
; 2.099 ; memory:Mem_dados|Memoria~746  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 2.394      ;
; 2.124 ; memory:Mem_dados|Memoria~902  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.461      ; 2.807      ;
; 2.160 ; memory:Mem_dados|Memoria~902  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.451      ; 2.833      ;
; 2.167 ; memory:Mem_dados|Memoria~754  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.454      ; 2.843      ;
; 2.180 ; memory:Mem_dados|Memoria~754  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.444      ; 2.846      ;
; 2.183 ; memory:Mem_dados|Memoria~943  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.460      ; 2.865      ;
; 2.187 ; memory:Mem_dados|Memoria~1033 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 2.480      ;
; 2.208 ; memory:Mem_dados|Memoria~1002 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.452      ; 2.882      ;
; 2.224 ; memory:Mem_dados|Memoria~1033 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 2.507      ;
; 2.240 ; memory:Mem_dados|Memoria~378  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.027      ; 2.489      ;
; 2.247 ; memory:Mem_dados|Memoria~999  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.018      ; 2.487      ;
; 2.275 ; memory:Mem_dados|Memoria~235  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.027      ; 2.524      ;
; 2.315 ; memory:Mem_dados|Memoria~407  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 2.978      ;
; 2.317 ; memory:Mem_dados|Memoria~253  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.469      ; 3.008      ;
; 2.320 ; memory:Mem_dados|Memoria~1030 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 2.613      ;
; 2.327 ; memory:Mem_dados|Memoria~998  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.452      ; 3.001      ;
; 2.343 ; memory:Mem_dados|Memoria~292  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.452      ; 3.017      ;
; 2.354 ; memory:Mem_dados|Memoria~622  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.452      ; 3.028      ;
; 2.358 ; memory:Mem_dados|Memoria~1030 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 2.641      ;
; 2.365 ; memory:Mem_dados|Memoria~998  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.442      ; 3.029      ;
; 2.375 ; memory:Mem_dados|Memoria~768  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.444      ; 3.041      ;
; 2.378 ; memory:Mem_dados|Memoria~768  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.454      ; 3.054      ;
; 2.380 ; memory:Mem_dados|Memoria~1003 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.452      ; 3.054      ;
; 2.392 ; memory:Mem_dados|Memoria~750  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 2.687      ;
; 2.409 ; memory:Mem_dados|Memoria~760  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 2.704      ;
; 2.409 ; memory:Mem_dados|Memoria~239  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.469      ; 3.100      ;
; 2.421 ; memory:Mem_dados|Memoria~1006 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.452      ; 3.095      ;
; 2.429 ; memory:Mem_dados|Memoria~1031 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 2.722      ;
; 2.444 ; memory:Mem_dados|Memoria~746  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.729      ;
; 2.450 ; memory:Mem_dados|Memoria~935  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 2.715      ;
; 2.451 ; memory:Mem_dados|Memoria~939  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 2.733      ;
; 2.458 ; memory:Mem_dados|Memoria~154  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; -0.006     ; 2.674      ;
; 2.460 ; memory:Mem_dados|Memoria~257  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.469      ; 3.151      ;
; 2.464 ; memory:Mem_dados|Memoria~642  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.442      ; 3.128      ;
; 2.466 ; memory:Mem_dados|Memoria~413  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.030      ; 2.718      ;
; 2.467 ; memory:Mem_dados|Memoria~642  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.452      ; 3.141      ;
; 2.471 ; memory:Mem_dados|Memoria~257  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.459      ; 3.152      ;
; 2.476 ; memory:Mem_dados|Memoria~417  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 2.737      ;
; 2.484 ; memory:Mem_dados|Memoria~1060 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.012      ; 2.718      ;
; 2.487 ; memory:Mem_dados|Memoria~417  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.029      ; 2.738      ;
; 2.491 ; memory:Mem_dados|Memoria~1047 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.019      ; 2.732      ;
; 2.494 ; memory:Mem_dados|Memoria~1061 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.022      ; 2.738      ;
; 2.497 ; memory:Mem_dados|Memoria~764  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.444      ; 3.163      ;
; 2.500 ; memory:Mem_dados|Memoria~764  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.454      ; 3.176      ;
; 2.504 ; memory:Mem_dados|Memoria~943  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.450      ; 3.176      ;
; 2.517 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~757                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.376      ; 3.109      ;
; 2.519 ; memory:Mem_dados|Memoria~419  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.021      ; 2.762      ;
; 2.520 ; memory:Mem_dados|Memoria~618  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.462      ; 3.204      ;
; 2.521 ; memory:Mem_dados|Memoria~419  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.011      ; 2.754      ;
; 2.527 ; memory:Mem_dados|Memoria~777  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.461      ; 3.210      ;
; 2.528 ; memory:Mem_dados|Memoria~290  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.442      ; 3.192      ;
; 2.531 ; memory:Mem_dados|Memoria~290  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.452      ; 3.205      ;
; 2.535 ; memory:Mem_dados|Memoria~143  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 2.815      ;
; 2.537 ; ALUControl:UC_ULA|ULActrl[2]  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.754      ; 3.543      ;
; 2.539 ; memory:Mem_dados|Memoria~719  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.020      ; 2.781      ;
; 2.540 ; memory:Mem_dados|Memoria~1061 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.012      ; 2.774      ;
; 2.550 ; memory:Mem_dados|Memoria~428  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.471      ; 3.243      ;
; 2.553 ; memory:Mem_dados|Memoria~1002 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.442      ; 3.217      ;
; 2.555 ; memory:Mem_dados|Memoria~378  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.017      ; 2.794      ;
; 2.563 ; memory:Mem_dados|Memoria~777  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.451      ; 3.236      ;
; 2.563 ; ALUControl:UC_ULA|ULActrl[2]  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.744      ; 3.559      ;
; 2.564 ; memory:Mem_dados|Memoria~235  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.017      ; 2.803      ;
; 2.570 ; memory:Mem_dados|Memoria~715  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.020      ; 2.812      ;
; 2.573 ; memory:Mem_dados|Memoria~366  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.442      ; 3.237      ;
; 2.576 ; memory:Mem_dados|Memoria~161  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.870      ;
; 2.580 ; memory:Mem_dados|Memoria~355  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.447      ; 3.249      ;
; 2.582 ; memory:Mem_dados|Memoria~1057 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.022      ; 2.826      ;
; 2.582 ; memory:Mem_dados|Memoria~355  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.437      ; 3.241      ;
; 2.583 ; memory:Mem_dados|Memoria~135  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 2.863      ;
; 2.587 ; memory:Mem_dados|Memoria~161  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 2.871      ;
; 2.591 ; memory:Mem_dados|Memoria~150  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.019      ; 2.832      ;
; 2.591 ; memory:Mem_dados|Memoria~940  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 2.873      ;
; 2.593 ; memory:Mem_dados|Memoria~1057 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.012      ; 2.827      ;
; 2.593 ; memory:Mem_dados|Memoria~524  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.086      ; 2.901      ;
; 2.595 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~235                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.825      ; 3.636      ;
; 2.603 ; memory:Mem_dados|Memoria~1048 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.028      ; 2.853      ;
; 2.603 ; memory:Mem_dados|Memoria~951  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.451      ; 3.276      ;
; 2.606 ; memory:Mem_dados|Memoria~231  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.469      ; 3.297      ;
; 2.608 ; memory:Mem_dados|Memoria~140  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 2.888      ;
; 2.609 ; memory:Mem_dados|Memoria~717  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.002      ; 2.833      ;
; 2.610 ; memory:Mem_dados|Memoria~253  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.459      ; 3.291      ;
; 2.611 ; memory:Mem_dados|Memoria~999  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.841      ;
; 2.613 ; memory:Mem_dados|Memoria~920  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.449      ; 3.284      ;
; 2.614 ; memory:Mem_dados|Memoria~386  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.013      ; 2.849      ;
; 2.617 ; memory:Mem_dados|Memoria~386  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.023      ; 2.862      ;
; 2.622 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~639                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.854      ; 3.692      ;
; 2.622 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~637                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.854      ; 3.692      ;
; 2.622 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~635                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.854      ; 3.692      ;
; 2.622 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~633                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.854      ; 3.692      ;
; 2.622 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~619                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.854      ; 3.692      ;
; 2.623 ; memory:Mem_dados|Memoria~954  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.458      ; 3.303      ;
; 2.624 ; memory:Mem_dados|Memoria~407  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.451      ; 3.297      ;
; 2.624 ; memory:Mem_dados|Memoria~393  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 2.885      ;
; 2.624 ; memory:Mem_dados|Memoria~163  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 2.899      ;
; 2.626 ; memory:Mem_dados|Memoria~163  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 2.891      ;
; 2.629 ; memory:Mem_dados|Memoria~152  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.021      ; 2.872      ;
; 2.635 ; memory:Mem_dados|Memoria~157  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; -0.004     ; 2.853      ;
; 2.636 ; memory:Mem_dados|Memoria~410  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.026      ; 2.884      ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ULAOPer[0]'                                                                             ;
+--------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -1.694 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; 0.500        ; 2.705      ; 3.913      ;
; -1.143 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; 1.000        ; 2.705      ; 3.862      ;
+--------+------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ULAOPer[0]'                                                                             ;
+-------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.805 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; 0.000        ; 2.802      ; 3.607      ;
; 1.381 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; -0.500       ; 2.802      ; 3.683      ;
+-------+------------+------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 97.6 MHz ; 97.6 MHz        ; CLK        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -9.246 ; -7232.443         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 1.864 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; ULAOPer[0] ; -1.380 ; -1.380          ;
+------------+--------+-----------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; ULAOPer[0] ; 0.766 ; 0.000           ;
+------------+-------+-----------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; CLK        ; -3.000 ; -1340.032                  ;
; ULAOPer[0] ; -3.000 ; -3.000                     ;
+------------+--------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.246 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.063     ; 10.213     ;
; -9.198 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 10.192     ;
; -8.018 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~861                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.016      ; 9.033      ;
; -7.727 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~139                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.028     ; 8.698      ;
; -7.662 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~158                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.626      ;
; -7.662 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~143                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.626      ;
; -7.662 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~140                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.626      ;
; -7.662 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~136                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.626      ;
; -7.662 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~135                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 8.626      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~862                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~858                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~857                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~856                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~855                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~854                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~845                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~842                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~841                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~840                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~839                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.623 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~838                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.391     ; 8.231      ;
; -7.602 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~409                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.036     ; 8.565      ;
; -7.593 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~458                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.560      ;
; -7.593 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~455                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.032     ; 8.560      ;
; -7.585 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~157                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.027      ; 8.611      ;
; -7.585 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~146                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.027      ; 8.611      ;
; -7.560 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~591                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.022     ; 8.537      ;
; -7.557 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~161                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.048     ; 8.508      ;
; -7.557 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~137                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.048     ; 8.508      ;
; -7.540 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~160                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.034     ; 8.505      ;
; -7.540 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~155                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.034     ; 8.505      ;
; -7.540 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~165                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.034     ; 8.505      ;
; -7.505 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~163                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.028     ; 8.476      ;
; -7.505 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~141                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.028     ; 8.476      ;
; -7.497 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~477                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.055     ; 8.441      ;
; -7.497 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~476                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.055     ; 8.441      ;
; -7.497 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~475                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.055     ; 8.441      ;
; -7.497 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~474                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.055     ; 8.441      ;
; -7.497 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~473                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.055     ; 8.441      ;
; -7.497 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~471                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.055     ; 8.441      ;
; -7.497 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~470                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.055     ; 8.441      ;
; -7.497 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~469                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.055     ; 8.441      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~823                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.393     ; 8.093      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~822                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.392     ; 8.094      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~821                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.393     ; 8.093      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~820                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.393     ; 8.093      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~816                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.393     ; 8.093      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~814                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.392     ; 8.094      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~813                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.392     ; 8.094      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~811                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.393     ; 8.093      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~810                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.393     ; 8.093      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~809                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.392     ; 8.094      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~808                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.392     ; 8.094      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~807                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.392     ; 8.094      ;
; -7.487 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~806                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.392     ; 8.094      ;
; -7.485 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~148                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.009     ; 8.475      ;
; -7.485 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~147                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.009     ; 8.475      ;
; -7.485 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~145                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.009     ; 8.475      ;
; -7.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~466                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.049     ; 8.426      ;
; -7.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~464                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.049     ; 8.426      ;
; -7.466 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~836                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 8.067      ;
; -7.466 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~835                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 8.067      ;
; -7.466 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~834                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 8.067      ;
; -7.466 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~833                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 8.067      ;
; -7.466 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~824                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 8.067      ;
; -7.466 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~819                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 8.067      ;
; -7.466 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~817                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 8.067      ;
; -7.466 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~812                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 8.067      ;
; -7.466 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~837                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.398     ; 8.067      ;
; -7.450 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~150                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.004      ; 8.453      ;
; -7.450 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~134                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.004      ; 8.453      ;
; -7.440 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~832                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.397     ; 8.042      ;
; -7.440 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~831                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.397     ; 8.042      ;
; -7.440 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~830                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.397     ; 8.042      ;
; -7.440 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~829                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.397     ; 8.042      ;
; -7.440 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~828                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.397     ; 8.042      ;
; -7.440 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~827                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.397     ; 8.042      ;
; -7.440 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~826                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.397     ; 8.042      ;
; -7.440 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~825                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.397     ; 8.042      ;
; -7.440 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~815                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.397     ; 8.042      ;
; -7.438 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~162                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.004      ; 8.441      ;
; -7.438 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~156                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.004      ; 8.441      ;
; -7.438 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~152                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.004      ; 8.441      ;
; -7.438 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~144                                                                                        ; CLK          ; CLK         ; 1.000        ; 0.004      ; 8.441      ;
; -7.421 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~818                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.396     ; 8.024      ;
; -7.413 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~151                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.014     ; 8.398      ;
; -7.405 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~351                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.392     ; 8.012      ;
; -7.405 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~349                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.392     ; 8.012      ;
; -7.389 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~461                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.025     ; 8.363      ;
; -7.389 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~460                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.025     ; 8.363      ;
; -7.389 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~459                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.025     ; 8.363      ;
; -7.389 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~457                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.025     ; 8.363      ;
; -7.389 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~456                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.025     ; 8.363      ;
; -7.389 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~454                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.025     ; 8.363      ;
; -7.386 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~484                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 8.362      ;
; -7.386 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~483                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 8.362      ;
; -7.386 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~482                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 8.362      ;
; -7.386 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~481                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 8.362      ;
; -7.386 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~480                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 8.362      ;
; -7.386 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~479                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 8.362      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                  ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.864 ; memory:Mem_dados|Memoria~292  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.395      ; 2.460      ;
; 1.888 ; memory:Mem_dados|Memoria~746  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 2.149      ;
; 1.902 ; memory:Mem_dados|Memoria~935  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.042      ; 2.145      ;
; 1.922 ; memory:Mem_dados|Memoria~902  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.412      ; 2.535      ;
; 1.950 ; memory:Mem_dados|Memoria~754  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.405      ; 2.556      ;
; 1.954 ; memory:Mem_dados|Memoria~902  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.405      ; 2.560      ;
; 1.959 ; memory:Mem_dados|Memoria~754  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.398      ; 2.558      ;
; 1.963 ; memory:Mem_dados|Memoria~943  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.410      ; 2.574      ;
; 1.968 ; memory:Mem_dados|Memoria~1033 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 2.229      ;
; 1.978 ; memory:Mem_dados|Memoria~1002 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 2.582      ;
; 1.999 ; memory:Mem_dados|Memoria~1033 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 2.253      ;
; 2.027 ; memory:Mem_dados|Memoria~378  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.017      ; 2.245      ;
; 2.059 ; memory:Mem_dados|Memoria~235  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.016      ; 2.276      ;
; 2.078 ; memory:Mem_dados|Memoria~999  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.007      ; 2.286      ;
; 2.083 ; memory:Mem_dados|Memoria~253  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.420      ; 2.704      ;
; 2.092 ; memory:Mem_dados|Memoria~998  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 2.696      ;
; 2.094 ; memory:Mem_dados|Memoria~1030 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 2.355      ;
; 2.112 ; memory:Mem_dados|Memoria~407  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.707      ;
; 2.116 ; memory:Mem_dados|Memoria~622  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.404      ; 2.721      ;
; 2.124 ; memory:Mem_dados|Memoria~998  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.396      ; 2.721      ;
; 2.126 ; memory:Mem_dados|Memoria~1030 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 2.380      ;
; 2.135 ; memory:Mem_dados|Memoria~292  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.402      ; 2.738      ;
; 2.139 ; memory:Mem_dados|Memoria~768  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.398      ; 2.738      ;
; 2.143 ; memory:Mem_dados|Memoria~768  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.405      ; 2.749      ;
; 2.154 ; memory:Mem_dados|Memoria~750  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 2.415      ;
; 2.165 ; memory:Mem_dados|Memoria~239  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.420      ; 2.786      ;
; 2.171 ; memory:Mem_dados|Memoria~1003 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 2.775      ;
; 2.176 ; memory:Mem_dados|Memoria~760  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 2.437      ;
; 2.196 ; memory:Mem_dados|Memoria~746  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 2.450      ;
; 2.214 ; memory:Mem_dados|Memoria~257  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.420      ; 2.835      ;
; 2.216 ; memory:Mem_dados|Memoria~1031 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 2.477      ;
; 2.222 ; memory:Mem_dados|Memoria~935  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 2.458      ;
; 2.222 ; memory:Mem_dados|Memoria~257  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.413      ; 2.836      ;
; 2.222 ; memory:Mem_dados|Memoria~642  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.396      ; 2.819      ;
; 2.222 ; memory:Mem_dados|Memoria~154  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; -0.016     ; 2.407      ;
; 2.226 ; memory:Mem_dados|Memoria~642  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 2.830      ;
; 2.228 ; memory:Mem_dados|Memoria~413  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.019      ; 2.448      ;
; 2.230 ; memory:Mem_dados|Memoria~1006 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 2.834      ;
; 2.231 ; memory:Mem_dados|Memoria~939  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.049      ; 2.481      ;
; 2.238 ; memory:Mem_dados|Memoria~1060 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.443      ;
; 2.238 ; memory:Mem_dados|Memoria~417  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.028      ; 2.467      ;
; 2.245 ; memory:Mem_dados|Memoria~1047 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.454      ;
; 2.246 ; memory:Mem_dados|Memoria~417  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.021      ; 2.468      ;
; 2.248 ; memory:Mem_dados|Memoria~764  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.398      ; 2.847      ;
; 2.250 ; memory:Mem_dados|Memoria~1061 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.011      ; 2.462      ;
; 2.250 ; memory:Mem_dados|Memoria~943  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 2.854      ;
; 2.252 ; memory:Mem_dados|Memoria~764  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.405      ; 2.858      ;
; 2.260 ; memory:Mem_dados|Memoria~618  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.411      ; 2.872      ;
; 2.269 ; memory:Mem_dados|Memoria~777  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.412      ; 2.882      ;
; 2.276 ; memory:Mem_dados|Memoria~290  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.395      ; 2.872      ;
; 2.280 ; memory:Mem_dados|Memoria~419  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 2.482      ;
; 2.280 ; memory:Mem_dados|Memoria~290  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.402      ; 2.883      ;
; 2.281 ; memory:Mem_dados|Memoria~419  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.490      ;
; 2.284 ; memory:Mem_dados|Memoria~143  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 2.532      ;
; 2.286 ; memory:Mem_dados|Memoria~1002 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.396      ; 2.883      ;
; 2.289 ; memory:Mem_dados|Memoria~428  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 2.913      ;
; 2.289 ; memory:Mem_dados|Memoria~1061 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.494      ;
; 2.300 ; memory:Mem_dados|Memoria~777  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.405      ; 2.906      ;
; 2.305 ; memory:Mem_dados|Memoria~719  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.514      ;
; 2.310 ; memory:Mem_dados|Memoria~378  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.010      ; 2.521      ;
; 2.317 ; memory:Mem_dados|Memoria~235  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.009      ; 2.527      ;
; 2.322 ; memory:Mem_dados|Memoria~366  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.393      ; 2.916      ;
; 2.328 ; memory:Mem_dados|Memoria~135  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 2.576      ;
; 2.328 ; memory:Mem_dados|Memoria~715  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.537      ;
; 2.332 ; ALUControl:UC_ULA|ULActrl[2]  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.601      ; 3.164      ;
; 2.334 ; memory:Mem_dados|Memoria~1057 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.011      ; 2.546      ;
; 2.337 ; memory:Mem_dados|Memoria~524  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 2.611      ;
; 2.341 ; memory:Mem_dados|Memoria~231  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.420      ; 2.962      ;
; 2.342 ; memory:Mem_dados|Memoria~1057 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.547      ;
; 2.347 ; memory:Mem_dados|Memoria~253  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.413      ; 2.961      ;
; 2.347 ; memory:Mem_dados|Memoria~161  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 2.608      ;
; 2.347 ; memory:Mem_dados|Memoria~140  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.047      ; 2.595      ;
; 2.353 ; memory:Mem_dados|Memoria~951  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 2.957      ;
; 2.355 ; memory:Mem_dados|Memoria~161  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 2.609      ;
; 2.356 ; memory:Mem_dados|Memoria~940  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.049      ; 2.606      ;
; 2.357 ; memory:Mem_dados|Memoria~386  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.563      ;
; 2.357 ; ALUControl:UC_ULA|ULActrl[2]  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.594      ; 3.182      ;
; 2.358 ; memory:Mem_dados|Memoria~717  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; -0.010     ; 2.549      ;
; 2.361 ; memory:Mem_dados|Memoria~386  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.012      ; 2.574      ;
; 2.361 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~757                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.265      ; 2.827      ;
; 2.368 ; memory:Mem_dados|Memoria~957  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.408      ; 2.977      ;
; 2.370 ; memory:Mem_dados|Memoria~150  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.579      ;
; 2.370 ; memory:Mem_dados|Memoria~622  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.397      ; 2.968      ;
; 2.372 ; memory:Mem_dados|Memoria~1048 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.016      ; 2.589      ;
; 2.373 ; memory:Mem_dados|Memoria~355  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.965      ;
; 2.374 ; memory:Mem_dados|Memoria~393  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.028      ; 2.603      ;
; 2.374 ; memory:Mem_dados|Memoria~355  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.398      ; 2.973      ;
; 2.377 ; memory:Mem_dados|Memoria~152  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.586      ;
; 2.382 ; memory:Mem_dados|Memoria~717  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; -0.017     ; 2.566      ;
; 2.382 ; memory:Mem_dados|Memoria~1051 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.009      ; 2.592      ;
; 2.382 ; memory:Mem_dados|Memoria~1056 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.004      ; 2.587      ;
; 2.386 ; memory:Mem_dados|Memoria~1056 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.011      ; 2.598      ;
; 2.388 ; memory:Mem_dados|Memoria~138  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; -0.016     ; 2.573      ;
; 2.390 ; memory:Mem_dados|Memoria~163  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.033      ; 2.624      ;
; 2.391 ; memory:Mem_dados|Memoria~407  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.401      ; 2.993      ;
; 2.391 ; memory:Mem_dados|Memoria~1051 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.016      ; 2.608      ;
; 2.391 ; memory:Mem_dados|Memoria~163  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.040      ; 2.632      ;
; 2.393 ; memory:Mem_dados|Memoria~949  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.410      ; 3.004      ;
; 2.395 ; memory:Mem_dados|Memoria~559  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.410      ; 3.006      ;
; 2.397 ; memory:Mem_dados|Memoria~1038 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.015      ; 2.613      ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ULAOPer[0]'                                                                              ;
+--------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -1.380 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; 0.500        ; 2.534      ; 3.525      ;
; -0.984 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; 1.000        ; 2.534      ; 3.629      ;
+--------+------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ULAOPer[0]'                                                                              ;
+-------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.766 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; 0.000        ; 2.621      ; 3.387      ;
; 1.198 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; -0.500       ; 2.621      ; 3.319      ;
+-------+------------+------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -4.346 ; -3197.304         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.886 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; ULAOPer[0] ; -1.024 ; -1.024          ;
+------------+--------+-----------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; ULAOPer[0] ; 0.338 ; 0.000           ;
+------------+-------+-----------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; CLK        ; -3.000 ; -1113.984                  ;
; ULAOPer[0] ; -3.000 ; -3.010                     ;
+------------+--------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.346 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.045     ; 5.310      ;
; -4.340 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.029     ; 5.320      ;
; -3.735 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~861                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.022     ; 4.700      ;
; -3.506 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~139                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 4.455      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~862                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~858                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~857                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~856                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~855                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~854                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~845                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~842                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~841                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~840                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~839                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.476 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~838                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.239      ;
; -3.455 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~591                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 4.404      ;
; -3.452 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~458                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.385      ;
; -3.452 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~455                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.385      ;
; -3.444 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~409                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.041     ; 4.390      ;
; -3.438 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~158                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.040     ; 4.385      ;
; -3.438 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~143                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.040     ; 4.385      ;
; -3.438 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~140                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.040     ; 4.385      ;
; -3.438 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~136                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.040     ; 4.385      ;
; -3.438 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~135                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.040     ; 4.385      ;
; -3.433 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~161                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.053     ; 4.367      ;
; -3.433 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~137                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.053     ; 4.367      ;
; -3.424 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~160                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 4.367      ;
; -3.424 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~155                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 4.367      ;
; -3.424 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~165                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 4.367      ;
; -3.407 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~157                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.017     ; 4.377      ;
; -3.407 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~146                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.017     ; 4.377      ;
; -3.407 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~477                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.333      ;
; -3.407 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~476                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.333      ;
; -3.407 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~475                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.333      ;
; -3.407 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~474                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.333      ;
; -3.407 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~473                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.333      ;
; -3.407 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~471                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.333      ;
; -3.407 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~470                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.333      ;
; -3.407 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~469                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.333      ;
; -3.385 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~466                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.318      ;
; -3.385 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~464                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.318      ;
; -3.384 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~163                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.336      ;
; -3.384 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~141                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.336      ;
; -3.368 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~148                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.028     ; 4.327      ;
; -3.368 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~147                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.028     ; 4.327      ;
; -3.368 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~145                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.028     ; 4.327      ;
; -3.365 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~162                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.027     ; 4.325      ;
; -3.365 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~156                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.027     ; 4.325      ;
; -3.365 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~152                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.027     ; 4.325      ;
; -3.365 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~144                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.027     ; 4.325      ;
; -3.361 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~150                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 4.325      ;
; -3.361 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~134                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.023     ; 4.325      ;
; -3.358 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~351                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.231     ; 4.114      ;
; -3.358 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~349                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.231     ; 4.114      ;
; -3.345 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~484                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.285      ;
; -3.345 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~483                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.285      ;
; -3.345 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~482                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.285      ;
; -3.345 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~481                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.285      ;
; -3.345 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~480                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.285      ;
; -3.345 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~479                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.285      ;
; -3.345 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~478                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.285      ;
; -3.345 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~485                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.285      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~228                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~227                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~226                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~225                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~224                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~220                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~216                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~213                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~209                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~208                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~201                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~200                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~199                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.344 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~198                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.237     ; 4.094      ;
; -3.342 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~461                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.046     ; 4.283      ;
; -3.342 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~460                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.046     ; 4.283      ;
; -3.342 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~459                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.046     ; 4.283      ;
; -3.342 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~457                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.046     ; 4.283      ;
; -3.342 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~456                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.046     ; 4.283      ;
; -3.342 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~454                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.046     ; 4.283      ;
; -3.339 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~410                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.026     ; 4.300      ;
; -3.339 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~399                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.026     ; 4.300      ;
; -3.339 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~391                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.026     ; 4.300      ;
; -3.330 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~734                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.093      ;
; -3.330 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~730                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.093      ;
; -3.330 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~712                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.093      ;
; -3.330 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~710                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.224     ; 4.093      ;
; -3.321 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~467                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 4.270      ;
; -3.321 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~463                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 4.270      ;
; -3.321 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~462                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 4.270      ;
; -3.320 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~283                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.268      ;
; -3.320 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~278                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.268      ;
; -3.320 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~277                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.268      ;
; -3.320 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~276                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.268      ;
; -3.320 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~275                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.268      ;
; -3.320 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~274                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.268      ;
; -3.320 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~portb_address_reg0 ; memory:Mem_dados|Memoria~272                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.268      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                  ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.886 ; memory:Mem_dados|Memoria~292  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.227      ; 1.217      ;
; 0.918 ; memory:Mem_dados|Memoria~935  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.065      ;
; 0.939 ; memory:Mem_dados|Memoria~902  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.243      ; 1.286      ;
; 0.950 ; ALUControl:UC_ULA|ULActrl[2]  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.538      ; 1.622      ;
; 0.955 ; memory:Mem_dados|Memoria~902  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.298      ;
; 0.956 ; memory:Mem_dados|Memoria~746  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.116      ;
; 0.958 ; ALUControl:UC_ULA|ULActrl[2]  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.534      ; 1.626      ;
; 0.965 ; memory:Mem_dados|Memoria~1002 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 1.302      ;
; 0.973 ; memory:Mem_dados|Memoria~1033 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.134      ;
; 0.976 ; memory:Mem_dados|Memoria~943  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.236      ; 1.316      ;
; 0.987 ; memory:Mem_dados|Memoria~754  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.236      ; 1.327      ;
; 0.988 ; memory:Mem_dados|Memoria~1033 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 1.145      ;
; 0.993 ; memory:Mem_dados|Memoria~754  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 1.329      ;
; 0.993 ; memory:Mem_dados|Memoria~999  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.027      ; 1.124      ;
; 0.998 ; memory:Mem_dados|Memoria~378  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.032      ; 1.134      ;
; 1.000 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~757                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.346      ; 1.460      ;
; 1.015 ; memory:Mem_dados|Memoria~235  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; memory:Mem_dados|Memoria~407  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.226      ; 1.359      ;
; 1.033 ; memory:Mem_dados|Memoria~253  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.246      ; 1.383      ;
; 1.038 ; memory:Mem_dados|Memoria~292  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.231      ; 1.373      ;
; 1.046 ; memory:Mem_dados|Memoria~622  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.235      ; 1.385      ;
; 1.053 ; memory:Mem_dados|Memoria~1003 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 1.390      ;
; 1.056 ; memory:Mem_dados|Memoria~1030 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.217      ;
; 1.061 ; memory:Mem_dados|Memoria~768  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.236      ; 1.401      ;
; 1.062 ; memory:Mem_dados|Memoria~998  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 1.399      ;
; 1.066 ; memory:Mem_dados|Memoria~768  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 1.402      ;
; 1.071 ; memory:Mem_dados|Memoria~1006 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 1.408      ;
; 1.071 ; memory:Mem_dados|Memoria~750  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.231      ;
; 1.071 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~877                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.550      ; 1.735      ;
; 1.071 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~876                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.550      ; 1.735      ;
; 1.071 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~875                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.550      ; 1.735      ;
; 1.071 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~873                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.550      ; 1.735      ;
; 1.071 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~872                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.550      ; 1.735      ;
; 1.071 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~870                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.550      ; 1.735      ;
; 1.072 ; memory:Mem_dados|Memoria~1030 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 1.229      ;
; 1.077 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~235                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.556      ; 1.747      ;
; 1.078 ; memory:Mem_dados|Memoria~998  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.229      ; 1.411      ;
; 1.081 ; memory:Mem_dados|Memoria~760  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.241      ;
; 1.084 ; memory:Mem_dados|Memoria~1031 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.245      ;
; 1.084 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~375                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.567      ; 1.765      ;
; 1.084 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~364                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.567      ; 1.765      ;
; 1.084 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~363                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.567      ; 1.765      ;
; 1.084 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~362                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.567      ; 1.765      ;
; 1.084 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~361                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.567      ; 1.765      ;
; 1.084 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~360                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.567      ; 1.765      ;
; 1.084 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~359                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.567      ; 1.765      ;
; 1.084 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~358                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.567      ; 1.765      ;
; 1.085 ; memory:Mem_dados|Memoria~239  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.246      ; 1.435      ;
; 1.089 ; memory:Mem_dados|Memoria~935  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.232      ;
; 1.090 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~378                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.556      ; 1.760      ;
; 1.099 ; memory:Mem_dados|Memoria~939  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.046      ; 1.249      ;
; 1.100 ; memory:Mem_dados|Memoria~642  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 1.437      ;
; 1.101 ; memory:Mem_dados|Memoria~257  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.246      ; 1.451      ;
; 1.102 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~507                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.522      ; 1.738      ;
; 1.102 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~493                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.522      ; 1.738      ;
; 1.102 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~492                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.522      ; 1.738      ;
; 1.102 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~491                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.522      ; 1.738      ;
; 1.102 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~490                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.522      ; 1.738      ;
; 1.102 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~489                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.522      ; 1.738      ;
; 1.102 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~488                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.522      ; 1.738      ;
; 1.102 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~487                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.522      ; 1.738      ;
; 1.102 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~486                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.522      ; 1.738      ;
; 1.103 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~153                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.558      ; 1.775      ;
; 1.103 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~142                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.558      ; 1.775      ;
; 1.104 ; memory:Mem_dados|Memoria~154  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.018      ; 1.226      ;
; 1.104 ; memory:Mem_dados|Memoria~413  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.034      ; 1.242      ;
; 1.105 ; memory:Mem_dados|Memoria~642  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.229      ; 1.438      ;
; 1.106 ; memory:Mem_dados|Memoria~257  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.452      ;
; 1.108 ; memory:Mem_dados|Memoria~777  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.243      ; 1.455      ;
; 1.108 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~639                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.562      ; 1.784      ;
; 1.108 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~637                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.562      ; 1.784      ;
; 1.108 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~635                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.562      ; 1.784      ;
; 1.108 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~633                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.562      ; 1.784      ;
; 1.108 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~619                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.562      ; 1.784      ;
; 1.111 ; memory:Mem_dados|Memoria~417  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.258      ;
; 1.116 ; memory:Mem_dados|Memoria~417  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.259      ;
; 1.117 ; memory:Mem_dados|Memoria~746  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.052      ; 1.273      ;
; 1.123 ; memory:Mem_dados|Memoria~777  ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.466      ;
; 1.125 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~256                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.553      ; 1.792      ;
; 1.125 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~252                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.553      ; 1.792      ;
; 1.125 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~247                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.553      ; 1.792      ;
; 1.125 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~246                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.553      ; 1.792      ;
; 1.125 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~245                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.553      ; 1.792      ;
; 1.125 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~244                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.553      ; 1.792      ;
; 1.125 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~241                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.553      ; 1.792      ;
; 1.125 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~240                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.553      ; 1.792      ;
; 1.125 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~238                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.553      ; 1.792      ;
; 1.125 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~261                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.553      ; 1.792      ;
; 1.126 ; memory:Mem_dados|Memoria~1002 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.229      ; 1.459      ;
; 1.127 ; memory:Mem_dados|Memoria~1060 ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.027      ; 1.258      ;
; 1.127 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~900                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.525      ; 1.766      ;
; 1.127 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~899                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.525      ; 1.766      ;
; 1.127 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~898                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.525      ; 1.766      ;
; 1.127 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~896                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.525      ; 1.766      ;
; 1.127 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~895                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.525      ; 1.766      ;
; 1.127 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~894                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.525      ; 1.766      ;
; 1.127 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~889                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.525      ; 1.766      ;
; 1.127 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~886                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.525      ; 1.766      ;
; 1.127 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~884                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.525      ; 1.766      ;
; 1.127 ; ALUControl:UC_ULA|ULActrl[2]  ; memory:Mem_dados|Memoria~883                                                                                        ; ULAOPer[0]   ; CLK         ; 0.000        ; 0.525      ; 1.766      ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ULAOPer[0]'                                                                              ;
+--------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -1.024 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; 0.500        ; 1.308      ; 2.353      ;
; 0.024  ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; 1.000        ; 1.308      ; 1.805      ;
+--------+------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ULAOPer[0]'                                                                              ;
+-------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; 0.000        ; 1.355      ; 1.693      ;
; 1.378 ; ULAOPer[0] ; ALUControl:UC_ULA|ULActrl[2] ; ULAOPer[0]   ; ULAOPer[0]  ; -0.500       ; 1.355      ; 2.233      ;
+-------+------------+------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.195   ; 0.886 ; -1.694   ; 0.338   ; -3.000              ;
;  CLK             ; -10.195   ; 0.886 ; N/A      ; N/A     ; -3.000              ;
;  ULAOPer[0]      ; N/A       ; N/A   ; -1.694   ; 0.338   ; -3.000              ;
; Design-wide TNS  ; -8030.919 ; 0.0   ; -1.694   ; 0.0     ; -1343.384           ;
;  CLK             ; -8030.919 ; 0.000 ; N/A      ; N/A     ; -1340.384           ;
;  ULAOPer[0]      ; N/A       ; N/A   ; -1.694   ; 0.000   ; -3.010              ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; OpCode[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OpCode[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OpCode[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OpCode[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OpCode[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OpCode[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Escrita3[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address3[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address3[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address3[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address3[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address3[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; mux_PC                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BEQ                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mux_RtIm                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mux_ULAMem              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; habLeituraMEM           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Mux_RtRd                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; habEscritaMEM           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; habEscritaReg           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ULAOPer[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ULAOPer[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OpCode[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OpCode[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OpCode[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OpCode[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OpCode[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OpCode[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Escrita3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Escrita3[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Address3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Address3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Address3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Address3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Address3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OpCode[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OpCode[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OpCode[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OpCode[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OpCode[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OpCode[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Escrita3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Address3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Address3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Address3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Address3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Address3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OpCode[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OpCode[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OpCode[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OpCode[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OpCode[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OpCode[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Escrita3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Escrita3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Escrita3[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Escrita3[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Address3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Address3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Address3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 39250    ; 0        ; 0        ; 0        ;
; ULAOPer[0] ; CLK      ; 36178    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 39250    ; 0        ; 0        ; 0        ;
; ULAOPer[0] ; CLK      ; 36178    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; ULAOPer[0] ; ULAOPer[0] ; 2        ; 2        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; ULAOPer[0] ; ULAOPer[0] ; 2        ; 2        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 2156  ; 2156 ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 1185  ; 1185 ;
+---------------------------------+-------+------+


+----------------------------------------------+
; Clock Status Summary                         ;
+------------+------------+------+-------------+
; Target     ; Clock      ; Type ; Status      ;
+------------+------------+------+-------------+
; CLK        ; CLK        ; Base ; Constrained ;
; ULAOPer[0] ; ULAOPer[0] ; Base ; Constrained ;
+------------+------------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; Mux_RtRd      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ULAOPer[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; habEscritaMEM ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; habEscritaReg ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; habLeituraMEM ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mux_RtIm      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mux_ULAMem    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; Address3[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; Mux_RtRd      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ULAOPer[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; habEscritaMEM ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; habEscritaReg ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; habLeituraMEM ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mux_RtIm      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mux_ULAMem    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; Address3[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Escrita3[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 10 17:08:40 2017
Info: Command: quartus_sta MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS_QuartusPrimeProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name ULAOPer[0] ULAOPer[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.195           -8030.919 CLK 
Info (332146): Worst-case hold slack is 2.033
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.033               0.000 CLK 
Info (332146): Worst-case recovery slack is -1.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.694              -1.694 ULAOPer[0] 
Info (332146): Worst-case removal slack is 0.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.805               0.000 ULAOPer[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1340.384 CLK 
    Info (332119):    -3.000              -3.000 ULAOPer[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.246           -7232.443 CLK 
Info (332146): Worst-case hold slack is 1.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.864               0.000 CLK 
Info (332146): Worst-case recovery slack is -1.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.380              -1.380 ULAOPer[0] 
Info (332146): Worst-case removal slack is 0.766
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.766               0.000 ULAOPer[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1340.032 CLK 
    Info (332119):    -3.000              -3.000 ULAOPer[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.346           -3197.304 CLK 
Info (332146): Worst-case hold slack is 0.886
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.886               0.000 CLK 
Info (332146): Worst-case recovery slack is -1.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.024              -1.024 ULAOPer[0] 
Info (332146): Worst-case removal slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 ULAOPer[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1113.984 CLK 
    Info (332119):    -3.000              -3.010 ULAOPer[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 901 megabytes
    Info: Processing ended: Fri Nov 10 17:08:43 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


