ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f1xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f1xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  28:Core/Src/stm32f1xx_hal_msp.c **** 
  29:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  38:Core/Src/stm32f1xx_hal_msp.c **** 
  39:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  43:Core/Src/stm32f1xx_hal_msp.c **** 
  44:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  48:Core/Src/stm32f1xx_hal_msp.c **** 
  49:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  53:Core/Src/stm32f1xx_hal_msp.c **** 
  54:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  63:Core/Src/stm32f1xx_hal_msp.c **** 
  64:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  65:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  72:Core/Src/stm32f1xx_hal_msp.c **** /**
  73:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  74:Core/Src/stm32f1xx_hal_msp.c ****   */
  75:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  76:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 76 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  77:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 3


  35              		.loc 1 81 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 81 3 view .LVU2
  38              		.loc 1 81 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 81 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 81 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 81 3 view .LVU6
  82:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 82 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 82 3 view .LVU8
  54              		.loc 1 82 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 82 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 82 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 82 3 view .LVU12
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  87:Core/Src/stm32f1xx_hal_msp.c ****   */
  88:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 88 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 88 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 88 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 88 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 88 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 88 3 view .LVU18
  89:Core/Src/stm32f1xx_hal_msp.c **** 
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  91:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 4


  92:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  93:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 93 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_CAN_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_CAN_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
  95:Core/Src/stm32f1xx_hal_msp.c **** /**
  96:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
  97:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  98:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
  99:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 100:Core/Src/stm32f1xx_hal_msp.c **** */
 101:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 102:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 102 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 102 1 is_stmt 0 view .LVU21
 112 0000 30B5     		push	{r4, r5, lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 12
 115              		.cfi_offset 4, -12
 116              		.cfi_offset 5, -8
 117              		.cfi_offset 14, -4
 118 0002 87B0     		sub	sp, sp, #28
 119              	.LCFI3:
 120              		.cfi_def_cfa_offset 40
 103:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 103 3 is_stmt 1 view .LVU22
 122              		.loc 1 103 20 is_stmt 0 view .LVU23
 123 0004 0023     		movs	r3, #0
 124 0006 0293     		str	r3, [sp, #8]
 125 0008 0393     		str	r3, [sp, #12]
 126 000a 0493     		str	r3, [sp, #16]
 127 000c 0593     		str	r3, [sp, #20]
 104:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 5


 128              		.loc 1 104 3 is_stmt 1 view .LVU24
 129              		.loc 1 104 10 is_stmt 0 view .LVU25
 130 000e 0268     		ldr	r2, [r0]
 131              		.loc 1 104 5 view .LVU26
 132 0010 1B4B     		ldr	r3, .L9
 133 0012 9A42     		cmp	r2, r3
 134 0014 01D0     		beq	.L8
 135              	.LVL4:
 136              	.L5:
 105:Core/Src/stm32f1xx_hal_msp.c ****   {
 106:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 113:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 114:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 115:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 116:Core/Src/stm32f1xx_hal_msp.c ****     */
 117:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 118:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 119:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 124:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 125:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt Init */
 128:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 129:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 133:Core/Src/stm32f1xx_hal_msp.c ****   }
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c **** }
 137              		.loc 1 135 1 view .LVU27
 138 0016 07B0     		add	sp, sp, #28
 139              	.LCFI4:
 140              		.cfi_remember_state
 141              		.cfi_def_cfa_offset 12
 142              		@ sp needed
 143 0018 30BD     		pop	{r4, r5, pc}
 144              	.LVL5:
 145              	.L8:
 146              	.LCFI5:
 147              		.cfi_restore_state
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 110 5 is_stmt 1 view .LVU28
 149              	.LBB5:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 150              		.loc 1 110 5 view .LVU29
 110:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 6


 151              		.loc 1 110 5 view .LVU30
 152 001a 03F5D633 		add	r3, r3, #109568
 153 001e DA69     		ldr	r2, [r3, #28]
 154 0020 42F00072 		orr	r2, r2, #33554432
 155 0024 DA61     		str	r2, [r3, #28]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 156              		.loc 1 110 5 view .LVU31
 157 0026 DA69     		ldr	r2, [r3, #28]
 158 0028 02F00072 		and	r2, r2, #33554432
 159 002c 0092     		str	r2, [sp]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 110 5 view .LVU32
 161 002e 009A     		ldr	r2, [sp]
 162              	.LBE5:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 163              		.loc 1 110 5 view .LVU33
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 164              		.loc 1 112 5 view .LVU34
 165              	.LBB6:
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 166              		.loc 1 112 5 view .LVU35
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 167              		.loc 1 112 5 view .LVU36
 168 0030 9A69     		ldr	r2, [r3, #24]
 169 0032 42F00402 		orr	r2, r2, #4
 170 0036 9A61     		str	r2, [r3, #24]
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 171              		.loc 1 112 5 view .LVU37
 172 0038 9B69     		ldr	r3, [r3, #24]
 173 003a 03F00403 		and	r3, r3, #4
 174 003e 0193     		str	r3, [sp, #4]
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 175              		.loc 1 112 5 view .LVU38
 176 0040 019B     		ldr	r3, [sp, #4]
 177              	.LBE6:
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 178              		.loc 1 112 5 view .LVU39
 117:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 179              		.loc 1 117 5 view .LVU40
 117:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 180              		.loc 1 117 25 is_stmt 0 view .LVU41
 181 0042 4FF40063 		mov	r3, #2048
 182 0046 0293     		str	r3, [sp, #8]
 118:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183              		.loc 1 118 5 is_stmt 1 view .LVU42
 118:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 184              		.loc 1 118 26 is_stmt 0 view .LVU43
 185 0048 0024     		movs	r4, #0
 186 004a 0394     		str	r4, [sp, #12]
 119:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 187              		.loc 1 119 5 is_stmt 1 view .LVU44
 119:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 188              		.loc 1 119 26 is_stmt 0 view .LVU45
 189 004c 0494     		str	r4, [sp, #16]
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 190              		.loc 1 120 5 is_stmt 1 view .LVU46
 191 004e 0D4D     		ldr	r5, .L9+4
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 7


 192 0050 02A9     		add	r1, sp, #8
 193 0052 2846     		mov	r0, r5
 194              	.LVL6:
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 195              		.loc 1 120 5 is_stmt 0 view .LVU47
 196 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL7:
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 198              		.loc 1 122 5 is_stmt 1 view .LVU48
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 199              		.loc 1 122 25 is_stmt 0 view .LVU49
 200 0058 4FF48053 		mov	r3, #4096
 201 005c 0293     		str	r3, [sp, #8]
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 202              		.loc 1 123 5 is_stmt 1 view .LVU50
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 203              		.loc 1 123 26 is_stmt 0 view .LVU51
 204 005e 0223     		movs	r3, #2
 205 0060 0393     		str	r3, [sp, #12]
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 206              		.loc 1 124 5 is_stmt 1 view .LVU52
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 207              		.loc 1 124 27 is_stmt 0 view .LVU53
 208 0062 0323     		movs	r3, #3
 209 0064 0593     		str	r3, [sp, #20]
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 210              		.loc 1 125 5 is_stmt 1 view .LVU54
 211 0066 02A9     		add	r1, sp, #8
 212 0068 2846     		mov	r0, r5
 213 006a FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL8:
 128:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 215              		.loc 1 128 5 view .LVU55
 216 006e 2246     		mov	r2, r4
 217 0070 0521     		movs	r1, #5
 218 0072 1420     		movs	r0, #20
 219 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 220              	.LVL9:
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 221              		.loc 1 129 5 view .LVU56
 222 0078 1420     		movs	r0, #20
 223 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 224              	.LVL10:
 225              		.loc 1 135 1 is_stmt 0 view .LVU57
 226 007e CAE7     		b	.L5
 227              	.L10:
 228              		.align	2
 229              	.L9:
 230 0080 00640040 		.word	1073767424
 231 0084 00080140 		.word	1073809408
 232              		.cfi_endproc
 233              	.LFE66:
 235              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 236              		.align	1
 237              		.global	HAL_CAN_MspDeInit
 238              		.syntax unified
 239              		.thumb
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 8


 240              		.thumb_func
 241              		.fpu softvfp
 243              	HAL_CAN_MspDeInit:
 244              	.LVL11:
 245              	.LFB67:
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c **** /**
 138:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 139:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 140:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 141:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 142:Core/Src/stm32f1xx_hal_msp.c **** */
 143:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 144:Core/Src/stm32f1xx_hal_msp.c **** {
 246              		.loc 1 144 1 is_stmt 1 view -0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 0
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 250              		.loc 1 144 1 is_stmt 0 view .LVU59
 251 0000 08B5     		push	{r3, lr}
 252              	.LCFI6:
 253              		.cfi_def_cfa_offset 8
 254              		.cfi_offset 3, -8
 255              		.cfi_offset 14, -4
 145:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 256              		.loc 1 145 3 is_stmt 1 view .LVU60
 257              		.loc 1 145 10 is_stmt 0 view .LVU61
 258 0002 0268     		ldr	r2, [r0]
 259              		.loc 1 145 5 view .LVU62
 260 0004 084B     		ldr	r3, .L15
 261 0006 9A42     		cmp	r2, r3
 262 0008 00D0     		beq	.L14
 263              	.LVL12:
 264              	.L11:
 146:Core/Src/stm32f1xx_hal_msp.c ****   {
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 150:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 151:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 154:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 155:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 156:Core/Src/stm32f1xx_hal_msp.c ****     */
 157:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 160:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 164:Core/Src/stm32f1xx_hal_msp.c ****   }
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c **** }
 265              		.loc 1 166 1 view .LVU63
 266 000a 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 9


 267              	.LVL13:
 268              	.L14:
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 269              		.loc 1 151 5 is_stmt 1 view .LVU64
 270 000c 074A     		ldr	r2, .L15+4
 271 000e D369     		ldr	r3, [r2, #28]
 272 0010 23F00073 		bic	r3, r3, #33554432
 273 0014 D361     		str	r3, [r2, #28]
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 274              		.loc 1 157 5 view .LVU65
 275 0016 4FF4C051 		mov	r1, #6144
 276 001a 0548     		ldr	r0, .L15+8
 277              	.LVL14:
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 278              		.loc 1 157 5 is_stmt 0 view .LVU66
 279 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 280              	.LVL15:
 160:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 281              		.loc 1 160 5 is_stmt 1 view .LVU67
 282 0020 1420     		movs	r0, #20
 283 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 284              	.LVL16:
 285              		.loc 1 166 1 is_stmt 0 view .LVU68
 286 0026 F0E7     		b	.L11
 287              	.L16:
 288              		.align	2
 289              	.L15:
 290 0028 00640040 		.word	1073767424
 291 002c 00100240 		.word	1073876992
 292 0030 00080140 		.word	1073809408
 293              		.cfi_endproc
 294              	.LFE67:
 296              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 297              		.align	1
 298              		.global	HAL_UART_MspInit
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 302              		.fpu softvfp
 304              	HAL_UART_MspInit:
 305              	.LVL17:
 306              	.LFB68:
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c **** /**
 169:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 170:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 171:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 172:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32f1xx_hal_msp.c **** */
 174:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 175:Core/Src/stm32f1xx_hal_msp.c **** {
 307              		.loc 1 175 1 is_stmt 1 view -0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 40
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 311              		.loc 1 175 1 is_stmt 0 view .LVU70
 312 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 10


 313              	.LCFI7:
 314              		.cfi_def_cfa_offset 16
 315              		.cfi_offset 4, -16
 316              		.cfi_offset 5, -12
 317              		.cfi_offset 6, -8
 318              		.cfi_offset 14, -4
 319 0002 8AB0     		sub	sp, sp, #40
 320              	.LCFI8:
 321              		.cfi_def_cfa_offset 56
 322 0004 0446     		mov	r4, r0
 176:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 323              		.loc 1 176 3 is_stmt 1 view .LVU71
 324              		.loc 1 176 20 is_stmt 0 view .LVU72
 325 0006 0023     		movs	r3, #0
 326 0008 0693     		str	r3, [sp, #24]
 327 000a 0793     		str	r3, [sp, #28]
 328 000c 0893     		str	r3, [sp, #32]
 329 000e 0993     		str	r3, [sp, #36]
 177:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 330              		.loc 1 177 3 is_stmt 1 view .LVU73
 331              		.loc 1 177 11 is_stmt 0 view .LVU74
 332 0010 0368     		ldr	r3, [r0]
 333              		.loc 1 177 5 view .LVU75
 334 0012 904A     		ldr	r2, .L37
 335 0014 9342     		cmp	r3, r2
 336 0016 08D0     		beq	.L28
 178:Core/Src/stm32f1xx_hal_msp.c ****   {
 179:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 182:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 186:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 187:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 188:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 189:Core/Src/stm32f1xx_hal_msp.c ****     */
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 191:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 192:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 193:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 196:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 197:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 198:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 200:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA Init */
 201:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1_RX Init */
 202:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 203:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 204:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 205:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 206:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 207:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 208:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 11


 209:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 210:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 211:Core/Src/stm32f1xx_hal_msp.c ****     {
 212:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 213:Core/Src/stm32f1xx_hal_msp.c ****     }
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 216:Core/Src/stm32f1xx_hal_msp.c **** 
 217:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1_TX Init */
 218:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA1_Channel4;
 219:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 220:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 221:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 222:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 223:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 224:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 225:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 226:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 227:Core/Src/stm32f1xx_hal_msp.c ****     {
 228:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 229:Core/Src/stm32f1xx_hal_msp.c ****     }
 230:Core/Src/stm32f1xx_hal_msp.c **** 
 231:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 233:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 234:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 236:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 239:Core/Src/stm32f1xx_hal_msp.c ****   }
 240:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 337              		.loc 1 240 8 is_stmt 1 view .LVU76
 338              		.loc 1 240 10 is_stmt 0 view .LVU77
 339 0018 8F4A     		ldr	r2, .L37+4
 340 001a 9342     		cmp	r3, r2
 341 001c 62D0     		beq	.L29
 241:Core/Src/stm32f1xx_hal_msp.c ****   {
 242:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 243:Core/Src/stm32f1xx_hal_msp.c **** 
 244:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 245:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 246:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 248:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 249:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 250:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 251:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 252:Core/Src/stm32f1xx_hal_msp.c ****     */
 253:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 254:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 256:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 259:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 260:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 12


 261:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 262:Core/Src/stm32f1xx_hal_msp.c **** 
 263:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 DMA Init */
 264:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2_RX Init */
 265:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Channel6;
 266:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 267:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 268:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 269:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 270:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 271:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 272:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 273:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 274:Core/Src/stm32f1xx_hal_msp.c ****     {
 275:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 276:Core/Src/stm32f1xx_hal_msp.c ****     }
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 278:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 279:Core/Src/stm32f1xx_hal_msp.c **** 
 280:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2_TX Init */
 281:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Channel7;
 282:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 283:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 284:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 285:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 286:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 287:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 288:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 289:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 290:Core/Src/stm32f1xx_hal_msp.c ****     {
 291:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 292:Core/Src/stm32f1xx_hal_msp.c ****     }
 293:Core/Src/stm32f1xx_hal_msp.c **** 
 294:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 295:Core/Src/stm32f1xx_hal_msp.c **** 
 296:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 297:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 298:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 299:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 300:Core/Src/stm32f1xx_hal_msp.c **** 
 301:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 302:Core/Src/stm32f1xx_hal_msp.c ****   }
 303:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART3)
 342              		.loc 1 303 8 is_stmt 1 view .LVU78
 343              		.loc 1 303 10 is_stmt 0 view .LVU79
 344 001e 8F4A     		ldr	r2, .L37+8
 345 0020 9342     		cmp	r3, r2
 346 0022 00F0BA80 		beq	.L30
 347              	.LVL18:
 348              	.L17:
 304:Core/Src/stm32f1xx_hal_msp.c ****   {
 305:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 306:Core/Src/stm32f1xx_hal_msp.c **** 
 307:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 308:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 309:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 310:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 13


 311:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 312:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 313:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> USART3_TX
 314:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> USART3_RX
 315:Core/Src/stm32f1xx_hal_msp.c ****     */
 316:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 317:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 319:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 321:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 322:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 323:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 324:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 325:Core/Src/stm32f1xx_hal_msp.c **** 
 326:Core/Src/stm32f1xx_hal_msp.c ****     /* USART3 DMA Init */
 327:Core/Src/stm32f1xx_hal_msp.c ****     /* USART3_RX Init */
 328:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Instance = DMA1_Channel3;
 329:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 330:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 331:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 332:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 333:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 334:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 335:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 336:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 337:Core/Src/stm32f1xx_hal_msp.c ****     {
 338:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 339:Core/Src/stm32f1xx_hal_msp.c ****     }
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 341:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 342:Core/Src/stm32f1xx_hal_msp.c **** 
 343:Core/Src/stm32f1xx_hal_msp.c ****     /* USART3_TX Init */
 344:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Instance = DMA1_Channel2;
 345:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 346:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 347:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 348:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 349:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 350:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 351:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 352:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 353:Core/Src/stm32f1xx_hal_msp.c ****     {
 354:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 355:Core/Src/stm32f1xx_hal_msp.c ****     }
 356:Core/Src/stm32f1xx_hal_msp.c **** 
 357:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 359:Core/Src/stm32f1xx_hal_msp.c ****     /* USART3 interrupt Init */
 360:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 361:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 362:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 363:Core/Src/stm32f1xx_hal_msp.c **** 
 364:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 365:Core/Src/stm32f1xx_hal_msp.c ****   }
 366:Core/Src/stm32f1xx_hal_msp.c **** 
 367:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 14


 349              		.loc 1 367 1 view .LVU80
 350 0026 0AB0     		add	sp, sp, #40
 351              	.LCFI9:
 352              		.cfi_remember_state
 353              		.cfi_def_cfa_offset 16
 354              		@ sp needed
 355 0028 70BD     		pop	{r4, r5, r6, pc}
 356              	.LVL19:
 357              	.L28:
 358              	.LCFI10:
 359              		.cfi_restore_state
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 360              		.loc 1 183 5 is_stmt 1 view .LVU81
 361              	.LBB7:
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 362              		.loc 1 183 5 view .LVU82
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 363              		.loc 1 183 5 view .LVU83
 364 002a 8D4B     		ldr	r3, .L37+12
 365 002c 9A69     		ldr	r2, [r3, #24]
 366 002e 42F48042 		orr	r2, r2, #16384
 367 0032 9A61     		str	r2, [r3, #24]
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 368              		.loc 1 183 5 view .LVU84
 369 0034 9A69     		ldr	r2, [r3, #24]
 370 0036 02F48042 		and	r2, r2, #16384
 371 003a 0092     		str	r2, [sp]
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 372              		.loc 1 183 5 view .LVU85
 373 003c 009A     		ldr	r2, [sp]
 374              	.LBE7:
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 375              		.loc 1 183 5 view .LVU86
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 376              		.loc 1 185 5 view .LVU87
 377              	.LBB8:
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 378              		.loc 1 185 5 view .LVU88
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 379              		.loc 1 185 5 view .LVU89
 380 003e 9A69     		ldr	r2, [r3, #24]
 381 0040 42F00402 		orr	r2, r2, #4
 382 0044 9A61     		str	r2, [r3, #24]
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 383              		.loc 1 185 5 view .LVU90
 384 0046 9B69     		ldr	r3, [r3, #24]
 385 0048 03F00403 		and	r3, r3, #4
 386 004c 0193     		str	r3, [sp, #4]
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 387              		.loc 1 185 5 view .LVU91
 388 004e 019B     		ldr	r3, [sp, #4]
 389              	.LBE8:
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 390              		.loc 1 185 5 view .LVU92
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 391              		.loc 1 190 5 view .LVU93
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 15


 392              		.loc 1 190 25 is_stmt 0 view .LVU94
 393 0050 4FF40073 		mov	r3, #512
 394 0054 0693     		str	r3, [sp, #24]
 191:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 395              		.loc 1 191 5 is_stmt 1 view .LVU95
 191:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 396              		.loc 1 191 26 is_stmt 0 view .LVU96
 397 0056 0223     		movs	r3, #2
 398 0058 0793     		str	r3, [sp, #28]
 192:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 399              		.loc 1 192 5 is_stmt 1 view .LVU97
 192:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 400              		.loc 1 192 27 is_stmt 0 view .LVU98
 401 005a 0323     		movs	r3, #3
 402 005c 0993     		str	r3, [sp, #36]
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 403              		.loc 1 193 5 is_stmt 1 view .LVU99
 404 005e 814E     		ldr	r6, .L37+16
 405 0060 06A9     		add	r1, sp, #24
 406 0062 3046     		mov	r0, r6
 407              	.LVL20:
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 408              		.loc 1 193 5 is_stmt 0 view .LVU100
 409 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 410              	.LVL21:
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 411              		.loc 1 195 5 is_stmt 1 view .LVU101
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 412              		.loc 1 195 25 is_stmt 0 view .LVU102
 413 0068 4FF48063 		mov	r3, #1024
 414 006c 0693     		str	r3, [sp, #24]
 196:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 415              		.loc 1 196 5 is_stmt 1 view .LVU103
 196:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 416              		.loc 1 196 26 is_stmt 0 view .LVU104
 417 006e 0025     		movs	r5, #0
 418 0070 0795     		str	r5, [sp, #28]
 197:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 419              		.loc 1 197 5 is_stmt 1 view .LVU105
 197:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 420              		.loc 1 197 26 is_stmt 0 view .LVU106
 421 0072 0895     		str	r5, [sp, #32]
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 422              		.loc 1 198 5 is_stmt 1 view .LVU107
 423 0074 06A9     		add	r1, sp, #24
 424 0076 3046     		mov	r0, r6
 425 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 426              	.LVL22:
 202:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 427              		.loc 1 202 5 view .LVU108
 202:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 428              		.loc 1 202 29 is_stmt 0 view .LVU109
 429 007c 7A48     		ldr	r0, .L37+20
 430 007e 7B4B     		ldr	r3, .L37+24
 431 0080 0360     		str	r3, [r0]
 203:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 432              		.loc 1 203 5 is_stmt 1 view .LVU110
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 16


 203:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 433              		.loc 1 203 35 is_stmt 0 view .LVU111
 434 0082 4560     		str	r5, [r0, #4]
 204:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 435              		.loc 1 204 5 is_stmt 1 view .LVU112
 204:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 436              		.loc 1 204 35 is_stmt 0 view .LVU113
 437 0084 8560     		str	r5, [r0, #8]
 205:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 438              		.loc 1 205 5 is_stmt 1 view .LVU114
 205:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 439              		.loc 1 205 32 is_stmt 0 view .LVU115
 440 0086 8023     		movs	r3, #128
 441 0088 C360     		str	r3, [r0, #12]
 206:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 442              		.loc 1 206 5 is_stmt 1 view .LVU116
 206:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 443              		.loc 1 206 45 is_stmt 0 view .LVU117
 444 008a 0561     		str	r5, [r0, #16]
 207:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 445              		.loc 1 207 5 is_stmt 1 view .LVU118
 207:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 446              		.loc 1 207 42 is_stmt 0 view .LVU119
 447 008c 4561     		str	r5, [r0, #20]
 208:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 448              		.loc 1 208 5 is_stmt 1 view .LVU120
 208:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 449              		.loc 1 208 30 is_stmt 0 view .LVU121
 450 008e 2023     		movs	r3, #32
 451 0090 8361     		str	r3, [r0, #24]
 209:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 452              		.loc 1 209 5 is_stmt 1 view .LVU122
 209:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 453              		.loc 1 209 34 is_stmt 0 view .LVU123
 454 0092 C561     		str	r5, [r0, #28]
 210:Core/Src/stm32f1xx_hal_msp.c ****     {
 455              		.loc 1 210 5 is_stmt 1 view .LVU124
 210:Core/Src/stm32f1xx_hal_msp.c ****     {
 456              		.loc 1 210 9 is_stmt 0 view .LVU125
 457 0094 FFF7FEFF 		bl	HAL_DMA_Init
 458              	.LVL23:
 210:Core/Src/stm32f1xx_hal_msp.c ****     {
 459              		.loc 1 210 8 view .LVU126
 460 0098 F0B9     		cbnz	r0, .L31
 461              	.L19:
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 462              		.loc 1 215 5 is_stmt 1 view .LVU127
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 463              		.loc 1 215 5 view .LVU128
 464 009a 734B     		ldr	r3, .L37+20
 465 009c 6363     		str	r3, [r4, #52]
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 466              		.loc 1 215 5 view .LVU129
 467 009e 5C62     		str	r4, [r3, #36]
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 468              		.loc 1 215 5 view .LVU130
 218:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 17


 469              		.loc 1 218 5 view .LVU131
 218:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 470              		.loc 1 218 29 is_stmt 0 view .LVU132
 471 00a0 7348     		ldr	r0, .L37+28
 472 00a2 744B     		ldr	r3, .L37+32
 473 00a4 0360     		str	r3, [r0]
 219:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 474              		.loc 1 219 5 is_stmt 1 view .LVU133
 219:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 475              		.loc 1 219 35 is_stmt 0 view .LVU134
 476 00a6 1023     		movs	r3, #16
 477 00a8 4360     		str	r3, [r0, #4]
 220:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 478              		.loc 1 220 5 is_stmt 1 view .LVU135
 220:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 479              		.loc 1 220 35 is_stmt 0 view .LVU136
 480 00aa 0023     		movs	r3, #0
 481 00ac 8360     		str	r3, [r0, #8]
 221:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 482              		.loc 1 221 5 is_stmt 1 view .LVU137
 221:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 483              		.loc 1 221 32 is_stmt 0 view .LVU138
 484 00ae 8022     		movs	r2, #128
 485 00b0 C260     		str	r2, [r0, #12]
 222:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 486              		.loc 1 222 5 is_stmt 1 view .LVU139
 222:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 487              		.loc 1 222 45 is_stmt 0 view .LVU140
 488 00b2 0361     		str	r3, [r0, #16]
 223:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 489              		.loc 1 223 5 is_stmt 1 view .LVU141
 223:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 490              		.loc 1 223 42 is_stmt 0 view .LVU142
 491 00b4 4361     		str	r3, [r0, #20]
 224:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 492              		.loc 1 224 5 is_stmt 1 view .LVU143
 224:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 493              		.loc 1 224 30 is_stmt 0 view .LVU144
 494 00b6 8361     		str	r3, [r0, #24]
 225:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 495              		.loc 1 225 5 is_stmt 1 view .LVU145
 225:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 496              		.loc 1 225 34 is_stmt 0 view .LVU146
 497 00b8 C361     		str	r3, [r0, #28]
 226:Core/Src/stm32f1xx_hal_msp.c ****     {
 498              		.loc 1 226 5 is_stmt 1 view .LVU147
 226:Core/Src/stm32f1xx_hal_msp.c ****     {
 499              		.loc 1 226 9 is_stmt 0 view .LVU148
 500 00ba FFF7FEFF 		bl	HAL_DMA_Init
 501              	.LVL24:
 226:Core/Src/stm32f1xx_hal_msp.c ****     {
 502              		.loc 1 226 8 view .LVU149
 503 00be 70B9     		cbnz	r0, .L32
 504              	.L20:
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 505              		.loc 1 231 5 is_stmt 1 view .LVU150
 231:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 18


 506              		.loc 1 231 5 view .LVU151
 507 00c0 6B4B     		ldr	r3, .L37+28
 508 00c2 2363     		str	r3, [r4, #48]
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 509              		.loc 1 231 5 view .LVU152
 510 00c4 5C62     		str	r4, [r3, #36]
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 511              		.loc 1 231 5 view .LVU153
 234:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 512              		.loc 1 234 5 view .LVU154
 513 00c6 0022     		movs	r2, #0
 514 00c8 0521     		movs	r1, #5
 515 00ca 2520     		movs	r0, #37
 516 00cc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 517              	.LVL25:
 235:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 518              		.loc 1 235 5 view .LVU155
 519 00d0 2520     		movs	r0, #37
 520 00d2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 521              	.LVL26:
 522 00d6 A6E7     		b	.L17
 523              	.L31:
 212:Core/Src/stm32f1xx_hal_msp.c ****     }
 524              		.loc 1 212 7 view .LVU156
 525 00d8 FFF7FEFF 		bl	Error_Handler
 526              	.LVL27:
 527 00dc DDE7     		b	.L19
 528              	.L32:
 228:Core/Src/stm32f1xx_hal_msp.c ****     }
 529              		.loc 1 228 7 view .LVU157
 530 00de FFF7FEFF 		bl	Error_Handler
 531              	.LVL28:
 532 00e2 EDE7     		b	.L20
 533              	.LVL29:
 534              	.L29:
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 535              		.loc 1 246 5 view .LVU158
 536              	.LBB9:
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 537              		.loc 1 246 5 view .LVU159
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 538              		.loc 1 246 5 view .LVU160
 539 00e4 5E4B     		ldr	r3, .L37+12
 540 00e6 DA69     		ldr	r2, [r3, #28]
 541 00e8 42F40032 		orr	r2, r2, #131072
 542 00ec DA61     		str	r2, [r3, #28]
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 543              		.loc 1 246 5 view .LVU161
 544 00ee DA69     		ldr	r2, [r3, #28]
 545 00f0 02F40032 		and	r2, r2, #131072
 546 00f4 0292     		str	r2, [sp, #8]
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 547              		.loc 1 246 5 view .LVU162
 548 00f6 029A     		ldr	r2, [sp, #8]
 549              	.LBE9:
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 550              		.loc 1 246 5 view .LVU163
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 19


 248:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 551              		.loc 1 248 5 view .LVU164
 552              	.LBB10:
 248:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 553              		.loc 1 248 5 view .LVU165
 248:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 554              		.loc 1 248 5 view .LVU166
 555 00f8 9A69     		ldr	r2, [r3, #24]
 556 00fa 42F00402 		orr	r2, r2, #4
 557 00fe 9A61     		str	r2, [r3, #24]
 248:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 558              		.loc 1 248 5 view .LVU167
 559 0100 9B69     		ldr	r3, [r3, #24]
 560 0102 03F00403 		and	r3, r3, #4
 561 0106 0393     		str	r3, [sp, #12]
 248:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 562              		.loc 1 248 5 view .LVU168
 563 0108 039B     		ldr	r3, [sp, #12]
 564              	.LBE10:
 248:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 565              		.loc 1 248 5 view .LVU169
 253:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 566              		.loc 1 253 5 view .LVU170
 253:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 567              		.loc 1 253 25 is_stmt 0 view .LVU171
 568 010a 0423     		movs	r3, #4
 569 010c 0693     		str	r3, [sp, #24]
 254:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 570              		.loc 1 254 5 is_stmt 1 view .LVU172
 254:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 571              		.loc 1 254 26 is_stmt 0 view .LVU173
 572 010e 0223     		movs	r3, #2
 573 0110 0793     		str	r3, [sp, #28]
 255:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 574              		.loc 1 255 5 is_stmt 1 view .LVU174
 255:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 575              		.loc 1 255 27 is_stmt 0 view .LVU175
 576 0112 0323     		movs	r3, #3
 577 0114 0993     		str	r3, [sp, #36]
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 578              		.loc 1 256 5 is_stmt 1 view .LVU176
 579 0116 534E     		ldr	r6, .L37+16
 580 0118 06A9     		add	r1, sp, #24
 581 011a 3046     		mov	r0, r6
 582              	.LVL30:
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 583              		.loc 1 256 5 is_stmt 0 view .LVU177
 584 011c FFF7FEFF 		bl	HAL_GPIO_Init
 585              	.LVL31:
 258:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 586              		.loc 1 258 5 is_stmt 1 view .LVU178
 258:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 587              		.loc 1 258 25 is_stmt 0 view .LVU179
 588 0120 0823     		movs	r3, #8
 589 0122 0693     		str	r3, [sp, #24]
 259:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 590              		.loc 1 259 5 is_stmt 1 view .LVU180
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 20


 259:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 591              		.loc 1 259 26 is_stmt 0 view .LVU181
 592 0124 0025     		movs	r5, #0
 593 0126 0795     		str	r5, [sp, #28]
 260:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 594              		.loc 1 260 5 is_stmt 1 view .LVU182
 260:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 595              		.loc 1 260 26 is_stmt 0 view .LVU183
 596 0128 0895     		str	r5, [sp, #32]
 261:Core/Src/stm32f1xx_hal_msp.c **** 
 597              		.loc 1 261 5 is_stmt 1 view .LVU184
 598 012a 06A9     		add	r1, sp, #24
 599 012c 3046     		mov	r0, r6
 600 012e FFF7FEFF 		bl	HAL_GPIO_Init
 601              	.LVL32:
 265:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 602              		.loc 1 265 5 view .LVU185
 265:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 603              		.loc 1 265 29 is_stmt 0 view .LVU186
 604 0132 5148     		ldr	r0, .L37+36
 605 0134 514B     		ldr	r3, .L37+40
 606 0136 0360     		str	r3, [r0]
 266:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 607              		.loc 1 266 5 is_stmt 1 view .LVU187
 266:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 608              		.loc 1 266 35 is_stmt 0 view .LVU188
 609 0138 4560     		str	r5, [r0, #4]
 267:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 610              		.loc 1 267 5 is_stmt 1 view .LVU189
 267:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 611              		.loc 1 267 35 is_stmt 0 view .LVU190
 612 013a 8560     		str	r5, [r0, #8]
 268:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 613              		.loc 1 268 5 is_stmt 1 view .LVU191
 268:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 614              		.loc 1 268 32 is_stmt 0 view .LVU192
 615 013c 8023     		movs	r3, #128
 616 013e C360     		str	r3, [r0, #12]
 269:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 617              		.loc 1 269 5 is_stmt 1 view .LVU193
 269:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 618              		.loc 1 269 45 is_stmt 0 view .LVU194
 619 0140 0561     		str	r5, [r0, #16]
 270:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 620              		.loc 1 270 5 is_stmt 1 view .LVU195
 270:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 621              		.loc 1 270 42 is_stmt 0 view .LVU196
 622 0142 4561     		str	r5, [r0, #20]
 271:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 623              		.loc 1 271 5 is_stmt 1 view .LVU197
 271:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 624              		.loc 1 271 30 is_stmt 0 view .LVU198
 625 0144 2023     		movs	r3, #32
 626 0146 8361     		str	r3, [r0, #24]
 272:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 627              		.loc 1 272 5 is_stmt 1 view .LVU199
 272:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 21


 628              		.loc 1 272 34 is_stmt 0 view .LVU200
 629 0148 C561     		str	r5, [r0, #28]
 273:Core/Src/stm32f1xx_hal_msp.c ****     {
 630              		.loc 1 273 5 is_stmt 1 view .LVU201
 273:Core/Src/stm32f1xx_hal_msp.c ****     {
 631              		.loc 1 273 9 is_stmt 0 view .LVU202
 632 014a FFF7FEFF 		bl	HAL_DMA_Init
 633              	.LVL33:
 273:Core/Src/stm32f1xx_hal_msp.c ****     {
 634              		.loc 1 273 8 view .LVU203
 635 014e F0B9     		cbnz	r0, .L33
 636              	.L23:
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 637              		.loc 1 278 5 is_stmt 1 view .LVU204
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 638              		.loc 1 278 5 view .LVU205
 639 0150 494B     		ldr	r3, .L37+36
 640 0152 6363     		str	r3, [r4, #52]
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 641              		.loc 1 278 5 view .LVU206
 642 0154 5C62     		str	r4, [r3, #36]
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 643              		.loc 1 278 5 view .LVU207
 281:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 644              		.loc 1 281 5 view .LVU208
 281:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 645              		.loc 1 281 29 is_stmt 0 view .LVU209
 646 0156 4A48     		ldr	r0, .L37+44
 647 0158 4A4B     		ldr	r3, .L37+48
 648 015a 0360     		str	r3, [r0]
 282:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 649              		.loc 1 282 5 is_stmt 1 view .LVU210
 282:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 650              		.loc 1 282 35 is_stmt 0 view .LVU211
 651 015c 1023     		movs	r3, #16
 652 015e 4360     		str	r3, [r0, #4]
 283:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 653              		.loc 1 283 5 is_stmt 1 view .LVU212
 283:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 654              		.loc 1 283 35 is_stmt 0 view .LVU213
 655 0160 0023     		movs	r3, #0
 656 0162 8360     		str	r3, [r0, #8]
 284:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 657              		.loc 1 284 5 is_stmt 1 view .LVU214
 284:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 658              		.loc 1 284 32 is_stmt 0 view .LVU215
 659 0164 8022     		movs	r2, #128
 660 0166 C260     		str	r2, [r0, #12]
 285:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 661              		.loc 1 285 5 is_stmt 1 view .LVU216
 285:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 662              		.loc 1 285 45 is_stmt 0 view .LVU217
 663 0168 0361     		str	r3, [r0, #16]
 286:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 664              		.loc 1 286 5 is_stmt 1 view .LVU218
 286:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 665              		.loc 1 286 42 is_stmt 0 view .LVU219
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 22


 666 016a 4361     		str	r3, [r0, #20]
 287:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 667              		.loc 1 287 5 is_stmt 1 view .LVU220
 287:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 668              		.loc 1 287 30 is_stmt 0 view .LVU221
 669 016c 8361     		str	r3, [r0, #24]
 288:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 670              		.loc 1 288 5 is_stmt 1 view .LVU222
 288:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 671              		.loc 1 288 34 is_stmt 0 view .LVU223
 672 016e C361     		str	r3, [r0, #28]
 289:Core/Src/stm32f1xx_hal_msp.c ****     {
 673              		.loc 1 289 5 is_stmt 1 view .LVU224
 289:Core/Src/stm32f1xx_hal_msp.c ****     {
 674              		.loc 1 289 9 is_stmt 0 view .LVU225
 675 0170 FFF7FEFF 		bl	HAL_DMA_Init
 676              	.LVL34:
 289:Core/Src/stm32f1xx_hal_msp.c ****     {
 677              		.loc 1 289 8 view .LVU226
 678 0174 70B9     		cbnz	r0, .L34
 679              	.L24:
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 680              		.loc 1 294 5 is_stmt 1 view .LVU227
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 681              		.loc 1 294 5 view .LVU228
 682 0176 424B     		ldr	r3, .L37+44
 683 0178 2363     		str	r3, [r4, #48]
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 684              		.loc 1 294 5 view .LVU229
 685 017a 5C62     		str	r4, [r3, #36]
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 686              		.loc 1 294 5 view .LVU230
 297:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 687              		.loc 1 297 5 view .LVU231
 688 017c 0022     		movs	r2, #0
 689 017e 0521     		movs	r1, #5
 690 0180 2620     		movs	r0, #38
 691 0182 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 692              	.LVL35:
 298:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 693              		.loc 1 298 5 view .LVU232
 694 0186 2620     		movs	r0, #38
 695 0188 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 696              	.LVL36:
 697 018c 4BE7     		b	.L17
 698              	.L33:
 275:Core/Src/stm32f1xx_hal_msp.c ****     }
 699              		.loc 1 275 7 view .LVU233
 700 018e FFF7FEFF 		bl	Error_Handler
 701              	.LVL37:
 702 0192 DDE7     		b	.L23
 703              	.L34:
 291:Core/Src/stm32f1xx_hal_msp.c ****     }
 704              		.loc 1 291 7 view .LVU234
 705 0194 FFF7FEFF 		bl	Error_Handler
 706              	.LVL38:
 707 0198 EDE7     		b	.L24
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 23


 708              	.LVL39:
 709              	.L30:
 309:Core/Src/stm32f1xx_hal_msp.c **** 
 710              		.loc 1 309 5 view .LVU235
 711              	.LBB11:
 309:Core/Src/stm32f1xx_hal_msp.c **** 
 712              		.loc 1 309 5 view .LVU236
 309:Core/Src/stm32f1xx_hal_msp.c **** 
 713              		.loc 1 309 5 view .LVU237
 714 019a 314B     		ldr	r3, .L37+12
 715 019c DA69     		ldr	r2, [r3, #28]
 716 019e 42F48022 		orr	r2, r2, #262144
 717 01a2 DA61     		str	r2, [r3, #28]
 309:Core/Src/stm32f1xx_hal_msp.c **** 
 718              		.loc 1 309 5 view .LVU238
 719 01a4 DA69     		ldr	r2, [r3, #28]
 720 01a6 02F48022 		and	r2, r2, #262144
 721 01aa 0492     		str	r2, [sp, #16]
 309:Core/Src/stm32f1xx_hal_msp.c **** 
 722              		.loc 1 309 5 view .LVU239
 723 01ac 049A     		ldr	r2, [sp, #16]
 724              	.LBE11:
 309:Core/Src/stm32f1xx_hal_msp.c **** 
 725              		.loc 1 309 5 view .LVU240
 311:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 726              		.loc 1 311 5 view .LVU241
 727              	.LBB12:
 311:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 728              		.loc 1 311 5 view .LVU242
 311:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 729              		.loc 1 311 5 view .LVU243
 730 01ae 9A69     		ldr	r2, [r3, #24]
 731 01b0 42F00802 		orr	r2, r2, #8
 732 01b4 9A61     		str	r2, [r3, #24]
 311:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 733              		.loc 1 311 5 view .LVU244
 734 01b6 9B69     		ldr	r3, [r3, #24]
 735 01b8 03F00803 		and	r3, r3, #8
 736 01bc 0593     		str	r3, [sp, #20]
 311:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 737              		.loc 1 311 5 view .LVU245
 738 01be 059B     		ldr	r3, [sp, #20]
 739              	.LBE12:
 311:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 740              		.loc 1 311 5 view .LVU246
 316:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 741              		.loc 1 316 5 view .LVU247
 316:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 742              		.loc 1 316 25 is_stmt 0 view .LVU248
 743 01c0 4FF48063 		mov	r3, #1024
 744 01c4 0693     		str	r3, [sp, #24]
 317:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 745              		.loc 1 317 5 is_stmt 1 view .LVU249
 317:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 746              		.loc 1 317 26 is_stmt 0 view .LVU250
 747 01c6 0223     		movs	r3, #2
 748 01c8 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 24


 318:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 749              		.loc 1 318 5 is_stmt 1 view .LVU251
 318:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 750              		.loc 1 318 27 is_stmt 0 view .LVU252
 751 01ca 0323     		movs	r3, #3
 752 01cc 0993     		str	r3, [sp, #36]
 319:Core/Src/stm32f1xx_hal_msp.c **** 
 753              		.loc 1 319 5 is_stmt 1 view .LVU253
 754 01ce 2E4E     		ldr	r6, .L37+52
 755 01d0 06A9     		add	r1, sp, #24
 756 01d2 3046     		mov	r0, r6
 757              	.LVL40:
 319:Core/Src/stm32f1xx_hal_msp.c **** 
 758              		.loc 1 319 5 is_stmt 0 view .LVU254
 759 01d4 FFF7FEFF 		bl	HAL_GPIO_Init
 760              	.LVL41:
 321:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 761              		.loc 1 321 5 is_stmt 1 view .LVU255
 321:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 762              		.loc 1 321 25 is_stmt 0 view .LVU256
 763 01d8 4FF40063 		mov	r3, #2048
 764 01dc 0693     		str	r3, [sp, #24]
 322:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 765              		.loc 1 322 5 is_stmt 1 view .LVU257
 322:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 766              		.loc 1 322 26 is_stmt 0 view .LVU258
 767 01de 0025     		movs	r5, #0
 768 01e0 0795     		str	r5, [sp, #28]
 323:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 769              		.loc 1 323 5 is_stmt 1 view .LVU259
 323:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 770              		.loc 1 323 26 is_stmt 0 view .LVU260
 771 01e2 0895     		str	r5, [sp, #32]
 324:Core/Src/stm32f1xx_hal_msp.c **** 
 772              		.loc 1 324 5 is_stmt 1 view .LVU261
 773 01e4 06A9     		add	r1, sp, #24
 774 01e6 3046     		mov	r0, r6
 775 01e8 FFF7FEFF 		bl	HAL_GPIO_Init
 776              	.LVL42:
 328:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 777              		.loc 1 328 5 view .LVU262
 328:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 778              		.loc 1 328 29 is_stmt 0 view .LVU263
 779 01ec 2748     		ldr	r0, .L37+56
 780 01ee 284B     		ldr	r3, .L37+60
 781 01f0 0360     		str	r3, [r0]
 329:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 782              		.loc 1 329 5 is_stmt 1 view .LVU264
 329:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 783              		.loc 1 329 35 is_stmt 0 view .LVU265
 784 01f2 4560     		str	r5, [r0, #4]
 330:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 785              		.loc 1 330 5 is_stmt 1 view .LVU266
 330:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 786              		.loc 1 330 35 is_stmt 0 view .LVU267
 787 01f4 8560     		str	r5, [r0, #8]
 331:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 25


 788              		.loc 1 331 5 is_stmt 1 view .LVU268
 331:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 789              		.loc 1 331 32 is_stmt 0 view .LVU269
 790 01f6 8023     		movs	r3, #128
 791 01f8 C360     		str	r3, [r0, #12]
 332:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 792              		.loc 1 332 5 is_stmt 1 view .LVU270
 332:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 793              		.loc 1 332 45 is_stmt 0 view .LVU271
 794 01fa 0561     		str	r5, [r0, #16]
 333:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 795              		.loc 1 333 5 is_stmt 1 view .LVU272
 333:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 796              		.loc 1 333 42 is_stmt 0 view .LVU273
 797 01fc 4561     		str	r5, [r0, #20]
 334:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 798              		.loc 1 334 5 is_stmt 1 view .LVU274
 334:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 799              		.loc 1 334 30 is_stmt 0 view .LVU275
 800 01fe 2023     		movs	r3, #32
 801 0200 8361     		str	r3, [r0, #24]
 335:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 802              		.loc 1 335 5 is_stmt 1 view .LVU276
 335:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 803              		.loc 1 335 34 is_stmt 0 view .LVU277
 804 0202 C561     		str	r5, [r0, #28]
 336:Core/Src/stm32f1xx_hal_msp.c ****     {
 805              		.loc 1 336 5 is_stmt 1 view .LVU278
 336:Core/Src/stm32f1xx_hal_msp.c ****     {
 806              		.loc 1 336 9 is_stmt 0 view .LVU279
 807 0204 FFF7FEFF 		bl	HAL_DMA_Init
 808              	.LVL43:
 336:Core/Src/stm32f1xx_hal_msp.c ****     {
 809              		.loc 1 336 8 view .LVU280
 810 0208 F0B9     		cbnz	r0, .L35
 811              	.L25:
 341:Core/Src/stm32f1xx_hal_msp.c **** 
 812              		.loc 1 341 5 is_stmt 1 view .LVU281
 341:Core/Src/stm32f1xx_hal_msp.c **** 
 813              		.loc 1 341 5 view .LVU282
 814 020a 204B     		ldr	r3, .L37+56
 815 020c 6363     		str	r3, [r4, #52]
 341:Core/Src/stm32f1xx_hal_msp.c **** 
 816              		.loc 1 341 5 view .LVU283
 817 020e 5C62     		str	r4, [r3, #36]
 341:Core/Src/stm32f1xx_hal_msp.c **** 
 818              		.loc 1 341 5 view .LVU284
 344:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 819              		.loc 1 344 5 view .LVU285
 344:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 820              		.loc 1 344 29 is_stmt 0 view .LVU286
 821 0210 2048     		ldr	r0, .L37+64
 822 0212 214B     		ldr	r3, .L37+68
 823 0214 0360     		str	r3, [r0]
 345:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 824              		.loc 1 345 5 is_stmt 1 view .LVU287
 345:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 26


 825              		.loc 1 345 35 is_stmt 0 view .LVU288
 826 0216 1023     		movs	r3, #16
 827 0218 4360     		str	r3, [r0, #4]
 346:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 828              		.loc 1 346 5 is_stmt 1 view .LVU289
 346:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 829              		.loc 1 346 35 is_stmt 0 view .LVU290
 830 021a 0023     		movs	r3, #0
 831 021c 8360     		str	r3, [r0, #8]
 347:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 832              		.loc 1 347 5 is_stmt 1 view .LVU291
 347:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 833              		.loc 1 347 32 is_stmt 0 view .LVU292
 834 021e 8022     		movs	r2, #128
 835 0220 C260     		str	r2, [r0, #12]
 348:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 836              		.loc 1 348 5 is_stmt 1 view .LVU293
 348:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 837              		.loc 1 348 45 is_stmt 0 view .LVU294
 838 0222 0361     		str	r3, [r0, #16]
 349:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 839              		.loc 1 349 5 is_stmt 1 view .LVU295
 349:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 840              		.loc 1 349 42 is_stmt 0 view .LVU296
 841 0224 4361     		str	r3, [r0, #20]
 350:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 842              		.loc 1 350 5 is_stmt 1 view .LVU297
 350:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 843              		.loc 1 350 30 is_stmt 0 view .LVU298
 844 0226 8361     		str	r3, [r0, #24]
 351:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 845              		.loc 1 351 5 is_stmt 1 view .LVU299
 351:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 846              		.loc 1 351 34 is_stmt 0 view .LVU300
 847 0228 C361     		str	r3, [r0, #28]
 352:Core/Src/stm32f1xx_hal_msp.c ****     {
 848              		.loc 1 352 5 is_stmt 1 view .LVU301
 352:Core/Src/stm32f1xx_hal_msp.c ****     {
 849              		.loc 1 352 9 is_stmt 0 view .LVU302
 850 022a FFF7FEFF 		bl	HAL_DMA_Init
 851              	.LVL44:
 352:Core/Src/stm32f1xx_hal_msp.c ****     {
 852              		.loc 1 352 8 view .LVU303
 853 022e 70B9     		cbnz	r0, .L36
 854              	.L26:
 357:Core/Src/stm32f1xx_hal_msp.c **** 
 855              		.loc 1 357 5 is_stmt 1 view .LVU304
 357:Core/Src/stm32f1xx_hal_msp.c **** 
 856              		.loc 1 357 5 view .LVU305
 857 0230 184B     		ldr	r3, .L37+64
 858 0232 2363     		str	r3, [r4, #48]
 357:Core/Src/stm32f1xx_hal_msp.c **** 
 859              		.loc 1 357 5 view .LVU306
 860 0234 5C62     		str	r4, [r3, #36]
 357:Core/Src/stm32f1xx_hal_msp.c **** 
 861              		.loc 1 357 5 view .LVU307
 360:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 27


 862              		.loc 1 360 5 view .LVU308
 863 0236 0022     		movs	r2, #0
 864 0238 0521     		movs	r1, #5
 865 023a 2720     		movs	r0, #39
 866 023c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 867              	.LVL45:
 361:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 868              		.loc 1 361 5 view .LVU309
 869 0240 2720     		movs	r0, #39
 870 0242 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 871              	.LVL46:
 872              		.loc 1 367 1 is_stmt 0 view .LVU310
 873 0246 EEE6     		b	.L17
 874              	.L35:
 338:Core/Src/stm32f1xx_hal_msp.c ****     }
 875              		.loc 1 338 7 is_stmt 1 view .LVU311
 876 0248 FFF7FEFF 		bl	Error_Handler
 877              	.LVL47:
 878 024c DDE7     		b	.L25
 879              	.L36:
 354:Core/Src/stm32f1xx_hal_msp.c ****     }
 880              		.loc 1 354 7 view .LVU312
 881 024e FFF7FEFF 		bl	Error_Handler
 882              	.LVL48:
 883 0252 EDE7     		b	.L26
 884              	.L38:
 885              		.align	2
 886              	.L37:
 887 0254 00380140 		.word	1073821696
 888 0258 00440040 		.word	1073759232
 889 025c 00480040 		.word	1073760256
 890 0260 00100240 		.word	1073876992
 891 0264 00080140 		.word	1073809408
 892 0268 00000000 		.word	hdma_usart1_rx
 893 026c 58000240 		.word	1073872984
 894 0270 00000000 		.word	hdma_usart1_tx
 895 0274 44000240 		.word	1073872964
 896 0278 00000000 		.word	hdma_usart2_rx
 897 027c 6C000240 		.word	1073873004
 898 0280 00000000 		.word	hdma_usart2_tx
 899 0284 80000240 		.word	1073873024
 900 0288 000C0140 		.word	1073810432
 901 028c 00000000 		.word	hdma_usart3_rx
 902 0290 30000240 		.word	1073872944
 903 0294 00000000 		.word	hdma_usart3_tx
 904 0298 1C000240 		.word	1073872924
 905              		.cfi_endproc
 906              	.LFE68:
 908              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 909              		.align	1
 910              		.global	HAL_UART_MspDeInit
 911              		.syntax unified
 912              		.thumb
 913              		.thumb_func
 914              		.fpu softvfp
 916              	HAL_UART_MspDeInit:
 917              	.LVL49:
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 28


 918              	.LFB69:
 368:Core/Src/stm32f1xx_hal_msp.c **** 
 369:Core/Src/stm32f1xx_hal_msp.c **** /**
 370:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 371:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 372:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 373:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 374:Core/Src/stm32f1xx_hal_msp.c **** */
 375:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 376:Core/Src/stm32f1xx_hal_msp.c **** {
 919              		.loc 1 376 1 view -0
 920              		.cfi_startproc
 921              		@ args = 0, pretend = 0, frame = 0
 922              		@ frame_needed = 0, uses_anonymous_args = 0
 923              		.loc 1 376 1 is_stmt 0 view .LVU314
 924 0000 10B5     		push	{r4, lr}
 925              	.LCFI11:
 926              		.cfi_def_cfa_offset 8
 927              		.cfi_offset 4, -8
 928              		.cfi_offset 14, -4
 929 0002 0446     		mov	r4, r0
 377:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 930              		.loc 1 377 3 is_stmt 1 view .LVU315
 931              		.loc 1 377 11 is_stmt 0 view .LVU316
 932 0004 0368     		ldr	r3, [r0]
 933              		.loc 1 377 5 view .LVU317
 934 0006 244A     		ldr	r2, .L47
 935 0008 9342     		cmp	r3, r2
 936 000a 06D0     		beq	.L44
 378:Core/Src/stm32f1xx_hal_msp.c ****   {
 379:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 380:Core/Src/stm32f1xx_hal_msp.c **** 
 381:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 382:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 383:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 384:Core/Src/stm32f1xx_hal_msp.c **** 
 385:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 386:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 387:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 388:Core/Src/stm32f1xx_hal_msp.c ****     */
 389:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 390:Core/Src/stm32f1xx_hal_msp.c **** 
 391:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA DeInit */
 392:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 393:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 394:Core/Src/stm32f1xx_hal_msp.c **** 
 395:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 396:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 397:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 398:Core/Src/stm32f1xx_hal_msp.c **** 
 399:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 400:Core/Src/stm32f1xx_hal_msp.c ****   }
 401:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 937              		.loc 1 401 8 is_stmt 1 view .LVU318
 938              		.loc 1 401 10 is_stmt 0 view .LVU319
 939 000c 234A     		ldr	r2, .L47+4
 940 000e 9342     		cmp	r3, r2
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 29


 941 0010 18D0     		beq	.L45
 402:Core/Src/stm32f1xx_hal_msp.c ****   {
 403:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 404:Core/Src/stm32f1xx_hal_msp.c **** 
 405:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 406:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 407:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 408:Core/Src/stm32f1xx_hal_msp.c **** 
 409:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 410:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 411:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 412:Core/Src/stm32f1xx_hal_msp.c ****     */
 413:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 414:Core/Src/stm32f1xx_hal_msp.c **** 
 415:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 DMA DeInit */
 416:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 417:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 418:Core/Src/stm32f1xx_hal_msp.c **** 
 419:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 420:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 421:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 422:Core/Src/stm32f1xx_hal_msp.c **** 
 423:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 424:Core/Src/stm32f1xx_hal_msp.c ****   }
 425:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART3)
 942              		.loc 1 425 8 is_stmt 1 view .LVU320
 943              		.loc 1 425 10 is_stmt 0 view .LVU321
 944 0012 234A     		ldr	r2, .L47+8
 945 0014 9342     		cmp	r3, r2
 946 0016 29D0     		beq	.L46
 947              	.LVL50:
 948              	.L39:
 426:Core/Src/stm32f1xx_hal_msp.c ****   {
 427:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 428:Core/Src/stm32f1xx_hal_msp.c **** 
 429:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 430:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 431:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 432:Core/Src/stm32f1xx_hal_msp.c **** 
 433:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 434:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> USART3_TX
 435:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> USART3_RX
 436:Core/Src/stm32f1xx_hal_msp.c ****     */
 437:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 438:Core/Src/stm32f1xx_hal_msp.c **** 
 439:Core/Src/stm32f1xx_hal_msp.c ****     /* USART3 DMA DeInit */
 440:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 441:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 442:Core/Src/stm32f1xx_hal_msp.c **** 
 443:Core/Src/stm32f1xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 444:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 445:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 446:Core/Src/stm32f1xx_hal_msp.c **** 
 447:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 448:Core/Src/stm32f1xx_hal_msp.c ****   }
 449:Core/Src/stm32f1xx_hal_msp.c **** 
 450:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 30


 949              		.loc 1 450 1 view .LVU322
 950 0018 10BD     		pop	{r4, pc}
 951              	.LVL51:
 952              	.L44:
 383:Core/Src/stm32f1xx_hal_msp.c **** 
 953              		.loc 1 383 5 is_stmt 1 view .LVU323
 954 001a 02F55842 		add	r2, r2, #55296
 955 001e 9369     		ldr	r3, [r2, #24]
 956 0020 23F48043 		bic	r3, r3, #16384
 957 0024 9361     		str	r3, [r2, #24]
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 958              		.loc 1 389 5 view .LVU324
 959 0026 4FF4C061 		mov	r1, #1536
 960 002a 1E48     		ldr	r0, .L47+12
 961              	.LVL52:
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 962              		.loc 1 389 5 is_stmt 0 view .LVU325
 963 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 964              	.LVL53:
 392:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 965              		.loc 1 392 5 is_stmt 1 view .LVU326
 966 0030 606B     		ldr	r0, [r4, #52]
 967 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 968              	.LVL54:
 393:Core/Src/stm32f1xx_hal_msp.c **** 
 969              		.loc 1 393 5 view .LVU327
 970 0036 206B     		ldr	r0, [r4, #48]
 971 0038 FFF7FEFF 		bl	HAL_DMA_DeInit
 972              	.LVL55:
 396:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 973              		.loc 1 396 5 view .LVU328
 974 003c 2520     		movs	r0, #37
 975 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 976              	.LVL56:
 977 0042 E9E7     		b	.L39
 978              	.LVL57:
 979              	.L45:
 407:Core/Src/stm32f1xx_hal_msp.c **** 
 980              		.loc 1 407 5 view .LVU329
 981 0044 02F5E632 		add	r2, r2, #117760
 982 0048 D369     		ldr	r3, [r2, #28]
 983 004a 23F40033 		bic	r3, r3, #131072
 984 004e D361     		str	r3, [r2, #28]
 413:Core/Src/stm32f1xx_hal_msp.c **** 
 985              		.loc 1 413 5 view .LVU330
 986 0050 0C21     		movs	r1, #12
 987 0052 1448     		ldr	r0, .L47+12
 988              	.LVL58:
 413:Core/Src/stm32f1xx_hal_msp.c **** 
 989              		.loc 1 413 5 is_stmt 0 view .LVU331
 990 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 991              	.LVL59:
 416:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 992              		.loc 1 416 5 is_stmt 1 view .LVU332
 993 0058 606B     		ldr	r0, [r4, #52]
 994 005a FFF7FEFF 		bl	HAL_DMA_DeInit
 995              	.LVL60:
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 31


 417:Core/Src/stm32f1xx_hal_msp.c **** 
 996              		.loc 1 417 5 view .LVU333
 997 005e 206B     		ldr	r0, [r4, #48]
 998 0060 FFF7FEFF 		bl	HAL_DMA_DeInit
 999              	.LVL61:
 420:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 1000              		.loc 1 420 5 view .LVU334
 1001 0064 2620     		movs	r0, #38
 1002 0066 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1003              	.LVL62:
 1004 006a D5E7     		b	.L39
 1005              	.LVL63:
 1006              	.L46:
 431:Core/Src/stm32f1xx_hal_msp.c **** 
 1007              		.loc 1 431 5 view .LVU335
 1008 006c 02F5E432 		add	r2, r2, #116736
 1009 0070 D369     		ldr	r3, [r2, #28]
 1010 0072 23F48023 		bic	r3, r3, #262144
 1011 0076 D361     		str	r3, [r2, #28]
 437:Core/Src/stm32f1xx_hal_msp.c **** 
 1012              		.loc 1 437 5 view .LVU336
 1013 0078 4FF44061 		mov	r1, #3072
 1014 007c 0A48     		ldr	r0, .L47+16
 1015              	.LVL64:
 437:Core/Src/stm32f1xx_hal_msp.c **** 
 1016              		.loc 1 437 5 is_stmt 0 view .LVU337
 1017 007e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1018              	.LVL65:
 440:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1019              		.loc 1 440 5 is_stmt 1 view .LVU338
 1020 0082 606B     		ldr	r0, [r4, #52]
 1021 0084 FFF7FEFF 		bl	HAL_DMA_DeInit
 1022              	.LVL66:
 441:Core/Src/stm32f1xx_hal_msp.c **** 
 1023              		.loc 1 441 5 view .LVU339
 1024 0088 206B     		ldr	r0, [r4, #48]
 1025 008a FFF7FEFF 		bl	HAL_DMA_DeInit
 1026              	.LVL67:
 444:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 1027              		.loc 1 444 5 view .LVU340
 1028 008e 2720     		movs	r0, #39
 1029 0090 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1030              	.LVL68:
 1031              		.loc 1 450 1 is_stmt 0 view .LVU341
 1032 0094 C0E7     		b	.L39
 1033              	.L48:
 1034 0096 00BF     		.align	2
 1035              	.L47:
 1036 0098 00380140 		.word	1073821696
 1037 009c 00440040 		.word	1073759232
 1038 00a0 00480040 		.word	1073760256
 1039 00a4 00080140 		.word	1073809408
 1040 00a8 000C0140 		.word	1073810432
 1041              		.cfi_endproc
 1042              	.LFE69:
 1044              		.text
 1045              	.Letext0:
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 32


 1046              		.file 2 "d:\\zkrj\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\machine\\
 1047              		.file 3 "d:\\zkrj\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\sys\\_std
 1048              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 1049              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1050              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1051              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1052              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1053              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1054              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1055              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 1056              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1057              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1058              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1059              		.file 15 "Core/Inc/main.h"
ARM GAS  C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s 			page 33


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:16     .text.HAL_MspInit:00000000 $t
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:97     .text.HAL_CAN_MspInit:00000000 $t
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:104    .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:230    .text.HAL_CAN_MspInit:00000080 $d
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:236    .text.HAL_CAN_MspDeInit:00000000 $t
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:243    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:290    .text.HAL_CAN_MspDeInit:00000028 $d
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:297    .text.HAL_UART_MspInit:00000000 $t
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:304    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:887    .text.HAL_UART_MspInit:00000254 $d
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:909    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:916    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\XieFang\AppData\Local\Temp\ccWNILAZ.s:1036   .text.HAL_UART_MspDeInit:00000098 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_DMA_Init
Error_Handler
hdma_usart1_rx
hdma_usart1_tx
hdma_usart2_rx
hdma_usart2_tx
hdma_usart3_rx
hdma_usart3_tx
HAL_DMA_DeInit
