// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_Filter2D116 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_dout,
        p_src_rows_V_empty_n,
        p_src_rows_V_read,
        p_src_cols_V_dout,
        p_src_cols_V_empty_n,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        p_kernel_val_0_V_0_dout,
        p_kernel_val_0_V_0_empty_n,
        p_kernel_val_0_V_0_read,
        p_kernel_val_0_V_1_dout,
        p_kernel_val_0_V_1_empty_n,
        p_kernel_val_0_V_1_read,
        p_kernel_val_0_V_2_dout,
        p_kernel_val_0_V_2_empty_n,
        p_kernel_val_0_V_2_read,
        p_kernel_val_1_V_0_dout,
        p_kernel_val_1_V_0_empty_n,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_1_dout,
        p_kernel_val_1_V_1_empty_n,
        p_kernel_val_1_V_1_read,
        p_kernel_val_1_V_2_dout,
        p_kernel_val_1_V_2_empty_n,
        p_kernel_val_1_V_2_read,
        p_kernel_val_2_V_0_dout,
        p_kernel_val_2_V_0_empty_n,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_1_dout,
        p_kernel_val_2_V_1_empty_n,
        p_kernel_val_2_V_1_read,
        p_kernel_val_2_V_2_dout,
        p_kernel_val_2_V_2_empty_n,
        p_kernel_val_2_V_2_read,
        anchor_x_V_dout,
        anchor_x_V_empty_n,
        anchor_x_V_read,
        anchor_y_V_dout,
        anchor_y_V_empty_n,
        anchor_y_V_read
);

parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st12_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_2 = 12'b10;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv8_FF = 8'b11111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_dout;
input   p_src_rows_V_empty_n;
output   p_src_rows_V_read;
input  [11:0] p_src_cols_V_dout;
input   p_src_cols_V_empty_n;
output   p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [7:0] p_kernel_val_0_V_0_dout;
input   p_kernel_val_0_V_0_empty_n;
output   p_kernel_val_0_V_0_read;
input  [7:0] p_kernel_val_0_V_1_dout;
input   p_kernel_val_0_V_1_empty_n;
output   p_kernel_val_0_V_1_read;
input  [7:0] p_kernel_val_0_V_2_dout;
input   p_kernel_val_0_V_2_empty_n;
output   p_kernel_val_0_V_2_read;
input  [7:0] p_kernel_val_1_V_0_dout;
input   p_kernel_val_1_V_0_empty_n;
output   p_kernel_val_1_V_0_read;
input  [7:0] p_kernel_val_1_V_1_dout;
input   p_kernel_val_1_V_1_empty_n;
output   p_kernel_val_1_V_1_read;
input  [7:0] p_kernel_val_1_V_2_dout;
input   p_kernel_val_1_V_2_empty_n;
output   p_kernel_val_1_V_2_read;
input  [7:0] p_kernel_val_2_V_0_dout;
input   p_kernel_val_2_V_0_empty_n;
output   p_kernel_val_2_V_0_read;
input  [7:0] p_kernel_val_2_V_1_dout;
input   p_kernel_val_2_V_1_empty_n;
output   p_kernel_val_2_V_1_read;
input  [7:0] p_kernel_val_2_V_2_dout;
input   p_kernel_val_2_V_2_empty_n;
output   p_kernel_val_2_V_2_read;
input  [0:0] anchor_x_V_dout;
input   anchor_x_V_empty_n;
output   anchor_x_V_read;
input  [0:0] anchor_y_V_dout;
input   anchor_y_V_empty_n;
output   anchor_y_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_rows_V_read;
reg p_src_cols_V_read;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg p_kernel_val_0_V_0_read;
reg p_kernel_val_0_V_1_read;
reg p_kernel_val_0_V_2_read;
reg p_kernel_val_1_V_0_read;
reg p_kernel_val_1_V_1_read;
reg p_kernel_val_1_V_2_read;
reg p_kernel_val_2_V_0_read;
reg p_kernel_val_2_V_1_read;
reg p_kernel_val_2_V_2_read;
reg anchor_x_V_read;
reg anchor_y_V_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_23;
reg    p_src_rows_V_blk_n;
reg    p_src_cols_V_blk_n;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_119;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg   [0:0] tmp_23_i_reg_2478;
reg   [0:0] brmerge_i_i_reg_2522;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg   [0:0] brmerge396_i_i_reg_2538;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter5;
reg    p_dst_data_stream_1_V_blk_n;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter6;
reg    p_dst_data_stream_2_V_blk_n;
reg    p_kernel_val_0_V_0_blk_n;
reg    p_kernel_val_0_V_1_blk_n;
reg    p_kernel_val_0_V_2_blk_n;
reg    p_kernel_val_1_V_0_blk_n;
reg    p_kernel_val_1_V_1_blk_n;
reg    p_kernel_val_1_V_2_blk_n;
reg    p_kernel_val_2_V_0_blk_n;
reg    p_kernel_val_2_V_1_blk_n;
reg    p_kernel_val_2_V_2_blk_n;
reg    anchor_x_V_blk_n;
reg    anchor_y_V_blk_n;
reg   [11:0] p_0153_0_i_i_reg_473;
reg   [7:0] col_buf_1_val_0_0_reg_507;
reg   [7:0] col_buf_2_val_0_0_reg_532;
reg   [7:0] src_kernel_win_0_val_1_0_reg_570;
reg   [7:0] src_kernel_win_1_val_1_0_reg_597;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_597_pp0_iter4;
reg    ap_sig_200;
reg    ap_sig_204;
reg    ap_sig_212;
reg   [7:0] src_kernel_win_2_val_1_0_reg_624;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_624_pp0_iter4;
reg   [7:0] p_kernel_val_0_V_0_read_reg_2137;
reg    ap_sig_250;
reg   [7:0] p_kernel_val_0_V_1_read_reg_2142;
reg   [7:0] p_kernel_val_0_V_2_read_reg_2147;
reg   [7:0] p_kernel_val_1_V_0_read_reg_2152;
reg   [7:0] p_kernel_val_1_V_1_read_reg_2157;
reg   [7:0] p_kernel_val_1_V_2_read_reg_2162;
reg   [7:0] p_kernel_val_2_V_0_read_reg_2167;
reg   [7:0] p_kernel_val_2_V_1_read_reg_2172;
reg   [7:0] p_kernel_val_2_V_2_read_reg_2177;
reg   [11:0] p_src_rows_V_read_reg_2182;
wire   [12:0] rows_cast_i_fu_638_p1;
reg   [12:0] rows_cast_i_reg_2188;
reg   [11:0] p_src_cols_V_read_reg_2193;
wire   [12:0] cols_cast_i_fu_642_p1;
reg   [12:0] cols_cast_i_reg_2199;
reg   [0:0] anchor_x_V_read_reg_2204;
reg   [0:0] anchor_y_V_read_reg_2210;
wire   [1:0] tmp_6_i_fu_646_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_288;
wire   [11:0] start_row_cast_i_cast_cast_fu_665_p3;
reg   [11:0] start_row_cast_i_cast_cast_reg_2365;
wire   [0:0] tmp_7_i_fu_652_p2;
wire   [11:0] start_col_cast_i_cast_cast_fu_679_p3;
reg   [11:0] start_col_cast_i_cast_cast_reg_2370;
wire   [12:0] heightloop_fu_686_p2;
reg   [12:0] heightloop_reg_2375;
wire   [12:0] widthloop_fu_691_p2;
reg   [12:0] widthloop_reg_2380;
wire  signed [15:0] OP2_V_2_0_i_fu_696_p1;
reg  signed [15:0] OP2_V_2_0_i_reg_2385;
wire  signed [15:0] OP2_V_2_0_1_i_fu_699_p1;
reg  signed [15:0] OP2_V_2_0_1_i_reg_2392;
wire  signed [15:0] OP2_V_2_0_2_i_fu_702_p1;
reg  signed [15:0] OP2_V_2_0_2_i_reg_2399;
wire  signed [15:0] OP2_V_2_1_i_fu_705_p1;
reg  signed [15:0] OP2_V_2_1_i_reg_2406;
wire  signed [15:0] OP2_V_2_1_1_i_fu_708_p1;
reg  signed [15:0] OP2_V_2_1_1_i_reg_2413;
wire  signed [15:0] OP2_V_2_1_2_i_fu_711_p1;
reg  signed [15:0] OP2_V_2_1_2_i_reg_2420;
wire  signed [15:0] OP2_V_2_2_i_fu_714_p1;
reg  signed [15:0] OP2_V_2_2_i_reg_2427;
wire  signed [15:0] OP2_V_2_2_1_i_fu_717_p1;
reg  signed [15:0] OP2_V_2_2_1_i_reg_2434;
wire  signed [15:0] OP2_V_2_2_2_i_fu_720_p1;
reg  signed [15:0] OP2_V_2_2_2_i_reg_2441;
wire   [0:0] tmp_19_i_fu_727_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_327;
wire   [11:0] i_V_fu_732_p2;
reg   [11:0] i_V_reg_2452;
wire   [0:0] tmp_20_i_fu_738_p2;
reg   [0:0] tmp_20_i_reg_2457;
wire   [0:0] tmp_21_i_fu_744_p2;
reg   [0:0] tmp_21_i_reg_2461;
wire   [0:0] tmp_22_i_fu_749_p2;
reg   [0:0] tmp_22_i_reg_2468;
wire   [0:0] rev_fu_759_p2;
reg   [0:0] rev_reg_2473;
wire   [0:0] tmp_23_i_fu_769_p2;
reg   [0:0] ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter3;
wire   [11:0] j_V_fu_774_p2;
wire   [0:0] tmp_24_i_fu_780_p2;
reg   [0:0] tmp_24_i_reg_2487;
reg   [0:0] ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2;
wire   [0:0] tmp_25_i_fu_785_p2;
reg   [0:0] tmp_25_i_reg_2500;
reg   [0:0] ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter3;
wire   [0:0] brmerge_i_i_fu_807_p2;
reg   [0:0] ap_reg_ppstg_brmerge_i_i_reg_2522_pp0_iter1;
reg   [10:0] k_buf_0_val_1_addr_reg_2526;
reg   [10:0] k_buf_0_val_0_addr_reg_2532;
reg   [10:0] ap_reg_ppstg_k_buf_0_val_0_addr_reg_2532_pp0_iter1;
wire   [0:0] brmerge396_i_i_fu_822_p2;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter1;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter2;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter3;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter4;
reg   [10:0] k_buf_1_val_1_addr_reg_2542;
reg   [10:0] k_buf_1_val_0_addr_reg_2548;
reg   [10:0] ap_reg_ppstg_k_buf_1_val_0_addr_reg_2548_pp0_iter1;
reg   [10:0] ap_reg_ppstg_k_buf_1_val_0_addr_reg_2548_pp0_iter2;
reg   [10:0] k_buf_2_val_1_addr_reg_2554;
reg   [10:0] k_buf_2_val_0_addr_reg_2560;
reg   [10:0] ap_reg_ppstg_k_buf_2_val_0_addr_reg_2560_pp0_iter1;
reg   [10:0] ap_reg_ppstg_k_buf_2_val_0_addr_reg_2560_pp0_iter2;
wire   [7:0] col_buf_val_0_0_2_1_i_fu_827_p3;
reg   [7:0] col_buf_val_0_0_2_1_i_reg_2571;
wire   [7:0] col_buf_val_0_0_1_1_i_fu_834_p3;
reg   [7:0] col_buf_val_0_0_1_1_i_reg_2577;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] col_buf_1_val_0_2_reg_2588;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] col_buf_1_val_0_1_reg_2593;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] col_buf_2_val_0_2_reg_2603;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] col_buf_2_val_0_1_reg_2608;
wire   [7:0] col_buf_val_1_0_2_1_i_fu_879_p3;
wire   [7:0] col_buf_val_1_0_1_1_i_fu_885_p3;
wire   [7:0] col_buf_1_val_0_0_1_fu_891_p3;
reg   [7:0] col_buf_1_val_0_0_1_reg_2625;
wire   [7:0] col_buf_val_2_0_2_1_i_fu_899_p3;
wire   [7:0] col_buf_val_2_0_1_1_i_fu_905_p3;
wire   [7:0] col_buf_2_val_0_0_1_fu_911_p3;
reg   [7:0] col_buf_2_val_0_0_1_reg_2643;
reg   [7:0] src_kernel_win_0_val_0_0_1_reg_2649;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2649_pp0_iter4;
wire   [7:0] p_src_kernel_win_0_val_2_2_i_fu_945_p3;
reg   [7:0] p_src_kernel_win_0_val_2_2_i_reg_2654;
wire   [7:0] p_src_kernel_win_0_val_1_2_i_fu_959_p3;
reg   [7:0] p_src_kernel_win_0_val_1_2_i_reg_2659;
wire   [7:0] p_src_kernel_win_0_val_1_1_i_fu_966_p3;
reg   [7:0] p_src_kernel_win_0_val_1_1_i_reg_2664;
wire   [7:0] p_src_kernel_win_0_val_0_1_i_fu_980_p3;
reg   [7:0] p_src_kernel_win_0_val_0_1_i_reg_2669;
wire   [15:0] p_Val2_8_0_0_1_i_fu_991_p2;
reg  signed [15:0] p_Val2_8_0_0_1_i_reg_2674;
wire   [15:0] p_Val2_8_0_0_2_i_fu_1000_p2;
reg  signed [15:0] p_Val2_8_0_0_2_i_reg_2679;
wire   [15:0] p_Val2_8_0_2_i_fu_1009_p2;
reg  signed [15:0] p_Val2_8_0_2_i_reg_2684;
wire   [7:0] p_src_kernel_win_1_val_2_2_i_fu_1050_p3;
reg   [7:0] p_src_kernel_win_1_val_2_2_i_reg_2689;
wire   [7:0] p_src_kernel_win_1_val_1_2_i_fu_1064_p3;
reg   [7:0] p_src_kernel_win_1_val_1_2_i_reg_2694;
wire   [7:0] p_src_kernel_win_1_val_1_1_i_fu_1071_p3;
reg   [7:0] p_src_kernel_win_1_val_1_1_i_reg_2699;
wire   [15:0] p_Val2_8_1_0_1_i_fu_1082_p2;
reg  signed [15:0] p_Val2_8_1_0_1_i_reg_2704;
wire   [15:0] p_Val2_8_1_0_2_i_fu_1091_p2;
reg  signed [15:0] p_Val2_8_1_0_2_i_reg_2709;
wire   [7:0] p_src_kernel_win_2_val_2_2_i_fu_1132_p3;
reg   [7:0] p_src_kernel_win_2_val_2_2_i_reg_2714;
wire   [7:0] p_src_kernel_win_2_val_1_2_i_fu_1146_p3;
reg   [7:0] p_src_kernel_win_2_val_1_2_i_reg_2719;
wire   [7:0] p_src_kernel_win_2_val_1_1_i_fu_1153_p3;
reg   [7:0] p_src_kernel_win_2_val_1_1_i_reg_2724;
wire   [15:0] p_Val2_8_2_0_1_i_fu_1164_p2;
reg  signed [15:0] p_Val2_8_2_0_1_i_reg_2729;
wire   [15:0] p_Val2_8_2_0_2_i_fu_1173_p2;
reg  signed [15:0] p_Val2_8_2_0_2_i_reg_2734;
wire  signed [18:0] grp_fu_2000_p3;
reg  signed [18:0] tmp12_reg_2739;
wire  signed [17:0] grp_fu_2094_p3;
reg  signed [17:0] tmp14_reg_2744;
reg   [7:0] src_kernel_win_1_val_0_0_1_reg_2749;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2749_pp0_iter5;
wire   [7:0] p_src_kernel_win_1_val_0_1_i_fu_1308_p3;
reg   [7:0] p_src_kernel_win_1_val_0_1_i_reg_2754;
wire   [15:0] p_Val2_8_1_2_i_fu_1350_p2;
reg  signed [15:0] p_Val2_8_1_2_i_reg_2759;
wire  signed [18:0] grp_fu_1993_p3;
reg  signed [18:0] tmp17_reg_2764;
reg   [7:0] src_kernel_win_2_val_0_0_1_reg_2769;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2769_pp0_iter5;
wire   [7:0] p_src_kernel_win_2_val_0_1_i_fu_1371_p3;
reg   [7:0] p_src_kernel_win_2_val_0_1_i_reg_2774;
wire   [15:0] p_Val2_8_2_2_i_fu_1413_p2;
reg  signed [15:0] p_Val2_8_2_2_i_reg_2779;
wire  signed [18:0] grp_fu_2035_p3;
reg  signed [18:0] tmp22_reg_2784;
reg   [0:0] signbit_reg_2789;
wire   [7:0] p_Val2_5_fu_1487_p2;
reg   [7:0] p_Val2_5_reg_2796;
wire   [0:0] carry_fu_1507_p2;
reg   [0:0] carry_reg_2802;
wire   [0:0] Range1_all_ones_fu_1522_p2;
reg   [0:0] Range1_all_ones_reg_2808;
wire   [0:0] Range1_all_zeros_fu_1528_p2;
reg   [0:0] Range1_all_zeros_reg_2814;
(* use_dsp48 = "no" *) wire   [18:0] p_Val2_11_1_2_1_i_fu_1550_p2;
reg  signed [18:0] p_Val2_11_1_2_1_i_reg_2819;
(* use_dsp48 = "no" *) wire   [18:0] p_Val2_11_2_2_1_i_fu_1571_p2;
reg  signed [18:0] p_Val2_11_2_2_1_i_reg_2824;
wire   [0:0] signbit_1_fu_1659_p3;
reg   [0:0] signbit_1_reg_2829;
wire   [7:0] p_Val2_8_fu_1693_p2;
reg   [7:0] p_Val2_8_reg_2835;
wire   [0:0] p_38_i_i_i1_fu_1748_p2;
reg   [0:0] p_38_i_i_i1_reg_2841;
wire   [0:0] p_39_demorgan_i_i_i1_fu_1754_p2;
reg   [0:0] p_39_demorgan_i_i_i1_reg_2847;
wire   [0:0] signbit_2_fu_1766_p3;
reg   [0:0] signbit_2_reg_2853;
wire   [7:0] p_Val2_17_fu_1800_p2;
reg   [7:0] p_Val2_17_reg_2859;
wire   [0:0] p_38_i_i_i2_fu_1855_p2;
reg   [0:0] p_38_i_i_i2_reg_2865;
wire   [0:0] p_39_demorgan_i_i_i2_fu_1861_p2;
reg   [0:0] p_39_demorgan_i_i_i2_reg_2871;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [7:0] k_buf_0_val_0_q0;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
reg   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [7:0] k_buf_0_val_1_q0;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
reg   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
reg   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
reg   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
reg   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
reg   [7:0] k_buf_2_val_1_d1;
reg   [1:0] tmp_5_i_reg_451;
reg   [11:0] p_0130_0_i_i_reg_462;
reg    ap_sig_cseq_ST_st12_fsm_4;
reg    ap_sig_630;
wire   [7:0] ap_reg_phiprechg_col_buf_0_val_0_0_reg_484pp0_it1;
reg   [7:0] ap_reg_phiprechg_col_buf_0_val_0_0_reg_484pp0_it2;
reg   [7:0] col_buf_0_val_0_0_phi_fu_487_p4;
wire   [7:0] ap_reg_phiprechg_p_0_6_i_i_reg_494pp0_it2;
reg   [7:0] p_0_6_i_i_phi_fu_497_p6;
wire   [7:0] col_buf_0_val_0_0_1_fu_860_p3;
wire   [7:0] ap_reg_phiprechg_col_buf_1_val_0_0_reg_507pp0_it1;
reg   [7:0] ap_reg_phiprechg_col_buf_1_val_0_0_reg_507pp0_it2;
reg   [7:0] col_buf_1_val_0_0_phi_fu_511_p4;
wire   [7:0] ap_reg_phiprechg_p_0_6_i_1_i_reg_519pp0_it2;
reg   [7:0] p_0_6_i_1_i_phi_fu_522_p6;
wire   [7:0] ap_reg_phiprechg_col_buf_2_val_0_0_reg_532pp0_it1;
reg   [7:0] ap_reg_phiprechg_col_buf_2_val_0_0_reg_532pp0_it2;
reg   [7:0] col_buf_2_val_0_0_phi_fu_536_p4;
wire   [7:0] ap_reg_phiprechg_p_0_6_i_2_i_reg_544pp0_it2;
reg   [7:0] p_0_6_i_2_i_phi_fu_547_p6;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_557pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_557pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_570pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_570pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_584pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_584pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_597pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_597pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_611pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_611pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_624pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_624pp0_it3;
wire   [63:0] tmp_63_0_i_fu_812_p1;
reg   [7:0] col_buf_2_val_0_0_2_fu_156;
reg   [7:0] src_kernel_win_0_val_0_1_fu_160;
reg   [7:0] src_kernel_win_0_val_0_2_fu_164;
reg   [7:0] src_kernel_win_0_val_1_1_fu_168;
reg   [7:0] src_kernel_win_0_val_1_2_fu_172;
reg   [7:0] src_kernel_win_0_val_2_1_fu_176;
reg   [7:0] src_kernel_win_0_val_2_2_fu_180;
wire   [7:0] p_src_kernel_win_0_val_2_1_i_fu_952_p3;
reg   [7:0] src_kernel_win_1_val_0_1_fu_184;
reg   [7:0] src_kernel_win_1_val_0_2_fu_188;
reg   [7:0] src_kernel_win_1_val_1_1_fu_192;
reg   [7:0] src_kernel_win_1_val_1_2_fu_196;
reg   [7:0] src_kernel_win_1_val_2_1_fu_200;
reg   [7:0] src_kernel_win_1_val_2_2_fu_204;
wire   [7:0] p_src_kernel_win_1_val_2_1_i_fu_1057_p3;
reg   [7:0] src_kernel_win_2_val_0_1_fu_208;
reg   [7:0] src_kernel_win_2_val_0_2_fu_212;
reg   [7:0] src_kernel_win_2_val_1_1_fu_216;
reg   [7:0] src_kernel_win_2_val_1_2_fu_220;
reg   [7:0] src_kernel_win_2_val_2_1_fu_224;
reg   [7:0] src_kernel_win_2_val_2_2_fu_228;
wire   [7:0] p_src_kernel_win_2_val_2_1_i_fu_1139_p3;
reg   [7:0] src_kernel_win_0_val_0_0_fu_232;
wire   [7:0] col_buf_val_0_0_0_3_i_fu_848_p3;
reg   [7:0] src_kernel_win_1_val_0_0_fu_236;
wire   [7:0] col_buf_val_1_0_0_3_i_fu_1017_p3;
reg   [7:0] src_kernel_win_2_val_0_0_fu_240;
wire   [7:0] col_buf_val_2_0_0_3_i_fu_1099_p3;
wire   [12:0] start_row_cast_i_cast1_cast_fu_658_p3;
wire   [12:0] start_col_cast_i_cast1_cast_fu_672_p3;
wire   [12:0] tmp_18_cast_i_cast_fu_723_p1;
wire   [0:0] ult_fu_754_p2;
wire   [12:0] col_assign_cast_i_cast_fu_765_p1;
wire   [0:0] ult1_fu_796_p2;
wire   [0:0] rev1_fu_801_p2;
wire   [0:0] tmp_26_i_fu_791_p2;
wire   [7:0] p_Val2_8_0_0_1_i_fu_991_p0;
wire  signed [7:0] p_Val2_8_0_0_1_i_fu_991_p1;
wire   [7:0] p_Val2_8_0_0_2_i_fu_1000_p0;
wire  signed [7:0] p_Val2_8_0_0_2_i_fu_1000_p1;
wire   [7:0] p_src_kernel_win_0_val_0_2_i_fu_973_p3;
wire   [7:0] p_Val2_8_0_2_i_fu_1009_p0;
wire  signed [7:0] p_Val2_8_0_2_i_fu_1009_p1;
wire   [7:0] p_Val2_8_1_0_1_i_fu_1082_p0;
wire  signed [7:0] p_Val2_8_1_0_1_i_fu_1082_p1;
wire   [7:0] p_Val2_8_1_0_2_i_fu_1091_p0;
wire  signed [7:0] p_Val2_8_1_0_2_i_fu_1091_p1;
wire   [7:0] p_Val2_8_2_0_1_i_fu_1164_p0;
wire  signed [7:0] p_Val2_8_2_0_1_i_fu_1164_p1;
wire   [7:0] p_Val2_8_2_0_2_i_fu_1173_p0;
wire  signed [7:0] p_Val2_8_2_0_2_i_fu_1173_p1;
wire  signed [16:0] grp_fu_2086_p3;
wire  signed [16:0] grp_fu_2007_p3;
wire  signed [17:0] tmp54_cast_fu_1263_p1;
wire  signed [17:0] p_Val2_11_0_0_1_cast_i_fu_1254_p1;
wire  signed [17:0] p_Val2_11_0_1_i_fu_1266_p2;
wire  signed [16:0] grp_fu_2078_p3;
wire  signed [16:0] grp_fu_2058_p3;
wire  signed [16:0] grp_fu_2129_p3;
wire  signed [17:0] tmp58_cast_fu_1330_p1;
wire  signed [17:0] p_Val2_11_1_0_1_cast_i_fu_1321_p1;
wire  signed [17:0] p_Val2_11_1_1_i_fu_1333_p2;
wire   [7:0] p_src_kernel_win_1_val_0_2_i_fu_1301_p3;
wire   [7:0] p_Val2_8_1_2_i_fu_1350_p0;
wire  signed [7:0] p_Val2_8_1_2_i_fu_1350_p1;
wire  signed [16:0] grp_fu_2042_p3;
wire  signed [16:0] grp_fu_1985_p3;
wire  signed [17:0] tmp62_cast_fu_1393_p1;
wire  signed [17:0] p_Val2_11_2_0_1_cast_i_fu_1384_p1;
wire  signed [17:0] p_Val2_11_2_1_i_fu_1396_p2;
wire   [7:0] p_src_kernel_win_2_val_0_2_i_fu_1364_p3;
wire   [7:0] p_Val2_8_2_2_i_fu_1413_p0;
wire  signed [7:0] p_Val2_8_2_2_i_fu_1413_p1;
wire  signed [18:0] tmp56_cast_fu_1438_p1;
(* use_dsp48 = "no" *) wire  signed [18:0] p_Val2_11_0_2_1_i_fu_1441_p2;
wire  signed [19:0] grp_fu_2023_p3;
wire   [0:0] tmp_27_fu_1469_p3;
wire   [7:0] p_Val2_4_fu_1460_p4;
wire   [7:0] tmp_1_i_i_fu_1476_p1;
wire   [0:0] tmp_29_fu_1493_p3;
wire   [0:0] tmp_28_fu_1480_p3;
wire   [0:0] tmp_2_i_i_fu_1501_p2;
wire   [7:0] p_Result_8_i_i_fu_1513_p4;
wire  signed [16:0] grp_fu_2113_p3;
wire  signed [17:0] grp_fu_2015_p3;
wire  signed [18:0] tmp60_cast_fu_1547_p1;
wire  signed [16:0] grp_fu_2121_p3;
wire  signed [17:0] grp_fu_2050_p3;
wire  signed [18:0] tmp64_cast_fu_1568_p1;
wire   [0:0] p_38_i_i_i_fu_1581_p2;
wire   [0:0] tmp_3_i_i_fu_1585_p2;
wire   [0:0] deleted_zeros_fu_1576_p3;
wire   [0:0] signbit_not_i_fu_1601_p2;
wire   [0:0] p_39_demorgan_i_i_i_fu_1596_p2;
wire   [0:0] neg_src_not_i_i_fu_1606_p2;
wire   [0:0] p_39_demorgan_i_not_i_i_fu_1618_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_1612_p2;
wire   [0:0] neg_src_5_fu_1591_p2;
wire   [0:0] brmerge_i_i1_fu_1624_p2;
wire   [7:0] p_mux_i_i_fu_1630_p3;
wire   [7:0] p_i_i_fu_1637_p3;
wire  signed [19:0] grp_fu_2101_p3;
wire   [0:0] tmp_33_fu_1675_p3;
wire   [7:0] p_Val2_7_fu_1666_p4;
wire   [7:0] tmp_1_i_i6_fu_1682_p1;
wire   [0:0] tmp_35_fu_1699_p3;
wire   [0:0] tmp_34_fu_1686_p3;
wire   [0:0] tmp_2_i_i1_fu_1707_p2;
wire   [7:0] p_Result_8_i_i1_fu_1719_p4;
wire   [0:0] carry_1_fu_1713_p2;
wire   [0:0] Range1_all_ones_1_fu_1728_p2;
wire   [0:0] Range1_all_zeros_1_fu_1734_p2;
wire   [0:0] deleted_zeros_1_fu_1740_p3;
wire  signed [19:0] grp_fu_2066_p3;
wire   [0:0] tmp_39_fu_1782_p3;
wire   [7:0] p_Val2_15_fu_1773_p4;
wire   [7:0] tmp_1_i_i1_fu_1789_p1;
wire   [0:0] tmp_41_fu_1806_p3;
wire   [0:0] tmp_40_fu_1793_p3;
wire   [0:0] tmp_2_i_i2_fu_1814_p2;
wire   [7:0] p_Result_8_i_i2_fu_1826_p4;
wire   [0:0] carry_2_fu_1820_p2;
wire   [0:0] Range1_all_ones_2_fu_1835_p2;
wire   [0:0] Range1_all_zeros_2_fu_1841_p2;
wire   [0:0] deleted_zeros_2_fu_1847_p3;
wire   [0:0] tmp_3_i_i1_fu_1867_p2;
wire   [0:0] signbit_not_i1_fu_1877_p2;
wire   [0:0] neg_src_not_i_i1_fu_1882_p2;
wire   [0:0] p_39_demorgan_i_not_i_i1_fu_1892_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_1887_p2;
wire   [0:0] neg_src_6_fu_1872_p2;
wire   [0:0] brmerge_i_i2_fu_1897_p2;
wire   [7:0] p_mux_i_i1_fu_1903_p3;
wire   [7:0] p_i_i1_fu_1910_p3;
wire   [0:0] tmp_3_i_i2_fu_1926_p2;
wire   [0:0] signbit_not_i2_fu_1936_p2;
wire   [0:0] neg_src_not_i_i2_fu_1941_p2;
wire   [0:0] p_39_demorgan_i_not_i_i2_fu_1951_p2;
wire   [0:0] brmerge_i_i_not_i_i2_fu_1946_p2;
wire   [0:0] neg_src_fu_1931_p2;
wire   [0:0] brmerge_i_i3_fu_1956_p2;
wire   [7:0] p_mux_i_i2_fu_1962_p3;
wire   [7:0] p_i_i2_fu_1969_p3;
wire   [7:0] grp_fu_1985_p0;
wire  signed [7:0] grp_fu_1985_p1;
wire   [7:0] grp_fu_1993_p0;
wire  signed [7:0] grp_fu_1993_p1;
wire   [7:0] grp_fu_2000_p0;
wire  signed [7:0] grp_fu_2000_p1;
wire   [7:0] grp_fu_2007_p0;
wire  signed [7:0] grp_fu_2007_p1;
wire   [7:0] grp_fu_2015_p0;
wire  signed [7:0] grp_fu_2015_p1;
wire   [7:0] grp_fu_2023_p0;
wire  signed [7:0] grp_fu_2023_p1;
wire   [7:0] grp_fu_2035_p0;
wire  signed [7:0] grp_fu_2035_p1;
wire   [7:0] grp_fu_2042_p0;
wire  signed [7:0] grp_fu_2042_p1;
wire   [7:0] grp_fu_2050_p0;
wire  signed [7:0] grp_fu_2050_p1;
wire   [7:0] grp_fu_2058_p0;
wire  signed [7:0] grp_fu_2058_p1;
wire   [7:0] grp_fu_2066_p0;
wire  signed [7:0] grp_fu_2066_p1;
wire   [7:0] grp_fu_2078_p0;
wire  signed [7:0] grp_fu_2078_p1;
wire   [7:0] grp_fu_2086_p0;
wire  signed [7:0] grp_fu_2086_p1;
wire   [7:0] grp_fu_2094_p0;
wire  signed [7:0] grp_fu_2094_p1;
wire   [7:0] grp_fu_2101_p0;
wire  signed [7:0] grp_fu_2101_p1;
wire   [7:0] grp_fu_2113_p0;
wire  signed [7:0] grp_fu_2113_p1;
wire   [7:0] grp_fu_2121_p0;
wire  signed [7:0] grp_fu_2121_p1;
wire   [7:0] grp_fu_2129_p0;
wire  signed [7:0] grp_fu_2129_p1;
reg   [4:0] ap_NS_fsm;
wire   [15:0] grp_fu_1985_p00;
wire   [15:0] grp_fu_1993_p00;
wire   [15:0] grp_fu_2000_p00;
wire   [15:0] grp_fu_2007_p00;
wire   [15:0] grp_fu_2015_p00;
wire   [15:0] grp_fu_2023_p00;
wire   [15:0] grp_fu_2035_p00;
wire   [15:0] grp_fu_2042_p00;
wire   [15:0] grp_fu_2050_p00;
wire   [15:0] grp_fu_2058_p00;
wire   [15:0] grp_fu_2066_p00;
wire   [15:0] grp_fu_2078_p00;
wire   [15:0] grp_fu_2086_p00;
wire   [15:0] grp_fu_2094_p00;
wire   [15:0] grp_fu_2101_p00;
wire   [15:0] grp_fu_2113_p00;
wire   [15:0] grp_fu_2121_p00;
wire   [15:0] grp_fu_2129_p00;
wire   [15:0] p_Val2_8_0_0_1_i_fu_991_p00;
wire   [15:0] p_Val2_8_0_0_2_i_fu_1000_p00;
wire   [15:0] p_Val2_8_0_2_i_fu_1009_p00;
wire   [15:0] p_Val2_8_1_0_1_i_fu_1082_p00;
wire   [15:0] p_Val2_8_1_0_2_i_fu_1091_p00;
wire   [15:0] p_Val2_8_1_2_i_fu_1350_p00;
wire   [15:0] p_Val2_8_2_0_1_i_fu_1164_p00;
wire   [15:0] p_Val2_8_2_0_2_i_fu_1173_p00;
wire   [15:0] p_Val2_8_2_2_i_fu_1413_p00;
reg    ap_sig_145;
reg    ap_sig_420;
reg    ap_sig_643;
reg    ap_sig_637;
reg    ap_sig_793;
reg    ap_sig_1798;
reg    ap_sig_808;
reg    ap_sig_1802;
reg    ap_sig_1804;
reg    ap_sig_720;
reg    ap_sig_1807;
reg    ap_sig_1809;
reg    ap_sig_725;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
end

filter_Filter2D116_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_0_address0),
    .ce0(k_buf_0_val_0_ce0),
    .q0(k_buf_0_val_0_q0),
    .address1(ap_reg_ppstg_k_buf_0_val_0_addr_reg_2532_pp0_iter1),
    .ce1(k_buf_0_val_0_ce1),
    .we1(k_buf_0_val_0_we1),
    .d1(k_buf_0_val_0_d1)
);

filter_Filter2D116_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_1_address0),
    .ce0(k_buf_0_val_1_ce0),
    .q0(k_buf_0_val_1_q0),
    .address1(k_buf_0_val_1_addr_reg_2526),
    .ce1(k_buf_0_val_1_ce1),
    .we1(k_buf_0_val_1_we1),
    .d1(k_buf_0_val_1_d1)
);

filter_Filter2D116_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_0_address0),
    .ce0(k_buf_1_val_0_ce0),
    .q0(k_buf_1_val_0_q0),
    .address1(ap_reg_ppstg_k_buf_1_val_0_addr_reg_2548_pp0_iter2),
    .ce1(k_buf_1_val_0_ce1),
    .we1(k_buf_1_val_0_we1),
    .d1(k_buf_1_val_0_d1)
);

filter_Filter2D116_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_1_address0),
    .ce0(k_buf_1_val_1_ce0),
    .q0(k_buf_1_val_1_q0),
    .address1(k_buf_1_val_1_addr_reg_2542),
    .ce1(k_buf_1_val_1_ce1),
    .we1(k_buf_1_val_1_we1),
    .d1(k_buf_1_val_1_d1)
);

filter_Filter2D116_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_0_address0),
    .ce0(k_buf_2_val_0_ce0),
    .q0(k_buf_2_val_0_q0),
    .address1(ap_reg_ppstg_k_buf_2_val_0_addr_reg_2560_pp0_iter2),
    .ce1(k_buf_2_val_0_ce1),
    .we1(k_buf_2_val_0_we1),
    .d1(k_buf_2_val_0_d1)
);

filter_Filter2D116_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_1_address0),
    .ce0(k_buf_2_val_1_ce0),
    .q0(k_buf_2_val_1_q0),
    .address1(k_buf_2_val_1_addr_reg_2554),
    .ce1(k_buf_2_val_1_ce1),
    .we1(k_buf_2_val_1_we1),
    .d1(k_buf_2_val_1_d1)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U65(
    .din0(grp_fu_1985_p0),
    .din1(grp_fu_1985_p1),
    .din2(p_Val2_8_2_0_2_i_reg_2734),
    .dout(grp_fu_1985_p3)
);

filter_mac_muladd_8ns_8s_18s_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_8s_18s_19_1_U66(
    .din0(grp_fu_1993_p0),
    .din1(grp_fu_1993_p1),
    .din2(p_Val2_11_1_1_i_fu_1333_p2),
    .dout(grp_fu_1993_p3)
);

filter_mac_muladd_8ns_8s_18s_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_8s_18s_19_1_U67(
    .din0(grp_fu_2000_p0),
    .din1(grp_fu_2000_p1),
    .din2(p_Val2_11_0_1_i_fu_1266_p2),
    .dout(grp_fu_2000_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U68(
    .din0(grp_fu_2007_p0),
    .din1(grp_fu_2007_p1),
    .din2(p_Val2_8_0_0_2_i_reg_2679),
    .dout(grp_fu_2007_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U69(
    .din0(grp_fu_2015_p0),
    .din1(grp_fu_2015_p1),
    .din2(grp_fu_2113_p3),
    .dout(grp_fu_2015_p3)
);

filter_mac_muladd_8ns_8s_19s_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_8s_19s_20_1_U70(
    .din0(grp_fu_2023_p0),
    .din1(grp_fu_2023_p1),
    .din2(p_Val2_11_0_2_1_i_fu_1441_p2),
    .dout(grp_fu_2023_p3)
);

filter_mac_muladd_8ns_8s_18s_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_8s_18s_19_1_U71(
    .din0(grp_fu_2035_p0),
    .din1(grp_fu_2035_p1),
    .din2(p_Val2_11_2_1_i_fu_1396_p2),
    .dout(grp_fu_2035_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U72(
    .din0(grp_fu_2042_p0),
    .din1(grp_fu_2042_p1),
    .din2(p_Val2_8_2_0_1_i_reg_2729),
    .dout(grp_fu_2042_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U73(
    .din0(grp_fu_2050_p0),
    .din1(grp_fu_2050_p1),
    .din2(grp_fu_2121_p3),
    .dout(grp_fu_2050_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U74(
    .din0(grp_fu_2058_p0),
    .din1(grp_fu_2058_p1),
    .din2(p_Val2_8_1_0_1_i_reg_2704),
    .dout(grp_fu_2058_p3)
);

filter_mac_muladd_8ns_8s_19s_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_8s_19s_20_1_U75(
    .din0(grp_fu_2066_p0),
    .din1(grp_fu_2066_p1),
    .din2(p_Val2_11_2_2_1_i_reg_2824),
    .dout(grp_fu_2066_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U76(
    .din0(grp_fu_2078_p0),
    .din1(grp_fu_2078_p1),
    .din2(p_Val2_8_0_2_i_reg_2684),
    .dout(grp_fu_2078_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U77(
    .din0(grp_fu_2086_p0),
    .din1(grp_fu_2086_p1),
    .din2(p_Val2_8_0_0_1_i_reg_2674),
    .dout(grp_fu_2086_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U78(
    .din0(grp_fu_2094_p0),
    .din1(grp_fu_2094_p1),
    .din2(grp_fu_2078_p3),
    .dout(grp_fu_2094_p3)
);

filter_mac_muladd_8ns_8s_19s_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_8s_19s_20_1_U79(
    .din0(grp_fu_2101_p0),
    .din1(grp_fu_2101_p1),
    .din2(p_Val2_11_1_2_1_i_reg_2819),
    .dout(grp_fu_2101_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U80(
    .din0(grp_fu_2113_p0),
    .din1(grp_fu_2113_p1),
    .din2(p_Val2_8_1_2_i_reg_2759),
    .dout(grp_fu_2113_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U81(
    .din0(grp_fu_2121_p0),
    .din1(grp_fu_2121_p1),
    .din2(p_Val2_8_2_2_i_reg_2779),
    .dout(grp_fu_2121_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U82(
    .din0(grp_fu_2129_p0),
    .din1(grp_fu_2129_p1),
    .din2(p_Val2_8_1_0_2_i_reg_2709),
    .dout(grp_fu_2129_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_19_i_fu_727_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_23_i_fu_769_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_19_i_fu_727_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_19_i_fu_727_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212))) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_19_i_fu_727_p2))) begin
            ap_reg_ppiten_pp0_it7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_420) begin
        if (ap_sig_145) begin
            ap_reg_phiprechg_col_buf_0_val_0_0_reg_484pp0_it2 <= p_src_data_stream_0_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_col_buf_0_val_0_0_reg_484pp0_it2 <= ap_reg_phiprechg_col_buf_0_val_0_0_reg_484pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_420) begin
        if (ap_sig_145) begin
            ap_reg_phiprechg_col_buf_1_val_0_0_reg_507pp0_it2 <= p_src_data_stream_1_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_col_buf_1_val_0_0_reg_507pp0_it2 <= ap_reg_phiprechg_col_buf_1_val_0_0_reg_507pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_420) begin
        if (ap_sig_145) begin
            ap_reg_phiprechg_col_buf_2_val_0_0_reg_532pp0_it2 <= p_src_data_stream_2_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_col_buf_2_val_0_0_reg_532pp0_it2 <= ap_reg_phiprechg_col_buf_2_val_0_0_reg_532pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_570pp0_it3 <= col_buf_val_0_0_1_1_i_reg_2577;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_570pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_570pp0_it3 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_570pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_557pp0_it3 <= col_buf_val_0_0_2_1_i_reg_2571;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_557pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_557pp0_it3 <= ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_557pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_597pp0_it3 <= col_buf_val_1_0_1_1_i_fu_885_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_597pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_597pp0_it3 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_597pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_584pp0_it3 <= col_buf_val_1_0_2_1_i_fu_879_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_584pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_584pp0_it3 <= ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_584pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_624pp0_it3 <= col_buf_val_2_0_1_1_i_fu_905_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_624pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_624pp0_it3 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_624pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_611pp0_it3 <= col_buf_val_2_0_2_1_i_fu_899_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_611pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_611pp0_it3 <= ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_611pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_637) begin
        if (ap_sig_643) begin
            col_buf_1_val_0_0_reg_507 <= p_0_6_i_i_phi_fu_497_p6;
        end else if ((1'b1 == 1'b1)) begin
            col_buf_1_val_0_0_reg_507 <= ap_reg_phiprechg_col_buf_1_val_0_0_reg_507pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_637) begin
        if (ap_sig_643) begin
            col_buf_2_val_0_0_reg_532 <= p_0_6_i_1_i_phi_fu_522_p6;
        end else if ((1'b1 == 1'b1)) begin
            col_buf_2_val_0_0_reg_532 <= ap_reg_phiprechg_col_buf_2_val_0_0_reg_532pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_4)) begin
        p_0130_0_i_i_reg_462 <= i_V_reg_2452;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_7_i_fu_652_p2))) begin
        p_0130_0_i_i_reg_462 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_23_i_fu_769_p2))) begin
        p_0153_0_i_i_reg_473 <= j_V_fu_774_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_19_i_fu_727_p2))) begin
        p_0153_0_i_i_reg_473 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_720) begin
        if (ap_sig_1804) begin
            src_kernel_win_0_val_0_0_fu_232 <= col_buf_0_val_0_0_phi_fu_487_p4;
        end else if (ap_sig_1802) begin
            src_kernel_win_0_val_0_0_fu_232 <= col_buf_0_val_0_0_1_fu_860_p3;
        end else if ((1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1)) begin
            src_kernel_win_0_val_0_0_fu_232 <= col_buf_val_0_0_0_3_i_fu_848_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_725) begin
        if (ap_sig_1809) begin
            src_kernel_win_1_val_0_0_fu_236 <= col_buf_1_val_0_0_reg_507;
        end else if (ap_sig_1807) begin
            src_kernel_win_1_val_0_0_fu_236 <= col_buf_1_val_0_0_1_reg_2625;
        end else if ((1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2)) begin
            src_kernel_win_1_val_0_0_fu_236 <= col_buf_val_1_0_0_3_i_fu_1017_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_725) begin
        if (ap_sig_1809) begin
            src_kernel_win_2_val_0_0_fu_240 <= col_buf_2_val_0_0_reg_532;
        end else if (ap_sig_1807) begin
            src_kernel_win_2_val_0_0_fu_240 <= col_buf_2_val_0_0_1_reg_2643;
        end else if ((1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2)) begin
            src_kernel_win_2_val_0_0_fu_240 <= col_buf_val_2_0_0_3_i_fu_1099_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        tmp_5_i_reg_451 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_7_i_fu_652_p2))) begin
        tmp_5_i_reg_451 <= tmp_6_i_fu_646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_7_i_fu_652_p2))) begin
        OP2_V_2_0_1_i_reg_2392 <= OP2_V_2_0_1_i_fu_699_p1;
        OP2_V_2_0_2_i_reg_2399 <= OP2_V_2_0_2_i_fu_702_p1;
        OP2_V_2_0_i_reg_2385 <= OP2_V_2_0_i_fu_696_p1;
        OP2_V_2_1_1_i_reg_2413 <= OP2_V_2_1_1_i_fu_708_p1;
        OP2_V_2_1_2_i_reg_2420 <= OP2_V_2_1_2_i_fu_711_p1;
        OP2_V_2_1_i_reg_2406 <= OP2_V_2_1_i_fu_705_p1;
        OP2_V_2_2_1_i_reg_2434 <= OP2_V_2_2_1_i_fu_717_p1;
        OP2_V_2_2_2_i_reg_2441 <= OP2_V_2_2_2_i_fu_720_p1;
        OP2_V_2_2_i_reg_2427 <= OP2_V_2_2_i_fu_714_p1;
        heightloop_reg_2375 <= heightloop_fu_686_p2;
        start_col_cast_i_cast_cast_reg_2370[1 : 0] <= start_col_cast_i_cast_cast_fu_679_p3[1 : 0];
        start_row_cast_i_cast_cast_reg_2365[1 : 0] <= start_row_cast_i_cast_cast_fu_665_p3[1 : 0];
        widthloop_reg_2380 <= widthloop_fu_691_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter4))) begin
        Range1_all_ones_reg_2808 <= Range1_all_ones_fu_1522_p2;
        Range1_all_zeros_reg_2814 <= Range1_all_zeros_fu_1528_p2;
        carry_reg_2802 <= carry_fu_1507_p2;
        p_Val2_11_1_2_1_i_reg_2819 <= p_Val2_11_1_2_1_i_fu_1550_p2;
        p_Val2_11_2_2_1_i_reg_2824 <= p_Val2_11_2_2_1_i_fu_1571_p2;
        p_Val2_5_reg_2796 <= p_Val2_5_fu_1487_p2;
        signbit_reg_2789 <= grp_fu_2023_p3[ap_const_lv32_13];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        anchor_x_V_read_reg_2204 <= anchor_x_V_dout;
        anchor_y_V_read_reg_2210 <= anchor_y_V_dout;
        cols_cast_i_reg_2199[11 : 0] <= cols_cast_i_fu_642_p1[11 : 0];
        p_kernel_val_0_V_0_read_reg_2137 <= p_kernel_val_0_V_0_dout;
        p_kernel_val_0_V_1_read_reg_2142 <= p_kernel_val_0_V_1_dout;
        p_kernel_val_0_V_2_read_reg_2147 <= p_kernel_val_0_V_2_dout;
        p_kernel_val_1_V_0_read_reg_2152 <= p_kernel_val_1_V_0_dout;
        p_kernel_val_1_V_1_read_reg_2157 <= p_kernel_val_1_V_1_dout;
        p_kernel_val_1_V_2_read_reg_2162 <= p_kernel_val_1_V_2_dout;
        p_kernel_val_2_V_0_read_reg_2167 <= p_kernel_val_2_V_0_dout;
        p_kernel_val_2_V_1_read_reg_2172 <= p_kernel_val_2_V_1_dout;
        p_kernel_val_2_V_2_read_reg_2177 <= p_kernel_val_2_V_2_dout;
        p_src_cols_V_read_reg_2193 <= p_src_cols_V_dout;
        p_src_rows_V_read_reg_2182 <= p_src_rows_V_dout;
        rows_cast_i_reg_2188[11 : 0] <= rows_cast_i_fu_638_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter1 <= brmerge396_i_i_reg_2538;
        ap_reg_ppstg_brmerge_i_i_reg_2522_pp0_iter1 <= brmerge_i_i_reg_2522;
        ap_reg_ppstg_k_buf_0_val_0_addr_reg_2532_pp0_iter1 <= k_buf_0_val_0_addr_reg_2532;
        ap_reg_ppstg_k_buf_1_val_0_addr_reg_2548_pp0_iter1 <= k_buf_1_val_0_addr_reg_2548;
        ap_reg_ppstg_k_buf_2_val_0_addr_reg_2560_pp0_iter1 <= k_buf_2_val_0_addr_reg_2560;
        ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1 <= tmp_23_i_reg_2478;
        ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1 <= tmp_24_i_reg_2487;
        ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter1 <= tmp_25_i_reg_2500;
        tmp_23_i_reg_2478 <= tmp_23_i_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212))) begin
        ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter2 <= ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter1;
        ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter3 <= ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter2;
        ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter4 <= ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter3;
        ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter5 <= ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter4;
        ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter6 <= ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter5;
        ap_reg_ppstg_k_buf_1_val_0_addr_reg_2548_pp0_iter2 <= ap_reg_ppstg_k_buf_1_val_0_addr_reg_2548_pp0_iter1;
        ap_reg_ppstg_k_buf_2_val_0_addr_reg_2560_pp0_iter2 <= ap_reg_ppstg_k_buf_2_val_0_addr_reg_2560_pp0_iter1;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2649_pp0_iter4 <= src_kernel_win_0_val_0_0_1_reg_2649;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2749_pp0_iter5 <= src_kernel_win_1_val_0_0_1_reg_2749;
        ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_597_pp0_iter4 <= src_kernel_win_1_val_1_0_reg_597;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2769_pp0_iter5 <= src_kernel_win_2_val_0_0_1_reg_2769;
        ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_624_pp0_iter4 <= src_kernel_win_2_val_1_0_reg_624;
        ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2 <= ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1;
        ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter3 <= ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2;
        ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2 <= ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1;
        ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2 <= ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter1;
        ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter3 <= ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2;
        p_src_kernel_win_0_val_0_1_i_reg_2669 <= p_src_kernel_win_0_val_0_1_i_fu_980_p3;
        p_src_kernel_win_0_val_1_1_i_reg_2664 <= p_src_kernel_win_0_val_1_1_i_fu_966_p3;
        p_src_kernel_win_0_val_1_2_i_reg_2659 <= p_src_kernel_win_0_val_1_2_i_fu_959_p3;
        p_src_kernel_win_0_val_2_2_i_reg_2654 <= p_src_kernel_win_0_val_2_2_i_fu_945_p3;
        p_src_kernel_win_1_val_0_1_i_reg_2754 <= p_src_kernel_win_1_val_0_1_i_fu_1308_p3;
        p_src_kernel_win_1_val_1_1_i_reg_2699 <= p_src_kernel_win_1_val_1_1_i_fu_1071_p3;
        p_src_kernel_win_1_val_1_2_i_reg_2694 <= p_src_kernel_win_1_val_1_2_i_fu_1064_p3;
        p_src_kernel_win_1_val_2_2_i_reg_2689 <= p_src_kernel_win_1_val_2_2_i_fu_1050_p3;
        p_src_kernel_win_2_val_0_1_i_reg_2774 <= p_src_kernel_win_2_val_0_1_i_fu_1371_p3;
        p_src_kernel_win_2_val_1_1_i_reg_2724 <= p_src_kernel_win_2_val_1_1_i_fu_1153_p3;
        p_src_kernel_win_2_val_1_2_i_reg_2719 <= p_src_kernel_win_2_val_1_2_i_fu_1146_p3;
        p_src_kernel_win_2_val_2_2_i_reg_2714 <= p_src_kernel_win_2_val_2_2_i_fu_1132_p3;
        src_kernel_win_0_val_0_0_1_reg_2649 <= src_kernel_win_0_val_0_0_fu_232;
        src_kernel_win_1_val_0_0_1_reg_2749 <= src_kernel_win_1_val_0_0_fu_236;
        src_kernel_win_2_val_0_0_1_reg_2769 <= src_kernel_win_2_val_0_0_fu_240;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_23_i_fu_769_p2))) begin
        brmerge396_i_i_reg_2538 <= brmerge396_i_i_fu_822_p2;
        brmerge_i_i_reg_2522 <= brmerge_i_i_fu_807_p2;
        k_buf_0_val_0_addr_reg_2532 <= tmp_63_0_i_fu_812_p1;
        k_buf_0_val_1_addr_reg_2526 <= tmp_63_0_i_fu_812_p1;
        k_buf_1_val_0_addr_reg_2548 <= tmp_63_0_i_fu_812_p1;
        k_buf_1_val_1_addr_reg_2542 <= tmp_63_0_i_fu_812_p1;
        k_buf_2_val_0_addr_reg_2560 <= tmp_63_0_i_fu_812_p1;
        k_buf_2_val_1_addr_reg_2554 <= tmp_63_0_i_fu_812_p1;
        tmp_24_i_reg_2487 <= tmp_24_i_fu_780_p2;
        tmp_25_i_reg_2500 <= tmp_25_i_fu_785_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457))) begin
        col_buf_1_val_0_0_1_reg_2625 <= col_buf_1_val_0_0_1_fu_891_p3;
        col_buf_2_val_0_0_1_reg_2643 <= col_buf_2_val_0_0_1_fu_911_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        col_buf_1_val_0_1_reg_2593 <= k_buf_1_val_0_q0;
        col_buf_1_val_0_2_reg_2588 <= k_buf_1_val_1_q0;
        col_buf_2_val_0_1_reg_2608 <= k_buf_2_val_0_q0;
        col_buf_2_val_0_2_reg_2603 <= k_buf_2_val_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1))) begin
        col_buf_2_val_0_0_2_fu_156 <= p_0_6_i_2_i_phi_fu_547_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        col_buf_val_0_0_1_1_i_reg_2577 <= col_buf_val_0_0_1_1_i_fu_834_p3;
        col_buf_val_0_0_2_1_i_reg_2571 <= col_buf_val_0_0_2_1_i_fu_827_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_2452 <= i_V_fu_732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter5) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        p_38_i_i_i1_reg_2841 <= p_38_i_i_i1_fu_1748_p2;
        p_38_i_i_i2_reg_2865 <= p_38_i_i_i2_fu_1855_p2;
        p_39_demorgan_i_i_i1_reg_2847 <= p_39_demorgan_i_i_i1_fu_1754_p2;
        p_39_demorgan_i_i_i2_reg_2871 <= p_39_demorgan_i_i_i2_fu_1861_p2;
        p_Val2_17_reg_2859 <= p_Val2_17_fu_1800_p2;
        p_Val2_8_reg_2835 <= p_Val2_8_fu_1693_p2;
        signbit_1_reg_2829 <= grp_fu_2101_p3[ap_const_lv32_13];
        signbit_2_reg_2853 <= grp_fu_2066_p3[ap_const_lv32_13];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter2))) begin
        p_Val2_8_0_0_1_i_reg_2674 <= p_Val2_8_0_0_1_i_fu_991_p2;
        p_Val2_8_0_0_2_i_reg_2679 <= p_Val2_8_0_0_2_i_fu_1000_p2;
        p_Val2_8_0_2_i_reg_2684 <= p_Val2_8_0_2_i_fu_1009_p2;
        p_Val2_8_1_0_1_i_reg_2704 <= p_Val2_8_1_0_1_i_fu_1082_p2;
        p_Val2_8_1_0_2_i_reg_2709 <= p_Val2_8_1_0_2_i_fu_1091_p2;
        p_Val2_8_2_0_1_i_reg_2729 <= p_Val2_8_2_0_1_i_fu_1164_p2;
        p_Val2_8_2_0_2_i_reg_2734 <= p_Val2_8_2_0_2_i_fu_1173_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter3))) begin
        p_Val2_8_1_2_i_reg_2759 <= p_Val2_8_1_2_i_fu_1350_p2;
        p_Val2_8_2_2_i_reg_2779 <= p_Val2_8_2_2_i_fu_1413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_19_i_fu_727_p2))) begin
        rev_reg_2473 <= rev_fu_759_p2;
        tmp_20_i_reg_2457 <= tmp_20_i_fu_738_p2;
        tmp_21_i_reg_2461 <= tmp_21_i_fu_744_p2;
        tmp_22_i_reg_2468 <= tmp_22_i_fu_749_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2))) begin
        src_kernel_win_0_val_0_1_fu_160 <= src_kernel_win_0_val_0_0_fu_232;
        src_kernel_win_0_val_0_2_fu_164 <= p_src_kernel_win_0_val_0_1_i_fu_980_p3;
        src_kernel_win_0_val_1_1_fu_168 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_570pp0_it3;
        src_kernel_win_0_val_1_2_fu_172 <= p_src_kernel_win_0_val_1_1_i_fu_966_p3;
        src_kernel_win_0_val_2_1_fu_176 <= ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_557pp0_it3;
        src_kernel_win_0_val_2_2_fu_180 <= p_src_kernel_win_0_val_2_1_i_fu_952_p3;
        src_kernel_win_1_val_1_1_fu_192 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_597pp0_it3;
        src_kernel_win_1_val_1_2_fu_196 <= p_src_kernel_win_1_val_1_1_i_fu_1071_p3;
        src_kernel_win_1_val_2_1_fu_200 <= ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_584pp0_it3;
        src_kernel_win_1_val_2_2_fu_204 <= p_src_kernel_win_1_val_2_1_i_fu_1057_p3;
        src_kernel_win_2_val_1_1_fu_216 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_624pp0_it3;
        src_kernel_win_2_val_1_2_fu_220 <= p_src_kernel_win_2_val_1_1_i_fu_1153_p3;
        src_kernel_win_2_val_2_1_fu_224 <= ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_611pp0_it3;
        src_kernel_win_2_val_2_2_fu_228 <= p_src_kernel_win_2_val_2_1_i_fu_1139_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        src_kernel_win_0_val_1_0_reg_570 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_570pp0_it3;
        src_kernel_win_1_val_1_0_reg_597 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_597pp0_it3;
        src_kernel_win_2_val_1_0_reg_624 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_624pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter3))) begin
        src_kernel_win_1_val_0_1_fu_184 <= src_kernel_win_1_val_0_0_fu_236;
        src_kernel_win_1_val_0_2_fu_188 <= p_src_kernel_win_1_val_0_1_i_fu_1308_p3;
        src_kernel_win_2_val_0_1_fu_208 <= src_kernel_win_2_val_0_0_fu_240;
        src_kernel_win_2_val_0_2_fu_212 <= p_src_kernel_win_2_val_0_1_i_fu_1371_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter3))) begin
        tmp12_reg_2739 <= grp_fu_2000_p3;
        tmp14_reg_2744 <= grp_fu_2094_p3;
        tmp17_reg_2764 <= grp_fu_1993_p3;
        tmp22_reg_2784 <= grp_fu_2035_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        anchor_x_V_blk_n = anchor_x_V_empty_n;
    end else begin
        anchor_x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        anchor_x_V_read = 1'b1;
    end else begin
        anchor_x_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        anchor_y_V_blk_n = anchor_y_V_empty_n;
    end else begin
        anchor_y_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        anchor_y_V_read = 1'b1;
    end else begin
        anchor_y_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_19_i_fu_727_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_19_i_fu_727_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_119) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_630) begin
        ap_sig_cseq_ST_st12_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_288) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_327) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2522_pp0_iter1))) begin
        col_buf_0_val_0_0_phi_fu_487_p4 = col_buf_2_val_0_0_2_fu_156;
    end else begin
        col_buf_0_val_0_0_phi_fu_487_p4 = ap_reg_phiprechg_col_buf_0_val_0_0_reg_484pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2522_pp0_iter1))) begin
        col_buf_1_val_0_0_phi_fu_511_p4 = p_0_6_i_i_phi_fu_497_p6;
    end else begin
        col_buf_1_val_0_0_phi_fu_511_p4 = ap_reg_phiprechg_col_buf_1_val_0_0_reg_507pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2522_pp0_iter1))) begin
        col_buf_2_val_0_0_phi_fu_536_p4 = p_0_6_i_1_i_phi_fu_522_p6;
    end else begin
        col_buf_2_val_0_0_phi_fu_536_p4 = ap_reg_phiprechg_col_buf_2_val_0_0_reg_532pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        k_buf_0_val_0_ce0 = 1'b1;
    end else begin
        k_buf_0_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457)))) begin
        k_buf_0_val_0_ce1 = 1'b1;
    end else begin
        k_buf_0_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_793) begin
        if (~(1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_0_val_0_d1 = col_buf_0_val_0_0_phi_fu_487_p4;
        end else if ((1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_0_val_0_d1 = col_buf_0_val_0_0_1_fu_860_p3;
        end else begin
            k_buf_0_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457)))) begin
        k_buf_0_val_0_we1 = 1'b1;
    end else begin
        k_buf_0_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        k_buf_0_val_1_ce0 = 1'b1;
    end else begin
        k_buf_0_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)))) begin
        k_buf_0_val_1_ce1 = 1'b1;
    end else begin
        k_buf_0_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1798) begin
        if (~(1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_0_val_1_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
        end else begin
            k_buf_0_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)))) begin
        k_buf_0_val_1_we1 = 1'b1;
    end else begin
        k_buf_0_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        k_buf_1_val_0_ce0 = 1'b1;
    end else begin
        k_buf_1_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2)))) begin
        k_buf_1_val_0_ce1 = 1'b1;
    end else begin
        k_buf_1_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_808) begin
        if (~(1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_1_val_0_d1 = col_buf_1_val_0_0_reg_507;
        end else if ((1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_1_val_0_d1 = col_buf_1_val_0_0_1_reg_2625;
        end else begin
            k_buf_1_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2)))) begin
        k_buf_1_val_0_we1 = 1'b1;
    end else begin
        k_buf_1_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        k_buf_1_val_1_ce0 = 1'b1;
    end else begin
        k_buf_1_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)))) begin
        k_buf_1_val_1_ce1 = 1'b1;
    end else begin
        k_buf_1_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1798) begin
        if (~(1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_1_val_1_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
        end else begin
            k_buf_1_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)))) begin
        k_buf_1_val_1_we1 = 1'b1;
    end else begin
        k_buf_1_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        k_buf_2_val_0_ce0 = 1'b1;
    end else begin
        k_buf_2_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2)))) begin
        k_buf_2_val_0_ce1 = 1'b1;
    end else begin
        k_buf_2_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_808) begin
        if (~(1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_2_val_0_d1 = col_buf_2_val_0_0_reg_532;
        end else if ((1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_2_val_0_d1 = col_buf_2_val_0_0_1_reg_2643;
        end else begin
            k_buf_2_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2)))) begin
        k_buf_2_val_0_we1 = 1'b1;
    end else begin
        k_buf_2_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        k_buf_2_val_1_ce0 = 1'b1;
    end else begin
        k_buf_2_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)))) begin
        k_buf_2_val_1_ce1 = 1'b1;
    end else begin
        k_buf_2_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1798) begin
        if (~(1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_2_val_1_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_2457)) begin
            k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
        end else begin
            k_buf_2_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & (1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == tmp_24_i_reg_2487)))) begin
        k_buf_2_val_1_we1 = 1'b1;
    end else begin
        k_buf_2_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457))) begin
        p_0_6_i_1_i_phi_fu_522_p6 = col_buf_1_val_0_0_1_fu_891_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1)))) begin
        p_0_6_i_1_i_phi_fu_522_p6 = col_buf_1_val_0_0_phi_fu_511_p4;
    end else begin
        p_0_6_i_1_i_phi_fu_522_p6 = ap_reg_phiprechg_p_0_6_i_1_i_reg_519pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457))) begin
        p_0_6_i_2_i_phi_fu_547_p6 = col_buf_2_val_0_0_1_fu_911_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1)))) begin
        p_0_6_i_2_i_phi_fu_547_p6 = col_buf_2_val_0_0_phi_fu_536_p4;
    end else begin
        p_0_6_i_2_i_phi_fu_547_p6 = ap_reg_phiprechg_p_0_6_i_2_i_reg_544pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457))) begin
        p_0_6_i_i_phi_fu_497_p6 = col_buf_0_val_0_0_1_fu_860_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1)))) begin
        p_0_6_i_i_phi_fu_497_p6 = col_buf_0_val_0_0_phi_fu_487_p4;
    end else begin
        p_0_6_i_i_phi_fu_497_p6 = ap_reg_phiprechg_p_0_6_i_i_reg_494pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter5))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter5) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter6))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter6) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter6))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter6) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_V_0_blk_n = p_kernel_val_0_V_0_empty_n;
    end else begin
        p_kernel_val_0_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_kernel_val_0_V_0_read = 1'b1;
    end else begin
        p_kernel_val_0_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_V_1_blk_n = p_kernel_val_0_V_1_empty_n;
    end else begin
        p_kernel_val_0_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_kernel_val_0_V_1_read = 1'b1;
    end else begin
        p_kernel_val_0_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_V_2_blk_n = p_kernel_val_0_V_2_empty_n;
    end else begin
        p_kernel_val_0_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_kernel_val_0_V_2_read = 1'b1;
    end else begin
        p_kernel_val_0_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_V_0_blk_n = p_kernel_val_1_V_0_empty_n;
    end else begin
        p_kernel_val_1_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_kernel_val_1_V_0_read = 1'b1;
    end else begin
        p_kernel_val_1_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_V_1_blk_n = p_kernel_val_1_V_1_empty_n;
    end else begin
        p_kernel_val_1_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_kernel_val_1_V_1_read = 1'b1;
    end else begin
        p_kernel_val_1_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_V_2_blk_n = p_kernel_val_1_V_2_empty_n;
    end else begin
        p_kernel_val_1_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_kernel_val_1_V_2_read = 1'b1;
    end else begin
        p_kernel_val_1_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_V_0_blk_n = p_kernel_val_2_V_0_empty_n;
    end else begin
        p_kernel_val_2_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_kernel_val_2_V_0_read = 1'b1;
    end else begin
        p_kernel_val_2_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_V_1_blk_n = p_kernel_val_2_V_1_empty_n;
    end else begin
        p_kernel_val_2_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_kernel_val_2_V_1_read = 1'b1;
    end else begin
        p_kernel_val_2_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_V_2_blk_n = p_kernel_val_2_V_2_empty_n;
    end else begin
        p_kernel_val_2_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_kernel_val_2_V_2_read = 1'b1;
    end else begin
        p_kernel_val_2_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_src_cols_V_blk_n = p_src_cols_V_empty_n;
    end else begin
        p_src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_src_cols_V_read = 1'b1;
    end else begin
        p_src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & (1'b0 == brmerge_i_i_reg_2522))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & (1'b0 == brmerge_i_i_reg_2522) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & (1'b0 == brmerge_i_i_reg_2522))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & (1'b0 == brmerge_i_i_reg_2522) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & (1'b0 == brmerge_i_i_reg_2522))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & (1'b0 == brmerge_i_i_reg_2522) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_src_rows_V_blk_n = p_src_rows_V_empty_n;
    end else begin
        p_src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_250)) begin
        p_src_rows_V_read = 1'b1;
    end else begin
        p_src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_250) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(1'b0 == tmp_7_i_fu_652_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == tmp_19_i_fu_727_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it7) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b1 == ap_reg_ppiten_pp0_it6)) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it7) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b1 == ap_reg_ppiten_pp0_it6)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st12_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st12_fsm_4 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_2_0_1_i_fu_699_p1 = $signed(p_kernel_val_0_V_1_read_reg_2142);

assign OP2_V_2_0_2_i_fu_702_p1 = $signed(p_kernel_val_0_V_2_read_reg_2147);

assign OP2_V_2_0_i_fu_696_p1 = $signed(p_kernel_val_0_V_0_read_reg_2137);

assign OP2_V_2_1_1_i_fu_708_p1 = $signed(p_kernel_val_1_V_1_read_reg_2157);

assign OP2_V_2_1_2_i_fu_711_p1 = $signed(p_kernel_val_1_V_2_read_reg_2162);

assign OP2_V_2_1_i_fu_705_p1 = $signed(p_kernel_val_1_V_0_read_reg_2152);

assign OP2_V_2_2_1_i_fu_717_p1 = $signed(p_kernel_val_2_V_1_read_reg_2172);

assign OP2_V_2_2_2_i_fu_720_p1 = $signed(p_kernel_val_2_V_2_read_reg_2177);

assign OP2_V_2_2_i_fu_714_p1 = $signed(p_kernel_val_2_V_0_read_reg_2167);

assign Range1_all_ones_1_fu_1728_p2 = ((p_Result_8_i_i1_fu_1719_p4 == ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_1835_p2 = ((p_Result_8_i_i2_fu_1826_p4 == ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_1522_p2 = ((p_Result_8_i_i_fu_1513_p4 == ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_1734_p2 = ((p_Result_8_i_i1_fu_1719_p4 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_1841_p2 = ((p_Result_8_i_i2_fu_1826_p4 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1528_p2 = ((p_Result_8_i_i_fu_1513_p4 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign ap_reg_phiprechg_col_buf_0_val_0_0_reg_484pp0_it1 = 'bx;

assign ap_reg_phiprechg_col_buf_1_val_0_0_reg_507pp0_it1 = 'bx;

assign ap_reg_phiprechg_col_buf_2_val_0_0_reg_532pp0_it1 = 'bx;

assign ap_reg_phiprechg_p_0_6_i_1_i_reg_519pp0_it2 = 'bx;

assign ap_reg_phiprechg_p_0_6_i_2_i_reg_544pp0_it2 = 'bx;

assign ap_reg_phiprechg_p_0_6_i_i_reg_494pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_570pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_557pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_597pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_584pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_624pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_611pp0_it2 = 'bx;

always @ (*) begin
    ap_sig_119 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_145 = (~(tmp_23_i_reg_2478 == 1'b0) & (1'b0 == brmerge_i_i_reg_2522));
end

always @ (*) begin
    ap_sig_1798 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_2478 == 1'b0) & ~(1'b0 == tmp_24_i_reg_2487));
end

always @ (*) begin
    ap_sig_1802 = (~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & (1'b0 == tmp_20_i_reg_2457));
end

always @ (*) begin
    ap_sig_1804 = (~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_2457));
end

always @ (*) begin
    ap_sig_1807 = ((1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2));
end

always @ (*) begin
    ap_sig_1809 = (~(1'b0 == tmp_20_i_reg_2457) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2));
end

always @ (*) begin
    ap_sig_200 = ((~(tmp_23_i_reg_2478 == 1'b0) & (1'b0 == brmerge_i_i_reg_2522) & (p_src_data_stream_0_V_empty_n == 1'b0)) | (~(tmp_23_i_reg_2478 == 1'b0) & (1'b0 == brmerge_i_i_reg_2522) & (p_src_data_stream_1_V_empty_n == 1'b0)) | (~(tmp_23_i_reg_2478 == 1'b0) & (1'b0 == brmerge_i_i_reg_2522) & (p_src_data_stream_2_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_sig_204 = ((1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter5) & (p_dst_data_stream_0_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_212 = (((1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter6) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_2538_pp0_iter6) & (p_dst_data_stream_2_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_sig_23 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_250 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (anchor_x_V_empty_n == 1'b0) | (anchor_y_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_288 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_327 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_420 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)));
end

always @ (*) begin
    ap_sig_630 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_637 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)));
end

always @ (*) begin
    ap_sig_643 = (~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_2522_pp0_iter1));
end

always @ (*) begin
    ap_sig_720 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1));
end

always @ (*) begin
    ap_sig_725 = ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_200) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_204) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_212)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2));
end

always @ (*) begin
    ap_sig_793 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1));
end

always @ (*) begin
    ap_sig_808 = ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_2478_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2));
end

assign brmerge396_i_i_fu_822_p2 = (tmp_22_i_reg_2468 | tmp_26_i_fu_791_p2);

assign brmerge_i_i1_fu_1624_p2 = (neg_src_not_i_i_fu_1606_p2 | p_39_demorgan_i_not_i_i_fu_1618_p2);

assign brmerge_i_i2_fu_1897_p2 = (neg_src_not_i_i1_fu_1882_p2 | p_39_demorgan_i_not_i_i1_fu_1892_p2);

assign brmerge_i_i3_fu_1956_p2 = (neg_src_not_i_i2_fu_1941_p2 | p_39_demorgan_i_not_i_i2_fu_1951_p2);

assign brmerge_i_i_fu_807_p2 = (rev1_fu_801_p2 | rev_reg_2473);

assign brmerge_i_i_not_i_i1_fu_1887_p2 = (p_39_demorgan_i_i_i1_reg_2847 & neg_src_not_i_i1_fu_1882_p2);

assign brmerge_i_i_not_i_i2_fu_1946_p2 = (p_39_demorgan_i_i_i2_reg_2871 & neg_src_not_i_i2_fu_1941_p2);

assign brmerge_i_i_not_i_i_fu_1612_p2 = (p_39_demorgan_i_i_i_fu_1596_p2 & neg_src_not_i_i_fu_1606_p2);

assign carry_1_fu_1713_p2 = (tmp_34_fu_1686_p3 & tmp_2_i_i1_fu_1707_p2);

assign carry_2_fu_1820_p2 = (tmp_40_fu_1793_p3 & tmp_2_i_i2_fu_1814_p2);

assign carry_fu_1507_p2 = (tmp_28_fu_1480_p3 & tmp_2_i_i_fu_1501_p2);

assign col_assign_cast_i_cast_fu_765_p1 = p_0153_0_i_i_reg_473;

assign col_buf_0_val_0_0_1_fu_860_p3 = ((tmp_21_i_reg_2461[0:0] === 1'b1) ? col_buf_0_val_0_0_phi_fu_487_p4 : ap_const_lv8_0);

assign col_buf_1_val_0_0_1_fu_891_p3 = ((tmp_21_i_reg_2461[0:0] === 1'b1) ? col_buf_1_val_0_0_phi_fu_511_p4 : ap_const_lv8_0);

assign col_buf_2_val_0_0_1_fu_911_p3 = ((tmp_21_i_reg_2461[0:0] === 1'b1) ? col_buf_2_val_0_0_phi_fu_536_p4 : ap_const_lv8_0);

assign col_buf_val_0_0_0_3_i_fu_848_p3 = ((ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1[0:0] === 1'b1) ? src_kernel_win_0_val_0_0_fu_232 : ap_const_lv8_0);

assign col_buf_val_0_0_1_1_i_fu_834_p3 = ((tmp_24_i_reg_2487[0:0] === 1'b1) ? k_buf_0_val_0_q0 : ap_const_lv8_0);

assign col_buf_val_0_0_2_1_i_fu_827_p3 = ((tmp_24_i_reg_2487[0:0] === 1'b1) ? k_buf_0_val_1_q0 : ap_const_lv8_0);

assign col_buf_val_1_0_0_3_i_fu_1017_p3 = ((ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2[0:0] === 1'b1) ? src_kernel_win_1_val_0_0_fu_236 : ap_const_lv8_0);

assign col_buf_val_1_0_1_1_i_fu_885_p3 = ((ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1[0:0] === 1'b1) ? col_buf_1_val_0_1_reg_2593 : ap_const_lv8_0);

assign col_buf_val_1_0_2_1_i_fu_879_p3 = ((ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1[0:0] === 1'b1) ? col_buf_1_val_0_2_reg_2588 : ap_const_lv8_0);

assign col_buf_val_2_0_0_3_i_fu_1099_p3 = ((ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter2[0:0] === 1'b1) ? src_kernel_win_2_val_0_0_fu_240 : ap_const_lv8_0);

assign col_buf_val_2_0_1_1_i_fu_905_p3 = ((ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1[0:0] === 1'b1) ? col_buf_2_val_0_1_reg_2608 : ap_const_lv8_0);

assign col_buf_val_2_0_2_1_i_fu_899_p3 = ((ap_reg_ppstg_tmp_24_i_reg_2487_pp0_iter1[0:0] === 1'b1) ? col_buf_2_val_0_2_reg_2603 : ap_const_lv8_0);

assign cols_cast_i_fu_642_p1 = p_src_cols_V_dout;

assign deleted_zeros_1_fu_1740_p3 = ((carry_1_fu_1713_p2[0:0] === 1'b1) ? Range1_all_ones_1_fu_1728_p2 : Range1_all_zeros_1_fu_1734_p2);

assign deleted_zeros_2_fu_1847_p3 = ((carry_2_fu_1820_p2[0:0] === 1'b1) ? Range1_all_ones_2_fu_1835_p2 : Range1_all_zeros_2_fu_1841_p2);

assign deleted_zeros_fu_1576_p3 = ((carry_reg_2802[0:0] === 1'b1) ? Range1_all_ones_reg_2808 : Range1_all_zeros_reg_2814);

assign grp_fu_1985_p0 = grp_fu_1985_p00;

assign grp_fu_1985_p00 = p_src_kernel_win_2_val_1_2_i_reg_2719;

assign grp_fu_1985_p1 = OP2_V_2_1_i_reg_2406;

assign grp_fu_1993_p0 = grp_fu_1993_p00;

assign grp_fu_1993_p00 = p_src_kernel_win_1_val_1_1_i_reg_2699;

assign grp_fu_1993_p1 = OP2_V_2_1_1_i_reg_2413;

assign grp_fu_2000_p0 = grp_fu_2000_p00;

assign grp_fu_2000_p00 = p_src_kernel_win_0_val_1_1_i_reg_2664;

assign grp_fu_2000_p1 = OP2_V_2_1_1_i_reg_2413;

assign grp_fu_2007_p0 = grp_fu_2007_p00;

assign grp_fu_2007_p00 = p_src_kernel_win_0_val_1_2_i_reg_2659;

assign grp_fu_2007_p1 = OP2_V_2_1_i_reg_2406;

assign grp_fu_2015_p0 = grp_fu_2015_p00;

assign grp_fu_2015_p00 = ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_597_pp0_iter4;

assign grp_fu_2015_p1 = OP2_V_2_1_2_i_reg_2420;

assign grp_fu_2023_p0 = grp_fu_2023_p00;

assign grp_fu_2023_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_0_1_reg_2649_pp0_iter4;

assign grp_fu_2023_p1 = OP2_V_2_2_2_i_reg_2441;

assign grp_fu_2035_p0 = grp_fu_2035_p00;

assign grp_fu_2035_p00 = p_src_kernel_win_2_val_1_1_i_reg_2724;

assign grp_fu_2035_p1 = OP2_V_2_1_1_i_reg_2413;

assign grp_fu_2042_p0 = grp_fu_2042_p00;

assign grp_fu_2042_p00 = p_src_kernel_win_2_val_2_2_i_reg_2714;

assign grp_fu_2042_p1 = OP2_V_2_0_i_reg_2385;

assign grp_fu_2050_p0 = grp_fu_2050_p00;

assign grp_fu_2050_p00 = ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_624_pp0_iter4;

assign grp_fu_2050_p1 = OP2_V_2_1_2_i_reg_2420;

assign grp_fu_2058_p0 = grp_fu_2058_p00;

assign grp_fu_2058_p00 = p_src_kernel_win_1_val_2_2_i_reg_2689;

assign grp_fu_2058_p1 = OP2_V_2_0_i_reg_2385;

assign grp_fu_2066_p0 = grp_fu_2066_p00;

assign grp_fu_2066_p00 = ap_reg_ppstg_src_kernel_win_2_val_0_0_1_reg_2769_pp0_iter5;

assign grp_fu_2066_p1 = OP2_V_2_2_2_i_reg_2441;

assign grp_fu_2078_p0 = grp_fu_2078_p00;

assign grp_fu_2078_p00 = p_src_kernel_win_0_val_0_1_i_reg_2669;

assign grp_fu_2078_p1 = OP2_V_2_2_1_i_reg_2434;

assign grp_fu_2086_p0 = grp_fu_2086_p00;

assign grp_fu_2086_p00 = p_src_kernel_win_0_val_2_2_i_reg_2654;

assign grp_fu_2086_p1 = OP2_V_2_0_i_reg_2385;

assign grp_fu_2094_p0 = grp_fu_2094_p00;

assign grp_fu_2094_p00 = src_kernel_win_0_val_1_0_reg_570;

assign grp_fu_2094_p1 = OP2_V_2_1_2_i_reg_2420;

assign grp_fu_2101_p0 = grp_fu_2101_p00;

assign grp_fu_2101_p00 = ap_reg_ppstg_src_kernel_win_1_val_0_0_1_reg_2749_pp0_iter5;

assign grp_fu_2101_p1 = OP2_V_2_2_2_i_reg_2441;

assign grp_fu_2113_p0 = grp_fu_2113_p00;

assign grp_fu_2113_p00 = p_src_kernel_win_1_val_0_1_i_reg_2754;

assign grp_fu_2113_p1 = OP2_V_2_2_1_i_reg_2434;

assign grp_fu_2121_p0 = grp_fu_2121_p00;

assign grp_fu_2121_p00 = p_src_kernel_win_2_val_0_1_i_reg_2774;

assign grp_fu_2121_p1 = OP2_V_2_2_1_i_reg_2434;

assign grp_fu_2129_p0 = grp_fu_2129_p00;

assign grp_fu_2129_p00 = p_src_kernel_win_1_val_1_2_i_reg_2694;

assign grp_fu_2129_p1 = OP2_V_2_1_i_reg_2406;

assign heightloop_fu_686_p2 = (start_row_cast_i_cast1_cast_fu_658_p3 + rows_cast_i_reg_2188);

assign i_V_fu_732_p2 = (p_0130_0_i_i_reg_462 + ap_const_lv12_1);

assign j_V_fu_774_p2 = (p_0153_0_i_i_reg_473 + ap_const_lv12_1);

assign k_buf_0_val_0_address0 = tmp_63_0_i_fu_812_p1;

assign k_buf_0_val_1_address0 = tmp_63_0_i_fu_812_p1;

assign k_buf_1_val_0_address0 = tmp_63_0_i_fu_812_p1;

assign k_buf_1_val_1_address0 = tmp_63_0_i_fu_812_p1;

assign k_buf_2_val_0_address0 = tmp_63_0_i_fu_812_p1;

assign k_buf_2_val_1_address0 = tmp_63_0_i_fu_812_p1;

assign neg_src_5_fu_1591_p2 = (signbit_reg_2789 & tmp_3_i_i_fu_1585_p2);

assign neg_src_6_fu_1872_p2 = (signbit_1_reg_2829 & tmp_3_i_i1_fu_1867_p2);

assign neg_src_fu_1931_p2 = (signbit_2_reg_2853 & tmp_3_i_i2_fu_1926_p2);

assign neg_src_not_i_i1_fu_1882_p2 = (p_38_i_i_i1_reg_2841 | signbit_not_i1_fu_1877_p2);

assign neg_src_not_i_i2_fu_1941_p2 = (p_38_i_i_i2_reg_2865 | signbit_not_i2_fu_1936_p2);

assign neg_src_not_i_i_fu_1606_p2 = (p_38_i_i_i_fu_1581_p2 | signbit_not_i_fu_1601_p2);

assign p_38_i_i_i1_fu_1748_p2 = (carry_1_fu_1713_p2 & Range1_all_ones_1_fu_1728_p2);

assign p_38_i_i_i2_fu_1855_p2 = (carry_2_fu_1820_p2 & Range1_all_ones_2_fu_1835_p2);

assign p_38_i_i_i_fu_1581_p2 = (carry_reg_2802 & Range1_all_ones_reg_2808);

assign p_39_demorgan_i_i_i1_fu_1754_p2 = (deleted_zeros_1_fu_1740_p3 | signbit_1_fu_1659_p3);

assign p_39_demorgan_i_i_i2_fu_1861_p2 = (deleted_zeros_2_fu_1847_p3 | signbit_2_fu_1766_p3);

assign p_39_demorgan_i_i_i_fu_1596_p2 = (deleted_zeros_fu_1576_p3 | signbit_reg_2789);

assign p_39_demorgan_i_not_i_i1_fu_1892_p2 = (p_39_demorgan_i_i_i1_reg_2847 ^ 1'b1);

assign p_39_demorgan_i_not_i_i2_fu_1951_p2 = (p_39_demorgan_i_i_i2_reg_2871 ^ 1'b1);

assign p_39_demorgan_i_not_i_i_fu_1618_p2 = (p_39_demorgan_i_i_i_fu_1596_p2 ^ 1'b1);

assign p_Result_8_i_i1_fu_1719_p4 = {{grp_fu_2101_p3[ap_const_lv32_13 : ap_const_lv32_C]}};

assign p_Result_8_i_i2_fu_1826_p4 = {{grp_fu_2066_p3[ap_const_lv32_13 : ap_const_lv32_C]}};

assign p_Result_8_i_i_fu_1513_p4 = {{grp_fu_2023_p3[ap_const_lv32_13 : ap_const_lv32_C]}};

assign p_Val2_11_0_0_1_cast_i_fu_1254_p1 = grp_fu_2086_p3;

assign p_Val2_11_0_1_i_fu_1266_p2 = ($signed(tmp54_cast_fu_1263_p1) + $signed(p_Val2_11_0_0_1_cast_i_fu_1254_p1));

assign p_Val2_11_0_2_1_i_fu_1441_p2 = ($signed(tmp56_cast_fu_1438_p1) + $signed(tmp12_reg_2739));

assign p_Val2_11_1_0_1_cast_i_fu_1321_p1 = grp_fu_2058_p3;

assign p_Val2_11_1_1_i_fu_1333_p2 = ($signed(tmp58_cast_fu_1330_p1) + $signed(p_Val2_11_1_0_1_cast_i_fu_1321_p1));

assign p_Val2_11_1_2_1_i_fu_1550_p2 = ($signed(tmp60_cast_fu_1547_p1) + $signed(tmp17_reg_2764));

assign p_Val2_11_2_0_1_cast_i_fu_1384_p1 = grp_fu_2042_p3;

assign p_Val2_11_2_1_i_fu_1396_p2 = ($signed(tmp62_cast_fu_1393_p1) + $signed(p_Val2_11_2_0_1_cast_i_fu_1384_p1));

assign p_Val2_11_2_2_1_i_fu_1571_p2 = ($signed(tmp64_cast_fu_1568_p1) + $signed(tmp22_reg_2784));

assign p_Val2_15_fu_1773_p4 = {{grp_fu_2066_p3[ap_const_lv32_B : ap_const_lv32_4]}};

assign p_Val2_17_fu_1800_p2 = (p_Val2_15_fu_1773_p4 + tmp_1_i_i1_fu_1789_p1);

assign p_Val2_4_fu_1460_p4 = {{grp_fu_2023_p3[ap_const_lv32_B : ap_const_lv32_4]}};

assign p_Val2_5_fu_1487_p2 = (p_Val2_4_fu_1460_p4 + tmp_1_i_i_fu_1476_p1);

assign p_Val2_7_fu_1666_p4 = {{grp_fu_2101_p3[ap_const_lv32_B : ap_const_lv32_4]}};

assign p_Val2_8_0_0_1_i_fu_991_p0 = p_Val2_8_0_0_1_i_fu_991_p00;

assign p_Val2_8_0_0_1_i_fu_991_p00 = p_src_kernel_win_0_val_2_1_i_fu_952_p3;

assign p_Val2_8_0_0_1_i_fu_991_p1 = OP2_V_2_0_1_i_reg_2392;

assign p_Val2_8_0_0_1_i_fu_991_p2 = ($signed({{1'b0}, {p_Val2_8_0_0_1_i_fu_991_p0}}) * $signed(p_Val2_8_0_0_1_i_fu_991_p1));

assign p_Val2_8_0_0_2_i_fu_1000_p0 = p_Val2_8_0_0_2_i_fu_1000_p00;

assign p_Val2_8_0_0_2_i_fu_1000_p00 = ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_557pp0_it3;

assign p_Val2_8_0_0_2_i_fu_1000_p1 = OP2_V_2_0_2_i_reg_2399;

assign p_Val2_8_0_0_2_i_fu_1000_p2 = ($signed({{1'b0}, {p_Val2_8_0_0_2_i_fu_1000_p0}}) * $signed(p_Val2_8_0_0_2_i_fu_1000_p1));

assign p_Val2_8_0_2_i_fu_1009_p0 = p_Val2_8_0_2_i_fu_1009_p00;

assign p_Val2_8_0_2_i_fu_1009_p00 = p_src_kernel_win_0_val_0_2_i_fu_973_p3;

assign p_Val2_8_0_2_i_fu_1009_p1 = OP2_V_2_2_i_reg_2427;

assign p_Val2_8_0_2_i_fu_1009_p2 = ($signed({{1'b0}, {p_Val2_8_0_2_i_fu_1009_p0}}) * $signed(p_Val2_8_0_2_i_fu_1009_p1));

assign p_Val2_8_1_0_1_i_fu_1082_p0 = p_Val2_8_1_0_1_i_fu_1082_p00;

assign p_Val2_8_1_0_1_i_fu_1082_p00 = p_src_kernel_win_1_val_2_1_i_fu_1057_p3;

assign p_Val2_8_1_0_1_i_fu_1082_p1 = OP2_V_2_0_1_i_reg_2392;

assign p_Val2_8_1_0_1_i_fu_1082_p2 = ($signed({{1'b0}, {p_Val2_8_1_0_1_i_fu_1082_p0}}) * $signed(p_Val2_8_1_0_1_i_fu_1082_p1));

assign p_Val2_8_1_0_2_i_fu_1091_p0 = p_Val2_8_1_0_2_i_fu_1091_p00;

assign p_Val2_8_1_0_2_i_fu_1091_p00 = ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_584pp0_it3;

assign p_Val2_8_1_0_2_i_fu_1091_p1 = OP2_V_2_0_2_i_reg_2399;

assign p_Val2_8_1_0_2_i_fu_1091_p2 = ($signed({{1'b0}, {p_Val2_8_1_0_2_i_fu_1091_p0}}) * $signed(p_Val2_8_1_0_2_i_fu_1091_p1));

assign p_Val2_8_1_2_i_fu_1350_p0 = p_Val2_8_1_2_i_fu_1350_p00;

assign p_Val2_8_1_2_i_fu_1350_p00 = p_src_kernel_win_1_val_0_2_i_fu_1301_p3;

assign p_Val2_8_1_2_i_fu_1350_p1 = OP2_V_2_2_i_reg_2427;

assign p_Val2_8_1_2_i_fu_1350_p2 = ($signed({{1'b0}, {p_Val2_8_1_2_i_fu_1350_p0}}) * $signed(p_Val2_8_1_2_i_fu_1350_p1));

assign p_Val2_8_2_0_1_i_fu_1164_p0 = p_Val2_8_2_0_1_i_fu_1164_p00;

assign p_Val2_8_2_0_1_i_fu_1164_p00 = p_src_kernel_win_2_val_2_1_i_fu_1139_p3;

assign p_Val2_8_2_0_1_i_fu_1164_p1 = OP2_V_2_0_1_i_reg_2392;

assign p_Val2_8_2_0_1_i_fu_1164_p2 = ($signed({{1'b0}, {p_Val2_8_2_0_1_i_fu_1164_p0}}) * $signed(p_Val2_8_2_0_1_i_fu_1164_p1));

assign p_Val2_8_2_0_2_i_fu_1173_p0 = p_Val2_8_2_0_2_i_fu_1173_p00;

assign p_Val2_8_2_0_2_i_fu_1173_p00 = ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_611pp0_it3;

assign p_Val2_8_2_0_2_i_fu_1173_p1 = OP2_V_2_0_2_i_reg_2399;

assign p_Val2_8_2_0_2_i_fu_1173_p2 = ($signed({{1'b0}, {p_Val2_8_2_0_2_i_fu_1173_p0}}) * $signed(p_Val2_8_2_0_2_i_fu_1173_p1));

assign p_Val2_8_2_2_i_fu_1413_p0 = p_Val2_8_2_2_i_fu_1413_p00;

assign p_Val2_8_2_2_i_fu_1413_p00 = p_src_kernel_win_2_val_0_2_i_fu_1364_p3;

assign p_Val2_8_2_2_i_fu_1413_p1 = OP2_V_2_2_i_reg_2427;

assign p_Val2_8_2_2_i_fu_1413_p2 = ($signed({{1'b0}, {p_Val2_8_2_2_i_fu_1413_p0}}) * $signed(p_Val2_8_2_2_i_fu_1413_p1));

assign p_Val2_8_fu_1693_p2 = (p_Val2_7_fu_1666_p4 + tmp_1_i_i6_fu_1682_p1);

assign p_dst_data_stream_0_V_din = ((brmerge_i_i1_fu_1624_p2[0:0] === 1'b1) ? p_mux_i_i_fu_1630_p3 : p_i_i_fu_1637_p3);

assign p_dst_data_stream_1_V_din = ((brmerge_i_i2_fu_1897_p2[0:0] === 1'b1) ? p_mux_i_i1_fu_1903_p3 : p_i_i1_fu_1910_p3);

assign p_dst_data_stream_2_V_din = ((brmerge_i_i3_fu_1956_p2[0:0] === 1'b1) ? p_mux_i_i2_fu_1962_p3 : p_i_i2_fu_1969_p3);

assign p_i_i1_fu_1910_p3 = ((neg_src_6_fu_1872_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_8_reg_2835);

assign p_i_i2_fu_1969_p3 = ((neg_src_fu_1931_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_17_reg_2859);

assign p_i_i_fu_1637_p3 = ((neg_src_5_fu_1591_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_5_reg_2796);

assign p_mux_i_i1_fu_1903_p3 = ((brmerge_i_i_not_i_i1_fu_1887_p2[0:0] === 1'b1) ? p_Val2_8_reg_2835 : ap_const_lv8_FF);

assign p_mux_i_i2_fu_1962_p3 = ((brmerge_i_i_not_i_i2_fu_1946_p2[0:0] === 1'b1) ? p_Val2_17_reg_2859 : ap_const_lv8_FF);

assign p_mux_i_i_fu_1630_p3 = ((brmerge_i_i_not_i_i_fu_1612_p2[0:0] === 1'b1) ? p_Val2_5_reg_2796 : ap_const_lv8_FF);

assign p_src_kernel_win_0_val_0_1_i_fu_980_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_0_1_fu_160);

assign p_src_kernel_win_0_val_0_2_i_fu_973_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_0_2_fu_164);

assign p_src_kernel_win_0_val_1_1_i_fu_966_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_1_1_fu_168);

assign p_src_kernel_win_0_val_1_2_i_fu_959_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_1_2_fu_172);

assign p_src_kernel_win_0_val_2_1_i_fu_952_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_2_1_fu_176);

assign p_src_kernel_win_0_val_2_2_i_fu_945_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_2_2_fu_180);

assign p_src_kernel_win_1_val_0_1_i_fu_1308_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_0_1_fu_184);

assign p_src_kernel_win_1_val_0_2_i_fu_1301_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_0_2_fu_188);

assign p_src_kernel_win_1_val_1_1_i_fu_1071_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_1_1_fu_192);

assign p_src_kernel_win_1_val_1_2_i_fu_1064_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_1_2_fu_196);

assign p_src_kernel_win_1_val_2_1_i_fu_1057_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_2_1_fu_200);

assign p_src_kernel_win_1_val_2_2_i_fu_1050_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_2_2_fu_204);

assign p_src_kernel_win_2_val_0_1_i_fu_1371_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_0_1_fu_208);

assign p_src_kernel_win_2_val_0_2_i_fu_1364_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_0_2_fu_212);

assign p_src_kernel_win_2_val_1_1_i_fu_1153_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_1_1_fu_216);

assign p_src_kernel_win_2_val_1_2_i_fu_1146_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_1_2_fu_220);

assign p_src_kernel_win_2_val_2_1_i_fu_1139_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_2_1_fu_224);

assign p_src_kernel_win_2_val_2_2_i_fu_1132_p3 = ((ap_reg_ppstg_tmp_25_i_reg_2500_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_2_2_fu_228);

assign rev1_fu_801_p2 = (ult1_fu_796_p2 ^ 1'b1);

assign rev_fu_759_p2 = (ult_fu_754_p2 ^ 1'b1);

assign rows_cast_i_fu_638_p1 = p_src_rows_V_dout;

assign signbit_1_fu_1659_p3 = grp_fu_2101_p3[ap_const_lv32_13];

assign signbit_2_fu_1766_p3 = grp_fu_2066_p3[ap_const_lv32_13];

assign signbit_not_i1_fu_1877_p2 = (signbit_1_reg_2829 ^ 1'b1);

assign signbit_not_i2_fu_1936_p2 = (signbit_2_reg_2853 ^ 1'b1);

assign signbit_not_i_fu_1601_p2 = (signbit_reg_2789 ^ 1'b1);

assign start_col_cast_i_cast1_cast_fu_672_p3 = ((anchor_x_V_read_reg_2204[0:0] === 1'b1) ? ap_const_lv13_1 : ap_const_lv13_2);

assign start_col_cast_i_cast_cast_fu_679_p3 = ((anchor_x_V_read_reg_2204[0:0] === 1'b1) ? ap_const_lv12_1 : ap_const_lv12_2);

assign start_row_cast_i_cast1_cast_fu_658_p3 = ((anchor_y_V_read_reg_2210[0:0] === 1'b1) ? ap_const_lv13_1 : ap_const_lv13_2);

assign start_row_cast_i_cast_cast_fu_665_p3 = ((anchor_y_V_read_reg_2210[0:0] === 1'b1) ? ap_const_lv12_1 : ap_const_lv12_2);

assign tmp54_cast_fu_1263_p1 = grp_fu_2007_p3;

assign tmp56_cast_fu_1438_p1 = tmp14_reg_2744;

assign tmp58_cast_fu_1330_p1 = grp_fu_2129_p3;

assign tmp60_cast_fu_1547_p1 = grp_fu_2015_p3;

assign tmp62_cast_fu_1393_p1 = grp_fu_1985_p3;

assign tmp64_cast_fu_1568_p1 = grp_fu_2050_p3;

assign tmp_18_cast_i_cast_fu_723_p1 = p_0130_0_i_i_reg_462;

assign tmp_19_i_fu_727_p2 = ((tmp_18_cast_i_cast_fu_723_p1 < heightloop_reg_2375) ? 1'b1 : 1'b0);

assign tmp_1_i_i1_fu_1789_p1 = tmp_39_fu_1782_p3;

assign tmp_1_i_i6_fu_1682_p1 = tmp_33_fu_1675_p3;

assign tmp_1_i_i_fu_1476_p1 = tmp_27_fu_1469_p3;

assign tmp_20_i_fu_738_p2 = ((p_0130_0_i_i_reg_462 == ap_const_lv12_0) ? 1'b1 : 1'b0);

assign tmp_21_i_fu_744_p2 = ((p_0130_0_i_i_reg_462 < p_src_rows_V_read_reg_2182) ? 1'b1 : 1'b0);

assign tmp_22_i_fu_749_p2 = ((p_0130_0_i_i_reg_462 < start_row_cast_i_cast_cast_reg_2365) ? 1'b1 : 1'b0);

assign tmp_23_i_fu_769_p2 = ((col_assign_cast_i_cast_fu_765_p1 < widthloop_reg_2380) ? 1'b1 : 1'b0);

assign tmp_24_i_fu_780_p2 = ((p_0153_0_i_i_reg_473 < p_src_cols_V_read_reg_2193) ? 1'b1 : 1'b0);

assign tmp_25_i_fu_785_p2 = ((p_0153_0_i_i_reg_473 == ap_const_lv12_0) ? 1'b1 : 1'b0);

assign tmp_26_i_fu_791_p2 = ((p_0153_0_i_i_reg_473 < start_col_cast_i_cast_cast_reg_2370) ? 1'b1 : 1'b0);

assign tmp_27_fu_1469_p3 = grp_fu_2023_p3[ap_const_lv32_3];

assign tmp_28_fu_1480_p3 = grp_fu_2023_p3[ap_const_lv32_B];

assign tmp_29_fu_1493_p3 = p_Val2_5_fu_1487_p2[ap_const_lv32_7];

assign tmp_2_i_i1_fu_1707_p2 = (tmp_35_fu_1699_p3 ^ 1'b1);

assign tmp_2_i_i2_fu_1814_p2 = (tmp_41_fu_1806_p3 ^ 1'b1);

assign tmp_2_i_i_fu_1501_p2 = (tmp_29_fu_1493_p3 ^ 1'b1);

assign tmp_33_fu_1675_p3 = grp_fu_2101_p3[ap_const_lv32_3];

assign tmp_34_fu_1686_p3 = grp_fu_2101_p3[ap_const_lv32_B];

assign tmp_35_fu_1699_p3 = p_Val2_8_fu_1693_p2[ap_const_lv32_7];

assign tmp_39_fu_1782_p3 = grp_fu_2066_p3[ap_const_lv32_3];

assign tmp_3_i_i1_fu_1867_p2 = (p_38_i_i_i1_reg_2841 ^ 1'b1);

assign tmp_3_i_i2_fu_1926_p2 = (p_38_i_i_i2_reg_2865 ^ 1'b1);

assign tmp_3_i_i_fu_1585_p2 = (p_38_i_i_i_fu_1581_p2 ^ 1'b1);

assign tmp_40_fu_1793_p3 = grp_fu_2066_p3[ap_const_lv32_B];

assign tmp_41_fu_1806_p3 = p_Val2_17_fu_1800_p2[ap_const_lv32_7];

assign tmp_63_0_i_fu_812_p1 = p_0153_0_i_i_reg_473;

assign tmp_6_i_fu_646_p2 = (tmp_5_i_reg_451 + ap_const_lv2_1);

assign tmp_7_i_fu_652_p2 = ((tmp_5_i_reg_451 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign ult1_fu_796_p2 = ((p_0153_0_i_i_reg_473 < p_src_cols_V_read_reg_2193) ? 1'b1 : 1'b0);

assign ult_fu_754_p2 = ((p_0130_0_i_i_reg_462 < p_src_rows_V_read_reg_2182) ? 1'b1 : 1'b0);

assign widthloop_fu_691_p2 = (start_col_cast_i_cast1_cast_fu_672_p3 + cols_cast_i_reg_2199);

always @ (posedge ap_clk) begin
    rows_cast_i_reg_2188[12] <= 1'b0;
    cols_cast_i_reg_2199[12] <= 1'b0;
    start_row_cast_i_cast_cast_reg_2365[11:2] <= 10'b0000000000;
    start_col_cast_i_cast_cast_reg_2370[11:2] <= 10'b0000000000;
end

endmodule //filter_Filter2D116
