[2025-09-17 19:41:37] START suite=cs trace=cloud9_phase0_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2344775 heartbeat IPC: 4.265 cumulative IPC: 4.265 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4491647 heartbeat IPC: 4.658 cumulative IPC: 4.453 (Simulation time: 00 hr 01 min 00 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4491647 cumulative IPC: 4.453 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4491647 cumulative IPC: 4.453 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14551546 heartbeat IPC: 0.994 cumulative IPC: 0.994 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 24759022 heartbeat IPC: 0.9797 cumulative IPC: 0.9868 (Simulation time: 00 hr 02 min 58 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 35441189 heartbeat IPC: 0.9361 cumulative IPC: 0.9693 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 46369839 heartbeat IPC: 0.915 cumulative IPC: 0.9552 (Simulation time: 00 hr 05 min 19 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 57297473 heartbeat IPC: 0.9151 cumulative IPC: 0.9469 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 68320112 heartbeat IPC: 0.9072 cumulative IPC: 0.94 (Simulation time: 00 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 79346194 heartbeat IPC: 0.9069 cumulative IPC: 0.9351 (Simulation time: 00 hr 08 min 47 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 90325323 heartbeat IPC: 0.9108 cumulative IPC: 0.932 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 101212465 heartbeat IPC: 0.9185 cumulative IPC: 0.9305 (Simulation time: 00 hr 10 min 55 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 107624816 cumulative IPC: 0.9292 (Simulation time: 00 hr 11 min 54 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 107624816 cumulative IPC: 0.9292 (Simulation time: 00 hr 11 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9292 instructions: 100000000 cycles: 107624816
CPU 0 Branch Prediction Accuracy: 96.31% MPKI: 0.6473 Average ROB Occupancy at Mispredict: 740
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6452
BRANCH_INDIRECT: 0.00056
BRANCH_CONDITIONAL: 0.00153
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 38742
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 129.61667
REPLAY_LOAD: 132.44444
NON_REPLAY_LOAD: 42.61125

== Total ==
ADDR_TRANS: 7777
REPLAY_LOAD: 14304
NON_REPLAY_LOAD: 16661

== Counts ==
ADDR_TRANS: 60
REPLAY_LOAD: 108
NON_REPLAY_LOAD: 391

cpu0->cpu0_STLB TOTAL        ACCESS:      85995 HIT:      83297 MISS:       2698 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      85995 HIT:      83297 MISS:       2698 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 282.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     415230 HIT:     216663 MISS:     198567 MSHR_MERGE:        374
cpu0->cpu0_L2C LOAD         ACCESS:     188783 HIT:      36960 MISS:     151823 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       2261 HIT:       1865 MISS:        396 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     118681 HIT:      77749 MISS:      40932 MSHR_MERGE:        374
cpu0->cpu0_L2C WRITE        ACCESS:      99992 HIT:      99927 MISS:         65 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       5513 HIT:        162 MISS:       5351 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      87499 ISSUED:      87499 USEFUL:      37124 USELESS:        507
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 80.43 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12273151 HIT:   12272193 MISS:        958 MSHR_MERGE:        280
cpu0->cpu0_L1I LOAD         ACCESS:   12273151 HIT:   12272193 MISS:        958 MSHR_MERGE:        280
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 140.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19525387 HIT:   19253876 MISS:     271511 MSHR_MERGE:      44450
cpu0->cpu0_L1D LOAD         ACCESS:   13045509 HIT:   12816504 MISS:     229005 MSHR_MERGE:      40900
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     283298 HIT:     251198 MISS:      32100 MSHR_MERGE:        918
cpu0->cpu0_L1D WRITE        ACCESS:    6190528 HIT:    6185665 MISS:       4863 MSHR_MERGE:       2602
cpu0->cpu0_L1D TRANSLATION  ACCESS:       6052 HIT:        509 MISS:       5543 MSHR_MERGE:         30
cpu0->cpu0_L1D PREFETCH REQUESTED:     283298 ISSUED:     283298 USEFUL:      30801 USELESS:        383
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 74.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10414339 HIT:   10414131 MISS:        208 MSHR_MERGE:        101
cpu0->cpu0_ITLB LOAD         ACCESS:   10414339 HIT:   10414131 MISS:        208 MSHR_MERGE:        101
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 423.2 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19113313 HIT:   19020269 MISS:      93044 MSHR_MERGE:       7156
cpu0->cpu0_DTLB LOAD         ACCESS:   19113313 HIT:   19020269 MISS:      93044 MSHR_MERGE:       7156
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.27 cycles
cpu0->LLC TOTAL        ACCESS:     290916 HIT:     160397 MISS:     130519 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     151823 HIT:      53548 MISS:      98275 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        396 HIT:        152 MISS:        244 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40558 HIT:      13121 MISS:      27437 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      92788 HIT:      92716 MISS:         72 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       5351 HIT:        860 MISS:       4491 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 83 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        249
  ROW_BUFFER_MISS:     130196
  AVG DBUS CONGESTED CYCLE: 5.945
Channel 0 WQ ROW_BUFFER_HIT:       4614
  ROW_BUFFER_MISS:      60243
  FULL:          0
Channel 0 REFRESHES ISSUED:       8969

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        22699        13602        25379        23739
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4            8          192          814
  STLB miss resolved @ L2C                0            2            3           48          294
  STLB miss resolved @ LLC                0           15            8          236          968
  STLB miss resolved @ MEM                0           18           52          851         3945

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 29            0            0            1           53
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            0            1            1           44
  STLB miss resolved @ L2C                1            0            0            0           11
  STLB miss resolved @ LLC                1            2            0            0            9
  STLB miss resolved @ MEM                8            2            1            3          167
[2025-09-17 19:53:31] END   suite=cs trace=cloud9_phase0_core2 (rc=0)
