;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 27/01/2021 12:44:30 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x1DC90000  	7625
0x0008	0x1EF90000  	7929
0x000C	0x1EF90000  	7929
0x0010	0x1EF90000  	7929
0x0014	0x1EF90000  	7929
0x0018	0x1EF90000  	7929
0x001C	0x1EF90000  	7929
0x0020	0x1EF90000  	7929
0x0024	0x1EF90000  	7929
0x0028	0x1EF90000  	7929
0x002C	0x1EF90000  	7929
0x0030	0x1EF90000  	7929
0x0034	0x1EF90000  	7929
0x0038	0x1EF90000  	7929
0x003C	0x1EF90000  	7929
0x0040	0x1EF90000  	7929
0x0044	0x1EF90000  	7929
0x0048	0x1EF90000  	7929
0x004C	0x1EF90000  	7929
0x0050	0x1EF90000  	7929
0x0054	0x1EF90000  	7929
0x0058	0x1EF90000  	7929
0x005C	0x1EF90000  	7929
0x0060	0x1EF90000  	7929
0x0064	0x1EF90000  	7929
0x0068	0x1EF90000  	7929
0x006C	0x1EF90000  	7929
0x0070	0x1EF90000  	7929
0x0074	0x1EF90000  	7929
0x0078	0x1EF90000  	7929
0x007C	0x1EF90000  	7929
0x0080	0x1EF90000  	7929
0x0084	0x1EF90000  	7929
0x0088	0x1EF90000  	7929
0x008C	0x1EF90000  	7929
0x0090	0x1EF90000  	7929
0x0094	0x1EF90000  	7929
0x0098	0x1EF90000  	7929
0x009C	0x1EF90000  	7929
0x00A0	0x1EF90000  	7929
0x00A4	0x1EF90000  	7929
0x00A8	0x1EF90000  	7929
0x00AC	0x1EF90000  	7929
0x00B0	0x1B510000  	6993
0x00B4	0x1EF90000  	7929
0x00B8	0x1EF90000  	7929
0x00BC	0x1EF90000  	7929
0x00C0	0x1EF90000  	7929
0x00C4	0x1EF90000  	7929
0x00C8	0x1EF90000  	7929
0x00CC	0x1EF90000  	7929
0x00D0	0x1C550000  	7253
0x00D4	0x1B6D0000  	7021
0x00D8	0x1EF90000  	7929
0x00DC	0x1EF90000  	7929
0x00E0	0x1C190000  	7193
0x00E4	0x1EF90000  	7929
0x00E8	0x1EF90000  	7929
0x00EC	0x1EF90000  	7929
0x00F0	0x1EF90000  	7929
0x00F4	0x1EF90000  	7929
0x00F8	0x1EF90000  	7929
0x00FC	0x1EF90000  	7929
0x0100	0x1EF90000  	7929
0x0104	0x1EF90000  	7929
0x0108	0x1EF90000  	7929
0x010C	0x1EF90000  	7929
0x0110	0x1EF90000  	7929
0x0114	0x1EF90000  	7929
0x0118	0x1EF90000  	7929
0x011C	0x1EF90000  	7929
0x0120	0x1EF90000  	7929
0x0124	0x1EF90000  	7929
0x0128	0x1EF90000  	7929
0x012C	0x1EF90000  	7929
0x0130	0x1EF90000  	7929
0x0134	0x1EF90000  	7929
0x0138	0x1EF90000  	7929
0x013C	0x1EF90000  	7929
0x0140	0x1EF90000  	7929
0x0144	0x1EF90000  	7929
0x0148	0x1EF90000  	7929
0x014C	0x1EF90000  	7929
; end of ____SysVT
_main:
;DriverRF4463PROMain.c, 42 :: 		void main() {
0x1DC8	0xB081    SUB	SP, SP, #4
0x1DCA	0xF7FFFF51  BL	7280
0x1DCE	0xF000FDE7  BL	10656
0x1DD2	0xF000F895  BL	7936
0x1DD6	0xF000FDA3  BL	10528
;DriverRF4463PROMain.c, 44 :: 		Delay_ms( 2000 );                    // delay de depuracion
0x1DDA	0xF24357FF  MOVW	R7, #13823
0x1DDE	0xF2C0176E  MOVT	R7, #366
L_main299:
0x1DE2	0x1E7F    SUBS	R7, R7, #1
0x1DE4	0xD1FD    BNE	L_main299
0x1DE6	0xBF00    NOP
0x1DE8	0xBF00    NOP
0x1DEA	0xBF00    NOP
0x1DEC	0xBF00    NOP
0x1DEE	0xBF00    NOP
;DriverRF4463PROMain.c, 48 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_6 );
0x1DF0	0xF2400140  MOVW	R1, #64
0x1DF4	0x4834    LDR	R0, [PC, #208]
0x1DF6	0xF7FFF93B  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 49 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_7 );
0x1DFA	0xF2400180  MOVW	R1, #128
0x1DFE	0x4832    LDR	R0, [PC, #200]
0x1E00	0xF7FFF936  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 50 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_8 );
0x1E04	0xF2401100  MOVW	R1, #256
0x1E08	0x482F    LDR	R0, [PC, #188]
0x1E0A	0xF7FFF931  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 52 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_7 );
0x1E0E	0xF2400180  MOVW	R1, #128
0x1E12	0x482E    LDR	R0, [PC, #184]
0x1E14	0xF7FFF92C  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 53 :: 		Sound_Init( &GPIOB_ODR, 7 );
0x1E18	0x2107    MOVS	R1, #7
0x1E1A	0x482D    LDR	R0, [PC, #180]
0x1E1C	0xF7FFF962  BL	_Sound_Init+0
;DriverRF4463PROMain.c, 54 :: 		Sound_Play( 1000, 100 );
0x1E20	0x2164    MOVS	R1, #100
0x1E22	0xF24030E8  MOVW	R0, #1000
0x1E26	0xF7FFF987  BL	_Sound_Play+0
;DriverRF4463PROMain.c, 56 :: 		LED_RED      = 1;
0x1E2A	0x2101    MOVS	R1, #1
0x1E2C	0xB249    SXTB	R1, R1
0x1E2E	0x4829    LDR	R0, [PC, #164]
0x1E30	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 57 :: 		LED_GREEN    = 1;
0x1E32	0x4829    LDR	R0, [PC, #164]
0x1E34	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 58 :: 		LED_BLUE     = 1;
0x1E36	0x4829    LDR	R0, [PC, #164]
0x1E38	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 60 :: 		Delay_ms( 100 );
0x1E3A	0xF644777F  MOVW	R7, #20351
0x1E3E	0xF2C00712  MOVT	R7, #18
L_main301:
0x1E42	0x1E7F    SUBS	R7, R7, #1
0x1E44	0xD1FD    BNE	L_main301
0x1E46	0xBF00    NOP
0x1E48	0xBF00    NOP
0x1E4A	0xBF00    NOP
0x1E4C	0xBF00    NOP
0x1E4E	0xBF00    NOP
;DriverRF4463PROMain.c, 62 :: 		LED_RED      = 0;
0x1E50	0x2200    MOVS	R2, #0
0x1E52	0xB252    SXTB	R2, R2
0x1E54	0x481F    LDR	R0, [PC, #124]
0x1E56	0x6002    STR	R2, [R0, #0]
;DriverRF4463PROMain.c, 63 :: 		LED_GREEN    = 1;
0x1E58	0x2101    MOVS	R1, #1
0x1E5A	0xB249    SXTB	R1, R1
0x1E5C	0x481E    LDR	R0, [PC, #120]
0x1E5E	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 64 :: 		LED_BLUE     = 0;
0x1E60	0x481E    LDR	R0, [PC, #120]
0x1E62	0x6002    STR	R2, [R0, #0]
;DriverRF4463PROMain.c, 66 :: 		InitTimer2();
0x1E64	0xF7FFF912  BL	_InitTimer2+0
;DriverRF4463PROMain.c, 69 :: 		vUARTTxInit();                // configura todos las parametros de USART
0x1E68	0xF7FFF8EC  BL	_vUARTTxInit+0
;DriverRF4463PROMain.c, 70 :: 		vSPI2Init();                  // configura todos los parametros de SPI
0x1E6C	0xF7FFF9AA  BL	_vSPI2Init+0
;DriverRF4463PROMain.c, 75 :: 		freq3 = 9;
0x1E70	0x2109    MOVS	R1, #9
0x1E72	0x481B    LDR	R0, [PC, #108]
0x1E74	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 76 :: 		freq2 = 1;
0x1E76	0x2101    MOVS	R1, #1
0x1E78	0x481A    LDR	R0, [PC, #104]
0x1E7A	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 77 :: 		freq1 = 5;
0x1E7C	0x2105    MOVS	R1, #5
0x1E7E	0x481A    LDR	R0, [PC, #104]
0x1E80	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 80 :: 		power = 7;
0x1E82	0x2107    MOVS	R1, #7
0x1E84	0x4819    LDR	R0, [PC, #100]
0x1E86	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 82 :: 		rate  = dr_1p2;
0x1E88	0x2100    MOVS	R1, #0
0x1E8A	0x4819    LDR	R0, [PC, #100]
0x1E8C	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 84 :: 		mode  = master_mode;          // para
0x1E8E	0x2100    MOVS	R1, #0
0x1E90	0x4818    LDR	R0, [PC, #96]
0x1E92	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 88 :: 		VRF4463SDNReset();
0x1E94	0xF7FFFDF0  BL	_VRF4463SDNReset+0
;DriverRF4463PROMain.c, 89 :: 		vRF4463Init();
0x1E98	0xF7FFF9B2  BL	_vRF4463Init+0
;DriverRF4463PROMain.c, 93 :: 		LED_GREEN    = 0;
0x1E9C	0x2100    MOVS	R1, #0
0x1E9E	0xB249    SXTB	R1, R1
0x1EA0	0x480D    LDR	R0, [PC, #52]
0x1EA2	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 94 :: 		LED_BLUE     = 1;
0x1EA4	0x2101    MOVS	R1, #1
0x1EA6	0xB249    SXTB	R1, R1
0x1EA8	0x480C    LDR	R0, [PC, #48]
0x1EAA	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 96 :: 		while ( 1 ) {
L_main303:
;DriverRF4463PROMain.c, 99 :: 		if ( mode == master_mode ) {
0x1EAC	0x4811    LDR	R0, [PC, #68]
0x1EAE	0x7800    LDRB	R0, [R0, #0]
0x1EB0	0xB910    CBNZ	R0, L_main305
;DriverRF4463PROMain.c, 100 :: 		vRF4463TxData();
0x1EB2	0xF7FFF885  BL	_vRF4463TxData+0
;DriverRF4463PROMain.c, 101 :: 		}
0x1EB6	0xE005    B	L_main306
L_main305:
;DriverRF4463PROMain.c, 102 :: 		else if ( mode == slave_mode ) {
0x1EB8	0x480E    LDR	R0, [PC, #56]
0x1EBA	0x7800    LDRB	R0, [R0, #0]
0x1EBC	0x2801    CMP	R0, #1
0x1EBE	0xD101    BNE	L_main307
;DriverRF4463PROMain.c, 103 :: 		vRF4463RxStart();
0x1EC0	0xF7FEFC98  BL	_vRF4463RxStart+0
;DriverRF4463PROMain.c, 104 :: 		}
L_main307:
L_main306:
;DriverRF4463PROMain.c, 106 :: 		}
0x1EC4	0xE7F2    B	L_main303
;DriverRF4463PROMain.c, 107 :: 		}
L_end_main:
L__main_end_loop:
0x1EC6	0xE7FE    B	L__main_end_loop
0x1EC8	0x10004001  	GPIOC_BASE+0
0x1ECC	0x0C004001  	GPIOB_BASE+0
0x1ED0	0x0C0C4001  	GPIOB_ODR+0
0x1ED4	0x01984222  	GPIOC_ODRbits+0
0x1ED8	0x019C4222  	GPIOC_ODRbits+0
0x1EDC	0x01A04222  	GPIOC_ODRbits+0
0x1EE0	0x013E2000  	_freq3+0
0x1EE4	0x013F2000  	_freq2+0
0x1EE8	0x01402000  	_freq1+0
0x1EEC	0x01462000  	_power+0
0x1EF0	0x01442000  	_rate+0
0x1EF4	0x01452000  	_mode+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x11EC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x11EE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x11F2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x11F6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x11FA	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x11FC	0xB001    ADD	SP, SP, #4
0x11FE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x1B14	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x1B16	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x1B1A	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x1B1E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x1B22	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x1B24	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x1B28	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x1B2A	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x1B2C	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x1B2E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x1B32	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x1B36	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x1B38	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x1B3C	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x1B3E	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x1B40	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x1B44	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x1B48	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x1B4A	0xB001    ADD	SP, SP, #4
0x1B4C	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1070	0xB081    SUB	SP, SP, #4
0x1072	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x1076	0x4A04    LDR	R2, [PC, #16]
0x1078	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x107A	0xF7FFFDF3  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x107E	0xF8DDE000  LDR	LR, [SP, #0]
0x1082	0xB001    ADD	SP, SP, #4
0x1084	0x4770    BX	LR
0x1086	0xBF00    NOP
0x1088	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C64	0xB081    SUB	SP, SP, #4
0x0C66	0xF8CDE000  STR	LR, [SP, #0]
0x0C6A	0xB28C    UXTH	R4, R1
0x0C6C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0C6E	0x4B77    LDR	R3, [PC, #476]
0x0C70	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0C74	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0C76	0x4618    MOV	R0, R3
0x0C78	0xF7FFFD30  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0C7C	0xF1B40FFF  CMP	R4, #255
0x0C80	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0C82	0x4B73    LDR	R3, [PC, #460]
0x0C84	0x429D    CMP	R5, R3
0x0C86	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0C88	0xF04F3333  MOV	R3, #858993459
0x0C8C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0C8E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0C90	0x2D42    CMP	R5, #66
0x0C92	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0C94	0xF04F3344  MOV	R3, #1145324612
0x0C98	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0C9A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0C9C	0xF64F73FF  MOVW	R3, #65535
0x0CA0	0x429C    CMP	R4, R3
0x0CA2	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0CA4	0x4B6A    LDR	R3, [PC, #424]
0x0CA6	0x429D    CMP	R5, R3
0x0CA8	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0CAA	0xF04F3333  MOV	R3, #858993459
0x0CAE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0CB0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0CB2	0xF04F3333  MOV	R3, #858993459
0x0CB6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0CB8	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0CBA	0x2D42    CMP	R5, #66
0x0CBC	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0CBE	0xF04F3344  MOV	R3, #1145324612
0x0CC2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0CC4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0CC6	0xF04F3344  MOV	R3, #1145324612
0x0CCA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0CCC	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0CCE	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0CD0	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0CD2	0xF0050301  AND	R3, R5, #1
0x0CD6	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0CD8	0x2100    MOVS	R1, #0
0x0CDA	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0CDC	0xF0050302  AND	R3, R5, #2
0x0CE0	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0CE2	0xF40573C0  AND	R3, R5, #384
0x0CE6	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0CE8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0CEA	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0CEC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0CEE	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0CF0	0xF0050304  AND	R3, R5, #4
0x0CF4	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0CF6	0xF0050320  AND	R3, R5, #32
0x0CFA	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0CFC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0CFE	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0D00	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0D02	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0D04	0xF0050308  AND	R3, R5, #8
0x0D08	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0D0A	0xF0050320  AND	R3, R5, #32
0x0D0E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0D10	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0D12	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0D14	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0D16	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0D18	0x4B4E    LDR	R3, [PC, #312]
0x0D1A	0xEA050303  AND	R3, R5, R3, LSL #0
0x0D1E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0D20	0x2003    MOVS	R0, #3
0x0D22	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0D24	0xF4057300  AND	R3, R5, #512
0x0D28	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0D2A	0x2002    MOVS	R0, #2
0x0D2C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0D2E	0xF4056380  AND	R3, R5, #1024
0x0D32	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0D34	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0D36	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0D38	0xF005030C  AND	R3, R5, #12
0x0D3C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0D3E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0D40	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0D42	0xF00403FF  AND	R3, R4, #255
0x0D46	0xB29B    UXTH	R3, R3
0x0D48	0x2B00    CMP	R3, #0
0x0D4A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0D4C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0D4E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0D50	0xFA1FF884  UXTH	R8, R4
0x0D54	0x4632    MOV	R2, R6
0x0D56	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0D58	0x2808    CMP	R0, #8
0x0D5A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0D5C	0xF04F0301  MOV	R3, #1
0x0D60	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0D64	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0D68	0x42A3    CMP	R3, R4
0x0D6A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0D6C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0D6E	0xF04F030F  MOV	R3, #15
0x0D72	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0D74	0x43DB    MVN	R3, R3
0x0D76	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0D7A	0xFA01F305  LSL	R3, R1, R5
0x0D7E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0D82	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0D84	0xF4067381  AND	R3, R6, #258
0x0D88	0xF5B37F81  CMP	R3, #258
0x0D8C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0D8E	0xF2020414  ADDW	R4, R2, #20
0x0D92	0xF04F0301  MOV	R3, #1
0x0D96	0x4083    LSLS	R3, R0
0x0D98	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0D9A	0xF0060382  AND	R3, R6, #130
0x0D9E	0x2B82    CMP	R3, #130
0x0DA0	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0DA2	0xF2020410  ADDW	R4, R2, #16
0x0DA6	0xF04F0301  MOV	R3, #1
0x0DAA	0x4083    LSLS	R3, R0
0x0DAC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0DAE	0x462F    MOV	R7, R5
0x0DB0	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0DB2	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0DB4	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0DB6	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0DB8	0xFA1FF088  UXTH	R0, R8
0x0DBC	0x460F    MOV	R7, R1
0x0DBE	0x4631    MOV	R1, R6
0x0DC0	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0DC2	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0DC4	0x460F    MOV	R7, R1
0x0DC6	0x4629    MOV	R1, R5
0x0DC8	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0DCA	0xF1B00FFF  CMP	R0, #255
0x0DCE	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0DD0	0x1D33    ADDS	R3, R6, #4
0x0DD2	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0DD6	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0DD8	0x2A08    CMP	R2, #8
0x0DDA	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0DDC	0xF2020408  ADDW	R4, R2, #8
0x0DE0	0xF04F0301  MOV	R3, #1
0x0DE4	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0DE8	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0DEC	0x42A3    CMP	R3, R4
0x0DEE	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0DF0	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0DF2	0xF04F030F  MOV	R3, #15
0x0DF6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0DF8	0x43DB    MVN	R3, R3
0x0DFA	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0DFE	0xFA07F305  LSL	R3, R7, R5
0x0E02	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0E06	0xF4017381  AND	R3, R1, #258
0x0E0A	0xF5B37F81  CMP	R3, #258
0x0E0E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0E10	0xF2060514  ADDW	R5, R6, #20
0x0E14	0xF2020408  ADDW	R4, R2, #8
0x0E18	0xF04F0301  MOV	R3, #1
0x0E1C	0x40A3    LSLS	R3, R4
0x0E1E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0E20	0xF0010382  AND	R3, R1, #130
0x0E24	0x2B82    CMP	R3, #130
0x0E26	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0E28	0xF2060510  ADDW	R5, R6, #16
0x0E2C	0xF2020408  ADDW	R4, R2, #8
0x0E30	0xF04F0301  MOV	R3, #1
0x0E34	0x40A3    LSLS	R3, R4
0x0E36	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0E38	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0E3A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0E3C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0E3E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0E40	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0E44	0xF8DDE000  LDR	LR, [SP, #0]
0x0E48	0xB001    ADD	SP, SP, #4
0x0E4A	0x4770    BX	LR
0x0E4C	0xFC00FFFF  	#-1024
0x0E50	0x00140008  	#524308
0x0E54	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x06DC	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x06DE	0x4919    LDR	R1, [PC, #100]
0x06E0	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x06E4	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x06E6	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x06E8	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x06EA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x06EC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x06EE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x06F0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x06F2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x06F4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x06F6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x06F8	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x06FA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x06FC	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x06FE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0700	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0702	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0706	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0708	0x490F    LDR	R1, [PC, #60]
0x070A	0x4288    CMP	R0, R1
0x070C	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x070E	0x490F    LDR	R1, [PC, #60]
0x0710	0x4288    CMP	R0, R1
0x0712	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0714	0x490E    LDR	R1, [PC, #56]
0x0716	0x4288    CMP	R0, R1
0x0718	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x071A	0x490E    LDR	R1, [PC, #56]
0x071C	0x4288    CMP	R0, R1
0x071E	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0720	0x490D    LDR	R1, [PC, #52]
0x0722	0x4288    CMP	R0, R1
0x0724	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0726	0x490D    LDR	R1, [PC, #52]
0x0728	0x4288    CMP	R0, R1
0x072A	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x072C	0x490C    LDR	R1, [PC, #48]
0x072E	0x4288    CMP	R0, R1
0x0730	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0732	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0734	0x490B    LDR	R1, [PC, #44]
0x0736	0x6809    LDR	R1, [R1, #0]
0x0738	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x073C	0x4909    LDR	R1, [PC, #36]
0x073E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0740	0xB001    ADD	SP, SP, #4
0x0742	0x4770    BX	LR
0x0744	0xFC00FFFF  	#-1024
0x0748	0x08004001  	#1073809408
0x074C	0x0C004001  	#1073810432
0x0750	0x10004001  	#1073811456
0x0754	0x14004001  	#1073812480
0x0758	0x18004001  	#1073813504
0x075C	0x1C004001  	#1073814528
0x0760	0x20004001  	#1073815552
0x0764	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Sound_Init:
;__Lib_Sound.c, 10 :: 		
; snd_pin start address is: 4 (R1)
; snd_port start address is: 0 (R0)
0x10E4	0xB081    SUB	SP, SP, #4
0x10E6	0xF8CDE000  STR	LR, [SP, #0]
0x10EA	0x4683    MOV	R11, R0
0x10EC	0x468C    MOV	R12, R1
; snd_pin end address is: 4 (R1)
; snd_port end address is: 0 (R0)
; snd_port start address is: 44 (R11)
; snd_pin start address is: 48 (R12)
;__Lib_Sound.c, 14 :: 		
0x10EE	0x2201    MOVS	R2, #1
0x10F0	0xB212    SXTH	R2, R2
0x10F2	0xFA02F20C  LSL	R2, R2, R12
0x10F6	0xB212    SXTH	R2, R2
0x10F8	0xB211    SXTH	R1, R2
0x10FA	0x4658    MOV	R0, R11
0x10FC	0xF7FFFFB8  BL	_GPIO_Digital_Output+0
;__Lib_Sound.c, 17 :: 		
0x1100	0x4A0A    LDR	R2, [PC, #40]
0x1102	0xF8C2B000  STR	R11, [R2, #0]
;__Lib_Sound.c, 20 :: 		
0x1106	0xF04F0201  MOV	R2, #1
0x110A	0xFA02F30C  LSL	R3, R2, R12
; snd_pin end address is: 48 (R12)
0x110E	0x4A08    LDR	R2, [PC, #32]
0x1110	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 21 :: 		
0x1112	0x43DB    MVN	R3, R3
0x1114	0x4A07    LDR	R2, [PC, #28]
0x1116	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 26 :: 		
0x1118	0xF8DB2000  LDR	R2, [R11, #0]
0x111C	0x401A    ANDS	R2, R3
0x111E	0xF8CB2000  STR	R2, [R11, #0]
; snd_port end address is: 44 (R11)
;__Lib_Sound.c, 27 :: 		
L_end_Sound_Init:
0x1122	0xF8DDE000  LDR	LR, [SP, #0]
0x1126	0xB001    ADD	SP, SP, #4
0x1128	0x4770    BX	LR
0x112A	0xBF00    NOP
0x112C	0x01602000  	__Lib_Sound_soundPortAddr+0
0x1130	0x01642000  	__Lib_Sound_pinMask1+0
0x1134	0x01682000  	__Lib_Sound_pinMask0+0
; end of _Sound_Init
_Sound_Play:
;__Lib_Sound.c, 30 :: 		
; duration_ms start address is: 4 (R1)
; freq_in_hz start address is: 0 (R0)
0x1138	0xB081    SUB	SP, SP, #4
0x113A	0xF8CDE000  STR	LR, [SP, #0]
0x113E	0xB28C    UXTH	R4, R1
0x1140	0xB281    UXTH	R1, R0
; duration_ms end address is: 4 (R1)
; freq_in_hz end address is: 0 (R0)
; freq_in_hz start address is: 4 (R1)
; duration_ms start address is: 16 (R4)
;__Lib_Sound.c, 35 :: 		
0x1142	0xF7FFFD79  BL	_Get_Fosc_kHz+0
0x1146	0xF24032E8  MOVW	R2, #1000
0x114A	0x4342    MULS	R2, R0, R2
;__Lib_Sound.c, 36 :: 		
0x114C	0xFBB2F1F1  UDIV	R1, R2, R1
; freq_in_hz end address is: 4 (R1)
;__Lib_Sound.c, 37 :: 		
0x1150	0x0849    LSRS	R1, R1, #1
; nc start address is: 4 (R1)
;__Lib_Sound.c, 40 :: 		
0x1152	0xF7FFFD71  BL	_Get_Fosc_kHz+0
0x1156	0xFB04F500  MUL	R5, R4, R0
; duration_ms end address is: 16 (R4)
0x115A	0x004A    LSLS	R2, R1, #1
0x115C	0xFBB5F5F2  UDIV	R5, R5, R2
; per_nc start address is: 20 (R5)
;__Lib_Sound.c, 42 :: 		
0x1160	0x220A    MOVS	R2, #10
0x1162	0xFBB1F1F2  UDIV	R1, R1, R2
; nc start address is: 4 (R1)
; nc end address is: 4 (R1)
; per_nc end address is: 20 (R5)
;__Lib_Sound.c, 45 :: 		
L_Sound_Play0:
; nc start address is: 4 (R1)
; nc end address is: 4 (R1)
; per_nc start address is: 20 (R5)
0x1166	0x2D00    CMP	R5, #0
0x1168	0xD919    BLS	L_Sound_Play1
; nc end address is: 4 (R1)
;__Lib_Sound.c, 47 :: 		
; nc start address is: 4 (R1)
0x116A	0x4C13    LDR	R4, [PC, #76]
0x116C	0x6822    LDR	R2, [R4, #0]
0x116E	0x6813    LDR	R3, [R2, #0]
0x1170	0x4A12    LDR	R2, [PC, #72]
0x1172	0x6812    LDR	R2, [R2, #0]
0x1174	0x4313    ORRS	R3, R2
0x1176	0x4622    MOV	R2, R4
0x1178	0x6812    LDR	R2, [R2, #0]
0x117A	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 48 :: 		
0x117C	0x4608    MOV	R0, R1
0x117E	0xF7FFFD63  BL	_Delay_Cyc+0
;__Lib_Sound.c, 51 :: 		
0x1182	0x4C0D    LDR	R4, [PC, #52]
0x1184	0x6822    LDR	R2, [R4, #0]
0x1186	0x6813    LDR	R3, [R2, #0]
0x1188	0x4A0D    LDR	R2, [PC, #52]
0x118A	0x6812    LDR	R2, [R2, #0]
0x118C	0x4013    ANDS	R3, R2
0x118E	0x4622    MOV	R2, R4
0x1190	0x6812    LDR	R2, [R2, #0]
0x1192	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 52 :: 		
0x1194	0x4608    MOV	R0, R1
0x1196	0xF7FFFD57  BL	_Delay_Cyc+0
;__Lib_Sound.c, 53 :: 		
0x119A	0x1E6D    SUBS	R5, R5, #1
;__Lib_Sound.c, 54 :: 		
; nc end address is: 4 (R1)
; per_nc end address is: 20 (R5)
0x119C	0xE7E3    B	L_Sound_Play0
L_Sound_Play1:
;__Lib_Sound.c, 55 :: 		
0x119E	0x4C06    LDR	R4, [PC, #24]
0x11A0	0x6822    LDR	R2, [R4, #0]
0x11A2	0x6813    LDR	R3, [R2, #0]
0x11A4	0x4A06    LDR	R2, [PC, #24]
0x11A6	0x6812    LDR	R2, [R2, #0]
0x11A8	0x4013    ANDS	R3, R2
0x11AA	0x4622    MOV	R2, R4
0x11AC	0x6812    LDR	R2, [R2, #0]
0x11AE	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 56 :: 		
L_end_Sound_Play:
0x11B0	0xF8DDE000  LDR	LR, [SP, #0]
0x11B4	0xB001    ADD	SP, SP, #4
0x11B6	0x4770    BX	LR
0x11B8	0x01602000  	__Lib_Sound_soundPortAddr+0
0x11BC	0x01642000  	__Lib_Sound_pinMask1+0
0x11C0	0x01682000  	__Lib_Sound_pinMask0+0
; end of _Sound_Play
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x0C38	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0C3A	0x4802    LDR	R0, [PC, #8]
0x0C3C	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0C3E	0xB001    ADD	SP, SP, #4
0x0C40	0x4770    BX	LR
0x0C42	0xBF00    NOP
0x0C44	0x015C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_Delay_Cyc:
;__Lib_Delays.c, 66 :: 		void Delay_Cyc(unsigned long cycles_div_by_10){  // Cycles_div_by_10 parameter range: min = 1, max = 4294967295
0x0C48	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 71 :: 		nop.w
0x0C4A	0xF3AF8000  NOP
;__Lib_Delays.c, 72 :: 		subs R0,R0,#1
0x0C4E	0x1E40    SUBS	R0, R0, #1
;__Lib_Delays.c, 73 :: 		label1:
label1:
;__Lib_Delays.c, 74 :: 		subs R0,R0,#1
0x0C50	0x1E40    SUBS	R0, R0, #1
;__Lib_Delays.c, 75 :: 		nop
0x0C52	0xBF00    NOP
;__Lib_Delays.c, 76 :: 		nop
0x0C54	0xBF00    NOP
;__Lib_Delays.c, 77 :: 		nop
0x0C56	0xBF00    NOP
;__Lib_Delays.c, 78 :: 		nop
0x0C58	0xBF00    NOP
;__Lib_Delays.c, 79 :: 		nop
0x0C5A	0xBF00    NOP
;__Lib_Delays.c, 80 :: 		nop
;__Lib_Delays.c, 81 :: 		nop
;__Lib_Delays.c, 82 :: 		bne label1
0x0C5C	0xD1F8    BNE	label1
;__Lib_Delays.c, 84 :: 		}
L_end_Delay_Cyc:
0x0C5E	0xB001    ADD	SP, SP, #4
0x0C60	0x4770    BX	LR
; end of _Delay_Cyc
_InitTimer2:
;DriverRF4463PROMain.c, 30 :: 		void InitTimer2(){
0x108C	0xB081    SUB	SP, SP, #4
0x108E	0xF8CDE000  STR	LR, [SP, #0]
;DriverRF4463PROMain.c, 31 :: 		RCC_APB1ENR.TIM2EN = 1;
0x1092	0x2101    MOVS	R1, #1
0x1094	0xB249    SXTB	R1, R1
0x1096	0x480E    LDR	R0, [PC, #56]
0x1098	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 32 :: 		TIM2_CR1.CEN = 0;
0x109A	0x2100    MOVS	R1, #0
0x109C	0xB249    SXTB	R1, R1
0x109E	0x480D    LDR	R0, [PC, #52]
0x10A0	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 33 :: 		TIM2_PSC = 1124;
0x10A2	0xF2404164  MOVW	R1, #1124
0x10A6	0x480C    LDR	R0, [PC, #48]
0x10A8	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 34 :: 		TIM2_ARR = 63999;
0x10AA	0xF64F11FF  MOVW	R1, #63999
0x10AE	0x480B    LDR	R0, [PC, #44]
0x10B0	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 35 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x10B2	0xF240002C  MOVW	R0, #44
0x10B6	0xF7FFFD6F  BL	_NVIC_IntEnable+0
;DriverRF4463PROMain.c, 36 :: 		TIM2_DIER.UIE = 1;
0x10BA	0x2101    MOVS	R1, #1
0x10BC	0xB249    SXTB	R1, R1
0x10BE	0x4808    LDR	R0, [PC, #32]
0x10C0	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 37 :: 		TIM2_CR1.CEN = 1;
0x10C2	0x4804    LDR	R0, [PC, #16]
0x10C4	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 38 :: 		}
L_end_InitTimer2:
0x10C6	0xF8DDE000  LDR	LR, [SP, #0]
0x10CA	0xB001    ADD	SP, SP, #4
0x10CC	0x4770    BX	LR
0x10CE	0xBF00    NOP
0x10D0	0x03804242  	RCC_APB1ENR+0
0x10D4	0x00004200  	TIM2_CR1+0
0x10D8	0x00284000  	TIM2_PSC+0
0x10DC	0x002C4000  	TIM2_ARR+0
0x10E0	0x01804200  	TIM2_DIER+0
; end of _InitTimer2
_NVIC_IntEnable:
;__Lib_System_105_107.c, 156 :: 		
; ivt start address is: 0 (R0)
0x0B98	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 168 :: 		
0x0B9A	0x2804    CMP	R0, #4
0x0B9C	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 173 :: 		
0x0B9E	0x4919    LDR	R1, [PC, #100]
0x0BA0	0x6809    LDR	R1, [R1, #0]
0x0BA2	0xF4413280  ORR	R2, R1, #65536
0x0BA6	0x4917    LDR	R1, [PC, #92]
0x0BA8	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 174 :: 		
0x0BAA	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 175 :: 		
; ivt start address is: 0 (R0)
0x0BAC	0x2805    CMP	R0, #5
0x0BAE	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 180 :: 		
0x0BB0	0x4914    LDR	R1, [PC, #80]
0x0BB2	0x6809    LDR	R1, [R1, #0]
0x0BB4	0xF4413200  ORR	R2, R1, #131072
0x0BB8	0x4912    LDR	R1, [PC, #72]
0x0BBA	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 181 :: 		
0x0BBC	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 182 :: 		
; ivt start address is: 0 (R0)
0x0BBE	0x2806    CMP	R0, #6
0x0BC0	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 187 :: 		
0x0BC2	0x4910    LDR	R1, [PC, #64]
0x0BC4	0x6809    LDR	R1, [R1, #0]
0x0BC6	0xF4412280  ORR	R2, R1, #262144
0x0BCA	0x490E    LDR	R1, [PC, #56]
0x0BCC	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 188 :: 		
0x0BCE	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 189 :: 		
; ivt start address is: 0 (R0)
0x0BD0	0x280F    CMP	R0, #15
0x0BD2	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 194 :: 		
0x0BD4	0x490C    LDR	R1, [PC, #48]
0x0BD6	0x6809    LDR	R1, [R1, #0]
0x0BD8	0xF0410202  ORR	R2, R1, #2
0x0BDC	0x490A    LDR	R1, [PC, #40]
0x0BDE	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 195 :: 		
0x0BE0	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 196 :: 		
; ivt start address is: 0 (R0)
0x0BE2	0x2810    CMP	R0, #16
0x0BE4	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 201 :: 		
0x0BE6	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0BEA	0x0961    LSRS	R1, R4, #5
0x0BEC	0x008A    LSLS	R2, R1, #2
0x0BEE	0x4907    LDR	R1, [PC, #28]
0x0BF0	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 202 :: 		
0x0BF2	0xF004021F  AND	R2, R4, #31
0x0BF6	0xF04F0101  MOV	R1, #1
0x0BFA	0x4091    LSLS	R1, R2
0x0BFC	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 203 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 204 :: 		
L_end_NVIC_IntEnable:
0x0BFE	0xB001    ADD	SP, SP, #4
0x0C00	0x4770    BX	LR
0x0C02	0xBF00    NOP
0x0C04	0xED24E000  	SCB_SHCRS+0
0x0C08	0xE010E000  	STK_CTRL+0
0x0C0C	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_vUARTTxInit:
;uarthandler.c, 108 :: 		void vUARTTxInit(){
0x1044	0xB081    SUB	SP, SP, #4
0x1046	0xF8CDE000  STR	LR, [SP, #0]
;uarthandler.c, 109 :: 		UART1_Init_Advanced( 921600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10 );
0x104A	0x4808    LDR	R0, [PC, #32]
0x104C	0xB401    PUSH	(R0)
0x104E	0xF2400300  MOVW	R3, #0
0x1052	0xF2400200  MOVW	R2, #0
0x1056	0xF2400100  MOVW	R1, #0
0x105A	0xF44F2061  MOV	R0, #921600
0x105E	0xF7FFFDD7  BL	_UART1_Init_Advanced+0
0x1062	0xB001    ADD	SP, SP, #4
;uarthandler.c, 110 :: 		}
L_end_vUARTTxInit:
0x1064	0xF8DDE000  LDR	LR, [SP, #0]
0x1068	0xB001    ADD	SP, SP, #4
0x106A	0x4770    BX	LR
0x106C	0x254C0000  	__GPIO_MODULE_USART1_PA9_10+0
; end of _vUARTTxInit
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0C10	0xB081    SUB	SP, SP, #4
0x0C12	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0C16	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x0C18	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0C1A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0C1C	0xB408    PUSH	(R3)
0x0C1E	0xB293    UXTH	R3, R2
0x0C20	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0C22	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0C24	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0C26	0xF7FFFBF5  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0C2A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x0C2C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C30	0xB001    ADD	SP, SP, #4
0x0C32	0x4770    BX	LR
0x0C34	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0414	0xB089    SUB	SP, SP, #36
0x0416	0xF8CDE000  STR	LR, [SP, #0]
0x041A	0x4683    MOV	R11, R0
0x041C	0xB298    UXTH	R0, R3
0x041E	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x0420	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0424	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0426	0xAC04    ADD	R4, SP, #16
0x0428	0xF8AD1004  STRH	R1, [SP, #4]
0x042C	0xF8AD0008  STRH	R0, [SP, #8]
0x0430	0x4620    MOV	R0, R4
0x0432	0xF7FFFEF7  BL	_RCC_GetClocksFrequency+0
0x0436	0xF8BD0008  LDRH	R0, [SP, #8]
0x043A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x043E	0x4C64    LDR	R4, [PC, #400]
0x0440	0x45A3    CMP	R11, R4
0x0442	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0444	0x2501    MOVS	R5, #1
0x0446	0xB26D    SXTB	R5, R5
0x0448	0x4C62    LDR	R4, [PC, #392]
0x044A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x044C	0x4D62    LDR	R5, [PC, #392]
0x044E	0x4C63    LDR	R4, [PC, #396]
0x0450	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x0452	0x4D63    LDR	R5, [PC, #396]
0x0454	0x4C63    LDR	R4, [PC, #396]
0x0456	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0458	0x4D63    LDR	R5, [PC, #396]
0x045A	0x4C64    LDR	R4, [PC, #400]
0x045C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x045E	0x4D64    LDR	R5, [PC, #400]
0x0460	0x4C64    LDR	R4, [PC, #400]
0x0462	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0464	0x9C07    LDR	R4, [SP, #28]
0x0466	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0468	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x046A	0x4C63    LDR	R4, [PC, #396]
0x046C	0x45A3    CMP	R11, R4
0x046E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x0470	0x2501    MOVS	R5, #1
0x0472	0xB26D    SXTB	R5, R5
0x0474	0x4C61    LDR	R4, [PC, #388]
0x0476	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x0478	0x4D61    LDR	R5, [PC, #388]
0x047A	0x4C58    LDR	R4, [PC, #352]
0x047C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x047E	0x4D61    LDR	R5, [PC, #388]
0x0480	0x4C58    LDR	R4, [PC, #352]
0x0482	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0484	0x4D60    LDR	R5, [PC, #384]
0x0486	0x4C59    LDR	R4, [PC, #356]
0x0488	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x048A	0x4D60    LDR	R5, [PC, #384]
0x048C	0x4C59    LDR	R4, [PC, #356]
0x048E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x0490	0x9C06    LDR	R4, [SP, #24]
0x0492	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0494	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x0496	0x4C5E    LDR	R4, [PC, #376]
0x0498	0x45A3    CMP	R11, R4
0x049A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x049C	0x2501    MOVS	R5, #1
0x049E	0xB26D    SXTB	R5, R5
0x04A0	0x4C5C    LDR	R4, [PC, #368]
0x04A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x04A4	0x4D5C    LDR	R5, [PC, #368]
0x04A6	0x4C4D    LDR	R4, [PC, #308]
0x04A8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x04AA	0x4D5C    LDR	R5, [PC, #368]
0x04AC	0x4C4D    LDR	R4, [PC, #308]
0x04AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x04B0	0x4D5B    LDR	R5, [PC, #364]
0x04B2	0x4C4E    LDR	R4, [PC, #312]
0x04B4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x04B6	0x4D5B    LDR	R5, [PC, #364]
0x04B8	0x4C4E    LDR	R4, [PC, #312]
0x04BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x04BC	0x9C06    LDR	R4, [SP, #24]
0x04BE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x04C0	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x04C2	0x4C59    LDR	R4, [PC, #356]
0x04C4	0x45A3    CMP	R11, R4
0x04C6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x04C8	0x2501    MOVS	R5, #1
0x04CA	0xB26D    SXTB	R5, R5
0x04CC	0x4C57    LDR	R4, [PC, #348]
0x04CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x04D0	0x4D57    LDR	R5, [PC, #348]
0x04D2	0x4C42    LDR	R4, [PC, #264]
0x04D4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x04D6	0x4D57    LDR	R5, [PC, #348]
0x04D8	0x4C42    LDR	R4, [PC, #264]
0x04DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x04DC	0x4D56    LDR	R5, [PC, #344]
0x04DE	0x4C43    LDR	R4, [PC, #268]
0x04E0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x04E2	0x4D56    LDR	R5, [PC, #344]
0x04E4	0x4C43    LDR	R4, [PC, #268]
0x04E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x04E8	0x9C06    LDR	R4, [SP, #24]
0x04EA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x04EC	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x04EE	0x4C54    LDR	R4, [PC, #336]
0x04F0	0x45A3    CMP	R11, R4
0x04F2	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x04F4	0x2501    MOVS	R5, #1
0x04F6	0xB26D    SXTB	R5, R5
0x04F8	0x4C52    LDR	R4, [PC, #328]
0x04FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x04FC	0x4D52    LDR	R5, [PC, #328]
0x04FE	0x4C37    LDR	R4, [PC, #220]
0x0500	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x0502	0x4D52    LDR	R5, [PC, #328]
0x0504	0x4C37    LDR	R4, [PC, #220]
0x0506	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0508	0x4D51    LDR	R5, [PC, #324]
0x050A	0x4C38    LDR	R4, [PC, #224]
0x050C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x050E	0x4D51    LDR	R5, [PC, #324]
0x0510	0x4C38    LDR	R4, [PC, #224]
0x0512	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0514	0x9C06    LDR	R4, [SP, #24]
0x0516	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0518	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x051C	0xF8AD0008  STRH	R0, [SP, #8]
0x0520	0x4630    MOV	R0, R6
0x0522	0xF7FFFED3  BL	_GPIO_Alternate_Function_Enable+0
0x0526	0xF8BD0008  LDRH	R0, [SP, #8]
0x052A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x052E	0xF10B0510  ADD	R5, R11, #16
0x0532	0x2400    MOVS	R4, #0
0x0534	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0536	0xF10B0510  ADD	R5, R11, #16
0x053A	0x682C    LDR	R4, [R5, #0]
0x053C	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x053E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x0540	0xF10B050C  ADD	R5, R11, #12
0x0544	0x2400    MOVS	R4, #0
0x0546	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0548	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x054A	0xF4406080  ORR	R0, R0, #1024
0x054E	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x0550	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x0552	0xF10B050C  ADD	R5, R11, #12
0x0556	0x682C    LDR	R4, [R5, #0]
0x0558	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x055A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x055C	0xF10B060C  ADD	R6, R11, #12
0x0560	0x2501    MOVS	R5, #1
0x0562	0x6834    LDR	R4, [R6, #0]
0x0564	0xF365344D  BFI	R4, R5, #13, #1
0x0568	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x056A	0xF10B060C  ADD	R6, R11, #12
0x056E	0x2501    MOVS	R5, #1
0x0570	0x6834    LDR	R4, [R6, #0]
0x0572	0xF36504C3  BFI	R4, R5, #3, #1
0x0576	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x0578	0xF10B060C  ADD	R6, R11, #12
0x057C	0x2501    MOVS	R5, #1
0x057E	0x6834    LDR	R4, [R6, #0]
0x0580	0xF3650482  BFI	R4, R5, #2, #1
0x0584	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x0586	0xF10B0514  ADD	R5, R11, #20
0x058A	0x2400    MOVS	R4, #0
0x058C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x058E	0x9D03    LDR	R5, [SP, #12]
0x0590	0x2419    MOVS	R4, #25
0x0592	0x4365    MULS	R5, R4, R5
0x0594	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x0598	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x059C	0x2464    MOVS	R4, #100
0x059E	0xFBB7F4F4  UDIV	R4, R7, R4
0x05A2	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x05A4	0x0935    LSRS	R5, R6, #4
0x05A6	0x2464    MOVS	R4, #100
0x05A8	0x436C    MULS	R4, R5, R4
0x05AA	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x05AC	0x0124    LSLS	R4, R4, #4
0x05AE	0xF2040532  ADDW	R5, R4, #50
0x05B2	0x2464    MOVS	R4, #100
0x05B4	0xFBB5F4F4  UDIV	R4, R5, R4
0x05B8	0xF004040F  AND	R4, R4, #15
0x05BC	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x05C0	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x05C4	0xB2A4    UXTH	R4, R4
0x05C6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x05C8	0xF8DDE000  LDR	LR, [SP, #0]
0x05CC	0xB009    ADD	SP, SP, #36
0x05CE	0x4770    BX	LR
0x05D0	0x38004001  	USART1_SR+0
0x05D4	0x03384242  	RCC_APB2ENR+0
0x05D8	0xFFFFFFFF  	_UART1_Write+0
0x05DC	0x01742000  	_UART_Wr_Ptr+0
0x05E0	0xFFFFFFFF  	_UART1_Read+0
0x05E4	0x01782000  	_UART_Rd_Ptr+0
0x05E8	0xFFFFFFFF  	_UART1_Data_Ready+0
0x05EC	0x017C2000  	_UART_Rdy_Ptr+0
0x05F0	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x05F4	0x01802000  	_UART_Tx_Idle_Ptr+0
0x05F8	0x44004000  	USART2_SR+0
0x05FC	0x03C44242  	RCC_APB1ENR+0
0x0600	0xFFFFFFFF  	_UART2_Write+0
0x0604	0xFFFFFFFF  	_UART2_Read+0
0x0608	0xFFFFFFFF  	_UART2_Data_Ready+0
0x060C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0610	0x48004000  	USART3_SR+0
0x0614	0x03C84242  	RCC_APB1ENR+0
0x0618	0xFFFFFFFF  	_UART3_Write+0
0x061C	0xFFFFFFFF  	_UART3_Read+0
0x0620	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0624	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0628	0x4C004000  	UART4_SR+0
0x062C	0x03CC4242  	RCC_APB1ENR+0
0x0630	0xFFFFFFFF  	_UART4_Write+0
0x0634	0xFFFFFFFF  	_UART4_Read+0
0x0638	0xFFFFFFFF  	_UART4_Data_Ready+0
0x063C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0640	0x50004000  	UART5_SR+0
0x0644	0x03D04242  	RCC_APB1ENR+0
0x0648	0xFFFFFFFF  	_UART5_Write+0
0x064C	0xFFFFFFFF  	_UART5_Read+0
0x0650	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0654	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 464 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0224	0xB082    SUB	SP, SP, #8
0x0226	0xF8CDE000  STR	LR, [SP, #0]
0x022A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 467 :: 		
0x022C	0x1D19    ADDS	R1, R3, #4
0x022E	0x9101    STR	R1, [SP, #4]
0x0230	0xF000FD02  BL	_Get_Fosc_kHz+0
0x0234	0xF24031E8  MOVW	R1, #1000
0x0238	0xFB00F201  MUL	R2, R0, R1
0x023C	0x9901    LDR	R1, [SP, #4]
0x023E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 470 :: 		
0x0240	0x491F    LDR	R1, [PC, #124]
0x0242	0x7809    LDRB	R1, [R1, #0]
0x0244	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0248	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 471 :: 		
0x024A	0x491E    LDR	R1, [PC, #120]
0x024C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x024E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0250	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 473 :: 		
0x0252	0x1D19    ADDS	R1, R3, #4
0x0254	0x6809    LDR	R1, [R1, #0]
0x0256	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x0258	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 475 :: 		
0x025A	0x4919    LDR	R1, [PC, #100]
0x025C	0x8809    LDRH	R1, [R1, #0]
0x025E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0262	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x0264	0x4917    LDR	R1, [PC, #92]
0x0266	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0268	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x026A	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 478 :: 		
0x026C	0xF2030208  ADDW	R2, R3, #8
0x0270	0x1D19    ADDS	R1, R3, #4
0x0272	0x6809    LDR	R1, [R1, #0]
0x0274	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0276	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 480 :: 		
0x0278	0x4911    LDR	R1, [PC, #68]
0x027A	0x8809    LDRH	R1, [R1, #0]
0x027C	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0280	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 481 :: 		
0x0282	0x4910    LDR	R1, [PC, #64]
0x0284	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0286	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0288	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 483 :: 		
0x028A	0xF203020C  ADDW	R2, R3, #12
0x028E	0x1D19    ADDS	R1, R3, #4
0x0290	0x6809    LDR	R1, [R1, #0]
0x0292	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0294	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 485 :: 		
0x0296	0x490A    LDR	R1, [PC, #40]
0x0298	0x8809    LDRH	R1, [R1, #0]
0x029A	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x029E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 486 :: 		
0x02A0	0x4909    LDR	R1, [PC, #36]
0x02A2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x02A4	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x02A6	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 488 :: 		
0x02A8	0xF2030210  ADDW	R2, R3, #16
0x02AC	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x02B0	0x6809    LDR	R1, [R1, #0]
0x02B2	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x02B6	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 489 :: 		
L_end_RCC_GetClocksFrequency:
0x02B8	0xF8DDE000  LDR	LR, [SP, #0]
0x02BC	0xB002    ADD	SP, SP, #8
0x02BE	0x4770    BX	LR
0x02C0	0x10044002  	RCC_CFGRbits+0
0x02C4	0x28DB0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x02C8	0x291B0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x02CC	0xB081    SUB	SP, SP, #4
0x02CE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x02D2	0x2201    MOVS	R2, #1
0x02D4	0xB252    SXTB	R2, R2
0x02D6	0x493E    LDR	R1, [PC, #248]
0x02D8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x02DA	0xF2000168  ADDW	R1, R0, #104
0x02DE	0x680B    LDR	R3, [R1, #0]
0x02E0	0xF06F6100  MVN	R1, #134217728
0x02E4	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x02E8	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x02EA	0xF0036100  AND	R1, R3, #134217728
0x02EE	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x02F0	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x02F2	0xF0024100  AND	R1, R2, #-2147483648
0x02F6	0xF1B14F00  CMP	R1, #-2147483648
0x02FA	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x02FC	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x02FE	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0300	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0302	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0304	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0306	0xF4042170  AND	R1, R4, #983040
0x030A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x030C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x030E	0xF64F71FF  MOVW	R1, #65535
0x0312	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0316	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0318	0xF4041140  AND	R1, R4, #3145728
0x031C	0xF5B11F40  CMP	R1, #3145728
0x0320	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0322	0xF06F6170  MVN	R1, #251658240
0x0326	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x032A	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x032C	0x492A    LDR	R1, [PC, #168]
0x032E	0x680A    LDR	R2, [R1, #0]
0x0330	0xF06F6170  MVN	R1, #251658240
0x0334	0x400A    ANDS	R2, R1
0x0336	0x4928    LDR	R1, [PC, #160]
0x0338	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x033A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x033C	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x033E	0xF4041180  AND	R1, R4, #1048576
0x0342	0xF5B11F80  CMP	R1, #1048576
0x0346	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0348	0xF04F0103  MOV	R1, #3
0x034C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x034E	0x43C9    MVN	R1, R1
0x0350	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0354	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0358	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x035A	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x035C	0x0D61    LSRS	R1, R4, #21
0x035E	0x0109    LSLS	R1, R1, #4
0x0360	0xFA05F101  LSL	R1, R5, R1
0x0364	0x43C9    MVN	R1, R1
0x0366	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0368	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x036C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x036E	0x0D61    LSRS	R1, R4, #21
0x0370	0x0109    LSLS	R1, R1, #4
0x0372	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0376	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0378	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x037A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x037E	0xF1B14F00  CMP	R1, #-2147483648
0x0382	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0384	0x4913    LDR	R1, [PC, #76]
0x0386	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0388	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x038A	0x4913    LDR	R1, [PC, #76]
0x038C	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x038E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0392	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0394	0xEA4F018A  LSL	R1, R10, #2
0x0398	0xEB090101  ADD	R1, R9, R1, LSL #0
0x039C	0x6809    LDR	R1, [R1, #0]
0x039E	0xF1B13FFF  CMP	R1, #-1
0x03A2	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x03A4	0xF1090134  ADD	R1, R9, #52
0x03A8	0xEA4F038A  LSL	R3, R10, #2
0x03AC	0x18C9    ADDS	R1, R1, R3
0x03AE	0x6809    LDR	R1, [R1, #0]
0x03B0	0x460A    MOV	R2, R1
0x03B2	0xEB090103  ADD	R1, R9, R3, LSL #0
0x03B6	0x6809    LDR	R1, [R1, #0]
0x03B8	0x4608    MOV	R0, R1
0x03BA	0x4611    MOV	R1, R2
0x03BC	0xF7FFFEDA  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x03C0	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x03C4	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x03C6	0xF8DDE000  LDR	LR, [SP, #0]
0x03CA	0xB001    ADD	SP, SP, #4
0x03CC	0x4770    BX	LR
0x03CE	0xBF00    NOP
0x03D0	0x03004242  	RCC_APB2ENRbits+0
0x03D4	0x001C4001  	AFIO_MAPR2+0
0x03D8	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0174	0xB083    SUB	SP, SP, #12
0x0176	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x017A	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x017E	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0180	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x0182	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0186	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0188	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x018A	0x4A18    LDR	R2, [PC, #96]
0x018C	0x9202    STR	R2, [SP, #8]
0x018E	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0190	0x4A17    LDR	R2, [PC, #92]
0x0192	0x9202    STR	R2, [SP, #8]
0x0194	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0196	0x4A17    LDR	R2, [PC, #92]
0x0198	0x9202    STR	R2, [SP, #8]
0x019A	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x019C	0x4A16    LDR	R2, [PC, #88]
0x019E	0x9202    STR	R2, [SP, #8]
0x01A0	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x01A2	0x4A16    LDR	R2, [PC, #88]
0x01A4	0x9202    STR	R2, [SP, #8]
0x01A6	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x01A8	0x4A15    LDR	R2, [PC, #84]
0x01AA	0x9202    STR	R2, [SP, #8]
0x01AC	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x01AE	0x4A15    LDR	R2, [PC, #84]
0x01B0	0x9202    STR	R2, [SP, #8]
0x01B2	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x01B4	0x2800    CMP	R0, #0
0x01B6	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x01B8	0x2801    CMP	R0, #1
0x01BA	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x01BC	0x2802    CMP	R0, #2
0x01BE	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x01C0	0x2803    CMP	R0, #3
0x01C2	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x01C4	0x2804    CMP	R0, #4
0x01C6	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x01C8	0x2805    CMP	R0, #5
0x01CA	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x01CC	0x2806    CMP	R0, #6
0x01CE	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x01D0	0x2201    MOVS	R2, #1
0x01D2	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x01D4	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01D8	0x9802    LDR	R0, [SP, #8]
0x01DA	0x460A    MOV	R2, R1
0x01DC	0xF8BD1004  LDRH	R1, [SP, #4]
0x01E0	0xF000FD40  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01E4	0xF8DDE000  LDR	LR, [SP, #0]
0x01E8	0xB003    ADD	SP, SP, #12
0x01EA	0x4770    BX	LR
0x01EC	0x08004001  	#1073809408
0x01F0	0x0C004001  	#1073810432
0x01F4	0x10004001  	#1073811456
0x01F8	0x14004001  	#1073812480
0x01FC	0x18004001  	#1073813504
0x0200	0x1C004001  	#1073814528
0x0204	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_vSPI2Init:
;driverspi.c, 29 :: 		void vSPI2Init ( void ) {
0x11C4	0xB081    SUB	SP, SP, #4
0x11C6	0xF8CDE000  STR	LR, [SP, #0]
;driverspi.c, 31 :: 		_SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI2_PB13_14_15 );
0x11CA	0x4A07    LDR	R2, [PC, #28]
0x11CC	0xF2403104  MOVW	R1, #772
;driverspi.c, 30 :: 		SPI2_Init_Advanced( _SPI_FPCLK_DIV8, _SPI_MASTER | _SPI_8_BIT | _SPI_CLK_IDLE_LOW | _SPI_FIRST_CLK_EDGE_TRANSITION | _SPI_MSB_FIRST |
0x11D0	0x2002    MOVS	R0, #2
;driverspi.c, 31 :: 		_SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI2_PB13_14_15 );
0x11D2	0xF7FFFE5B  BL	_SPI2_Init_Advanced+0
;driverspi.c, 35 :: 		NVIC_IntEnable( IVT_INT_SPI2 );
0x11D6	0xF2400034  MOVW	R0, #52
0x11DA	0xF7FFFCDD  BL	_NVIC_IntEnable+0
;driverspi.c, 36 :: 		}
L_end_vSPI2Init:
0x11DE	0xF8DDE000  LDR	LR, [SP, #0]
0x11E2	0xB001    ADD	SP, SP, #4
0x11E4	0x4770    BX	LR
0x11E6	0xBF00    NOP
0x11E8	0x24E00000  	__GPIO_MODULE_SPI2_PB13_14_15+0
; end of _vSPI2Init
_SPI2_Init_Advanced:
;__Lib_SPI_123.c, 107 :: 		
; module start address is: 8 (R2)
0x0E8C	0xB083    SUB	SP, SP, #12
0x0E8E	0xF8CDE000  STR	LR, [SP, #0]
0x0E92	0xF88D0004  STRB	R0, [SP, #4]
0x0E96	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 108 :: 		
0x0E98	0x4C0B    LDR	R4, [PC, #44]
0x0E9A	0x4B0C    LDR	R3, [PC, #48]
0x0E9C	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 109 :: 		
0x0E9E	0x4C0C    LDR	R4, [PC, #48]
0x0EA0	0x4B0C    LDR	R3, [PC, #48]
0x0EA2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 111 :: 		
0x0EA4	0x2401    MOVS	R4, #1
0x0EA6	0xB264    SXTB	R4, R4
0x0EA8	0x4B0B    LDR	R3, [PC, #44]
0x0EAA	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 112 :: 		
0x0EAC	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0EAE	0xF7FFFA0D  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 114 :: 		
0x0EB2	0x9A02    LDR	R2, [SP, #8]
0x0EB4	0xF89D1004  LDRB	R1, [SP, #4]
0x0EB8	0x4808    LDR	R0, [PC, #32]
0x0EBA	0xF7FFFBED  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 115 :: 		
L_end_SPI2_Init_Advanced:
0x0EBE	0xF8DDE000  LDR	LR, [SP, #0]
0x0EC2	0xB003    ADD	SP, SP, #12
0x0EC4	0x4770    BX	LR
0x0EC6	0xBF00    NOP
0x0EC8	0x02090000  	_SPI2_Read+0
0x0ECC	0x016C2000  	_SPI_Rd_Ptr+0
0x0ED0	0xFFFFFFFF  	_SPI2_Write+0
0x0ED4	0x01702000  	_SPI_Wr_Ptr+0
0x0ED8	0x03B84242  	RCC_APB1ENR+0
0x0EDC	0x38004000  	SPI2_CR1+0
; end of _SPI2_Init_Advanced
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0698	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x069A	0x2300    MOVS	R3, #0
0x069C	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x069E	0x00CB    LSLS	R3, R1, #3
0x06A0	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x06A2	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x06A6	0x6804    LDR	R4, [R0, #0]
0x06A8	0xB29B    UXTH	R3, R3
0x06AA	0xEA440303  ORR	R3, R4, R3, LSL #0
0x06AE	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x06B0	0x1D05    ADDS	R5, R0, #4
0x06B2	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x06B4	0x461C    MOV	R4, R3
0x06B6	0x682B    LDR	R3, [R5, #0]
0x06B8	0xF3640382  BFI	R3, R4, #2, #1
0x06BC	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x06BE	0xF200051C  ADDW	R5, R0, #28
0x06C2	0x2400    MOVS	R4, #0
0x06C4	0x682B    LDR	R3, [R5, #0]
0x06C6	0xF36423CB  BFI	R3, R4, #11, #1
0x06CA	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x06CC	0x2401    MOVS	R4, #1
0x06CE	0x6803    LDR	R3, [R0, #0]
0x06D0	0xF3641386  BFI	R3, R4, #6, #1
0x06D4	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x06D6	0xB001    ADD	SP, SP, #4
0x06D8	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_VRF4463SDNReset:
;driverrf4463pro.c, 875 :: 		void VRF4463SDNReset( void ) {
0x1A78	0xB081    SUB	SP, SP, #4
0x1A7A	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 878 :: 		SDN = 1;
0x1A7E	0x2101    MOVS	R1, #1
0x1A80	0xB249    SXTB	R1, R1
0x1A82	0x4821    LDR	R0, [PC, #132]
0x1A84	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 879 :: 		Delay_ms( 2 );        // delay_1ms( 2 );        // RF Module reset  DELAY
0x1A86	0xF64557BF  MOVW	R7, #23999
0x1A8A	0xF2C00700  MOVT	R7, #0
0x1A8E	0xBF00    NOP
0x1A90	0xBF00    NOP
L_VRF4463SDNReset150:
0x1A92	0x1E7F    SUBS	R7, R7, #1
0x1A94	0xD1FD    BNE	L_VRF4463SDNReset150
0x1A96	0xBF00    NOP
0x1A98	0xBF00    NOP
0x1A9A	0xBF00    NOP
;driverrf4463pro.c, 880 :: 		SDN = 0;
0x1A9C	0x2100    MOVS	R1, #0
0x1A9E	0xB249    SXTB	R1, R1
0x1AA0	0x4819    LDR	R0, [PC, #100]
0x1AA2	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 881 :: 		Delay_ms( 10 );       // delay_1ms( 10 );        // Delay 10ms for RF module to enter working state
0x1AA4	0xF24D47BF  MOVW	R7, #54463
0x1AA8	0xF2C00701  MOVT	R7, #1
0x1AAC	0xBF00    NOP
0x1AAE	0xBF00    NOP
L_VRF4463SDNReset152:
0x1AB0	0x1E7F    SUBS	R7, R7, #1
0x1AB2	0xD1FD    BNE	L_VRF4463SDNReset152
0x1AB4	0xBF00    NOP
0x1AB6	0xBF00    NOP
0x1AB8	0xBF00    NOP
;driverrf4463pro.c, 883 :: 		nSEL = 1;
0x1ABA	0x2101    MOVS	R1, #1
0x1ABC	0xB249    SXTB	R1, R1
0x1ABE	0x4813    LDR	R0, [PC, #76]
0x1AC0	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 885 :: 		nSEL = 0;
0x1AC2	0x2100    MOVS	R1, #0
0x1AC4	0xB249    SXTB	R1, R1
0x1AC6	0x4811    LDR	R0, [PC, #68]
0x1AC8	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 886 :: 		for ( i = 0; i < 7; i++ ) {
; i start address is: 16 (R4)
0x1ACA	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_VRF4463SDNReset154:
; i start address is: 16 (R4)
0x1ACC	0x2C07    CMP	R4, #7
0x1ACE	0xD207    BCS	L_VRF4463SDNReset155
;driverrf4463pro.c, 887 :: 		ucRf4463SPIByte( RF_POWER_UP_data[ i ] );   // send power up Command
0x1AD0	0x480F    LDR	R0, [PC, #60]
0x1AD2	0x1900    ADDS	R0, R0, R4
0x1AD4	0x7800    LDRB	R0, [R0, #0]
0x1AD6	0xF7FEFC81  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 886 :: 		for ( i = 0; i < 7; i++ ) {
0x1ADA	0x1C64    ADDS	R4, R4, #1
0x1ADC	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 888 :: 		}
; i end address is: 16 (R4)
0x1ADE	0xE7F5    B	L_VRF4463SDNReset154
L_VRF4463SDNReset155:
;driverrf4463pro.c, 889 :: 		nSEL = 1;
0x1AE0	0x2101    MOVS	R1, #1
0x1AE2	0xB249    SXTB	R1, R1
0x1AE4	0x4809    LDR	R0, [PC, #36]
0x1AE6	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 891 :: 		Delay_ms( 20 );               //delay_1ms( 20 );        // Delay 20ms RF module enters working state, but CTS still needs to be judged later, this delay can be removed
0x1AE8	0xF64A177F  MOVW	R7, #43391
0x1AEC	0xF2C00703  MOVT	R7, #3
L_VRF4463SDNReset157:
0x1AF0	0x1E7F    SUBS	R7, R7, #1
0x1AF2	0xD1FD    BNE	L_VRF4463SDNReset157
0x1AF4	0xBF00    NOP
0x1AF6	0xBF00    NOP
0x1AF8	0xBF00    NOP
0x1AFA	0xBF00    NOP
0x1AFC	0xBF00    NOP
;driverrf4463pro.c, 892 :: 		}
L_end_VRF4463SDNReset:
0x1AFE	0xF8DDE000  LDR	LR, [SP, #0]
0x1B02	0xB001    ADD	SP, SP, #4
0x1B04	0x4770    BX	LR
0x1B06	0xBF00    NOP
0x1B08	0x81AC4221  	GPIOB_ODRbits+0
0x1B0C	0x81B04221  	GPIOB_ODRbits+0
0x1B10	0x290F0000  	_RF_POWER_UP_data+0
; end of _VRF4463SDNReset
_ucRf4463SPIByte:
;driverrf4463pro.c, 703 :: 		unsigned char ucRf4463SPIByte( unsigned char ucData ) {
; ucData start address is: 0 (R0)
0x03DC	0xB081    SUB	SP, SP, #4
0x03DE	0xF8CDE000  STR	LR, [SP, #0]
; ucData end address is: 0 (R0)
; ucData start address is: 0 (R0)
;driverrf4463pro.c, 706 :: 		ucSPI2ByteReceived = 0;
0x03E2	0x2200    MOVS	R2, #0
0x03E4	0x4908    LDR	R1, [PC, #32]
0x03E6	0x700A    STRB	R2, [R1, #0]
;driverrf4463pro.c, 708 :: 		SPI2_Read ( ucData );
; ucData end address is: 0 (R0)
0x03E8	0xF7FFFF0E  BL	_SPI2_Read+0
;driverrf4463pro.c, 710 :: 		while ( SPI2_SRbits.RXNE );                // espera la recepcion
L_ucRf4463SPIByte116:
0x03EC	0x4907    LDR	R1, [PC, #28]
0x03EE	0x6809    LDR	R1, [R1, #0]
0x03F0	0xB101    CBZ	R1, L_ucRf4463SPIByte117
0x03F2	0xE7FB    B	L_ucRf4463SPIByte116
L_ucRf4463SPIByte117:
;driverrf4463pro.c, 712 :: 		ucSPI2ByteReceived = ( unsigned char ) SPI2_DR;
0x03F4	0x4906    LDR	R1, [PC, #24]
0x03F6	0x680A    LDR	R2, [R1, #0]
0x03F8	0x4903    LDR	R1, [PC, #12]
0x03FA	0x700A    STRB	R2, [R1, #0]
;driverrf4463pro.c, 730 :: 		return ( ucSPI2ByteReceived );
0x03FC	0x4902    LDR	R1, [PC, #8]
0x03FE	0x7808    LDRB	R0, [R1, #0]
;driverrf4463pro.c, 731 :: 		}
L_end_ucRf4463SPIByte:
0x0400	0xF8DDE000  LDR	LR, [SP, #0]
0x0404	0xB001    ADD	SP, SP, #4
0x0406	0x4770    BX	LR
0x0408	0x00A72000  	_ucSPI2ByteReceived+0
0x040C	0x01004207  	SPI2_SRbits+0
0x0410	0x380C4000  	SPI2_DR+0
; end of _ucRf4463SPIByte
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x0208	0xB081    SUB	SP, SP, #4
0x020A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x020E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0210	0x4803    LDR	R0, [PC, #12]
0x0212	0xF7FFFF9D  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x0216	0xF8DDE000  LDR	LR, [SP, #0]
0x021A	0xB001    ADD	SP, SP, #4
0x021C	0x4770    BX	LR
0x021E	0xBF00    NOP
0x0220	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0152	0xF200020C  ADDW	R2, R0, #12
0x0156	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0158	0xF2000208  ADDW	R2, R0, #8
0x015C	0x6813    LDR	R3, [R2, #0]
0x015E	0xF3C30200  UBFX	R2, R3, #0, #1
0x0162	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0164	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0166	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x016A	0x6812    LDR	R2, [R2, #0]
0x016C	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x016E	0xB001    ADD	SP, SP, #4
0x0170	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_vRF4463Init:
;driverrf4463pro.c, 42 :: 		void vRF4463Init ( void ) {  // MODE,
0x1200	0xB086    SUB	SP, SP, #24
0x1202	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 45 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x1206	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init2:
; i start address is: 12 (R3)
0x1208	0x2B10    CMP	R3, #16
0x120A	0xD20F    BCS	L_vRF4463Init3
;driverrf4463pro.c, 46 :: 		RF_MODEM_MOD_TYPE_12_data[ i ] = RF_MODEM_MOD_TYPE_12[ rate ][ i-4 ];
0x120C	0x48AC    LDR	R0, [PC, #688]
0x120E	0x18C2    ADDS	R2, R0, R3
0x1210	0x48AC    LDR	R0, [PC, #688]
0x1212	0x7801    LDRB	R1, [R0, #0]
0x1214	0x200C    MOVS	R0, #12
0x1216	0x4341    MULS	R1, R0, R1
0x1218	0x48AB    LDR	R0, [PC, #684]
0x121A	0x1841    ADDS	R1, R0, R1
0x121C	0x1F18    SUBS	R0, R3, #4
0x121E	0xB200    SXTH	R0, R0
0x1220	0x1808    ADDS	R0, R1, R0
0x1222	0x7800    LDRB	R0, [R0, #0]
0x1224	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 45 :: 		for ( i = 4; i < 16; i++ ) {
0x1226	0x1C5B    ADDS	R3, R3, #1
0x1228	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 47 :: 		}
; i end address is: 12 (R3)
0x122A	0xE7ED    B	L_vRF4463Init2
L_vRF4463Init3:
;driverrf4463pro.c, 50 :: 		if ( freq3 < 8 ) {
0x122C	0x48A7    LDR	R0, [PC, #668]
0x122E	0x7800    LDRB	R0, [R0, #0]
0x1230	0x2808    CMP	R0, #8
0x1232	0xF0808098  BCS	L_vRF4463Init5
;driverrf4463pro.c, 51 :: 		for ( i = 4; i < 12; i++ ) {
; i start address is: 12 (R3)
0x1236	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init6:
; i start address is: 12 (R3)
0x1238	0x2B0C    CMP	R3, #12
0x123A	0xD20E    BCS	L_vRF4463Init7
;driverrf4463pro.c, 52 :: 		RF_MODEM_TX_RAMP_DELAY_8_data[ i ] = RF_MODEM_TX_RAMP_DELAY_8_433[ rate ][ i - 4 ];
0x123C	0x48A4    LDR	R0, [PC, #656]
0x123E	0x18C2    ADDS	R2, R0, R3
0x1240	0x48A0    LDR	R0, [PC, #640]
0x1242	0x7800    LDRB	R0, [R0, #0]
0x1244	0x00C1    LSLS	R1, R0, #3
0x1246	0x48A3    LDR	R0, [PC, #652]
0x1248	0x1841    ADDS	R1, R0, R1
0x124A	0x1F18    SUBS	R0, R3, #4
0x124C	0xB200    SXTH	R0, R0
0x124E	0x1808    ADDS	R0, R1, R0
0x1250	0x7800    LDRB	R0, [R0, #0]
0x1252	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 51 :: 		for ( i = 4; i < 12; i++ ) {
0x1254	0x1C5B    ADDS	R3, R3, #1
0x1256	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 53 :: 		}
; i end address is: 12 (R3)
0x1258	0xE7EE    B	L_vRF4463Init6
L_vRF4463Init7:
;driverrf4463pro.c, 54 :: 		for ( i = 4; i < 11; i++ ) {
; i start address is: 12 (R3)
0x125A	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init9:
; i start address is: 12 (R3)
0x125C	0x2B0B    CMP	R3, #11
0x125E	0xD20F    BCS	L_vRF4463Init10
;driverrf4463pro.c, 55 :: 		RF_MODEM_AFC_GEAR_7_data[ i ] = RF_MODEM_AFC_GEAR_7_433[ rate ][ i - 4 ];
0x1260	0x489D    LDR	R0, [PC, #628]
0x1262	0x18C2    ADDS	R2, R0, R3
0x1264	0x4897    LDR	R0, [PC, #604]
0x1266	0x7801    LDRB	R1, [R0, #0]
0x1268	0x2007    MOVS	R0, #7
0x126A	0x4341    MULS	R1, R0, R1
0x126C	0x489B    LDR	R0, [PC, #620]
0x126E	0x1841    ADDS	R1, R0, R1
0x1270	0x1F18    SUBS	R0, R3, #4
0x1272	0xB200    SXTH	R0, R0
0x1274	0x1808    ADDS	R0, R1, R0
0x1276	0x7800    LDRB	R0, [R0, #0]
0x1278	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 54 :: 		for ( i = 4; i < 11; i++ ) {
0x127A	0x1C5B    ADDS	R3, R3, #1
0x127C	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 56 :: 		}
; i end address is: 12 (R3)
0x127E	0xE7ED    B	L_vRF4463Init9
L_vRF4463Init10:
;driverrf4463pro.c, 57 :: 		for ( i = 4; i < 15; i++ ) {
; i start address is: 12 (R3)
0x1280	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init12:
; i start address is: 12 (R3)
0x1282	0x2B0F    CMP	R3, #15
0x1284	0xD20F    BCS	L_vRF4463Init13
;driverrf4463pro.c, 58 :: 		RF_MODEM_OOK_CNT1_11_data[ i ] = RF_MODEM_OOK_CNT1_11_433[ rate ][ i - 4 ];
0x1286	0x4896    LDR	R0, [PC, #600]
0x1288	0x18C2    ADDS	R2, R0, R3
0x128A	0x488E    LDR	R0, [PC, #568]
0x128C	0x7801    LDRB	R1, [R0, #0]
0x128E	0x200B    MOVS	R0, #11
0x1290	0x4341    MULS	R1, R0, R1
0x1292	0x4894    LDR	R0, [PC, #592]
0x1294	0x1841    ADDS	R1, R0, R1
0x1296	0x1F18    SUBS	R0, R3, #4
0x1298	0xB200    SXTH	R0, R0
0x129A	0x1808    ADDS	R0, R1, R0
0x129C	0x7800    LDRB	R0, [R0, #0]
0x129E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 57 :: 		for ( i = 4; i < 15; i++ ) {
0x12A0	0x1C5B    ADDS	R3, R3, #1
0x12A2	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 59 :: 		}
; i end address is: 12 (R3)
0x12A4	0xE7ED    B	L_vRF4463Init12
L_vRF4463Init13:
;driverrf4463pro.c, 60 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x12A6	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init15:
; i start address is: 12 (R3)
0x12A8	0x2B10    CMP	R3, #16
0x12AA	0xD20F    BCS	L_vRF4463Init16
;driverrf4463pro.c, 61 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433[ rate ][ i - 4 ];
0x12AC	0x488E    LDR	R0, [PC, #568]
0x12AE	0x18C2    ADDS	R2, R0, R3
0x12B0	0x4884    LDR	R0, [PC, #528]
0x12B2	0x7801    LDRB	R1, [R0, #0]
0x12B4	0x200C    MOVS	R0, #12
0x12B6	0x4341    MULS	R1, R0, R1
0x12B8	0x488C    LDR	R0, [PC, #560]
0x12BA	0x1841    ADDS	R1, R0, R1
0x12BC	0x1F18    SUBS	R0, R3, #4
0x12BE	0xB200    SXTH	R0, R0
0x12C0	0x1808    ADDS	R0, R1, R0
0x12C2	0x7800    LDRB	R0, [R0, #0]
0x12C4	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 60 :: 		for ( i = 4; i < 16; i++ ) {
0x12C6	0x1C5B    ADDS	R3, R3, #1
0x12C8	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 62 :: 		}
; i end address is: 12 (R3)
0x12CA	0xE7ED    B	L_vRF4463Init15
L_vRF4463Init16:
;driverrf4463pro.c, 63 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x12CC	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init18:
; i start address is: 12 (R3)
0x12CE	0x2B10    CMP	R3, #16
0x12D0	0xD20F    BCS	L_vRF4463Init19
;driverrf4463pro.c, 64 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433[ rate ][ i - 4 ];
0x12D2	0x4887    LDR	R0, [PC, #540]
0x12D4	0x18C2    ADDS	R2, R0, R3
0x12D6	0x487B    LDR	R0, [PC, #492]
0x12D8	0x7801    LDRB	R1, [R0, #0]
0x12DA	0x200C    MOVS	R0, #12
0x12DC	0x4341    MULS	R1, R0, R1
0x12DE	0x4885    LDR	R0, [PC, #532]
0x12E0	0x1841    ADDS	R1, R0, R1
0x12E2	0x1F18    SUBS	R0, R3, #4
0x12E4	0xB200    SXTH	R0, R0
0x12E6	0x1808    ADDS	R0, R1, R0
0x12E8	0x7800    LDRB	R0, [R0, #0]
0x12EA	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 63 :: 		for ( i = 4; i < 16; i++ ) {
0x12EC	0x1C5B    ADDS	R3, R3, #1
0x12EE	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 65 :: 		}
; i end address is: 12 (R3)
0x12F0	0xE7ED    B	L_vRF4463Init18
L_vRF4463Init19:
;driverrf4463pro.c, 66 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x12F2	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init21:
; i start address is: 12 (R3)
0x12F4	0x2B10    CMP	R3, #16
0x12F6	0xD20F    BCS	L_vRF4463Init22
;driverrf4463pro.c, 67 :: 		RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433[ rate ][ i - 4 ];
0x12F8	0x487F    LDR	R0, [PC, #508]
0x12FA	0x18C2    ADDS	R2, R0, R3
0x12FC	0x4871    LDR	R0, [PC, #452]
0x12FE	0x7801    LDRB	R1, [R0, #0]
0x1300	0x200C    MOVS	R0, #12
0x1302	0x4341    MULS	R1, R0, R1
0x1304	0x487D    LDR	R0, [PC, #500]
0x1306	0x1841    ADDS	R1, R0, R1
0x1308	0x1F18    SUBS	R0, R3, #4
0x130A	0xB200    SXTH	R0, R0
0x130C	0x1808    ADDS	R0, R1, R0
0x130E	0x7800    LDRB	R0, [R0, #0]
0x1310	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 66 :: 		for ( i = 4; i < 16; i++ ) {
0x1312	0x1C5B    ADDS	R3, R3, #1
0x1314	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 68 :: 		}
; i end address is: 12 (R3)
0x1316	0xE7ED    B	L_vRF4463Init21
L_vRF4463Init22:
;driverrf4463pro.c, 69 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 12 (R3)
0x1318	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init24:
; i start address is: 12 (R3)
0x131A	0x2B0D    CMP	R3, #13
0x131C	0xD20F    BCS	L_vRF4463Init25
;driverrf4463pro.c, 70 :: 		RF_MODEM_AGC_WINDOW_SIZE_9_data[ i ] = RF_MODEM_AGC_WINDOW_SIZE_9_433[ rate ][ i - 4 ];
0x131E	0x4878    LDR	R0, [PC, #480]
0x1320	0x18C2    ADDS	R2, R0, R3
0x1322	0x4868    LDR	R0, [PC, #416]
0x1324	0x7801    LDRB	R1, [R0, #0]
0x1326	0x2009    MOVS	R0, #9
0x1328	0x4341    MULS	R1, R0, R1
0x132A	0x4876    LDR	R0, [PC, #472]
0x132C	0x1841    ADDS	R1, R0, R1
0x132E	0x1F18    SUBS	R0, R3, #4
0x1330	0xB200    SXTH	R0, R0
0x1332	0x1808    ADDS	R0, R1, R0
0x1334	0x7800    LDRB	R0, [R0, #0]
0x1336	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 69 :: 		for ( i = 4; i < 13; i++ ) {
0x1338	0x1C5B    ADDS	R3, R3, #1
0x133A	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 71 :: 		}
; i end address is: 12 (R3)
0x133C	0xE7ED    B	L_vRF4463Init24
L_vRF4463Init25:
;driverrf4463pro.c, 72 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 12 (R3)
0x133E	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init27:
; i start address is: 12 (R3)
0x1340	0x2B0D    CMP	R3, #13
0x1342	0xD20F    BCS	L_vRF4463Init28
;driverrf4463pro.c, 73 :: 		RF_MODEM_BCR_OSR_1_9_data[ i ] = RF_MODEM_BCR_OSR_1_9_433[ rate ][ i - 4 ];
0x1344	0x4870    LDR	R0, [PC, #448]
0x1346	0x18C2    ADDS	R2, R0, R3
0x1348	0x485E    LDR	R0, [PC, #376]
0x134A	0x7801    LDRB	R1, [R0, #0]
0x134C	0x2009    MOVS	R0, #9
0x134E	0x4341    MULS	R1, R0, R1
0x1350	0x486E    LDR	R0, [PC, #440]
0x1352	0x1841    ADDS	R1, R0, R1
0x1354	0x1F18    SUBS	R0, R3, #4
0x1356	0xB200    SXTH	R0, R0
0x1358	0x1808    ADDS	R0, R1, R0
0x135A	0x7800    LDRB	R0, [R0, #0]
0x135C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 72 :: 		for ( i = 4; i < 13; i++ ) {
0x135E	0x1C5B    ADDS	R3, R3, #1
0x1360	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 74 :: 		}
; i end address is: 12 (R3)
0x1362	0xE7ED    B	L_vRF4463Init27
L_vRF4463Init28:
;driverrf4463pro.c, 75 :: 		}
0x1364	0xE096    B	L_vRF4463Init30
L_vRF4463Init5:
;driverrf4463pro.c, 77 :: 		for ( i = 4; i < 12; i++ ) {
; i start address is: 12 (R3)
0x1366	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init31:
; i start address is: 12 (R3)
0x1368	0x2B0C    CMP	R3, #12
0x136A	0xD20E    BCS	L_vRF4463Init32
;driverrf4463pro.c, 78 :: 		RF_MODEM_TX_RAMP_DELAY_8_data[ i ] = RF_MODEM_TX_RAMP_DELAY_8_850[ rate ][ i - 4 ];
0x136C	0x4858    LDR	R0, [PC, #352]
0x136E	0x18C2    ADDS	R2, R0, R3
0x1370	0x4854    LDR	R0, [PC, #336]
0x1372	0x7800    LDRB	R0, [R0, #0]
0x1374	0x00C1    LSLS	R1, R0, #3
0x1376	0x4866    LDR	R0, [PC, #408]
0x1378	0x1841    ADDS	R1, R0, R1
0x137A	0x1F18    SUBS	R0, R3, #4
0x137C	0xB200    SXTH	R0, R0
0x137E	0x1808    ADDS	R0, R1, R0
0x1380	0x7800    LDRB	R0, [R0, #0]
0x1382	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 77 :: 		for ( i = 4; i < 12; i++ ) {
0x1384	0x1C5B    ADDS	R3, R3, #1
0x1386	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 79 :: 		}
; i end address is: 12 (R3)
0x1388	0xE7EE    B	L_vRF4463Init31
L_vRF4463Init32:
;driverrf4463pro.c, 80 :: 		for ( i = 4; i < 11; i++ ) {
; i start address is: 12 (R3)
0x138A	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init34:
; i start address is: 12 (R3)
0x138C	0x2B0B    CMP	R3, #11
0x138E	0xD20F    BCS	L_vRF4463Init35
;driverrf4463pro.c, 81 :: 		RF_MODEM_AFC_GEAR_7_data[ i ] = RF_MODEM_AFC_GEAR_7_850[ rate ][ i - 4 ];
0x1390	0x4851    LDR	R0, [PC, #324]
0x1392	0x18C2    ADDS	R2, R0, R3
0x1394	0x484B    LDR	R0, [PC, #300]
0x1396	0x7801    LDRB	R1, [R0, #0]
0x1398	0x2007    MOVS	R0, #7
0x139A	0x4341    MULS	R1, R0, R1
0x139C	0x485D    LDR	R0, [PC, #372]
0x139E	0x1841    ADDS	R1, R0, R1
0x13A0	0x1F18    SUBS	R0, R3, #4
0x13A2	0xB200    SXTH	R0, R0
0x13A4	0x1808    ADDS	R0, R1, R0
0x13A6	0x7800    LDRB	R0, [R0, #0]
0x13A8	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 80 :: 		for ( i = 4; i < 11; i++ ) {
0x13AA	0x1C5B    ADDS	R3, R3, #1
0x13AC	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 82 :: 		}
; i end address is: 12 (R3)
0x13AE	0xE7ED    B	L_vRF4463Init34
L_vRF4463Init35:
;driverrf4463pro.c, 83 :: 		for ( i = 4; i < 15; i++ ) {
; i start address is: 12 (R3)
0x13B0	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init37:
; i start address is: 12 (R3)
0x13B2	0x2B0F    CMP	R3, #15
0x13B4	0xD20F    BCS	L_vRF4463Init38
;driverrf4463pro.c, 84 :: 		RF_MODEM_OOK_CNT1_11_data[ i ] = RF_MODEM_OOK_CNT1_11_850[ rate ][ i - 4 ];
0x13B6	0x484A    LDR	R0, [PC, #296]
0x13B8	0x18C2    ADDS	R2, R0, R3
0x13BA	0x4842    LDR	R0, [PC, #264]
0x13BC	0x7801    LDRB	R1, [R0, #0]
0x13BE	0x200B    MOVS	R0, #11
0x13C0	0x4341    MULS	R1, R0, R1
0x13C2	0x4855    LDR	R0, [PC, #340]
0x13C4	0x1841    ADDS	R1, R0, R1
0x13C6	0x1F18    SUBS	R0, R3, #4
0x13C8	0xB200    SXTH	R0, R0
0x13CA	0x1808    ADDS	R0, R1, R0
0x13CC	0x7800    LDRB	R0, [R0, #0]
0x13CE	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 83 :: 		for ( i = 4; i < 15; i++ ) {
0x13D0	0x1C5B    ADDS	R3, R3, #1
0x13D2	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 85 :: 		}
; i end address is: 12 (R3)
0x13D4	0xE7ED    B	L_vRF4463Init37
L_vRF4463Init38:
;driverrf4463pro.c, 86 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x13D6	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init40:
; i start address is: 12 (R3)
0x13D8	0x2B10    CMP	R3, #16
0x13DA	0xD20F    BCS	L_vRF4463Init41
;driverrf4463pro.c, 87 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850[ rate ][ i - 4 ];
0x13DC	0x4842    LDR	R0, [PC, #264]
0x13DE	0x18C2    ADDS	R2, R0, R3
0x13E0	0x4838    LDR	R0, [PC, #224]
0x13E2	0x7801    LDRB	R1, [R0, #0]
0x13E4	0x200C    MOVS	R0, #12
0x13E6	0x4341    MULS	R1, R0, R1
0x13E8	0x484C    LDR	R0, [PC, #304]
0x13EA	0x1841    ADDS	R1, R0, R1
0x13EC	0x1F18    SUBS	R0, R3, #4
0x13EE	0xB200    SXTH	R0, R0
0x13F0	0x1808    ADDS	R0, R1, R0
0x13F2	0x7800    LDRB	R0, [R0, #0]
0x13F4	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 86 :: 		for ( i = 4; i < 16; i++ ) {
0x13F6	0x1C5B    ADDS	R3, R3, #1
0x13F8	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 88 :: 		}
; i end address is: 12 (R3)
0x13FA	0xE7ED    B	L_vRF4463Init40
L_vRF4463Init41:
;driverrf4463pro.c, 89 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x13FC	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init43:
; i start address is: 12 (R3)
0x13FE	0x2B10    CMP	R3, #16
0x1400	0xD20F    BCS	L_vRF4463Init44
;driverrf4463pro.c, 90 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850[ rate ][ i - 4 ];
0x1402	0x483B    LDR	R0, [PC, #236]
0x1404	0x18C2    ADDS	R2, R0, R3
0x1406	0x482F    LDR	R0, [PC, #188]
0x1408	0x7801    LDRB	R1, [R0, #0]
0x140A	0x200C    MOVS	R0, #12
0x140C	0x4341    MULS	R1, R0, R1
0x140E	0x4844    LDR	R0, [PC, #272]
0x1410	0x1841    ADDS	R1, R0, R1
0x1412	0x1F18    SUBS	R0, R3, #4
0x1414	0xB200    SXTH	R0, R0
0x1416	0x1808    ADDS	R0, R1, R0
0x1418	0x7800    LDRB	R0, [R0, #0]
0x141A	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 89 :: 		for ( i = 4; i < 16; i++ ) {
0x141C	0x1C5B    ADDS	R3, R3, #1
0x141E	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 91 :: 		}
; i end address is: 12 (R3)
0x1420	0xE7ED    B	L_vRF4463Init43
L_vRF4463Init44:
;driverrf4463pro.c, 92 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x1422	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init46:
; i start address is: 12 (R3)
0x1424	0x2B10    CMP	R3, #16
0x1426	0xD20F    BCS	L_vRF4463Init47
;driverrf4463pro.c, 93 :: 		RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850[ rate ][ i - 4 ];
0x1428	0x4833    LDR	R0, [PC, #204]
0x142A	0x18C2    ADDS	R2, R0, R3
0x142C	0x4825    LDR	R0, [PC, #148]
0x142E	0x7801    LDRB	R1, [R0, #0]
0x1430	0x200C    MOVS	R0, #12
0x1432	0x4341    MULS	R1, R0, R1
0x1434	0x483B    LDR	R0, [PC, #236]
0x1436	0x1841    ADDS	R1, R0, R1
0x1438	0x1F18    SUBS	R0, R3, #4
0x143A	0xB200    SXTH	R0, R0
0x143C	0x1808    ADDS	R0, R1, R0
0x143E	0x7800    LDRB	R0, [R0, #0]
0x1440	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 92 :: 		for ( i = 4; i < 16; i++ ) {
0x1442	0x1C5B    ADDS	R3, R3, #1
0x1444	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 94 :: 		}
; i end address is: 12 (R3)
0x1446	0xE7ED    B	L_vRF4463Init46
L_vRF4463Init47:
;driverrf4463pro.c, 95 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 12 (R3)
0x1448	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init49:
; i start address is: 12 (R3)
0x144A	0x2B0D    CMP	R3, #13
0x144C	0xD20F    BCS	L_vRF4463Init50
;driverrf4463pro.c, 96 :: 		RF_MODEM_AGC_WINDOW_SIZE_9_data[ i ] = RF_MODEM_AGC_WINDOW_SIZE_9_850[ rate ][ i - 4 ];
0x144E	0x482C    LDR	R0, [PC, #176]
0x1450	0x18C2    ADDS	R2, R0, R3
0x1452	0x481C    LDR	R0, [PC, #112]
0x1454	0x7801    LDRB	R1, [R0, #0]
0x1456	0x2009    MOVS	R0, #9
0x1458	0x4341    MULS	R1, R0, R1
0x145A	0x4833    LDR	R0, [PC, #204]
0x145C	0x1841    ADDS	R1, R0, R1
0x145E	0x1F18    SUBS	R0, R3, #4
0x1460	0xB200    SXTH	R0, R0
0x1462	0x1808    ADDS	R0, R1, R0
0x1464	0x7800    LDRB	R0, [R0, #0]
0x1466	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 95 :: 		for ( i = 4; i < 13; i++ ) {
0x1468	0x1C5B    ADDS	R3, R3, #1
0x146A	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 97 :: 		}
; i end address is: 12 (R3)
0x146C	0xE7ED    B	L_vRF4463Init49
L_vRF4463Init50:
;driverrf4463pro.c, 98 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 12 (R3)
0x146E	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init52:
; i start address is: 12 (R3)
0x1470	0x2B0D    CMP	R3, #13
0x1472	0xD20F    BCS	L_vRF4463Init53
;driverrf4463pro.c, 99 :: 		RF_MODEM_BCR_OSR_1_9_data[ i ] = RF_MODEM_BCR_OSR_1_9_850[ rate ][ i - 4 ];
0x1474	0x4824    LDR	R0, [PC, #144]
0x1476	0x18C2    ADDS	R2, R0, R3
0x1478	0x4812    LDR	R0, [PC, #72]
0x147A	0x7801    LDRB	R1, [R0, #0]
0x147C	0x2009    MOVS	R0, #9
0x147E	0x4341    MULS	R1, R0, R1
0x1480	0x482A    LDR	R0, [PC, #168]
0x1482	0x1841    ADDS	R1, R0, R1
0x1484	0x1F18    SUBS	R0, R3, #4
0x1486	0xB200    SXTH	R0, R0
0x1488	0x1808    ADDS	R0, R1, R0
0x148A	0x7800    LDRB	R0, [R0, #0]
0x148C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 98 :: 		for ( i = 4; i < 13; i++ ) {
0x148E	0x1C5B    ADDS	R3, R3, #1
0x1490	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 100 :: 		}
; i end address is: 12 (R3)
0x1492	0xE7ED    B	L_vRF4463Init52
L_vRF4463Init53:
;driverrf4463pro.c, 101 :: 		}
L_vRF4463Init30:
;driverrf4463pro.c, 102 :: 		for ( i = 4; i < 11; i++ ) {
; i start address is: 12 (R3)
0x1494	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init55:
; i start address is: 12 (R3)
0x1496	0x2B0B    CMP	R3, #11
0x1498	0xD20F    BCS	L_vRF4463Init56
;driverrf4463pro.c, 103 :: 		RF_SYNTH_PFDCP_CPFF_7_data[ i ] = RF_SYNTH_PFDCP_CPFF_7[ rate ][ i - 4 ];
0x149A	0x4825    LDR	R0, [PC, #148]
0x149C	0x18C2    ADDS	R2, R0, R3
0x149E	0x4809    LDR	R0, [PC, #36]
0x14A0	0x7801    LDRB	R1, [R0, #0]
0x14A2	0x2007    MOVS	R0, #7
0x14A4	0x4341    MULS	R1, R0, R1
0x14A6	0x4823    LDR	R0, [PC, #140]
0x14A8	0x1841    ADDS	R1, R0, R1
0x14AA	0x1F18    SUBS	R0, R3, #4
0x14AC	0xB200    SXTH	R0, R0
0x14AE	0x1808    ADDS	R0, R1, R0
0x14B0	0x7800    LDRB	R0, [R0, #0]
0x14B2	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 102 :: 		for ( i = 4; i < 11; i++ ) {
0x14B4	0x1C5B    ADDS	R3, R3, #1
0x14B6	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 104 :: 		}
; i end address is: 12 (R3)
0x14B8	0xE7ED    B	L_vRF4463Init55
L_vRF4463Init56:
;driverrf4463pro.c, 108 :: 		vRF4463GPIO_SET( mode );                                                      // PARAMETRO CONFIGURABLE
0x14BA	0x481F    LDR	R0, [PC, #124]
0x14BC	0xF000B83E  B	#124
0x14C0	0x00AC2000  	_RF_MODEM_MOD_TYPE_12_data+0
0x14C4	0x01442000  	_rate+0
0x14C8	0x22E60000  	_RF_MODEM_MOD_TYPE_12+0
0x14CC	0x013E2000  	_freq3+0
0x14D0	0x00BC2000  	_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x14D4	0x279C0000  	_RF_MODEM_TX_RAMP_DELAY_8_433+0
0x14D8	0x00C82000  	_RF_MODEM_AFC_GEAR_7_data+0
0x14DC	0x28410000  	_RF_MODEM_AFC_GEAR_7_433+0
0x14E0	0x00D52000  	_RF_MODEM_OOK_CNT1_11_data+0
0x14E4	0x24670000  	_RF_MODEM_OOK_CNT1_11_433+0
0x14E8	0x00E42000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x14EC	0x236A0000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+0
0x14F0	0x00F42000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x14F4	0x20D60000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+0
0x14F8	0x01042000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x14FC	0x20520000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+0
0x1500	0x01142000  	_RF_MODEM_AGC_WINDOW_SIZE_9_data+0
0x1504	0x267E0000  	_RF_MODEM_AGC_WINDOW_SIZE_9_433+0
0x1508	0x01212000  	_RF_MODEM_BCR_OSR_1_9_data+0
0x150C	0x26E10000  	_RF_MODEM_BCR_OSR_1_9_433+0
0x1510	0x27440000  	_RF_MODEM_TX_RAMP_DELAY_8_850+0
0x1514	0x288E0000  	_RF_MODEM_AFC_GEAR_7_850+0
0x1518	0x23EE0000  	_RF_MODEM_OOK_CNT1_11_850+0
0x151C	0x215A0000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+0
0x1520	0x22620000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+0
0x1524	0x21DE0000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+0
0x1528	0x261B0000  	_RF_MODEM_AGC_WINDOW_SIZE_9_850+0
0x152C	0x25B80000  	_RF_MODEM_BCR_OSR_1_9_850+0
0x1530	0x012E2000  	_RF_SYNTH_PFDCP_CPFF_7_data+0
0x1534	0x27F40000  	_RF_SYNTH_PFDCP_CPFF_7+0
0x1538	0x01452000  	_mode+0
0x153C	0x7800    LDRB	R0, [R0, #0]
0x153E	0xF7FFFAE5  BL	_vRF4463GPIO_SET+0
;driverrf4463pro.c, 111 :: 		app_command_buf[ 0 ] = 0x11;
0x1542	0xAA01    ADD	R2, SP, #4
0x1544	0x2011    MOVS	R0, #17
0x1546	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 112 :: 		app_command_buf[ 1 ] = 0x00;    // 0x0000
0x1548	0x1C51    ADDS	R1, R2, #1
0x154A	0x2000    MOVS	R0, #0
0x154C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 113 :: 		app_command_buf[ 2 ] = 0x01;    // Total 1 Parameters
0x154E	0x1C91    ADDS	R1, R2, #2
0x1550	0x2001    MOVS	R0, #1
0x1552	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 114 :: 		app_command_buf[ 3 ] = 0x00;    // 0x0000
0x1554	0x1CD1    ADDS	R1, R2, #3
0x1556	0x2000    MOVS	R0, #0
0x1558	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 115 :: 		app_command_buf[ 4 ] = 98;      // freq  adjustment    ( rango desde 0 - 127 Low cap - High Cap )
0x155A	0x1D11    ADDS	R1, R2, #4
0x155C	0x2062    MOVS	R0, #98
0x155E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 116 :: 		spi_write( 5, app_command_buf );
0x1560	0x4611    MOV	R1, R2
0x1562	0x2005    MOVS	R0, #5
0x1564	0xF7FFFAA8  BL	_spi_write+0
;driverrf4463pro.c, 119 :: 		app_command_buf[ 0 ] = 0x11;
0x1568	0xAA01    ADD	R2, SP, #4
0x156A	0x2011    MOVS	R0, #17
0x156C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 120 :: 		app_command_buf[ 1 ] = 0x00;    // 0x0003
0x156E	0x1C51    ADDS	R1, R2, #1
0x1570	0x2000    MOVS	R0, #0
0x1572	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 121 :: 		app_command_buf[ 2 ] = 0x01;    // Total 1 Parameters
0x1574	0x1C91    ADDS	R1, R2, #2
0x1576	0x2001    MOVS	R0, #1
0x1578	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 122 :: 		app_command_buf[ 3 ] = 0x03;   // 0x0003
0x157A	0x1CD1    ADDS	R1, R2, #3
0x157C	0x2003    MOVS	R0, #3
0x157E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 123 :: 		app_command_buf[ 4 ] = 0x40;  // tx = rx = 64 byte, ordinary PH,high performance mode  ?????????????????????
0x1580	0x1D11    ADDS	R1, R2, #4
0x1582	0x2040    MOVS	R0, #64
0x1584	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 124 :: 		spi_write( 5, app_command_buf );
0x1586	0x4611    MOV	R1, R2
0x1588	0x2005    MOVS	R0, #5
0x158A	0xF7FFFA95  BL	_spi_write+0
;driverrf4463pro.c, 128 :: 		spi_write( 0x08, RF_FRR_CTL_A_MODE_4_data );    // disable all fast response register
0x158E	0x49DF    LDR	R1, [PC, #892]
0x1590	0x2008    MOVS	R0, #8
0x1592	0xF7FFFA91  BL	_spi_write+0
;driverrf4463pro.c, 131 :: 		app_command_buf[ 0 ] = 0x11;
0x1596	0xAA01    ADD	R2, SP, #4
0x1598	0x2011    MOVS	R0, #17
0x159A	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 132 :: 		app_command_buf[ 1 ] = 0x10;    // 0x1000
0x159C	0x1C51    ADDS	R1, R2, #1
0x159E	0x2010    MOVS	R0, #16
0x15A0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 133 :: 		app_command_buf[ 2 ] = 0x09;    // Total 9 Parameters
0x15A2	0x1C91    ADDS	R1, R2, #2
0x15A4	0x2009    MOVS	R0, #9
0x15A6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 134 :: 		app_command_buf[ 3 ] = 0x00;   // 0x1000
0x15A8	0x1CD1    ADDS	R1, R2, #3
0x15AA	0x2000    MOVS	R0, #0
0x15AC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 136 :: 		if ( mode == tx_test_mode ) {
0x15AE	0x48D8    LDR	R0, [PC, #864]
0x15B0	0x7800    LDRB	R0, [R0, #0]
0x15B2	0x2802    CMP	R0, #2
0x15B4	0xD104    BNE	L_vRF4463Init58
;driverrf4463pro.c, 137 :: 		app_command_buf[ 4 ] = 0xff;     //  Need to send 255 bytes of Preamble
0x15B6	0xA801    ADD	R0, SP, #4
0x15B8	0x1D01    ADDS	R1, R0, #4
0x15BA	0x20FF    MOVS	R0, #255
0x15BC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 138 :: 		}
0x15BE	0xE003    B	L_vRF4463Init59
L_vRF4463Init58:
;driverrf4463pro.c, 140 :: 		app_command_buf[ 4 ] = 0x08;   //  Need to send 8 bytes of Preamble
0x15C0	0xA801    ADD	R0, SP, #4
0x15C2	0x1D01    ADDS	R1, R0, #4
0x15C4	0x2008    MOVS	R0, #8
0x15C6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 141 :: 		}
L_vRF4463Init59:
;driverrf4463pro.c, 144 :: 		app_command_buf[ 5 ]   = 0x14;       //To detect 20 bit sync word,
0x15C8	0xAA01    ADD	R2, SP, #4
0x15CA	0x1D51    ADDS	R1, R2, #5
0x15CC	0x2014    MOVS	R0, #20
0x15CE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 145 :: 		app_command_buf[ 6 ]   = 0x00;       // Non-standard preamble settings, useless
0x15D0	0x1D91    ADDS	R1, R2, #6
0x15D2	0x2000    MOVS	R0, #0
0x15D4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 146 :: 		app_command_buf[ 7 ]   = 0x0f;       // Time of the preamble Timeout   ????????????????????????????????????????????????????????????
0x15D6	0x1DD1    ADDS	R1, R2, #7
0x15D8	0x200F    MOVS	R0, #15
0x15DA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 147 :: 		app_command_buf[ 8 ]   = 0x31;       // The length of the preamble is   byte Calculation , 1st = 1 NO manchest  Encoding, using standard 1010.??
0x15DC	0xF2020108  ADDW	R1, R2, #8
0x15E0	0x2031    MOVS	R0, #49
0x15E2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 148 :: 		app_command_buf[ 9 ]   = 0x0;        //  Non-standard Preamble Patten 4th byte
0x15E4	0xF2020109  ADDW	R1, R2, #9
0x15E8	0x2000    MOVS	R0, #0
0x15EA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 149 :: 		app_command_buf[ 10 ]  = 0x00;       //  Non-standard Preamble Patten 3rd byte
0x15EC	0xF202010A  ADDW	R1, R2, #10
0x15F0	0x2000    MOVS	R0, #0
0x15F2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 150 :: 		app_command_buf[ 11 ]  = 0x00;       //  Non-standard Preamble Patten 2nd byte
0x15F4	0xF202010B  ADDW	R1, R2, #11
0x15F8	0x2000    MOVS	R0, #0
0x15FA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 151 :: 		app_command_buf[ 12 ]  = 0x00;       //  Non-standard Preamble Patten 1st byte
0x15FC	0xF202010C  ADDW	R1, R2, #12
0x1600	0x2000    MOVS	R0, #0
0x1602	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 152 :: 		spi_write(13, app_command_buf);
0x1604	0x4611    MOV	R1, R2
0x1606	0x200D    MOVS	R0, #13
0x1608	0xF7FFFA56  BL	_spi_write+0
;driverrf4463pro.c, 155 :: 		app_command_buf[ 0 ] = 0x11;
0x160C	0xAA01    ADD	R2, SP, #4
0x160E	0x2011    MOVS	R0, #17
0x1610	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 156 :: 		app_command_buf[ 1 ] = 0x11;         // command = 0x1100
0x1612	0x1C51    ADDS	R1, R2, #1
0x1614	0x2011    MOVS	R0, #17
0x1616	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 157 :: 		app_command_buf[ 2 ] = 0x05;         // Total 5 Parameters
0x1618	0x1C91    ADDS	R1, R2, #2
0x161A	0x2005    MOVS	R0, #5
0x161C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 158 :: 		app_command_buf[ 3 ] = 0x00;         // command = 0x1100
0x161E	0x1CD1    ADDS	R1, R2, #3
0x1620	0x2000    MOVS	R0, #0
0x1622	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 159 :: 		app_command_buf[ 4 ] = 0x01;         // The synchronization word is defined and sent in the length field, and the synchronization word cannot be wrong,Not 4FSK, not manchest encoding, only 2 bytes
0x1624	0x1D11    ADDS	R1, R2, #4
0x1626	0x2001    MOVS	R0, #1
0x1628	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 161 :: 		if ( mode == tx_test_mode ) {
0x162A	0x48B9    LDR	R0, [PC, #740]
0x162C	0x7800    LDRB	R0, [R0, #0]
0x162E	0x2802    CMP	R0, #2
0x1630	0xD107    BNE	L_vRF4463Init60
;driverrf4463pro.c, 162 :: 		app_command_buf[ 5 ] = 0x55;      //Sync word 3
0x1632	0xAA01    ADD	R2, SP, #4
0x1634	0x1D51    ADDS	R1, R2, #5
0x1636	0x2055    MOVS	R0, #85
0x1638	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 163 :: 		app_command_buf[ 6 ] = 0x55;      // Sync word 2
0x163A	0x1D91    ADDS	R1, R2, #6
0x163C	0x2055    MOVS	R0, #85
0x163E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 164 :: 		}
0x1640	0xE006    B	L_vRF4463Init61
L_vRF4463Init60:
;driverrf4463pro.c, 166 :: 		app_command_buf[ 5 ] = 0x2d;    //Sync word 3
0x1642	0xAA01    ADD	R2, SP, #4
0x1644	0x1D51    ADDS	R1, R2, #5
0x1646	0x202D    MOVS	R0, #45
0x1648	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 167 :: 		app_command_buf[ 6 ] = 0xd4;    // Sync word 2
0x164A	0x1D91    ADDS	R1, R2, #6
0x164C	0x20D4    MOVS	R0, #212
0x164E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 168 :: 		}
L_vRF4463Init61:
;driverrf4463pro.c, 170 :: 		app_command_buf[ 7 ] =  0x00;        // Sync word 1
0x1650	0xAA01    ADD	R2, SP, #4
0x1652	0x1DD1    ADDS	R1, R2, #7
0x1654	0x2000    MOVS	R0, #0
0x1656	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 171 :: 		app_command_buf[ 8 ] = 0x00;        // Sync word 0
0x1658	0xF2020108  ADDW	R1, R2, #8
0x165C	0x2000    MOVS	R0, #0
0x165E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 172 :: 		spi_write( 9, app_command_buf );
0x1660	0x4611    MOV	R1, R2
0x1662	0x2009    MOVS	R0, #9
0x1664	0xF7FFFA28  BL	_spi_write+0
;driverrf4463pro.c, 175 :: 		app_command_buf[ 0 ] = 0x11;
0x1668	0xAA01    ADD	R2, SP, #4
0x166A	0x2011    MOVS	R0, #17
0x166C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 176 :: 		app_command_buf[ 1 ] = 0x12;        // command = 0x1200
0x166E	0x1C51    ADDS	R1, R2, #1
0x1670	0x2012    MOVS	R0, #18
0x1672	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 177 :: 		app_command_buf[ 2 ] = 0x01;        // Total 1 Parameters
0x1674	0x1C91    ADDS	R1, R2, #2
0x1676	0x2001    MOVS	R0, #1
0x1678	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 178 :: 		app_command_buf[ 3 ] = 0x00;        // command = 0x1200
0x167A	0x1CD1    ADDS	R1, R2, #3
0x167C	0x2000    MOVS	R0, #0
0x167E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 179 :: 		app_command_buf[ 4 ] = 0x81;        // 1?cRC ??,CRC = itu-c, enable crc
0x1680	0x1D11    ADDS	R1, R2, #4
0x1682	0x2081    MOVS	R0, #129
0x1684	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 180 :: 		spi_write( 5, app_command_buf );
0x1686	0x4611    MOV	R1, R2
0x1688	0x2005    MOVS	R0, #5
0x168A	0xF7FFFA15  BL	_spi_write+0
;driverrf4463pro.c, 183 :: 		app_command_buf[ 0 ] = 0x11;
0x168E	0xAA01    ADD	R2, SP, #4
0x1690	0x2011    MOVS	R0, #17
0x1692	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 184 :: 		app_command_buf[ 1 ] = 0x12;        // command = 0x1206
0x1694	0x1C51    ADDS	R1, R2, #1
0x1696	0x2012    MOVS	R0, #18
0x1698	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 185 :: 		app_command_buf[ 2 ] = 0x01;        // Total 1Parameters
0x169A	0x1C91    ADDS	R1, R2, #2
0x169C	0x2001    MOVS	R0, #1
0x169E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 186 :: 		app_command_buf[ 3 ] = 0x06;        // command = 0x1206
0x16A0	0x1CD1    ADDS	R1, R2, #3
0x16A2	0x2006    MOVS	R0, #6
0x16A4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 187 :: 		app_command_buf[ 4 ] = 0x02;        //  tx = rx = 120d--1220 (tx packet,ph enable, not 4fsk, After receiving a packet of data,RX off,CRC Do not flip ,CRC MSB, data MSB
0x16A6	0x1D11    ADDS	R1, R2, #4
0x16A8	0x2002    MOVS	R0, #2
0x16AA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 188 :: 		spi_write( 5, app_command_buf );
0x16AC	0x4611    MOV	R1, R2
0x16AE	0x2005    MOVS	R0, #5
0x16B0	0xF7FFFA02  BL	_spi_write+0
;driverrf4463pro.c, 191 :: 		app_command_buf[ 0 ] = 0x11;
0x16B4	0xAA01    ADD	R2, SP, #4
0x16B6	0x2011    MOVS	R0, #17
0x16B8	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 192 :: 		app_command_buf[ 1 ] = 0x12;        // command = 0x1208
0x16BA	0x1C51    ADDS	R1, R2, #1
0x16BC	0x2012    MOVS	R0, #18
0x16BE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 193 :: 		app_command_buf[ 2 ] = 0x03;        // Total 3 Parameters
0x16C0	0x1C91    ADDS	R1, R2, #2
0x16C2	0x2003    MOVS	R0, #3
0x16C4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 194 :: 		app_command_buf[ 3 ] = 0x08;        // command = 0x1208
0x16C6	0x1CD1    ADDS	R1, R2, #3
0x16C8	0x2008    MOVS	R0, #8
0x16CA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 195 :: 		app_command_buf[ 4 ] = 0x00;        // Length Field = LSB,  length Only 1 byte,length Not put In FiFo, fixed packet length mode
0x16CC	0x1D11    ADDS	R1, R2, #4
0x16CE	0x2000    MOVS	R0, #0
0x16D0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 196 :: 		app_command_buf[ 5 ] = 0x00;        // Used for variable packet length mode, which defines which Field contains length Filed
0x16D2	0x1D51    ADDS	R1, R2, #5
0x16D4	0x2000    MOVS	R0, #0
0x16D6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 197 :: 		app_command_buf[ 6 ] = 0x00;        // Used for variable packet length mode, adjust the length of variable packet length
0x16D8	0x1D91    ADDS	R1, R2, #6
0x16DA	0x2000    MOVS	R0, #0
0x16DC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 198 :: 		spi_write( 7, app_command_buf );
0x16DE	0x4611    MOV	R1, R2
0x16E0	0x2007    MOVS	R0, #7
0x16E2	0xF7FFF9E9  BL	_spi_write+0
;driverrf4463pro.c, 201 :: 		app_command_buf[ 0 ]  = 0x11;
0x16E6	0xAA01    ADD	R2, SP, #4
0x16E8	0x2011    MOVS	R0, #17
0x16EA	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 202 :: 		app_command_buf[ 1 ]  = 0x12;       // 0x120d
0x16EC	0x1C51    ADDS	R1, R2, #1
0x16EE	0x2012    MOVS	R0, #18
0x16F0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 203 :: 		app_command_buf[ 2 ]  = 0x0c;       // Total 12 Parameters
0x16F2	0x1C91    ADDS	R1, R2, #2
0x16F4	0x200C    MOVS	R0, #12
0x16F6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 204 :: 		app_command_buf[ 3 ]  = 0x0d;       // 0x120d
0x16F8	0x1CD1    ADDS	R1, R2, #3
0x16FA	0x200D    MOVS	R0, #13
0x16FC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 205 :: 		app_command_buf[ 4 ]  = 0x00;       //  Field 1 length (?4?)
0x16FE	0x1D11    ADDS	R1, R2, #4
0x1700	0x2000    MOVS	R0, #0
0x1702	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 206 :: 		app_command_buf[ 5 ]  = payload_length;   //  field 1 length, (? 8?), ?Total14???
0x1704	0x1D51    ADDS	R1, R2, #5
0x1706	0x200E    MOVS	R0, #14
0x1708	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 207 :: 		app_command_buf[ 6 ]  = 0x04;       // field 1 Is not 4FSK,manchest, whiting, PN9,
0x170A	0x1D91    ADDS	R1, R2, #6
0x170C	0x2004    MOVS	R0, #4
0x170E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 208 :: 		app_command_buf[ 7 ]  = 0xaa;       // field 1 crc enble, check enbale, There are also launchingCRC,cRC?Seed ?CRC_seed?????
0x1710	0x1DD1    ADDS	R1, R2, #7
0x1712	0x20AA    MOVS	R0, #170
0x1714	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 209 :: 		app_command_buf[ 8 ]  = 0x00;       //  field 2 length(?4?)
0x1716	0xF2020108  ADDW	R1, R2, #8
0x171A	0x2000    MOVS	R0, #0
0x171C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 210 :: 		app_command_buf[ 9 ]  = 0x00;           //  field 2 length, (? 8?), length = 0 Means thisfield did not use
0x171E	0xF2020109  ADDW	R1, R2, #9
0x1722	0x2000    MOVS	R0, #0
0x1724	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 211 :: 		app_command_buf[ 10 ] = 0x00;       // field 2 Is not 4FSK,manchest, whiting, PN9
0x1726	0xF202010A  ADDW	R1, R2, #10
0x172A	0x2000    MOVS	R0, #0
0x172C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 212 :: 		app_command_buf[ 11 ] = 0x00;       //  field 2 ?CRCSet up
0x172E	0xF202010B  ADDW	R1, R2, #11
0x1732	0x2000    MOVS	R0, #0
0x1734	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 213 :: 		app_command_buf[ 12 ] = 0x00;       //  field 3 length, (? 8?), length = 0 Means thisfield did not use
0x1736	0xF202010C  ADDW	R1, R2, #12
0x173A	0x2000    MOVS	R0, #0
0x173C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 214 :: 		app_command_buf[ 13 ] = 0x00;           //  field 3 length, (? 8?), length = 0 Means thisfield did not use
0x173E	0xF202010D  ADDW	R1, R2, #13
0x1742	0x2000    MOVS	R0, #0
0x1744	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 215 :: 		app_command_buf[ 14 ] = 0x00;       //  field 3 Is not 4FSK,manchest, whiting, PN9
0x1746	0xF202010E  ADDW	R1, R2, #14
0x174A	0x2000    MOVS	R0, #0
0x174C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 216 :: 		app_command_buf[ 15 ] = 0x00;       //  field 3 ?CRCSet up
0x174E	0xF202010F  ADDW	R1, R2, #15
0x1752	0x2000    MOVS	R0, #0
0x1754	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 217 :: 		spi_write( 16, app_command_buf );
0x1756	0x4611    MOV	R1, R2
0x1758	0x2010    MOVS	R0, #16
0x175A	0xF7FFF9AD  BL	_spi_write+0
;driverrf4463pro.c, 220 :: 		app_command_buf[ 0 ]  = 0x11;
0x175E	0xAA01    ADD	R2, SP, #4
0x1760	0x2011    MOVS	R0, #17
0x1762	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 221 :: 		app_command_buf[ 1 ]  = 0x12;       // 0x1219
0x1764	0x1C51    ADDS	R1, R2, #1
0x1766	0x2012    MOVS	R0, #18
0x1768	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 222 :: 		app_command_buf[ 2 ]  = 0x08;       // Total 8Parameters
0x176A	0x1C91    ADDS	R1, R2, #2
0x176C	0x2008    MOVS	R0, #8
0x176E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 223 :: 		app_command_buf[ 3 ]  = 0x19;       // 0x1219
0x1770	0x1CD1    ADDS	R1, R2, #3
0x1772	0x2019    MOVS	R0, #25
0x1774	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 224 :: 		app_command_buf[ 4 ]  = 0x00;       // field4 length(?4?)
0x1776	0x1D11    ADDS	R1, R2, #4
0x1778	0x2000    MOVS	R0, #0
0x177A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 225 :: 		app_command_buf[ 5 ]  = 0x00;       // field 4 length, (? 8?), length = 0 Means this field did not use
0x177C	0x1D51    ADDS	R1, R2, #5
0x177E	0x2000    MOVS	R0, #0
0x1780	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 226 :: 		app_command_buf[ 6 ]  = 0x00;       // field 4 Is not 4FSK,manchest, whiting, PN9
0x1782	0x1D91    ADDS	R1, R2, #6
0x1784	0x2000    MOVS	R0, #0
0x1786	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 227 :: 		app_command_buf[ 7 ]  = 0x00;       // field 4 ?CRCSet up
0x1788	0x1DD1    ADDS	R1, R2, #7
0x178A	0x2000    MOVS	R0, #0
0x178C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 228 :: 		app_command_buf[ 8 ]  = 0x00;       // field5 length(?4?)
0x178E	0xF2020108  ADDW	R1, R2, #8
0x1792	0x2000    MOVS	R0, #0
0x1794	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 229 :: 		app_command_buf[ 9 ]  = 0x00;       // field 5 length, (? 8?), length = 0 Means this field did not use
0x1796	0xF2020109  ADDW	R1, R2, #9
0x179A	0x2000    MOVS	R0, #0
0x179C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 230 :: 		app_command_buf[ 10 ] = 0x00;       // field 5 Is not 4FSK,manchest, whiting, PN9
0x179E	0xF202010A  ADDW	R1, R2, #10
0x17A2	0x2000    MOVS	R0, #0
0x17A4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 231 :: 		app_command_buf[ 11 ] = 0x00;       // field 5 ?CRCSet up
0x17A6	0xF202010B  ADDW	R1, R2, #11
0x17AA	0x2000    MOVS	R0, #0
0x17AC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 232 :: 		spi_write( 12, app_command_buf );
0x17AE	0x4611    MOV	R1, R2
0x17B0	0x200C    MOVS	R0, #12
0x17B2	0xF7FFF981  BL	_spi_write+0
;driverrf4463pro.c, 235 :: 		spi_write( 0x10, RF_MODEM_MOD_TYPE_12_data );   // //  2FSK ,  module source = PH fifo, disable manchest, tx, rx Do not flip, deviation Do not flip
0x17B6	0x4957    LDR	R1, [PC, #348]
0x17B8	0x2010    MOVS	R0, #16
0x17BA	0xF7FFF97D  BL	_spi_write+0
;driverrf4463pro.c, 238 :: 		app_command_buf[0] = 0x11;
0x17BE	0xAA01    ADD	R2, SP, #4
0x17C0	0x2011    MOVS	R0, #17
0x17C2	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 239 :: 		app_command_buf[1]  = 0x20;    // 0x200c
0x17C4	0x1C51    ADDS	R1, R2, #1
0x17C6	0x2020    MOVS	R0, #32
0x17C8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 240 :: 		app_command_buf[2]  = 0x01;    // Total 1Parameters
0x17CA	0x1C91    ADDS	R1, R2, #2
0x17CC	0x2001    MOVS	R0, #1
0x17CE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 241 :: 		app_command_buf[3]  = 0x0c;   // 0x200c
0x17D0	0x1CD1    ADDS	R1, R2, #3
0x17D2	0x200C    MOVS	R0, #12
0x17D4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 243 :: 		if ( freq3 < 8 ) {
0x17D6	0x4850    LDR	R0, [PC, #320]
0x17D8	0x7800    LDRB	R0, [R0, #0]
0x17DA	0x2808    CMP	R0, #8
0x17DC	0xD216    BCS	L_vRF4463Init62
;driverrf4463pro.c, 244 :: 		if ( rate >= dr_256k ) {
0x17DE	0x484F    LDR	R0, [PC, #316]
0x17E0	0x7800    LDRB	R0, [R0, #0]
0x17E2	0x2808    CMP	R0, #8
0x17E4	0xD304    BCC	L_vRF4463Init63
;driverrf4463pro.c, 245 :: 		app_command_buf[ 4 ] = 0x4f;
0x17E6	0xA801    ADD	R0, SP, #4
0x17E8	0x1D01    ADDS	R1, R0, #4
0x17EA	0x204F    MOVS	R0, #79
0x17EC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 246 :: 		}
0x17EE	0xE00C    B	L_vRF4463Init64
L_vRF4463Init63:
;driverrf4463pro.c, 247 :: 		else if ( rate >= dr_19p2 ) {
0x17F0	0x484A    LDR	R0, [PC, #296]
0x17F2	0x7800    LDRB	R0, [R0, #0]
0x17F4	0x2804    CMP	R0, #4
0x17F6	0xD304    BCC	L_vRF4463Init65
;driverrf4463pro.c, 248 :: 		app_command_buf[ 4 ]  = 0x5e;
0x17F8	0xA801    ADD	R0, SP, #4
0x17FA	0x1D01    ADDS	R1, R0, #4
0x17FC	0x205E    MOVS	R0, #94
0x17FE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 249 :: 		}
0x1800	0xE003    B	L_vRF4463Init66
L_vRF4463Init65:
;driverrf4463pro.c, 251 :: 		app_command_buf[4]  = 0xd2;
0x1802	0xA801    ADD	R0, SP, #4
0x1804	0x1D01    ADDS	R1, R0, #4
0x1806	0x20D2    MOVS	R0, #210
0x1808	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 252 :: 		}
L_vRF4463Init66:
L_vRF4463Init64:
;driverrf4463pro.c, 253 :: 		}
0x180A	0xE015    B	L_vRF4463Init67
L_vRF4463Init62:
;driverrf4463pro.c, 255 :: 		if ( rate >= dr_115p2 ) {
0x180C	0x4843    LDR	R0, [PC, #268]
0x180E	0x7800    LDRB	R0, [R0, #0]
0x1810	0x2807    CMP	R0, #7
0x1812	0xD304    BCC	L_vRF4463Init68
;driverrf4463pro.c, 256 :: 		app_command_buf[4]  = 0x69;        // 15k
0x1814	0xA801    ADD	R0, SP, #4
0x1816	0x1D01    ADDS	R1, R0, #4
0x1818	0x2069    MOVS	R0, #105
0x181A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 257 :: 		}
0x181C	0xE00C    B	L_vRF4463Init69
L_vRF4463Init68:
;driverrf4463pro.c, 258 :: 		else if ( rate >= dr_19p2 ) {
0x181E	0x483F    LDR	R0, [PC, #252]
0x1820	0x7800    LDRB	R0, [R0, #0]
0x1822	0x2804    CMP	R0, #4
0x1824	0xD304    BCC	L_vRF4463Init70
;driverrf4463pro.c, 259 :: 		app_command_buf[4]  = 0x5e;        // 10k
0x1826	0xA801    ADD	R0, SP, #4
0x1828	0x1D01    ADDS	R1, R0, #4
0x182A	0x205E    MOVS	R0, #94
0x182C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 260 :: 		}
0x182E	0xE003    B	L_vRF4463Init71
L_vRF4463Init70:
;driverrf4463pro.c, 262 :: 		app_command_buf[4]  = 0x18; // 8k
0x1830	0xA801    ADD	R0, SP, #4
0x1832	0x1D01    ADDS	R1, R0, #4
0x1834	0x2018    MOVS	R0, #24
0x1836	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 263 :: 		}
L_vRF4463Init71:
L_vRF4463Init69:
;driverrf4463pro.c, 264 :: 		}
L_vRF4463Init67:
;driverrf4463pro.c, 265 :: 		spi_write(5, app_command_buf);
0x1838	0xA801    ADD	R0, SP, #4
0x183A	0x4601    MOV	R1, R0
0x183C	0x2005    MOVS	R0, #5
0x183E	0xF7FFF93B  BL	_spi_write+0
;driverrf4463pro.c, 268 :: 		spi_write( 0x0C, RF_MODEM_TX_RAMP_DELAY_8_data );            // Without this Parameters,Not needed
0x1842	0x4937    LDR	R1, [PC, #220]
0x1844	0x200C    MOVS	R0, #12
0x1846	0xF7FFF937  BL	_spi_write+0
;driverrf4463pro.c, 269 :: 		spi_write( 0x0D, RF_MODEM_BCR_OSR_1_9_data );                // Without this Parameters,Not needed
0x184A	0x4936    LDR	R1, [PC, #216]
0x184C	0x200D    MOVS	R0, #13
0x184E	0xF7FFF933  BL	_spi_write+0
;driverrf4463pro.c, 270 :: 		spi_write( 0x0B, RF_MODEM_AFC_GEAR_7_data );                // Without this Parameters,Not needed
0x1852	0x4935    LDR	R1, [PC, #212]
0x1854	0x200B    MOVS	R0, #11
0x1856	0xF7FFF92F  BL	_spi_write+0
;driverrf4463pro.c, 271 :: 		spi_write( 0x05, RF_MODEM_AGC_CONTROL_1_data );                // Without this Parameters,Not needed
0x185A	0x4934    LDR	R1, [PC, #208]
0x185C	0x2005    MOVS	R0, #5
0x185E	0xF7FFF92B  BL	_spi_write+0
;driverrf4463pro.c, 272 :: 		spi_write( 0x0D, RF_MODEM_AGC_WINDOW_SIZE_9_data );        // Without this Parameters,Not needed
0x1862	0x4933    LDR	R1, [PC, #204]
0x1864	0x200D    MOVS	R0, #13
0x1866	0xF7FFF927  BL	_spi_write+0
;driverrf4463pro.c, 273 :: 		spi_write( 0x0F, RF_MODEM_OOK_CNT1_11_data );                // Without this Parameters,Not needed
0x186A	0x4932    LDR	R1, [PC, #200]
0x186C	0x200F    MOVS	R0, #15
0x186E	0xF7FFF923  BL	_spi_write+0
;driverrf4463pro.c, 276 :: 		app_command_buf[ 0 ] = 0x11;
0x1872	0xAA01    ADD	R2, SP, #4
0x1874	0x2011    MOVS	R0, #17
0x1876	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 277 :: 		app_command_buf[ 1 ] = 0x20;    // 0x204e
0x1878	0x1C51    ADDS	R1, R2, #1
0x187A	0x2020    MOVS	R0, #32
0x187C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 278 :: 		app_command_buf[ 2 ] = 0x01;    // Total 1Parameters
0x187E	0x1C91    ADDS	R1, R2, #2
0x1880	0x2001    MOVS	R0, #1
0x1882	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 279 :: 		app_command_buf[ 3 ] = 0x4e;   // 0x204e
0x1884	0x1CD1    ADDS	R1, R2, #3
0x1886	0x204E    MOVS	R0, #78
0x1888	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 281 :: 		if ( rate == dr_500 ) {
0x188A	0x4824    LDR	R0, [PC, #144]
0x188C	0x7800    LDRB	R0, [R0, #0]
0x188E	0x280A    CMP	R0, #10
0x1890	0xD104    BNE	L_vRF4463Init72
;driverrf4463pro.c, 282 :: 		app_command_buf[ 4 ] = 0x3a;
0x1892	0xA801    ADD	R0, SP, #4
0x1894	0x1D01    ADDS	R1, R0, #4
0x1896	0x203A    MOVS	R0, #58
0x1898	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 283 :: 		}
0x189A	0xE003    B	L_vRF4463Init73
L_vRF4463Init72:
;driverrf4463pro.c, 285 :: 		app_command_buf[ 4 ] = 0x40;  //  rssi Reading deviation, the difference with the true value
0x189C	0xA801    ADD	R0, SP, #4
0x189E	0x1D01    ADDS	R1, R0, #4
0x18A0	0x2040    MOVS	R0, #64
0x18A2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 286 :: 		}
L_vRF4463Init73:
;driverrf4463pro.c, 287 :: 		spi_write(5, app_command_buf);
0x18A4	0xA801    ADD	R0, SP, #4
0x18A6	0x4601    MOV	R1, R0
0x18A8	0x2005    MOVS	R0, #5
0x18AA	0xF7FFF905  BL	_spi_write+0
;driverrf4463pro.c, 290 :: 		spi_write( 0x10, RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data );  // Without this Parameters,Not needed
0x18AE	0x4922    LDR	R1, [PC, #136]
0x18B0	0x2010    MOVS	R0, #16
0x18B2	0xF7FFF901  BL	_spi_write+0
;driverrf4463pro.c, 291 :: 		spi_write( 0x10, RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data );   // Without this Parameters,Not needed
0x18B6	0x4921    LDR	R1, [PC, #132]
0x18B8	0x2010    MOVS	R0, #16
0x18BA	0xF7FFF8FD  BL	_spi_write+0
;driverrf4463pro.c, 292 :: 		spi_write( 0x10, RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data );   // Without this Parameters,Not needed
0x18BE	0x4920    LDR	R1, [PC, #128]
0x18C0	0x2010    MOVS	R0, #16
0x18C2	0xF7FFF8F9  BL	_spi_write+0
;driverrf4463pro.c, 295 :: 		app_command_buf[0] = 0x11;
0x18C6	0xAA01    ADD	R2, SP, #4
0x18C8	0x2011    MOVS	R0, #17
0x18CA	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 296 :: 		app_command_buf[1]  = 0x22;    // 0x2200
0x18CC	0x1C51    ADDS	R1, R2, #1
0x18CE	0x2022    MOVS	R0, #34
0x18D0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 297 :: 		app_command_buf[2]  = 0x04;    // Total 4Parameters
0x18D2	0x1C91    ADDS	R1, R2, #2
0x18D4	0x2004    MOVS	R0, #4
0x18D6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 298 :: 		app_command_buf[3]  = 0x00;   // 0x2200
0x18D8	0x1CD1    ADDS	R1, R2, #3
0x18DA	0x2000    MOVS	R0, #0
0x18DC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 299 :: 		app_command_buf[4]  = 0x08;  //0x10;   //   PA mode  = default , ??Class E mode,?Is not Switch Current mode  ????????
0x18DE	0x1D11    ADDS	R1, R2, #4
0x18E0	0x2008    MOVS	R0, #8
0x18E2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 300 :: 		if ( power == 7 ) {
0x18E4	0x4817    LDR	R0, [PC, #92]
0x18E6	0x7800    LDRB	R0, [R0, #0]
0x18E8	0x2807    CMP	R0, #7
0x18EA	0xD104    BNE	L_vRF4463Init74
;driverrf4463pro.c, 301 :: 		app_command_buf[ 5 ]  = 127;   //  Set to maximum power
0x18EC	0xA801    ADD	R0, SP, #4
0x18EE	0x1D41    ADDS	R1, R0, #5
0x18F0	0x207F    MOVS	R0, #127
0x18F2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 302 :: 		}
0x18F4	0xE058    B	L_vRF4463Init75
L_vRF4463Init74:
;driverrf4463pro.c, 303 :: 		else if ( power == 6 ) {
0x18F6	0x4813    LDR	R0, [PC, #76]
0x18F8	0x7800    LDRB	R0, [R0, #0]
0x18FA	0x2806    CMP	R0, #6
0x18FC	0xD104    BNE	L_vRF4463Init76
;driverrf4463pro.c, 304 :: 		app_command_buf[ 5 ]  = 50;
0x18FE	0xA801    ADD	R0, SP, #4
0x1900	0x1D41    ADDS	R1, R0, #5
0x1902	0x2032    MOVS	R0, #50
0x1904	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 305 :: 		}
0x1906	0xE04F    B	L_vRF4463Init77
L_vRF4463Init76:
;driverrf4463pro.c, 306 :: 		else if ( power == 5 ) {
0x1908	0x480E    LDR	R0, [PC, #56]
0x190A	0xE01D    B	#58
0x190C	0x29070000  	_RF_FRR_CTL_A_MODE_4_data+0
0x1910	0x01452000  	_mode+0
0x1914	0x00AC2000  	_RF_MODEM_MOD_TYPE_12_data+0
0x1918	0x013E2000  	_freq3+0
0x191C	0x01442000  	_rate+0
0x1920	0x00BC2000  	_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x1924	0x01212000  	_RF_MODEM_BCR_OSR_1_9_data+0
0x1928	0x00C82000  	_RF_MODEM_AFC_GEAR_7_data+0
0x192C	0x29160000  	_RF_MODEM_AGC_CONTROL_1_data+0
0x1930	0x01142000  	_RF_MODEM_AGC_WINDOW_SIZE_9_data+0
0x1934	0x00D52000  	_RF_MODEM_OOK_CNT1_11_data+0
0x1938	0x00E42000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x193C	0x00F42000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x1940	0x01042000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x1944	0x01462000  	_power+0
0x1948	0x7800    LDRB	R0, [R0, #0]
0x194A	0x2805    CMP	R0, #5
0x194C	0xD104    BNE	L_vRF4463Init78
;driverrf4463pro.c, 307 :: 		app_command_buf[ 5 ]  = 30;
0x194E	0xA801    ADD	R0, SP, #4
0x1950	0x1D41    ADDS	R1, R0, #5
0x1952	0x201E    MOVS	R0, #30
0x1954	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 308 :: 		}
0x1956	0xE027    B	L_vRF4463Init79
L_vRF4463Init78:
;driverrf4463pro.c, 309 :: 		else if ( power == 4 ) {
0x1958	0x4844    LDR	R0, [PC, #272]
0x195A	0x7800    LDRB	R0, [R0, #0]
0x195C	0x2804    CMP	R0, #4
0x195E	0xD104    BNE	L_vRF4463Init80
;driverrf4463pro.c, 310 :: 		app_command_buf[ 5 ]  = 20;
0x1960	0xA801    ADD	R0, SP, #4
0x1962	0x1D41    ADDS	R1, R0, #5
0x1964	0x2014    MOVS	R0, #20
0x1966	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 311 :: 		}
0x1968	0xE01E    B	L_vRF4463Init81
L_vRF4463Init80:
;driverrf4463pro.c, 312 :: 		else if ( power == 3) {
0x196A	0x4840    LDR	R0, [PC, #256]
0x196C	0x7800    LDRB	R0, [R0, #0]
0x196E	0x2803    CMP	R0, #3
0x1970	0xD104    BNE	L_vRF4463Init82
;driverrf4463pro.c, 313 :: 		app_command_buf[ 5 ]  = 15;
0x1972	0xA801    ADD	R0, SP, #4
0x1974	0x1D41    ADDS	R1, R0, #5
0x1976	0x200F    MOVS	R0, #15
0x1978	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 314 :: 		}
0x197A	0xE015    B	L_vRF4463Init83
L_vRF4463Init82:
;driverrf4463pro.c, 315 :: 		else if( power == 2 ) {
0x197C	0x483B    LDR	R0, [PC, #236]
0x197E	0x7800    LDRB	R0, [R0, #0]
0x1980	0x2802    CMP	R0, #2
0x1982	0xD104    BNE	L_vRF4463Init84
;driverrf4463pro.c, 316 :: 		app_command_buf[ 5 ]  = 10;
0x1984	0xA801    ADD	R0, SP, #4
0x1986	0x1D41    ADDS	R1, R0, #5
0x1988	0x200A    MOVS	R0, #10
0x198A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 317 :: 		}
0x198C	0xE00C    B	L_vRF4463Init85
L_vRF4463Init84:
;driverrf4463pro.c, 318 :: 		else if ( power == 1 ) {
0x198E	0x4837    LDR	R0, [PC, #220]
0x1990	0x7800    LDRB	R0, [R0, #0]
0x1992	0x2801    CMP	R0, #1
0x1994	0xD104    BNE	L_vRF4463Init86
;driverrf4463pro.c, 319 :: 		app_command_buf[ 5 ]  = 7;
0x1996	0xA801    ADD	R0, SP, #4
0x1998	0x1D41    ADDS	R1, R0, #5
0x199A	0x2007    MOVS	R0, #7
0x199C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 320 :: 		}
0x199E	0xE003    B	L_vRF4463Init87
L_vRF4463Init86:
;driverrf4463pro.c, 322 :: 		app_command_buf[ 5 ]  = 4;
0x19A0	0xA801    ADD	R0, SP, #4
0x19A2	0x1D41    ADDS	R1, R0, #5
0x19A4	0x2004    MOVS	R0, #4
0x19A6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 323 :: 		}
L_vRF4463Init87:
L_vRF4463Init85:
L_vRF4463Init83:
L_vRF4463Init81:
L_vRF4463Init79:
L_vRF4463Init77:
L_vRF4463Init75:
;driverrf4463pro.c, 324 :: 		app_command_buf[ 6 ] = 0x00; //???????? 0x00;   // CLK duty = 50%, other = Default
0x19A8	0xA801    ADD	R0, SP, #4
0x19AA	0x1D81    ADDS	R1, R0, #6
0x19AC	0x2000    MOVS	R0, #0
0x19AE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 326 :: 		if ( ( rate <= dr_115p2 )||( rate == dr_500 ) ) {
0x19B0	0x482F    LDR	R0, [PC, #188]
0x19B2	0x7800    LDRB	R0, [R0, #0]
0x19B4	0x2807    CMP	R0, #7
0x19B6	0xD904    BLS	L__vRF4463Init310
0x19B8	0x482D    LDR	R0, [PC, #180]
0x19BA	0x7800    LDRB	R0, [R0, #0]
0x19BC	0x280A    CMP	R0, #10
0x19BE	0xD000    BEQ	L__vRF4463Init309
0x19C0	0xE004    B	L_vRF4463Init90
L__vRF4463Init310:
L__vRF4463Init309:
;driverrf4463pro.c, 327 :: 		app_command_buf[ 7 ]  = 0x3d;  // ???????? 0x5d;   // PA ramp time = default
0x19C2	0xA801    ADD	R0, SP, #4
0x19C4	0x1DC1    ADDS	R1, R0, #7
0x19C6	0x203D    MOVS	R0, #61
0x19C8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 328 :: 		}
0x19CA	0xE003    B	L_vRF4463Init91
L_vRF4463Init90:
;driverrf4463pro.c, 330 :: 		app_command_buf[ 7 ]  = 0x5d;
0x19CC	0xA801    ADD	R0, SP, #4
0x19CE	0x1DC1    ADDS	R1, R0, #7
0x19D0	0x205D    MOVS	R0, #93
0x19D2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 331 :: 		}
L_vRF4463Init91:
;driverrf4463pro.c, 332 :: 		spi_write( 8, app_command_buf );
0x19D4	0xA801    ADD	R0, SP, #4
0x19D6	0x4601    MOV	R1, R0
0x19D8	0x2008    MOVS	R0, #8
0x19DA	0xF7FFF86D  BL	_spi_write+0
;driverrf4463pro.c, 336 :: 		spi_write( 0x0B , RF_SYNTH_PFDCP_CPFF_7_data );      // Without this Parameters,Not needed
0x19DE	0x4925    LDR	R1, [PC, #148]
0x19E0	0x200B    MOVS	R0, #11
0x19E2	0xF7FFF869  BL	_spi_write+0
;driverrf4463pro.c, 339 :: 		app_command_buf[ 0 ]  = 0x11;
0x19E6	0xAA01    ADD	R2, SP, #4
0x19E8	0x2011    MOVS	R0, #17
0x19EA	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 340 :: 		app_command_buf[ 1 ]  = 0x30;    // 0x3000
0x19EC	0x1C51    ADDS	R1, R2, #1
0x19EE	0x2030    MOVS	R0, #48
0x19F0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 341 :: 		app_command_buf[ 2 ]  = 0x0c;    // Total 12 Parameters
0x19F2	0x1C91    ADDS	R1, R2, #2
0x19F4	0x200C    MOVS	R0, #12
0x19F6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 342 :: 		app_command_buf[ 3 ]  = 0x00;    // 0x3000
0x19F8	0x1CD1    ADDS	R1, R2, #3
0x19FA	0x2000    MOVS	R0, #0
0x19FC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 343 :: 		app_command_buf[ 4 ]  = 's';     // 0x00;   //  match 1 Value of
0x19FE	0x1D11    ADDS	R1, R2, #4
0x1A00	0x2073    MOVS	R0, #115
0x1A02	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 344 :: 		app_command_buf[ 5 ]  = 0xff;    //  match 1 mask
0x1A04	0x1D51    ADDS	R1, R2, #5
0x1A06	0x20FF    MOVS	R0, #255
0x1A08	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 345 :: 		app_command_buf[ 6 ]  = 0x40;    // enable match 1, match 1 The distance between the value of and the synchronization word, 0 = match
0x1A0A	0x1D91    ADDS	R1, R2, #6
0x1A0C	0x2040    MOVS	R0, #64
0x1A0E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 346 :: 		app_command_buf[ 7 ]  = 'w';     //  match 2 Value of
0x1A10	0x1DD1    ADDS	R1, R2, #7
0x1A12	0x2077    MOVS	R0, #119
0x1A14	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 347 :: 		app_command_buf[ 8 ]  = 0xff;    //  match 2 mask
0x1A16	0xF2020108  ADDW	R1, R2, #8
0x1A1A	0x20FF    MOVS	R0, #255
0x1A1C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 348 :: 		app_command_buf[ 9 ]  = 0x01;    // enable match 2, match 2 The distance between the value of and the synchronization word  , and function
0x1A1E	0xF2020109  ADDW	R1, R2, #9
0x1A22	0x2001    MOVS	R0, #1
0x1A24	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 349 :: 		app_command_buf[ 10 ] = 'w';     //     match 3 Value of
0x1A26	0xF202010A  ADDW	R1, R2, #10
0x1A2A	0x2077    MOVS	R0, #119
0x1A2C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 350 :: 		app_command_buf[ 11 ] = 0xff;;   //  match 3 mask
0x1A2E	0xF202010B  ADDW	R1, R2, #11
0x1A32	0x20FF    MOVS	R0, #255
0x1A34	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 351 :: 		app_command_buf[ 12 ] = 0x02;;   // enable match 3, match 3 The distance between the value of and the synchronization word    and function
0x1A36	0xF202010C  ADDW	R1, R2, #12
0x1A3A	0x2002    MOVS	R0, #2
0x1A3C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 352 :: 		app_command_buf[ 13 ] = 'x';     //   match 4 Value of
0x1A3E	0xF202010D  ADDW	R1, R2, #13
0x1A42	0x2078    MOVS	R0, #120
0x1A44	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 353 :: 		app_command_buf[ 14 ] = 0xff;    //   match 4 mask
0x1A46	0xF202010E  ADDW	R1, R2, #14
0x1A4A	0x20FF    MOVS	R0, #255
0x1A4C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 354 :: 		app_command_buf[ 15 ] = 0x03;    //  enable match 4, match 4 The distance between the value of and the synchronization word    and function
0x1A4E	0xF202010F  ADDW	R1, R2, #15
0x1A52	0x2003    MOVS	R0, #3
0x1A54	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 355 :: 		spi_write( 16, app_command_buf );
0x1A56	0x4611    MOV	R1, R2
0x1A58	0x2010    MOVS	R0, #16
0x1A5A	0xF7FFF82D  BL	_spi_write+0
;driverrf4463pro.c, 357 :: 		rf_init_freq();     // FUNCION DE FRECUENCIA ( REVISAR PARAMETROS )
0x1A5E	0xF7FEFF4B  BL	_rf_init_freq+0
;driverrf4463pro.c, 358 :: 		}
L_end_vRF4463Init:
0x1A62	0xF8DDE000  LDR	LR, [SP, #0]
0x1A66	0xB006    ADD	SP, SP, #24
0x1A68	0x4770    BX	LR
0x1A6A	0xBF00    NOP
0x1A6C	0x01462000  	_power+0
0x1A70	0x01442000  	_rate+0
0x1A74	0x012E2000  	_RF_SYNTH_PFDCP_CPFF_7_data+0
; end of _vRF4463Init
_vRF4463GPIO_SET:
;driverrf4463pro.c, 364 :: 		void vRF4463GPIO_SET( unsigned char ucData ) {
; ucData start address is: 0 (R0)
0x0B0C	0xB083    SUB	SP, SP, #12
0x0B0E	0xF8CDE000  STR	LR, [SP, #0]
; ucData end address is: 0 (R0)
; ucData start address is: 0 (R0)
;driverrf4463pro.c, 367 :: 		ucAppCommandBuf[0] = 0x13;     // gpio Set up
0x0B12	0xAA01    ADD	R2, SP, #4
0x0B14	0x2113    MOVS	R1, #19
0x0B16	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 369 :: 		switch ( ucData ) {
0x0B18	0xE01F    B	L_vRF4463GPIO_SET92
; ucData end address is: 0 (R0)
;driverrf4463pro.c, 370 :: 		case tx_normal:
L_vRF4463GPIO_SET94:
;driverrf4463pro.c, 371 :: 		case rx_normal: ucAppCommandBuf[ 1 ] = 3;                 // GPIO0=1
L_vRF4463GPIO_SET95:
0x0B1A	0xAB01    ADD	R3, SP, #4
0x0B1C	0x1C5A    ADDS	R2, R3, #1
0x0B1E	0x2103    MOVS	R1, #3
0x0B20	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 372 :: 		ucAppCommandBuf[ 2 ] = 2;                // GPIO1=0
0x0B22	0x1C9A    ADDS	R2, R3, #2
0x0B24	0x2102    MOVS	R1, #2
0x0B26	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 373 :: 		break;
0x0B28	0xE021    B	L_vRF4463GPIO_SET93
;driverrf4463pro.c, 375 :: 		case tx_test:   ucAppCommandBuf[ 1 ] = 3;                 // GPIO0=1
L_vRF4463GPIO_SET96:
0x0B2A	0xAB01    ADD	R3, SP, #4
0x0B2C	0x1C5A    ADDS	R2, R3, #1
0x0B2E	0x2103    MOVS	R1, #3
0x0B30	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 376 :: 		ucAppCommandBuf[ 2 ] = 3;                // GPIO1=1
0x0B32	0x1C9A    ADDS	R2, R3, #2
0x0B34	0x2103    MOVS	R1, #3
0x0B36	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 377 :: 		break;
0x0B38	0xE019    B	L_vRF4463GPIO_SET93
;driverrf4463pro.c, 379 :: 		case rx_test:   ucAppCommandBuf[ 1 ] = 2;                 // GPIO0=0
L_vRF4463GPIO_SET97:
0x0B3A	0xAB01    ADD	R3, SP, #4
0x0B3C	0x1C5A    ADDS	R2, R3, #1
0x0B3E	0x2102    MOVS	R1, #2
0x0B40	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 380 :: 		ucAppCommandBuf[ 2 ] = 20;                // GPIO1=RX DATA
0x0B42	0x1C9A    ADDS	R2, R3, #2
0x0B44	0x2114    MOVS	R1, #20
0x0B46	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 381 :: 		break;
0x0B48	0xE011    B	L_vRF4463GPIO_SET93
;driverrf4463pro.c, 383 :: 		case rf_off:    ucAppCommandBuf[ 1 ] = 2;                 // GPIO0=0
L_vRF4463GPIO_SET98:
0x0B4A	0xAB01    ADD	R3, SP, #4
0x0B4C	0x1C5A    ADDS	R2, R3, #1
0x0B4E	0x2102    MOVS	R1, #2
0x0B50	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 384 :: 		ucAppCommandBuf[ 2 ] = 2;                // GPIO1=0
0x0B52	0x1C9A    ADDS	R2, R3, #2
0x0B54	0x2102    MOVS	R1, #2
0x0B56	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 385 :: 		break;
0x0B58	0xE009    B	L_vRF4463GPIO_SET93
;driverrf4463pro.c, 386 :: 		}
L_vRF4463GPIO_SET92:
; ucData start address is: 0 (R0)
0x0B5A	0x2800    CMP	R0, #0
0x0B5C	0xD0DD    BEQ	L_vRF4463GPIO_SET94
0x0B5E	0x2801    CMP	R0, #1
0x0B60	0xD0DB    BEQ	L_vRF4463GPIO_SET95
0x0B62	0x2802    CMP	R0, #2
0x0B64	0xD0E1    BEQ	L_vRF4463GPIO_SET96
0x0B66	0x2803    CMP	R0, #3
0x0B68	0xD0E7    BEQ	L_vRF4463GPIO_SET97
0x0B6A	0x2804    CMP	R0, #4
0x0B6C	0xD0ED    BEQ	L_vRF4463GPIO_SET98
; ucData end address is: 0 (R0)
L_vRF4463GPIO_SET93:
;driverrf4463pro.c, 388 :: 		ucAppCommandBuf[ 3 ]  = 0x21;     //0x20;   //  gpio2, h = tx mode
0x0B6E	0xAB01    ADD	R3, SP, #4
0x0B70	0x1CDA    ADDS	R2, R3, #3
0x0B72	0x2121    MOVS	R1, #33
0x0B74	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 389 :: 		ucAppCommandBuf[ 4 ]  = 0x20;     // 0x14;  //   gpio3
0x0B76	0x1D1A    ADDS	R2, R3, #4
0x0B78	0x2120    MOVS	R1, #32
0x0B7A	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 390 :: 		ucAppCommandBuf[ 5 ]  = 0x27;     // nIRQ
0x0B7C	0x1D5A    ADDS	R2, R3, #5
0x0B7E	0x2127    MOVS	R1, #39
0x0B80	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 391 :: 		ucAppCommandBuf[ 6 ]  = 0x0b;     // sdo
0x0B82	0x1D9A    ADDS	R2, R3, #6
0x0B84	0x210B    MOVS	R1, #11
0x0B86	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 392 :: 		spi_write( 7, ucAppCommandBuf );
0x0B88	0x4619    MOV	R1, R3
0x0B8A	0x2007    MOVS	R0, #7
0x0B8C	0xF7FFFF94  BL	_spi_write+0
;driverrf4463pro.c, 393 :: 		}
L_end_vRF4463GPIO_SET:
0x0B90	0xF8DDE000  LDR	LR, [SP, #0]
0x0B94	0xB003    ADD	SP, SP, #12
0x0B96	0x4770    BX	LR
; end of _vRF4463GPIO_SET
_spi_write:
;driverrf4463pro.c, 736 :: 		void spi_write( unsigned char tx_length, unsigned char *p ) {
; i start address is: 0 (R0)
0x0AB8	0xB083    SUB	SP, SP, #12
0x0ABA	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 739 :: 		i = 0;
;driverrf4463pro.c, 736 :: 		void spi_write( unsigned char tx_length, unsigned char *p ) {
0x0ABE	0xF88D0004  STRB	R0, [SP, #4]
;driverrf4463pro.c, 739 :: 		i = 0;
;driverrf4463pro.c, 736 :: 		void spi_write( unsigned char tx_length, unsigned char *p ) {
0x0AC2	0x9102    STR	R1, [SP, #8]
; i end address is: 0 (R0)
;driverrf4463pro.c, 739 :: 		i = 0;
; i start address is: 0 (R0)
0x0AC4	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
;driverrf4463pro.c, 740 :: 		while ( i != 0xFF ) {
L_spi_write118:
; i start address is: 0 (R0)
0x0AC6	0xF1B00FFF  CMP	R0, #255
0x0ACA	0xD002    BEQ	L_spi_write119
; i end address is: 0 (R0)
;driverrf4463pro.c, 741 :: 		i = check_cts();
0x0ACC	0xF7FFFE76  BL	_check_cts+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 742 :: 		}
; i end address is: 0 (R0)
0x0AD0	0xE7F9    B	L_spi_write118
L_spi_write119:
;driverrf4463pro.c, 745 :: 		nSEL = 0;                              // habilita escritura
0x0AD2	0x2300    MOVS	R3, #0
0x0AD4	0xB25B    SXTB	R3, R3
0x0AD6	0x4A0C    LDR	R2, [PC, #48]
0x0AD8	0x6013    STR	R3, [R2, #0]
;driverrf4463pro.c, 747 :: 		for ( i = 0; i < tx_length; i++ ) {
; i start address is: 24 (R6)
0x0ADA	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
0x0ADC	0xB2F4    UXTB	R4, R6
L_spi_write120:
; i start address is: 16 (R4)
0x0ADE	0xF89D2004  LDRB	R2, [SP, #4]
0x0AE2	0x4294    CMP	R4, R2
0x0AE4	0xD208    BCS	L_spi_write121
;driverrf4463pro.c, 748 :: 		j = *( p + i );
0x0AE6	0x9A02    LDR	R2, [SP, #8]
0x0AE8	0x1912    ADDS	R2, R2, R4
;driverrf4463pro.c, 749 :: 		ucRf4463SPIByte( j );
0x0AEA	0x7810    LDRB	R0, [R2, #0]
0x0AEC	0xF7FFFC76  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 747 :: 		for ( i = 0; i < tx_length; i++ ) {
0x0AF0	0x1C62    ADDS	R2, R4, #1
; i end address is: 16 (R4)
; i start address is: 24 (R6)
0x0AF2	0xB2D6    UXTB	R6, R2
;driverrf4463pro.c, 750 :: 		}
0x0AF4	0xB2F4    UXTB	R4, R6
; i end address is: 24 (R6)
0x0AF6	0xE7F2    B	L_spi_write120
L_spi_write121:
;driverrf4463pro.c, 752 :: 		nSEL = 1;                              // desabilita escritura
0x0AF8	0x2301    MOVS	R3, #1
0x0AFA	0xB25B    SXTB	R3, R3
0x0AFC	0x4A02    LDR	R2, [PC, #8]
0x0AFE	0x6013    STR	R3, [R2, #0]
;driverrf4463pro.c, 753 :: 		}
L_end_spi_write:
0x0B00	0xF8DDE000  LDR	LR, [SP, #0]
0x0B04	0xB003    ADD	SP, SP, #12
0x0B06	0x4770    BX	LR
0x0B08	0x81B04221  	GPIOB_ODRbits+0
; end of _spi_write
_check_cts:
;driverrf4463pro.c, 758 :: 		unsigned char check_cts( void ) {           // This Command follows the Command and reads the response
0x07BC	0xB081    SUB	SP, SP, #4
0x07BE	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 761 :: 		nSEL = 1;
0x07C2	0x2101    MOVS	R1, #1
0x07C4	0xB249    SXTB	R1, R1
0x07C6	0x480A    LDR	R0, [PC, #40]
0x07C8	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 763 :: 		nSEL = 0;
0x07CA	0x2100    MOVS	R1, #0
0x07CC	0xB249    SXTB	R1, R1
0x07CE	0x4808    LDR	R0, [PC, #32]
0x07D0	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 764 :: 		ucRf4463SPIByte( 0x44 );
0x07D2	0x2044    MOVS	R0, #68
0x07D4	0xF7FFFE02  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 765 :: 		i = ucRf4463SPIByte(0);
0x07D8	0x2000    MOVS	R0, #0
0x07DA	0xF7FFFDFF  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 766 :: 		nSEL = 1;
0x07DE	0x2201    MOVS	R2, #1
0x07E0	0xB252    SXTB	R2, R2
0x07E2	0x4903    LDR	R1, [PC, #12]
0x07E4	0x600A    STR	R2, [R1, #0]
;driverrf4463pro.c, 767 :: 		return ( i );
;driverrf4463pro.c, 768 :: 		}
L_end_check_cts:
0x07E6	0xF8DDE000  LDR	LR, [SP, #0]
0x07EA	0xB001    ADD	SP, SP, #4
0x07EC	0x4770    BX	LR
0x07EE	0xBF00    NOP
0x07F0	0x81B04221  	GPIOB_ODRbits+0
; end of _check_cts
_rf_init_freq:
;driverrf4463pro.c, 597 :: 		void rf_init_freq ( void ) {
0x08F8	0xB086    SUB	SP, SP, #24
0x08FA	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 603 :: 		ulFrequency = ( freq3 * 100) + ( freq2 * 10) + freq1;
0x08FE	0x483D    LDR	R0, [PC, #244]
0x0900	0x7801    LDRB	R1, [R0, #0]
0x0902	0x2064    MOVS	R0, #100
0x0904	0xB200    SXTH	R0, R0
0x0906	0xFB01F200  MUL	R2, R1, R0
0x090A	0xB212    SXTH	R2, R2
0x090C	0x483A    LDR	R0, [PC, #232]
0x090E	0x7801    LDRB	R1, [R0, #0]
0x0910	0x200A    MOVS	R0, #10
0x0912	0xB200    SXTH	R0, R0
0x0914	0x4348    MULS	R0, R1, R0
0x0916	0xB200    SXTH	R0, R0
0x0918	0x1812    ADDS	R2, R2, R0
0x091A	0x4838    LDR	R0, [PC, #224]
0x091C	0x7800    LDRB	R0, [R0, #0]
0x091E	0x1812    ADDS	R2, R2, R0
; ulFrequency start address is: 8 (R2)
0x0920	0xB212    SXTH	R2, R2
;driverrf4463pro.c, 604 :: 		ulFrequency = ( ulFrequency * 10000) + 5000;
0x0922	0xF2427010  MOVW	R0, #10000
0x0926	0xFB02F100  MUL	R1, R2, R0
; ulFrequency end address is: 8 (R2)
0x092A	0xF2413088  MOVW	R0, #5000
0x092E	0x1809    ADDS	R1, R1, R0
; ulFrequency start address is: 8 (R2)
0x0930	0x460A    MOV	R2, R1
;driverrf4463pro.c, 607 :: 		if ( ulFrequency >= 7600000 ) {
0x0932	0x4833    LDR	R0, [PC, #204]
0x0934	0x4281    CMP	R1, R0
0x0936	0xD301    BCC	L_rf_init_freq106
; ulFrequency end address is: 8 (R2)
;driverrf4463pro.c, 609 :: 		ucBAND = 0;
; ucBAND start address is: 12 (R3)
0x0938	0x2300    MOVS	R3, #0
;driverrf4463pro.c, 611 :: 		}
; ucBAND end address is: 12 (R3)
0x093A	0xE016    B	L_rf_init_freq107
L_rf_init_freq106:
;driverrf4463pro.c, 614 :: 		else if ( ulFrequency >= 5460000 ) {
; ulFrequency start address is: 8 (R2)
0x093C	0x4831    LDR	R0, [PC, #196]
0x093E	0x4282    CMP	R2, R0
0x0940	0xD302    BCC	L_rf_init_freq108
; ulFrequency end address is: 8 (R2)
;driverrf4463pro.c, 616 :: 		ucBAND   = 1;
; ucBAND start address is: 0 (R0)
0x0942	0x2001    MOVS	R0, #1
;driverrf4463pro.c, 618 :: 		}
0x0944	0xB2C3    UXTB	R3, R0
; ucBAND end address is: 0 (R0)
0x0946	0xE010    B	L_rf_init_freq109
L_rf_init_freq108:
;driverrf4463pro.c, 621 :: 		else if ( ulFrequency >= 3850000 ) {
; ulFrequency start address is: 8 (R2)
0x0948	0x482F    LDR	R0, [PC, #188]
0x094A	0x4282    CMP	R2, R0
0x094C	0xD301    BCC	L_rf_init_freq110
; ulFrequency end address is: 8 (R2)
;driverrf4463pro.c, 623 :: 		ucBAND   = 2;
; ucBAND start address is: 0 (R0)
0x094E	0x2002    MOVS	R0, #2
;driverrf4463pro.c, 625 :: 		}
; ucBAND end address is: 0 (R0)
0x0950	0xE00A    B	L_rf_init_freq111
L_rf_init_freq110:
;driverrf4463pro.c, 628 :: 		else if ( ulFrequency >= 2730000 ) {
; ulFrequency start address is: 8 (R2)
0x0952	0x482E    LDR	R0, [PC, #184]
0x0954	0x4282    CMP	R2, R0
0x0956	0xD301    BCC	L_rf_init_freq112
; ulFrequency end address is: 8 (R2)
;driverrf4463pro.c, 630 :: 		ucBAND   = 3;
; ucBAND start address is: 0 (R0)
0x0958	0x2003    MOVS	R0, #3
;driverrf4463pro.c, 632 :: 		}
; ucBAND end address is: 0 (R0)
0x095A	0xE005    B	L_rf_init_freq113
L_rf_init_freq112:
;driverrf4463pro.c, 635 :: 		else if ( ulFrequency >= 1940000 ) {
; ulFrequency start address is: 8 (R2)
0x095C	0x482C    LDR	R0, [PC, #176]
0x095E	0x4282    CMP	R2, R0
0x0960	0xD301    BCC	L_rf_init_freq114
; ulFrequency end address is: 8 (R2)
;driverrf4463pro.c, 637 :: 		ucBAND   = 4;
; ucBAND start address is: 0 (R0)
0x0962	0x2004    MOVS	R0, #4
;driverrf4463pro.c, 639 :: 		}
; ucBAND end address is: 0 (R0)
0x0964	0xE000    B	L_rf_init_freq115
L_rf_init_freq114:
;driverrf4463pro.c, 644 :: 		ucBAND   = 5;
; ucBAND start address is: 0 (R0)
0x0966	0x2005    MOVS	R0, #5
; ucBAND end address is: 0 (R0)
;driverrf4463pro.c, 646 :: 		}
L_rf_init_freq115:
; ucBAND start address is: 0 (R0)
; ucBAND end address is: 0 (R0)
L_rf_init_freq113:
; ucBAND start address is: 0 (R0)
; ucBAND end address is: 0 (R0)
L_rf_init_freq111:
; ucBAND start address is: 0 (R0)
0x0968	0xB2C3    UXTB	R3, R0
; ucBAND end address is: 0 (R0)
L_rf_init_freq109:
; ucBAND start address is: 12 (R3)
; ucBAND end address is: 12 (R3)
L_rf_init_freq107:
;driverrf4463pro.c, 663 :: 		app_command_buf[ 0 ] = 0x11;           // SET property    MODEM_CLKGEN_BAND
; ucBAND start address is: 12 (R3)
0x096A	0xAA01    ADD	R2, SP, #4
0x096C	0x2011    MOVS	R0, #17
0x096E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 664 :: 		app_command_buf[ 1 ] = 0x20;           // Group  // 0x2051
0x0970	0x1C51    ADDS	R1, R2, #1
0x0972	0x2020    MOVS	R0, #32
0x0974	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 665 :: 		app_command_buf[ 2 ] = 0x01;           // Num Arguments // Total 1 Parameters
0x0976	0x1C91    ADDS	R1, R2, #2
0x0978	0x2001    MOVS	R0, #1
0x097A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 666 :: 		app_command_buf[ 3 ] = 0x51;           // Number  // 0x2051
0x097C	0x1CD1    ADDS	R1, R2, #3
0x097E	0x2051    MOVS	R0, #81
0x0980	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 667 :: 		app_command_buf[ 4 ] = 0x08 | ucBAND;  // Argumento  //  high performance mode , clk outpu = osc /4
0x0982	0x1D11    ADDS	R1, R2, #4
0x0984	0xF0430008  ORR	R0, R3, #8
; ucBAND end address is: 12 (R3)
0x0988	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 668 :: 		spi_write( 5, app_command_buf );
0x098A	0x4611    MOV	R1, R2
0x098C	0x2005    MOVS	R0, #5
0x098E	0xF000F893  BL	_spi_write+0
;driverrf4463pro.c, 670 :: 		app_command_buf[ 0 ]  = 0x11;
0x0992	0xAA01    ADD	R2, SP, #4
0x0994	0x2011    MOVS	R0, #17
0x0996	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 671 :: 		app_command_buf[ 1 ]  = 0x40;    // 0x4000         FREQ_CONTROL_INTE
0x0998	0x1C51    ADDS	R1, R2, #1
0x099A	0x2040    MOVS	R0, #64
0x099C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 672 :: 		app_command_buf[ 2 ]  = 0x08;    // Total 8 Parameters
0x099E	0x1C91    ADDS	R1, R2, #2
0x09A0	0x2008    MOVS	R0, #8
0x09A2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 673 :: 		app_command_buf[ 3 ]  = 0x00;   // 0x4000
0x09A4	0x1CD1    ADDS	R1, R2, #3
0x09A6	0x2000    MOVS	R0, #0
0x09A8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 674 :: 		app_command_buf[ 4 ]  = 0x3B;  //ucINTE;   //  default value
0x09AA	0x1D11    ADDS	R1, R2, #4
0x09AC	0x203B    MOVS	R0, #59
0x09AE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 675 :: 		app_command_buf[ 5 ]  = 0x09;  //ucFRAC_2;   //  defaul value
0x09B0	0x1D51    ADDS	R1, R2, #5
0x09B2	0x2009    MOVS	R0, #9
0x09B4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 676 :: 		app_command_buf[ 6 ]  = 0x55;  //ucFRAC_1;   //  default value
0x09B6	0x1D91    ADDS	R1, R2, #6
0x09B8	0x2055    MOVS	R0, #85
0x09BA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 677 :: 		app_command_buf[ 7 ]  = 0x55;  //ucFRAC_0;   // frac ,from WDS
0x09BC	0x1DD1    ADDS	R1, R2, #7
0x09BE	0x2055    MOVS	R0, #85
0x09C0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 678 :: 		app_command_buf[ 8 ]  = step_500K_step1;   // channel step1  from wds  // al parecer aqu esta el ancho del canal
0x09C2	0xF2020108  ADDW	R1, R2, #8
0x09C6	0x2088    MOVS	R0, #136
0x09C8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 679 :: 		app_command_buf[ 9 ]  = step_500K_step0;   // channel step0  from wds
0x09CA	0xF2020109  ADDW	R1, R2, #9
0x09CE	0x2089    MOVS	R0, #137
0x09D0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 680 :: 		app_command_buf[ 10 ] = 0x20;  //  from wds Without this Values
0x09D2	0xF202010A  ADDW	R1, R2, #10
0x09D6	0x2020    MOVS	R0, #32
0x09D8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 681 :: 		app_command_buf[ 11 ] = 0xFF;//ucVCO;    // from wds Without this Values
0x09DA	0xF202010B  ADDW	R1, R2, #11
0x09DE	0x20FF    MOVS	R0, #255
0x09E0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 682 :: 		spi_write( 12, app_command_buf );
0x09E2	0x4611    MOV	R1, R2
0x09E4	0x200C    MOVS	R0, #12
0x09E6	0xF000F867  BL	_spi_write+0
;driverrf4463pro.c, 683 :: 		}
L_end_rf_init_freq:
0x09EA	0xF8DDE000  LDR	LR, [SP, #0]
0x09EE	0xB006    ADD	SP, SP, #24
0x09F0	0x4770    BX	LR
0x09F2	0xBF00    NOP
0x09F4	0x013E2000  	_freq3+0
0x09F8	0x013F2000  	_freq2+0
0x09FC	0x01402000  	_freq1+0
0x0A00	0xF7800073  	#7600000
0x0A04	0x50200053  	#5460000
0x0A08	0xBF10003A  	#3850000
0x0A0C	0xA8100029  	#2730000
0x0A10	0x9A20001D  	#1940000
; end of _rf_init_freq
_vRF4463TxData:
;driverrf4463pro.c, 538 :: 		void vRF4463TxData( void ) {
0x0FC0	0xB081    SUB	SP, SP, #4
0x0FC2	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 541 :: 		Flag.is_tx = 1;
0x0FC6	0x2101    MOVS	R1, #1
0x0FC8	0xB249    SXTB	R1, R1
0x0FCA	0x4818    LDR	R0, [PC, #96]
0x0FCC	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 542 :: 		LED_RED ^= 1;
0x0FCE	0x4818    LDR	R0, [PC, #96]
0x0FD0	0x6800    LDR	R0, [R0, #0]
0x0FD2	0xF0800101  EOR	R1, R0, #1
0x0FD6	0xB2C9    UXTB	R1, R1
0x0FD8	0x4815    LDR	R0, [PC, #84]
0x0FDA	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 543 :: 		vRF4463FifoReset();            // fifo_reset();  // Buffer empty
0x0FDC	0xF7FFFD5A  BL	_vRF4463FifoReset+0
;driverrf4463pro.c, 544 :: 		spi_write_fifo();              // Fill the buffer with data
0x0FE0	0xF7FFFD18  BL	_spi_write_fifo+0
;driverrf4463pro.c, 545 :: 		vRF4463EnableTxInterrupt();    // enable_tx_interrupt();
0x0FE4	0xF7FFFC2A  BL	_vRF4463EnableTxInterrupt+0
;driverrf4463pro.c, 546 :: 		vRF4463ClearInterrupts();       // clr_interrupt();  // Clear interrupt factor
0x0FE8	0xF7FFFFCE  BL	_vRF4463ClearInterrupts+0
;driverrf4463pro.c, 547 :: 		vRF4463TxStart();              // tx_start();    // Enter launch mode, start launch
0x0FEC	0xF7FFFF34  BL	_vRF4463TxStart+0
;driverrf4463pro.c, 548 :: 		rf_timeout = 0;
0x0FF0	0x2100    MOVS	R1, #0
0x0FF2	0x4810    LDR	R0, [PC, #64]
0x0FF4	0x8001    STRH	R1, [R0, #0]
;driverrf4463pro.c, 549 :: 		Flag.rf_reach_timeout = 0;
0x0FF6	0x2100    MOVS	R1, #0
0x0FF8	0xB249    SXTB	R1, R1
0x0FFA	0x480F    LDR	R0, [PC, #60]
0x0FFC	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 552 :: 		while ( nIRQ ) {
L_vRF4463TxData101:
0x0FFE	0x480F    LDR	R0, [PC, #60]
0x1000	0x6800    LDR	R0, [R0, #0]
0x1002	0xB140    CBZ	R0, L_vRF4463TxData102
;driverrf4463pro.c, 555 :: 		if ( Flag.rf_reach_timeout ) {
0x1004	0x490C    LDR	R1, [PC, #48]
0x1006	0x6808    LDR	R0, [R1, #0]
0x1008	0xB120    CBZ	R0, L_vRF4463TxData103
;driverrf4463pro.c, 556 :: 		VRF4463SDNReset();
0x100A	0xF000FD35  BL	_VRF4463SDNReset+0
;driverrf4463pro.c, 557 :: 		vRF4463Init();        //SI4463_init();  // RF Module initialization
0x100E	0xF000F8F7  BL	_vRF4463Init+0
;driverrf4463pro.c, 558 :: 		break;                // Forced out
0x1012	0xE000    B	L_vRF4463TxData102
;driverrf4463pro.c, 559 :: 		}
L_vRF4463TxData103:
;driverrf4463pro.c, 560 :: 		}
0x1014	0xE7F3    B	L_vRF4463TxData101
L_vRF4463TxData102:
;driverrf4463pro.c, 562 :: 		tx_cnt++;
0x1016	0x490A    LDR	R1, [PC, #40]
0x1018	0x6808    LDR	R0, [R1, #0]
0x101A	0x1C40    ADDS	R0, R0, #1
0x101C	0x6008    STR	R0, [R1, #0]
;driverrf4463pro.c, 564 :: 		vRF4463RxInit();          // rx_init();                //rf After the transmission is completed, enter the receiving mode
0x101E	0xF7FFFF5F  BL	_vRF4463RxInit+0
;driverrf4463pro.c, 565 :: 		}
L_end_vRF4463TxData:
0x1022	0xF8DDE000  LDR	LR, [SP, #0]
0x1026	0xB001    ADD	SP, SP, #4
0x1028	0x4770    BX	LR
0x102A	0xBF00    NOP
0x102C	0x28242200  	_Flag+0
0x1030	0x01984222  	GPIOC_ODRbits+0
0x1034	0x01422000  	_rf_timeout+0
0x1038	0x28282200  	_Flag+0
0x103C	0x01304222  	GPIOC_IDRbits+0
0x1040	0x00A82000  	_tx_cnt+0
; end of _vRF4463TxData
_vRF4463FifoReset:
;driverrf4463pro.c, 398 :: 		void vRF4463FifoReset( void ) {
0x0A94	0xB082    SUB	SP, SP, #8
0x0A96	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 401 :: 		p[ 0 ] = FIFO_INFO;
0x0A9A	0xAA01    ADD	R2, SP, #4
0x0A9C	0x2015    MOVS	R0, #21
0x0A9E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 402 :: 		p[ 1 ] = 0x03;   // reset tx ,rx fifo
0x0AA0	0x1C51    ADDS	R1, R2, #1
0x0AA2	0x2003    MOVS	R0, #3
0x0AA4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 403 :: 		spi_write( 2, p );
0x0AA6	0x4611    MOV	R1, R2
0x0AA8	0x2002    MOVS	R0, #2
0x0AAA	0xF000F805  BL	_spi_write+0
;driverrf4463pro.c, 404 :: 		}
L_end_vRF4463FifoReset:
0x0AAE	0xF8DDE000  LDR	LR, [SP, #0]
0x0AB2	0xB002    ADD	SP, SP, #8
0x0AB4	0x4770    BX	LR
; end of _vRF4463FifoReset
_spi_write_fifo:
;driverrf4463pro.c, 825 :: 		void spi_write_fifo( void ) {
0x0A14	0xB081    SUB	SP, SP, #4
0x0A16	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 828 :: 		i = 0;
; i start address is: 0 (R0)
0x0A1A	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
;driverrf4463pro.c, 829 :: 		while ( i != 0xFF ) {
L_spi_write_fifo135:
; i start address is: 0 (R0)
0x0A1C	0xF1B00FFF  CMP	R0, #255
0x0A20	0xD002    BEQ	L_spi_write_fifo136
; i end address is: 0 (R0)
;driverrf4463pro.c, 830 :: 		i = check_cts();                // Check if you can send Command
0x0A22	0xF7FFFECB  BL	_check_cts+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 831 :: 		}
; i end address is: 0 (R0)
0x0A26	0xE7F9    B	L_spi_write_fifo135
L_spi_write_fifo136:
;driverrf4463pro.c, 833 :: 		nSEL = 1;
0x0A28	0x2101    MOVS	R1, #1
0x0A2A	0xB249    SXTB	R1, R1
0x0A2C	0x4815    LDR	R0, [PC, #84]
0x0A2E	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 835 :: 		nSEL = 0;
0x0A30	0x2100    MOVS	R1, #0
0x0A32	0xB249    SXTB	R1, R1
0x0A34	0x4813    LDR	R0, [PC, #76]
0x0A36	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 836 :: 		ucRf4463SPIByte( WRITE_TX_FIFO );
0x0A38	0x2066    MOVS	R0, #102
0x0A3A	0xF7FFFCCF  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 838 :: 		if ( mode == tx_test_mode) {
0x0A3E	0x4812    LDR	R0, [PC, #72]
0x0A40	0x7800    LDRB	R0, [R0, #0]
0x0A42	0x2802    CMP	R0, #2
0x0A44	0xD10B    BNE	L_spi_write_fifo137
;driverrf4463pro.c, 839 :: 		for (i = 0; i < payload_length; i++ ) {
; i start address is: 16 (R4)
0x0A46	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_spi_write_fifo138:
; i start address is: 16 (R4)
0x0A48	0x2C0E    CMP	R4, #14
0x0A4A	0xD207    BCS	L_spi_write_fifo139
;driverrf4463pro.c, 840 :: 		ucRf4463SPIByte( tx_test_aa_data[ i ] );   // Send 10 test data
0x0A4C	0x480F    LDR	R0, [PC, #60]
0x0A4E	0x1900    ADDS	R0, R0, R4
0x0A50	0x7800    LDRB	R0, [R0, #0]
0x0A52	0xF7FFFCC3  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 839 :: 		for (i = 0; i < payload_length; i++ ) {
0x0A56	0x1C64    ADDS	R4, R4, #1
0x0A58	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 841 :: 		}
; i end address is: 16 (R4)
0x0A5A	0xE7F5    B	L_spi_write_fifo138
L_spi_write_fifo139:
;driverrf4463pro.c, 842 :: 		}
0x0A5C	0xE00A    B	L_spi_write_fifo141
L_spi_write_fifo137:
;driverrf4463pro.c, 844 :: 		for ( i = 0; i < payload_length; i++ ) {
; i start address is: 16 (R4)
0x0A5E	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_spi_write_fifo142:
; i start address is: 16 (R4)
0x0A60	0x2C0E    CMP	R4, #14
0x0A62	0xD207    BCS	L_spi_write_fifo143
;driverrf4463pro.c, 845 :: 		ucRf4463SPIByte( tx_ph_data[ i ] );
0x0A64	0x480A    LDR	R0, [PC, #40]
0x0A66	0x1900    ADDS	R0, R0, R4
0x0A68	0x7800    LDRB	R0, [R0, #0]
0x0A6A	0xF7FFFCB7  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 844 :: 		for ( i = 0; i < payload_length; i++ ) {
0x0A6E	0x1C64    ADDS	R4, R4, #1
0x0A70	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 846 :: 		}
; i end address is: 16 (R4)
0x0A72	0xE7F5    B	L_spi_write_fifo142
L_spi_write_fifo143:
;driverrf4463pro.c, 847 :: 		}
L_spi_write_fifo141:
;driverrf4463pro.c, 848 :: 		nSEL = 1;
0x0A74	0x2101    MOVS	R1, #1
0x0A76	0xB249    SXTB	R1, R1
0x0A78	0x4802    LDR	R0, [PC, #8]
0x0A7A	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 849 :: 		}
L_end_spi_write_fifo:
0x0A7C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A80	0xB001    ADD	SP, SP, #4
0x0A82	0x4770    BX	LR
0x0A84	0x81B04221  	GPIOB_ODRbits+0
0x0A88	0x01452000  	_mode+0
0x0A8C	0x28F90000  	_tx_test_aa_data+0
0x0A90	0x28EB0000  	_tx_ph_data+0
; end of _spi_write_fifo
_vRF4463EnableTxInterrupt:
;driverrf4463pro.c, 440 :: 		void vRF4463EnableTxInterrupt( void ) {
0x083C	0xB083    SUB	SP, SP, #12
0x083E	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 443 :: 		p[ 0 ] = 0x11;
0x0842	0xAA01    ADD	R2, SP, #4
0x0844	0x2011    MOVS	R0, #17
0x0846	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 444 :: 		p[ 1 ] = 0x01;            // 0x0100
0x0848	0x1C51    ADDS	R1, R2, #1
0x084A	0x2001    MOVS	R0, #1
0x084C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 445 :: 		p[ 2 ] = 0x02;            // 2Parameters
0x084E	0x1C91    ADDS	R1, R2, #2
0x0850	0x2002    MOVS	R0, #2
0x0852	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 446 :: 		p[ 3 ] = 0x00;            // 0x0100
0x0854	0x1CD1    ADDS	R1, R2, #3
0x0856	0x2000    MOVS	R0, #0
0x0858	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 447 :: 		p[ 4 ] = 0x01;            // Ph  int
0x085A	0x1D11    ADDS	R1, R2, #4
0x085C	0x2001    MOVS	R0, #1
0x085E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 448 :: 		p[ 5 ] = 0x20;            //  enable  packet sent interrupt
0x0860	0x1D51    ADDS	R1, R2, #5
0x0862	0x2020    MOVS	R0, #32
0x0864	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 449 :: 		spi_write( 0x06, p );     // enable  packet receive interrupt
0x0866	0x4611    MOV	R1, R2
0x0868	0x2006    MOVS	R0, #6
0x086A	0xF000F925  BL	_spi_write+0
;driverrf4463pro.c, 450 :: 		}
L_end_vRF4463EnableTxInterrupt:
0x086E	0xF8DDE000  LDR	LR, [SP, #0]
0x0872	0xB003    ADD	SP, SP, #12
0x0874	0x4770    BX	LR
; end of _vRF4463EnableTxInterrupt
_vRF4463ClearInterrupts:
;driverrf4463pro.c, 410 :: 		void vRF4463ClearInterrupts( void ) {
0x0F88	0xB082    SUB	SP, SP, #8
0x0F8A	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 413 :: 		p[ 0 ] = GET_INT_STATUS;
0x0F8E	0xAA01    ADD	R2, SP, #4
0x0F90	0x2020    MOVS	R0, #32
0x0F92	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 414 :: 		p[ 1 ] = 0;               // clr  PH pending
0x0F94	0x1C51    ADDS	R1, R2, #1
0x0F96	0x2000    MOVS	R0, #0
0x0F98	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 415 :: 		p[ 2 ] = 0;               // clr modem_pending
0x0F9A	0x1C91    ADDS	R1, R2, #2
0x0F9C	0x2000    MOVS	R0, #0
0x0F9E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 416 :: 		p[ 3 ] = 0;               // clr chip pending
0x0FA0	0x1CD1    ADDS	R1, R2, #3
0x0FA2	0x2000    MOVS	R0, #0
0x0FA4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 417 :: 		spi_write( 4, p );
0x0FA6	0x4611    MOV	R1, R2
0x0FA8	0x2004    MOVS	R0, #4
0x0FAA	0xF7FFFD85  BL	_spi_write+0
;driverrf4463pro.c, 418 :: 		spi_read( 9, GET_INT_STATUS );
0x0FAE	0x2120    MOVS	R1, #32
0x0FB0	0x2009    MOVS	R0, #9
0x0FB2	0xF7FFFC61  BL	_spi_read+0
;driverrf4463pro.c, 419 :: 		}
L_end_vRF4463ClearInterrupts:
0x0FB6	0xF8DDE000  LDR	LR, [SP, #0]
0x0FBA	0xB002    ADD	SP, SP, #8
0x0FBC	0x4770    BX	LR
; end of _vRF4463ClearInterrupts
_spi_read:
;driverrf4463pro.c, 773 :: 		void spi_read( unsigned char data_length, unsigned char api_command ) {
; api_command start address is: 4 (R1)
; data_length start address is: 0 (R0)
0x0878	0xB083    SUB	SP, SP, #12
0x087A	0xF8CDE000  STR	LR, [SP, #0]
; api_command end address is: 4 (R1)
; data_length end address is: 0 (R0)
; data_length start address is: 0 (R0)
; api_command start address is: 4 (R1)
;driverrf4463pro.c, 777 :: 		p[ 0 ] = api_command;
0x087E	0xAA01    ADD	R2, SP, #4
0x0880	0x7011    STRB	R1, [R2, #0]
; api_command end address is: 4 (R1)
;driverrf4463pro.c, 778 :: 		i = 0;
; i start address is: 4 (R1)
0x0882	0x2100    MOVS	R1, #0
; data_length end address is: 0 (R0)
; i end address is: 4 (R1)
0x0884	0xB2C5    UXTB	R5, R0
0x0886	0xB2C8    UXTB	R0, R1
;driverrf4463pro.c, 779 :: 		while ( i != 0xFF ) {
L_spi_read123:
; i start address is: 0 (R0)
; data_length start address is: 20 (R5)
0x0888	0xF1B00FFF  CMP	R0, #255
0x088C	0xD002    BEQ	L_spi_read124
; i end address is: 0 (R0)
;driverrf4463pro.c, 780 :: 		i = check_cts();                // Check if you can send Command
0x088E	0xF7FFFF95  BL	_check_cts+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 781 :: 		}
; i end address is: 0 (R0)
0x0892	0xE7F9    B	L_spi_read123
L_spi_read124:
;driverrf4463pro.c, 783 :: 		spi_write( 1, p );    // Send Command
0x0894	0xAA01    ADD	R2, SP, #4
0x0896	0x4611    MOV	R1, R2
0x0898	0x2001    MOVS	R0, #1
0x089A	0xF000F90D  BL	_spi_write+0
;driverrf4463pro.c, 785 :: 		i = 0;
; i start address is: 0 (R0)
0x089E	0x2000    MOVS	R0, #0
; data_length end address is: 20 (R5)
; i end address is: 0 (R0)
0x08A0	0xB2EC    UXTB	R4, R5
;driverrf4463pro.c, 786 :: 		while ( i != 0xFF ) {
L_spi_read125:
; i start address is: 0 (R0)
; data_length start address is: 16 (R4)
0x08A2	0xF1B00FFF  CMP	R0, #255
0x08A6	0xD002    BEQ	L_spi_read126
; i end address is: 0 (R0)
;driverrf4463pro.c, 787 :: 		i = check_cts();        //Check whether the data can be read
0x08A8	0xF7FFFF88  BL	_check_cts+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 788 :: 		}
; i end address is: 0 (R0)
0x08AC	0xE7F9    B	L_spi_read125
L_spi_read126:
;driverrf4463pro.c, 790 :: 		nSEL = 1;
0x08AE	0x2301    MOVS	R3, #1
0x08B0	0xB25B    SXTB	R3, R3
0x08B2	0x4A0F    LDR	R2, [PC, #60]
0x08B4	0x6013    STR	R3, [R2, #0]
;driverrf4463pro.c, 792 :: 		nSEL = 0;
0x08B6	0x2300    MOVS	R3, #0
0x08B8	0xB25B    SXTB	R3, R3
0x08BA	0x4A0D    LDR	R2, [PC, #52]
0x08BC	0x6013    STR	R3, [R2, #0]
;driverrf4463pro.c, 793 :: 		ucRf4463SPIByte( 0x44 );
0x08BE	0x2044    MOVS	R0, #68
0x08C0	0xF7FFFD8C  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 794 :: 		for ( i = 0; i < data_length; i++ ) {        // Read data
; i start address is: 20 (R5)
0x08C4	0x2500    MOVS	R5, #0
; data_length end address is: 16 (R4)
; i end address is: 20 (R5)
L_spi_read127:
; i start address is: 20 (R5)
; data_length start address is: 16 (R4)
0x08C6	0x42A5    CMP	R5, R4
0x08C8	0xD20A    BCS	L_spi_read128
;driverrf4463pro.c, 795 :: 		spi_read_buf[ i ] = ucRf4463SPIByte( 0xFF );
0x08CA	0x4A0A    LDR	R2, [PC, #40]
0x08CC	0x1952    ADDS	R2, R2, R5
0x08CE	0x9202    STR	R2, [SP, #8]
0x08D0	0x20FF    MOVS	R0, #255
0x08D2	0xF7FFFD83  BL	_ucRf4463SPIByte+0
0x08D6	0x9A02    LDR	R2, [SP, #8]
0x08D8	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 794 :: 		for ( i = 0; i < data_length; i++ ) {        // Read data
0x08DA	0x1C6D    ADDS	R5, R5, #1
0x08DC	0xB2ED    UXTB	R5, R5
;driverrf4463pro.c, 796 :: 		}
; data_length end address is: 16 (R4)
; i end address is: 20 (R5)
0x08DE	0xE7F2    B	L_spi_read127
L_spi_read128:
;driverrf4463pro.c, 797 :: 		nSEL = 1;
0x08E0	0x2301    MOVS	R3, #1
0x08E2	0xB25B    SXTB	R3, R3
0x08E4	0x4A02    LDR	R2, [PC, #8]
0x08E6	0x6013    STR	R3, [R2, #0]
;driverrf4463pro.c, 798 :: 		}
L_end_spi_read:
0x08E8	0xF8DDE000  LDR	LR, [SP, #0]
0x08EC	0xB003    ADD	SP, SP, #12
0x08EE	0x4770    BX	LR
0x08F0	0x81B04221  	GPIOB_ODRbits+0
0x08F4	0x01472000  	_spi_read_buf+0
; end of _spi_read
_vRF4463TxStart:
;driverrf4463pro.c, 466 :: 		void vRF4463TxStart( void ) {
0x0E58	0xB083    SUB	SP, SP, #12
0x0E5A	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 469 :: 		p[ 0 ] = START_TX ;       // start Command
0x0E5E	0xAA01    ADD	R2, SP, #4
0x0E60	0x2031    MOVS	R0, #49
0x0E62	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 470 :: 		p[ 1 ] = freq_channel;    // channel 0
0x0E64	0x1C51    ADDS	R1, R2, #1
0x0E66	0x2000    MOVS	R0, #0
0x0E68	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 471 :: 		p[ 2 ] = 0x30;            // Back after launch Readymode, Do not retransmit, launch immediately
0x0E6A	0x1C91    ADDS	R1, R2, #2
0x0E6C	0x2030    MOVS	R0, #48
0x0E6E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 472 :: 		p[ 3 ] = 0;
0x0E70	0x1CD1    ADDS	R1, R2, #3
0x0E72	0x2000    MOVS	R0, #0
0x0E74	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 473 :: 		p[ 4 ] = 0;               //payload_length; // Total to transmit 10 bytes
0x0E76	0x1D11    ADDS	R1, R2, #4
0x0E78	0x2000    MOVS	R0, #0
0x0E7A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 474 :: 		spi_write( 5, p );
0x0E7C	0x4611    MOV	R1, R2
0x0E7E	0x2005    MOVS	R0, #5
0x0E80	0xF7FFFE1A  BL	_spi_write+0
;driverrf4463pro.c, 475 :: 		}
L_end_vRF4463TxStart:
0x0E84	0xF8DDE000  LDR	LR, [SP, #0]
0x0E88	0xB003    ADD	SP, SP, #12
0x0E8A	0x4770    BX	LR
; end of _vRF4463TxStart
_vRF4463RxInit:
;driverrf4463pro.c, 521 :: 		void vRF4463RxInit( void ) {
0x0EE0	0xB081    SUB	SP, SP, #4
0x0EE2	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 522 :: 		Flag.is_tx = 0;
0x0EE6	0x2100    MOVS	R1, #0
0x0EE8	0xB249    SXTB	R1, R1
0x0EEA	0x480A    LDR	R0, [PC, #40]
0x0EEC	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 523 :: 		vRF4463FifoReset();           // fifo_reset();  // Buffer empty
0x0EEE	0xF7FFFDD1  BL	_vRF4463FifoReset+0
;driverrf4463pro.c, 524 :: 		vRF4463EnableRxInterrupt();   // enable_rx_interrupt();
0x0EF2	0xF7FFFBB1  BL	_vRF4463EnableRxInterrupt+0
;driverrf4463pro.c, 525 :: 		vRF4463ClearInterrupts();      // clr_interrupt();  // Clear interrupt factor
0x0EF6	0xF000F847  BL	_vRF4463ClearInterrupts+0
;driverrf4463pro.c, 527 :: 		if ( mode == rx_test_mode ) {
0x0EFA	0x4807    LDR	R0, [PC, #28]
0x0EFC	0x7800    LDRB	R0, [R0, #0]
0x0EFE	0x2803    CMP	R0, #3
0x0F00	0xD102    BNE	L_vRF4463RxInit99
;driverrf4463pro.c, 528 :: 		vRF4463RxStartTest();      // rx_start_test();
0x0F02	0xF7FFFC31  BL	_vRF4463RxStartTest+0
;driverrf4463pro.c, 529 :: 		}
0x0F06	0xE001    B	L_vRF4463RxInit100
L_vRF4463RxInit99:
;driverrf4463pro.c, 531 :: 		vRF4463RxStart();        // rx_start();    // Enter receiving mode, after receiving data, return to Readymode
0x0F08	0xF7FFFC74  BL	_vRF4463RxStart+0
;driverrf4463pro.c, 532 :: 		}
L_vRF4463RxInit100:
;driverrf4463pro.c, 533 :: 		}
L_end_vRF4463RxInit:
0x0F0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F10	0xB001    ADD	SP, SP, #4
0x0F12	0x4770    BX	LR
0x0F14	0x28242200  	_Flag+0
0x0F18	0x01452000  	_mode+0
; end of _vRF4463RxInit
_vRF4463EnableRxInterrupt:
;driverrf4463pro.c, 424 :: 		void vRF4463EnableRxInterrupt( void ) {
0x0658	0xB083    SUB	SP, SP, #12
0x065A	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 427 :: 		p[ 0 ] = 0x11;
0x065E	0xAA01    ADD	R2, SP, #4
0x0660	0x2011    MOVS	R0, #17
0x0662	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 428 :: 		p[ 1 ] = 0x01;            // 0x0100
0x0664	0x1C51    ADDS	R1, R2, #1
0x0666	0x2001    MOVS	R0, #1
0x0668	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 429 :: 		p[ 2 ] = 0x03;            // 3Parameters
0x066A	0x1C91    ADDS	R1, R2, #2
0x066C	0x2003    MOVS	R0, #3
0x066E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 430 :: 		p[ 3 ] = 0x00;            // 0100
0x0670	0x1CD1    ADDS	R1, R2, #3
0x0672	0x2000    MOVS	R0, #0
0x0674	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 431 :: 		p[ 4 ] = 0x03;            // ph, modem int
0x0676	0x1D11    ADDS	R1, R2, #4
0x0678	0x2003    MOVS	R0, #3
0x067A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 432 :: 		p[ 5 ] = 0x18;            // 0x10;   // Pack received int
0x067C	0x1D51    ADDS	R1, R2, #5
0x067E	0x2018    MOVS	R0, #24
0x0680	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 433 :: 		p[ 6 ] = 0x00;            //preamble int, sync int setting
0x0682	0x1D91    ADDS	R1, R2, #6
0x0684	0x2000    MOVS	R0, #0
0x0686	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 434 :: 		spi_write( 0x07, p );     // enable  packet receive interrupt
0x0688	0x4611    MOV	R1, R2
0x068A	0x2007    MOVS	R0, #7
0x068C	0xF000FA14  BL	_spi_write+0
;driverrf4463pro.c, 435 :: 		}
L_end_vRF4463EnableRxInterrupt:
0x0690	0xF8DDE000  LDR	LR, [SP, #0]
0x0694	0xB003    ADD	SP, SP, #12
0x0696	0x4770    BX	LR
; end of _vRF4463EnableRxInterrupt
_vRF4463RxStartTest:
;driverrf4463pro.c, 499 :: 		void vRF4463RxStartTest( void ) {
0x0768	0xB083    SUB	SP, SP, #12
0x076A	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 502 :: 		LED_GREEN = 1;
0x076E	0x2101    MOVS	R1, #1
0x0770	0xB249    SXTB	R1, R1
0x0772	0x4811    LDR	R0, [PC, #68]
0x0774	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 504 :: 		p[ 0 ] = START_RX;        // start Command
0x0776	0xAA01    ADD	R2, SP, #4
0x0778	0x2032    MOVS	R0, #50
0x077A	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 505 :: 		p[ 1 ] = freq_channel;    // channel 0
0x077C	0x1C51    ADDS	R1, R2, #1
0x077E	0x2000    MOVS	R0, #0
0x0780	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 506 :: 		p[ 2 ] = 0x00;            // Enter receiving mode immediately
0x0782	0x1C91    ADDS	R1, R2, #2
0x0784	0x2000    MOVS	R0, #0
0x0786	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 507 :: 		p[ 3 ] = 0;
0x0788	0x1CD1    ADDS	R1, R2, #3
0x078A	0x2000    MOVS	R0, #0
0x078C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 509 :: 		p[ 4 ] = 0;
0x078E	0x1D11    ADDS	R1, R2, #4
0x0790	0x2000    MOVS	R0, #0
0x0792	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 510 :: 		p[ 5 ] = 0;               // unchanged after preamble timeout
0x0794	0x1D51    ADDS	R1, R2, #5
0x0796	0x2000    MOVS	R0, #0
0x0798	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 513 :: 		p[ 6 ] = 0x08;
0x079A	0x1D91    ADDS	R1, R2, #6
0x079C	0x2008    MOVS	R0, #8
0x079E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 514 :: 		p[ 7 ] = 0x08;
0x07A0	0x1DD1    ADDS	R1, R2, #7
0x07A2	0x2008    MOVS	R0, #8
0x07A4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 515 :: 		spi_write( 8, p );
0x07A6	0x4611    MOV	R1, R2
0x07A8	0x2008    MOVS	R0, #8
0x07AA	0xF000F985  BL	_spi_write+0
;driverrf4463pro.c, 516 :: 		}
L_end_vRF4463RxStartTest:
0x07AE	0xF8DDE000  LDR	LR, [SP, #0]
0x07B2	0xB003    ADD	SP, SP, #12
0x07B4	0x4770    BX	LR
0x07B6	0xBF00    NOP
0x07B8	0x019C4222  	GPIOC_ODRbits+0
; end of _vRF4463RxStartTest
_vRF4463RxStart:
;driverrf4463pro.c, 480 :: 		void vRF4463RxStart( void ) {
0x07F4	0xB083    SUB	SP, SP, #12
0x07F6	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 483 :: 		p[ 0 ] = START_RX ;       // start Command
0x07FA	0xAA01    ADD	R2, SP, #4
0x07FC	0x2032    MOVS	R0, #50
0x07FE	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 484 :: 		p[ 1 ] = freq_channel;    // channel 0
0x0800	0x1C51    ADDS	R1, R2, #1
0x0802	0x2000    MOVS	R0, #0
0x0804	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 485 :: 		p[ 2 ] = 0x00;            // Enter receiving mode immediately
0x0806	0x1C91    ADDS	R1, R2, #2
0x0808	0x2000    MOVS	R0, #0
0x080A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 486 :: 		p[ 3 ] = 0;
0x080C	0x1CD1    ADDS	R1, R2, #3
0x080E	0x2000    MOVS	R0, #0
0x0810	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 487 :: 		p[ 4 ] = 0;               // payload_length; // Total to receive 10 bytes
0x0812	0x1D11    ADDS	R1, R2, #4
0x0814	0x2000    MOVS	R0, #0
0x0816	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 488 :: 		p[ 5 ] = 0;               // unchanged after preamble timeout
0x0818	0x1D51    ADDS	R1, R2, #5
0x081A	0x2000    MOVS	R0, #0
0x081C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 491 :: 		p[ 6 ] = 0x08;
0x081E	0x1D91    ADDS	R1, R2, #6
0x0820	0x2008    MOVS	R0, #8
0x0822	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 492 :: 		p[ 7 ] = 0x08;
0x0824	0x1DD1    ADDS	R1, R2, #7
0x0826	0x2008    MOVS	R0, #8
0x0828	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 493 :: 		spi_write( 8, p );
0x082A	0x4611    MOV	R1, R2
0x082C	0x2008    MOVS	R0, #8
0x082E	0xF000F943  BL	_spi_write+0
;driverrf4463pro.c, 494 :: 		}
L_end_vRF4463RxStart:
0x0832	0xF8DDE000  LDR	LR, [SP, #0]
0x0836	0xB003    ADD	SP, SP, #12
0x0838	0x4770    BX	LR
; end of _vRF4463RxStart
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x1C70	0xB081    SUB	SP, SP, #4
0x1C72	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1C76	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1C78	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x1C7A	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x1C7C	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x1C7E	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x1C82	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x1C84	0x484A    LDR	R0, [PC, #296]
0x1C86	0x1840    ADDS	R0, R0, R1
0x1C88	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x1C8A	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x1C8E	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x1C90	0xF64B3080  MOVW	R0, #48000
0x1C94	0x4281    CMP	R1, R0
0x1C96	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x1C98	0x4846    LDR	R0, [PC, #280]
0x1C9A	0x6800    LDR	R0, [R0, #0]
0x1C9C	0xF0400102  ORR	R1, R0, #2
0x1CA0	0x4844    LDR	R0, [PC, #272]
0x1CA2	0x6001    STR	R1, [R0, #0]
0x1CA4	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x1CA6	0xF64550C0  MOVW	R0, #24000
0x1CAA	0x4285    CMP	R5, R0
0x1CAC	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x1CAE	0x4841    LDR	R0, [PC, #260]
0x1CB0	0x6800    LDR	R0, [R0, #0]
0x1CB2	0xF0400101  ORR	R1, R0, #1
0x1CB6	0x483F    LDR	R0, [PC, #252]
0x1CB8	0x6001    STR	R1, [R0, #0]
0x1CBA	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x1CBC	0x483D    LDR	R0, [PC, #244]
0x1CBE	0x6801    LDR	R1, [R0, #0]
0x1CC0	0xF06F0007  MVN	R0, #7
0x1CC4	0x4001    ANDS	R1, R0
0x1CC6	0x483B    LDR	R0, [PC, #236]
0x1CC8	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x1CCA	0xF7FFF927  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x1CCE	0x483A    LDR	R0, [PC, #232]
0x1CD0	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x1CD2	0x483A    LDR	R0, [PC, #232]
0x1CD4	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x1CD6	0x483A    LDR	R0, [PC, #232]
0x1CD8	0xEA020100  AND	R1, R2, R0, LSL #0
0x1CDC	0x4839    LDR	R0, [PC, #228]
0x1CDE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x1CE0	0xF0020001  AND	R0, R2, #1
0x1CE4	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1CE6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1CE8	0x4836    LDR	R0, [PC, #216]
0x1CEA	0x6800    LDR	R0, [R0, #0]
0x1CEC	0xF0000002  AND	R0, R0, #2
0x1CF0	0x2800    CMP	R0, #0
0x1CF2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x1CF4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1CF6	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x1CF8	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1CFA	0xF4023080  AND	R0, R2, #65536
0x1CFE	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x1D00	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x1D02	0x4830    LDR	R0, [PC, #192]
0x1D04	0x6800    LDR	R0, [R0, #0]
0x1D06	0xF4003000  AND	R0, R0, #131072
0x1D0A	0x2800    CMP	R0, #0
0x1D0C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x1D0E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x1D10	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x1D12	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x1D14	0xF0025080  AND	R0, R2, #268435456
0x1D18	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x1D1A	0x482A    LDR	R0, [PC, #168]
0x1D1C	0x6800    LDR	R0, [R0, #0]
0x1D1E	0xF0405180  ORR	R1, R0, #268435456
0x1D22	0x4828    LDR	R0, [PC, #160]
0x1D24	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1D26	0x4827    LDR	R0, [PC, #156]
0x1D28	0x6800    LDR	R0, [R0, #0]
0x1D2A	0xF0005000  AND	R0, R0, #536870912
0x1D2E	0x2800    CMP	R0, #0
0x1D30	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x1D32	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x1D34	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1D36	0xF0026080  AND	R0, R2, #67108864
0x1D3A	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x1D3C	0x4821    LDR	R0, [PC, #132]
0x1D3E	0x6800    LDR	R0, [R0, #0]
0x1D40	0xF0406180  ORR	R1, R0, #67108864
0x1D44	0x481F    LDR	R0, [PC, #124]
0x1D46	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1D48	0x4611    MOV	R1, R2
0x1D4A	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1D4C	0x481D    LDR	R0, [PC, #116]
0x1D4E	0x6800    LDR	R0, [R0, #0]
0x1D50	0xF0006000  AND	R0, R0, #134217728
0x1D54	0x2800    CMP	R0, #0
0x1D56	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x1D58	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1D5A	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x1D5C	0x4611    MOV	R1, R2
0x1D5E	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1D60	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1D64	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x1D66	0x4817    LDR	R0, [PC, #92]
0x1D68	0x6800    LDR	R0, [R0, #0]
0x1D6A	0xF0407180  ORR	R1, R0, #16777216
0x1D6E	0x4815    LDR	R0, [PC, #84]
0x1D70	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1D72	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x1D74	0x4813    LDR	R0, [PC, #76]
0x1D76	0x6800    LDR	R0, [R0, #0]
0x1D78	0xF0007000  AND	R0, R0, #33554432
0x1D7C	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x1D7E	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x1D80	0x460A    MOV	R2, R1
0x1D82	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x1D84	0x480C    LDR	R0, [PC, #48]
0x1D86	0x6800    LDR	R0, [R0, #0]
0x1D88	0xF000010C  AND	R1, R0, #12
0x1D8C	0x0090    LSLS	R0, R2, #2
0x1D8E	0xF000000C  AND	R0, R0, #12
0x1D92	0x4281    CMP	R1, R0
0x1D94	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1D96	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x1D98	0xF8DDE000  LDR	LR, [SP, #0]
0x1D9C	0xB001    ADD	SP, SP, #4
0x1D9E	0x4770    BX	LR
0x1DA0	0x00810101  	#16842881
0x1DA4	0x0402001D  	#1901570
0x1DA8	0x00000000  	#0
0x1DAC	0x19400001  	#72000
0x1DB0	0x28DB0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x1DB4	0x20004002  	FLASH_ACR+0
0x1DB8	0x10044002  	RCC_CFGR+0
0x1DBC	0x102C4002  	RCC_CFGR2+0
0x1DC0	0xFFFF000F  	#1048575
0x1DC4	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x0F1C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x0F1E	0x4815    LDR	R0, [PC, #84]
0x0F20	0x6800    LDR	R0, [R0, #0]
0x0F22	0xF0400101  ORR	R1, R0, #1
0x0F26	0x4813    LDR	R0, [PC, #76]
0x0F28	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x0F2A	0x4913    LDR	R1, [PC, #76]
0x0F2C	0x4813    LDR	R0, [PC, #76]
0x0F2E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x0F30	0x4810    LDR	R0, [PC, #64]
0x0F32	0x6801    LDR	R1, [R0, #0]
0x0F34	0x4812    LDR	R0, [PC, #72]
0x0F36	0x4001    ANDS	R1, R0
0x0F38	0x480E    LDR	R0, [PC, #56]
0x0F3A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x0F3C	0x480D    LDR	R0, [PC, #52]
0x0F3E	0x6801    LDR	R1, [R0, #0]
0x0F40	0xF46F2080  MVN	R0, #262144
0x0F44	0x4001    ANDS	R1, R0
0x0F46	0x480B    LDR	R0, [PC, #44]
0x0F48	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x0F4A	0x480C    LDR	R0, [PC, #48]
0x0F4C	0x6801    LDR	R1, [R0, #0]
0x0F4E	0xF46F00FE  MVN	R0, #8323072
0x0F52	0x4001    ANDS	R1, R0
0x0F54	0x4809    LDR	R0, [PC, #36]
0x0F56	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x0F58	0x4806    LDR	R0, [PC, #24]
0x0F5A	0x6801    LDR	R1, [R0, #0]
0x0F5C	0xF06F50A0  MVN	R0, #335544320
0x0F60	0x4001    ANDS	R1, R0
0x0F62	0x4804    LDR	R0, [PC, #16]
0x0F64	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x0F66	0xF04F0100  MOV	R1, #0
0x0F6A	0x4806    LDR	R0, [PC, #24]
0x0F6C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x0F6E	0xB001    ADD	SP, SP, #4
0x0F70	0x4770    BX	LR
0x0F72	0xBF00    NOP
0x0F74	0x10004002  	RCC_CR+0
0x0F78	0x0000F0FF  	#-251723776
0x0F7C	0x10044002  	RCC_CFGR+0
0x0F80	0xFFFFFEF6  	#-17367041
0x0F84	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x1F00	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x1F02	0x4902    LDR	R1, [PC, #8]
0x1F04	0x4802    LDR	R0, [PC, #8]
0x1F06	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x1F08	0xB001    ADD	SP, SP, #4
0x1F0A	0x4770    BX	LR
0x1F0C	0x19400001  	#72000
0x1F10	0x015C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x1EF8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x1EFA	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x1EFC	0xB001    ADD	SP, SP, #4
0x1EFE	0x4770    BX	LR
; end of ___GenExcept
0x2920	0xB500    PUSH	(R14)
0x2922	0xF8DFB014  LDR	R11, [PC, #20]
0x2926	0xF8DFA014  LDR	R10, [PC, #20]
0x292A	0xF8DFC014  LDR	R12, [PC, #20]
0x292E	0xF7FEFC5D  BL	4588
0x2932	0xBD00    POP	(R15)
0x2934	0x4770    BX	LR
0x2936	0xBF00    NOP
0x2938	0x00002000  	#536870912
0x293C	0x013E2000  	#536871230
0x2940	0x1F140000  	#7956
0x29A0	0xB500    PUSH	(R14)
0x29A2	0xF8DFB010  LDR	R11, [PC, #16]
0x29A6	0xF8DFA010  LDR	R10, [PC, #16]
0x29AA	0xF7FFF8B3  BL	6932
0x29AE	0xBD00    POP	(R15)
0x29B0	0x4770    BX	LR
0x29B2	0xBF00    NOP
0x29B4	0x00002000  	#536870912
0x29B8	0x09842000  	#536873348
_vUARTISR:
;uarthandler.c, 78 :: 		void vUARTISR() iv IVT_INT_USART1 ics ICS_AUTO{
;uarthandler.c, 79 :: 		LED_BLUE =~ LED_BLUE;
0x1B6C	0x4821    LDR	R0, [PC, #132]
0x1B6E	0x6800    LDR	R0, [R0, #0]
0x1B70	0xF0800101  EOR	R1, R0, #1
0x1B74	0xB2C9    UXTB	R1, R1
0x1B76	0x481F    LDR	R0, [PC, #124]
0x1B78	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 81 :: 		if( USART1_SRbits.RXNE == 1 ){
0x1B7A	0x481F    LDR	R0, [PC, #124]
0x1B7C	0x6800    LDR	R0, [R0, #0]
0x1B7E	0x2800    CMP	R0, #0
0x1B80	0xD028    BEQ	L_vUARTISR189
;uarthandler.c, 82 :: 		ucTempByteUART = USART1_DR;
0x1B82	0x481E    LDR	R0, [PC, #120]
0x1B84	0x6801    LDR	R1, [R0, #0]
0x1B86	0x481E    LDR	R0, [PC, #120]
0x1B88	0x7001    STRB	R1, [R0, #0]
;uarthandler.c, 83 :: 		if( ucTempByteUART == '\n' ){
0x1B8A	0x7800    LDRB	R0, [R0, #0]
0x1B8C	0x280A    CMP	R0, #10
0x1B8E	0xD114    BNE	L_vUARTISR190
;uarthandler.c, 84 :: 		pcRxUARTBuffer[ usUARTMessageLength++ ] = ucTempByteUART;
0x1B90	0x4B1C    LDR	R3, [PC, #112]
0x1B92	0x8819    LDRH	R1, [R3, #0]
0x1B94	0x481C    LDR	R0, [PC, #112]
0x1B96	0x1841    ADDS	R1, R0, R1
0x1B98	0x4A19    LDR	R2, [PC, #100]
0x1B9A	0x7810    LDRB	R0, [R2, #0]
0x1B9C	0x7008    STRB	R0, [R1, #0]
0x1B9E	0x4618    MOV	R0, R3
0x1BA0	0x8800    LDRH	R0, [R0, #0]
0x1BA2	0x1C40    ADDS	R0, R0, #1
0x1BA4	0x8018    STRH	R0, [R3, #0]
;uarthandler.c, 85 :: 		ucUARTDataReady = 1;
0x1BA6	0x2101    MOVS	R1, #1
0x1BA8	0x4818    LDR	R0, [PC, #96]
0x1BAA	0x7001    STRB	R1, [R0, #0]
;uarthandler.c, 86 :: 		ucTempByteUART = 0;
0x1BAC	0x2000    MOVS	R0, #0
0x1BAE	0x7010    STRB	R0, [R2, #0]
;uarthandler.c, 87 :: 		LED_BLUE = PIN_LEVEL_LOW;
0x1BB0	0x2100    MOVS	R1, #0
0x1BB2	0xB249    SXTB	R1, R1
0x1BB4	0x480F    LDR	R0, [PC, #60]
0x1BB6	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 88 :: 		}
0x1BB8	0xE00C    B	L_vUARTISR191
L_vUARTISR190:
;uarthandler.c, 90 :: 		pcRxUARTBuffer[ usUARTMessageLength++ ] = ucTempByteUART;
0x1BBA	0x4B12    LDR	R3, [PC, #72]
0x1BBC	0x8819    LDRH	R1, [R3, #0]
0x1BBE	0x4812    LDR	R0, [PC, #72]
0x1BC0	0x1842    ADDS	R2, R0, R1
0x1BC2	0x490F    LDR	R1, [PC, #60]
0x1BC4	0x7808    LDRB	R0, [R1, #0]
0x1BC6	0x7010    STRB	R0, [R2, #0]
0x1BC8	0x4618    MOV	R0, R3
0x1BCA	0x8800    LDRH	R0, [R0, #0]
0x1BCC	0x1C40    ADDS	R0, R0, #1
0x1BCE	0x8018    STRH	R0, [R3, #0]
;uarthandler.c, 91 :: 		ucTempByteUART = 0;
0x1BD0	0x2000    MOVS	R0, #0
0x1BD2	0x7008    STRB	R0, [R1, #0]
;uarthandler.c, 92 :: 		}
L_vUARTISR191:
;uarthandler.c, 93 :: 		}
L_vUARTISR189:
;uarthandler.c, 94 :: 		if( USART1_SRbits.ORE == 1 ){
0x1BD4	0x480E    LDR	R0, [PC, #56]
0x1BD6	0x6800    LDR	R0, [R0, #0]
0x1BD8	0xB150    CBZ	R0, L_vUARTISR192
;uarthandler.c, 96 :: 		ucTempByteUART = USART1_SR;
0x1BDA	0x480E    LDR	R0, [PC, #56]
0x1BDC	0x6800    LDR	R0, [R0, #0]
0x1BDE	0x4908    LDR	R1, [PC, #32]
0x1BE0	0x7008    STRB	R0, [R1, #0]
;uarthandler.c, 97 :: 		ucTempByteUART = USART1_DR;
0x1BE2	0x4806    LDR	R0, [PC, #24]
0x1BE4	0x6800    LDR	R0, [R0, #0]
0x1BE6	0x7008    STRB	R0, [R1, #0]
;uarthandler.c, 98 :: 		LED_BLUE = PIN_LEVEL_LOW;
0x1BE8	0x2100    MOVS	R1, #0
0x1BEA	0xB249    SXTB	R1, R1
0x1BEC	0x4801    LDR	R0, [PC, #4]
0x1BEE	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 99 :: 		}
L_vUARTISR192:
;uarthandler.c, 100 :: 		}
L_end_vUARTISR:
0x1BF0	0x4770    BX	LR
0x1BF2	0xBF00    NOP
0x1BF4	0x01A04222  	GPIOC_ODRbits+0
0x1BF8	0x00144227  	USART1_SRbits+0
0x1BFC	0x38044001  	USART1_DR+0
0x1C00	0x01392000  	_ucTempByteUART+0
0x1C04	0x013A2000  	_usUARTMessageLength+0
0x1C08	0x01842000  	_pcRxUARTBuffer+0
0x1C0C	0x013C2000  	_ucUARTDataReady+0
0x1C10	0x000C4227  	USART1_SRbits+0
0x1C14	0x38004001  	USART1_SR+0
; end of _vUARTISR
_Timer2_interrupt:
;DriverRF4463PROMain.c, 16 :: 		void Timer2_interrupt() iv IVT_INT_TIM2 {
;DriverRF4463PROMain.c, 17 :: 		TIM2_SR.UIF = 0;
0x1B50	0x2100    MOVS	R1, #0
0x1B52	0xB249    SXTB	R1, R1
0x1B54	0x4803    LDR	R0, [PC, #12]
0x1B56	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 18 :: 		Flag.rf_reach_timeout = 1; //Enter your code here
0x1B58	0x2101    MOVS	R1, #1
0x1B5A	0xB249    SXTB	R1, R1
0x1B5C	0x4802    LDR	R0, [PC, #8]
0x1B5E	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 19 :: 		}
L_end_Timer2_interrupt:
0x1B60	0x4770    BX	LR
0x1B62	0xBF00    NOP
0x1B64	0x02004200  	TIM2_SR+0
0x1B68	0x28282200  	_Flag+0
; end of _Timer2_interrupt
_Int_SPI2:
;driverspi.c, 15 :: 		void Int_SPI2() iv IVT_INT_SPI2 ics ICS_AUTO {
;driverspi.c, 17 :: 		if ( SPI2_SRbits.RXNE ) {
0x1C54	0x4803    LDR	R0, [PC, #12]
0x1C56	0x6800    LDR	R0, [R0, #0]
0x1C58	0xB118    CBZ	R0, L_Int_SPI20
;driverspi.c, 18 :: 		ucSPI2ByteReceived = ( unsigned char )SPI2_DR;      // lee el Byte recibido
0x1C5A	0x4803    LDR	R0, [PC, #12]
0x1C5C	0x6801    LDR	R1, [R0, #0]
0x1C5E	0x4803    LDR	R0, [PC, #12]
0x1C60	0x7001    STRB	R1, [R0, #0]
;driverspi.c, 21 :: 		}
L_Int_SPI20:
;driverspi.c, 22 :: 		}
L_end_Int_SPI2:
0x1C62	0x4770    BX	LR
0x1C64	0x01004207  	SPI2_SRbits+0
0x1C68	0x380C4000  	SPI2_DR+0
0x1C6C	0x00A72000  	_ucSPI2ByteReceived+0
; end of _Int_SPI2
_vRF4463ISR:
;driverrf4463pro.c, 28 :: 		void vRF4463ISR() iv IVT_INT_EXTI15_10 ics ICS_AUTO{
0x1C18	0xB470    PUSH	(R4, R5, R6)
0x1C1A	0xB081    SUB	SP, SP, #4
0x1C1C	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 29 :: 		if( EXTI_PR.B12 ){
0x1C20	0x4809    LDR	R0, [PC, #36]
0x1C22	0x6800    LDR	R0, [R0, #0]
0x1C24	0xB158    CBZ	R0, L_vRF4463ISR1
;driverrf4463pro.c, 30 :: 		EXTI_PR.B12 |= 1;
0x1C26	0x2101    MOVS	R1, #1
0x1C28	0x4807    LDR	R0, [PC, #28]
0x1C2A	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 31 :: 		LED_RED = 1;
0x1C2C	0x2101    MOVS	R1, #1
0x1C2E	0xB249    SXTB	R1, R1
0x1C30	0x4806    LDR	R0, [PC, #24]
0x1C32	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 32 :: 		ucRF4463IRQ = 1;
0x1C34	0x2101    MOVS	R1, #1
0x1C36	0x4806    LDR	R0, [PC, #24]
0x1C38	0x7001    STRB	R1, [R0, #0]
;driverrf4463pro.c, 33 :: 		vRF4463ClearInterrupts();
0x1C3A	0xF7FFF9A5  BL	_vRF4463ClearInterrupts+0
;driverrf4463pro.c, 34 :: 		}
L_vRF4463ISR1:
;driverrf4463pro.c, 35 :: 		}
L_end_vRF4463ISR:
0x1C3E	0xF8DDE000  LDR	LR, [SP, #0]
0x1C42	0xB001    ADD	SP, SP, #4
0x1C44	0xBC70    POP	(R4, R5, R6)
0x1C46	0x4770    BX	LR
0x1C48	0x82B04220  	EXTI_PR+0
0x1C4C	0x01984222  	GPIOC_ODRbits+0
0x1C50	0x013D2000  	DriverRF4463PROMain_ucRF4463IRQ+0
; end of _vRF4463ISR
;DriverRF4463PROMain.c,0 :: ?ICS?lstr2_DriverRF4463PROMain [6]
0x1F14	0x43414649 ;?ICS?lstr2_DriverRF4463PROMain+0
0x1F18	0x0045 ;?ICS?lstr2_DriverRF4463PROMain+4
; end of ?ICS?lstr2_DriverRF4463PROMain
;,0 :: _initBlock_1 [28]
; Containing: ?ICS?lstr3_DriverRF4463PROMain [5]
;             ?ICS?lstr4_DriverRF4463PROMain [6]
;             ?ICS?lstr5_DriverRF4463PROMain [10]
;             ?ICS?lstr6_DriverRF4463PROMain [7]
0x1F1A	0x444E4553 ;_initBlock_1+0 : ?ICS?lstr3_DriverRF4463PROMain at 0x1F1A
0x1F1E	0x4F4C4300 ;_initBlock_1+4 : ?ICS?lstr4_DriverRF4463PROMain at 0x1F1F
0x1F22	0x47004553 ;_initBlock_1+8 : ?ICS?lstr5_DriverRF4463PROMain at 0x1F25
0x1F26	0x535F5445 ;_initBlock_1+12
0x1F2A	0x45474154 ;_initBlock_1+16
0x1F2E	0x49455200 ;_initBlock_1+20 : ?ICS?lstr6_DriverRF4463PROMain at 0x1F2F
0x1F32	0x0054494E ;_initBlock_1+24
; end of _initBlock_1
;,0 :: _initBlock_2 [10]
; Containing: ?ICS?lstr7_DriverRF4463PROMain [5]
;             ?ICS?lstr8_DriverRF4463PROMain [5]
0x1F36	0x474E4950 ;_initBlock_2+0 : ?ICS?lstr7_DriverRF4463PROMain at 0x1F36
0x1F3A	0x53455400 ;_initBlock_2+4 : ?ICS?lstr8_DriverRF4463PROMain at 0x1F3B
0x1F3E	0x0054 ;_initBlock_2+8
; end of _initBlock_2
;,0 :: _initBlock_3 [34]
; Containing: ?ICS?lstr9_DriverRF4463PROMain [7]
;             ?ICS?lstr10_DriverRF4463PROMain [8]
;             ?ICS?lstr11_DriverRF4463PROMain [12]
;             ?ICS?lstr12_DriverRF4463PROMain [7]
0x1F40	0x4F4D4552 ;_initBlock_3+0 : ?ICS?lstr9_DriverRF4463PROMain at 0x1F40
0x1F44	0x43004556 ;_initBlock_3+4 : ?ICS?lstr10_DriverRF4463PROMain at 0x1F47
0x1F48	0x4E4E4148 ;_initBlock_3+8
0x1F4C	0x47004C45 ;_initBlock_3+12 : ?ICS?lstr11_DriverRF4463PROMain at 0x1F4F
0x1F50	0x435F5445 ;_initBlock_3+16
0x1F54	0x4E4E4148 ;_initBlock_3+20
0x1F58	0x53004C45 ;_initBlock_3+24 : ?ICS?lstr12_DriverRF4463PROMain at 0x1F5B
0x1F5C	0x55544154 ;_initBlock_3+28
0x1F60	0x0053 ;_initBlock_3+32
; end of _initBlock_3
;,0 :: _initBlock_4 [16]
; Containing: ?ICS?lstr13_DriverRF4463PROMain [5]
;             ?ICS?lstr14_DriverRF4463PROMain [11]
0x1F62	0x4F464E49 ;_initBlock_4+0 : ?ICS?lstr13_DriverRF4463PROMain at 0x1F62
0x1F66	0x56454400 ;_initBlock_4+4 : ?ICS?lstr14_DriverRF4463PROMain at 0x1F67
0x1F6A	0x49454349 ;_initBlock_4+8
0x1F6E	0x004F464E ;_initBlock_4+12
; end of _initBlock_4
;,0 :: _initBlock_5 [16]
; Containing: ?ICS?lstr15_DriverRF4463PROMain [7]
;             ?ICS?lstr16_DriverRF4463PROMain [9]
0x1F72	0x52414553 ;_initBlock_5+0 : ?ICS?lstr15_DriverRF4463PROMain at 0x1F72
0x1F76	0x4F004843 ;_initBlock_5+4 : ?ICS?lstr16_DriverRF4463PROMain at 0x1F79
0x1F7A	0x52524556 ;_initBlock_5+8
0x1F7E	0x00454449 ;_initBlock_5+12
; end of _initBlock_5
;DriverRF4463PROMain.c,0 :: ?ICS?lstr17_DriverRF4463PROMain [10]
0x1F82	0x45534552 ;?ICS?lstr17_DriverRF4463PROMain+0
0x1F86	0x54465F54 ;?ICS?lstr17_DriverRF4463PROMain+4
0x1F8A	0x0059 ;?ICS?lstr17_DriverRF4463PROMain+8
; end of ?ICS?lstr17_DriverRF4463PROMain
;DriverRF4463PROMain.c,0 :: ?ICS?lstr18_DriverRF4463PROMain [8]
0x1F8C	0x5F544553 ;?ICS?lstr18_DriverRF4463PROMain+0
0x1F90	0x00595446 ;?ICS?lstr18_DriverRF4463PROMain+4
; end of ?ICS?lstr18_DriverRF4463PROMain
;,0 :: _initBlock_8 [14]
; Containing: ?ICS?lstr19_DriverRF4463PROMain [9]
;             ?ICS?lstr20_DriverRF4463PROMain [5]
0x1F94	0x43534944 ;_initBlock_8+0 : ?ICS?lstr19_DriverRF4463PROMain at 0x1F94
0x1F98	0x5245564F ;_initBlock_8+4
0x1F9C	0x4E494600 ;_initBlock_8+8 : ?ICS?lstr20_DriverRF4463PROMain at 0x1F9D
0x1FA0	0x0044 ;_initBlock_8+12
; end of _initBlock_8
;,0 :: _initBlock_9 [22]
; Containing: ?ICS?lstr21_DriverRF4463PROMain [13]
;             ?ICS?lstr22_DriverRF4463PROMain [9]
0x1FA2	0x444E4553 ;_initBlock_9+0 : ?ICS?lstr21_DriverRF4463PROMain at 0x1FA2
0x1FA6	0x424E555F ;_initBlock_9+4
0x1FAA	0x4B434F4C ;_initBlock_9+8
0x1FAE	0x54455300 ;_initBlock_9+12 : ?ICS?lstr22_DriverRF4463PROMain at 0x1FAF
0x1FB2	0x45574F50 ;_initBlock_9+16
0x1FB6	0x0052 ;_initBlock_9+20
; end of _initBlock_9
;,0 :: _initBlock_10 [4]
; Containing: ?ICS?lstr23_DriverRF4463PROMain [3]
;             ?ICS_ucSPI2ByteReceived [1]
0x1FB8	0x00004652 ;_initBlock_10+0 : ?ICS?lstr23_DriverRF4463PROMain at 0x1FB8 : ?ICS_ucSPI2ByteReceived at 0x1FBB
; end of _initBlock_10
;DriverRF4463PROMain.c,0 :: ?ICS_tx_cnt [4]
0x1FBC	0x00000000 ;?ICS_tx_cnt+0
; end of ?ICS_tx_cnt
;DriverRF4463PROMain.c,0 :: ?ICS_RF_MODEM_MOD_TYPE_12_data [16]
0x1FC0	0x000C2011 ;?ICS_RF_MODEM_MOD_TYPE_12_data+0
0x1FC4	0x00000000 ;?ICS_RF_MODEM_MOD_TYPE_12_data+4
0x1FC8	0x00000000 ;?ICS_RF_MODEM_MOD_TYPE_12_data+8
0x1FCC	0x00000000 ;?ICS_RF_MODEM_MOD_TYPE_12_data+12
; end of ?ICS_RF_MODEM_MOD_TYPE_12_data
;DriverRF4463PROMain.c,0 :: ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data [12]
0x1FD0	0x18082011 ;?ICS_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x1FD4	0x00000000 ;?ICS_RF_MODEM_TX_RAMP_DELAY_8_data+4
0x1FD8	0x00000000 ;?ICS_RF_MODEM_TX_RAMP_DELAY_8_data+8
; end of ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data
;,0 :: _initBlock_14 [28]
; Containing: ?ICS_RF_MODEM_AFC_GEAR_7_data [13]
;             ?ICS_RF_MODEM_OOK_CNT1_11_data [15]
0x1FDC	0x2C072011 ;_initBlock_14+0 : ?ICS_RF_MODEM_AFC_GEAR_7_data at 0x1FDC
0x1FE0	0x00000000 ;_initBlock_14+4
0x1FE4	0x00000000 ;_initBlock_14+8
0x1FE8	0x0B201100 ;_initBlock_14+12 : ?ICS_RF_MODEM_OOK_CNT1_11_data at 0x1FE9
0x1FEC	0x00000042 ;_initBlock_14+16
0x1FF0	0x00000000 ;_initBlock_14+20
0x1FF4	0x00000000 ;_initBlock_14+24
; end of _initBlock_14
;DriverRF4463PROMain.c,0 :: ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data [16]
0x1FF8	0x000C2111 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x1FFC	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+4
0x2000	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+8
0x2004	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+12
; end of ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
;DriverRF4463PROMain.c,0 :: ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data [16]
0x2008	0x0C0C2111 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x200C	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+4
0x2010	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+8
0x2014	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+12
; end of ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
;DriverRF4463PROMain.c,0 :: ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data [16]
0x2018	0x180C2111 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x201C	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+4
0x2020	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+8
0x2024	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+12
; end of ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
;,0 :: _initBlock_18 [26]
; Containing: ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data [13]
;             ?ICS_RF_MODEM_BCR_OSR_1_9_data [13]
0x2028	0x38092011 ;_initBlock_18+0 : ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data at 0x2028
0x202C	0x00000000 ;_initBlock_18+4
0x2030	0x00000000 ;_initBlock_18+8
0x2034	0x09201100 ;_initBlock_18+12 : ?ICS_RF_MODEM_BCR_OSR_1_9_data at 0x2035
0x2038	0x00000022 ;_initBlock_18+16
0x203C	0x00000000 ;_initBlock_18+20
0x2040	0x0000 ;_initBlock_18+24
; end of _initBlock_18
;,0 :: _initBlock_19 [12]
; Containing: ?ICS_RF_SYNTH_PFDCP_CPFF_7_data [11]
;             ?ICS_ucTempByteUART [1]
0x2042	0x00072311 ;_initBlock_19+0 : ?ICS_RF_SYNTH_PFDCP_CPFF_7_data at 0x2042
0x2046	0x00000000 ;_initBlock_19+4
0x204A	0x00000000 ;_initBlock_19+8 : ?ICS_ucTempByteUART at 0x204D
; end of _initBlock_19
;DriverRF4463PROMain.c,0 :: ?ICS_usUARTMessageLength [2]
0x204E	0x0000 ;?ICS_usUARTMessageLength+0
; end of ?ICS_usUARTMessageLength
;,0 :: _initBlock_21 [2]
; Containing: ?ICS_ucUARTDataReady [1]
;             ?ICSDriverRF4463PROMain_ucRF4463IRQ [1]
0x2050	0x0000 ;_initBlock_21+0 : ?ICS_ucUARTDataReady at 0x2050 : ?ICSDriverRF4463PROMain_ucRF4463IRQ at 0x2051
; end of _initBlock_21
;DriverRF4463PROMain.c,309 :: _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433 [132]
0x2052	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+0
0x2056	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+4
0x205A	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+8
0x205E	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+12
0x2062	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+16
0x2066	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+20
0x206A	0x05EAC9B9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+24
0x206E	0x040A1112 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+28
0x2072	0x0003FC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+32
0x2076	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+36
0x207A	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+40
0x207E	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+44
0x2082	0x05EAC9B9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+48
0x2086	0x040A1112 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+52
0x208A	0x0003FC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+56
0x208E	0xE6D6CEDD ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+60
0x2092	0x030300F6 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+64
0x2096	0x003FF015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+68
0x209A	0xDFD6DBF4 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+72
0x209E	0x01FEF7EC ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+76
0x20A2	0x03FFF015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+80
0x20A6	0xDFD6DBF4 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+84
0x20AA	0x01FEF7EC ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+88
0x20AE	0x03FFF015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+92
0x20B2	0xDCDCEC0C ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+96
0x20B6	0xFDF6EDE3 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+100
0x20BA	0x0FFFC015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+104
0x20BE	0xF2DBC7C8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+108
0x20C2	0x03070802 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+112
0x20C6	0x000FFC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+116
0x20CA	0x05EAC9B9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+120
0x20CE	0x040A1112 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+124
0x20D2	0x0003FC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+128
; end of _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433
;DriverRF4463PROMain.c,274 :: _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433 [132]
0x20D6	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+0
0x20DA	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+4
0x20DE	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+8
0x20E2	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+12
0x20E6	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+16
0x20EA	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+20
0x20EE	0xFC15040A ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+24
0x20F2	0xA1CC0003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+28
0x20F6	0xD121A030 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+32
0x20FA	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+36
0x20FE	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+40
0x2102	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+44
0x2106	0xFC15040A ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+48
0x210A	0xA1CC0003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+52
0x210E	0xD121A030 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+56
0x2112	0xF0150303 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+60
0x2116	0x647E003F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+64
0x211A	0x0B58BA1B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+68
0x211E	0xF01501FE ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+72
0x2122	0x475B03FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+76
0x2126	0x256DC00F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+80
0x212A	0xF01501FE ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+84
0x212E	0x475B03FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+88
0x2132	0x256DC00F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+92
0x2136	0xC015FDF6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+96
0x213A	0x2B390FFF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+100
0x213E	0x3F7FC300 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+104
0x2142	0xFC150307 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+108
0x2146	0x81A2000F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+112
0x214A	0xEE3FAF26 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+116
0x214E	0xFC15040A ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+120
0x2152	0xA1CC0003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+124
0x2156	0xD121A030 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+128
; end of _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433
;DriverRF4463PROMain.c,252 :: _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850 [132]
0x215A	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+0
0x215E	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+4
0x2162	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+8
0x2166	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+12
0x216A	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+16
0x216E	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+20
0x2172	0x510FBAFF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+24
0x2176	0xFCC9A9CF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+28
0x217A	0x010F1E1B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+32
0x217E	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+36
0x2182	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+40
0x2186	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+44
0x218A	0x510FBAFF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+48
0x218E	0xFCC9A9CF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+52
0x2192	0x010F1E1B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+56
0x2196	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+60
0x219A	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+64
0x219E	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+68
0x21A2	0xBA1B647E ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+72
0x21A6	0xCEDD0B58 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+76
0x21AA	0x00F6E6D6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+80
0x21AE	0xBA1B647E ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+84
0x21B2	0xCEDD0B58 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+88
0x21B6	0x00F6E6D6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+92
0x21BA	0xC3002B39 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+96
0x21BE	0xEC0C3F7F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+100
0x21C2	0xEDE3DCDC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+104
0x21C6	0xAF2681A2 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+108
0x21CA	0xC7C8EE3F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+112
0x21CE	0x0802F2DB ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+116
0x21D2	0xA030A1CC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+120
0x21D6	0xC9B9D121 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+124
0x21DA	0x111205EA ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+128
; end of _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850
;DriverRF4463PROMain.c,323 :: _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850 [132]
0x21DE	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+0
0x21E2	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+4
0x21E6	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+8
0x21EA	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+12
0x21EE	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+16
0x21F2	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+20
0x21F6	0x1E1BFCC9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+24
0x21FA	0xFDFC010F ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+28
0x21FE	0x0F00FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+32
0x2202	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+36
0x2206	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+40
0x220A	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+44
0x220E	0x1E1BFCC9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+48
0x2212	0xFDFC010F ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+52
0x2216	0x0F00FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+56
0x221A	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+60
0x221E	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+64
0x2222	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+68
0x2226	0xE6D6CEDD ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+72
0x222A	0x030300F6 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+76
0x222E	0x003FF015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+80
0x2232	0xF0150303 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+84
0x2236	0x647E003F ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+88
0x223A	0x0B58BA1B ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+92
0x223E	0xDCDCEC0C ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+96
0x2242	0xFDF6EDE3 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+100
0x2246	0x0FFFC015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+104
0x224A	0xF2DBC7C8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+108
0x224E	0x03070802 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+112
0x2252	0x000FFC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+116
0x2256	0x05EAC9B9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+120
0x225A	0x040A1112 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+124
0x225E	0x0003FC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+128
; end of _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850
;DriverRF4463PROMain.c,288 :: _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850 [132]
0x2262	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+0
0x2266	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+4
0x226A	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+8
0x226E	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+12
0x2272	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+16
0x2276	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+20
0x227A	0xFF15FDFC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+24
0x227E	0xBAFF0F00 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+28
0x2282	0xA9CF510F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+32
0x2286	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+36
0x228A	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+40
0x228E	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+44
0x2292	0xFF15FDFC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+48
0x2296	0xBAFF0F00 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+52
0x229A	0xA9CF510F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+56
0x229E	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+60
0x22A2	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+64
0x22A6	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+68
0x22AA	0xF0150303 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+72
0x22AE	0x647E003F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+76
0x22B2	0x0B58BA1B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+80
0x22B6	0xC015FDF6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+84
0x22BA	0x2B390FFF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+88
0x22BE	0x3F7FC300 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+92
0x22C2	0xFC150307 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+96
0x22C6	0x81A2000F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+100
0x22CA	0xEE3FAF26 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+104
0x22CE	0xFC15040A ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+108
0x22D2	0xA1CC0003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+112
0x22D6	0xD121A030 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+116
0x22DA	0x00000000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+120
0x22DE	0x00000000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+124
0x22E2	0x00000000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+128
; end of _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850
;DriverRF4463PROMain.c,47 :: _RF_MODEM_MOD_TYPE_12 [132]
0x22E6	0x00070003 ;_RF_MODEM_MOD_TYPE_12+0
0x22EA	0x2D04C012 ;_RF_MODEM_MOD_TYPE_12+4
0x22EE	0x0000C0C6 ;_RF_MODEM_MOD_TYPE_12+8
0x22F2	0x00070003 ;_RF_MODEM_MOD_TYPE_12+12
0x22F6	0x2D048025 ;_RF_MODEM_MOD_TYPE_12+16
0x22FA	0x0000C0C6 ;_RF_MODEM_MOD_TYPE_12+20
0x22FE	0x00070003 ;_RF_MODEM_MOD_TYPE_12+24
0x2302	0x2D04004B ;_RF_MODEM_MOD_TYPE_12+28
0x2306	0x0000C0C6 ;_RF_MODEM_MOD_TYPE_12+32
0x230A	0x00070003 ;_RF_MODEM_MOD_TYPE_12+36
0x230E	0x2D040096 ;_RF_MODEM_MOD_TYPE_12+40
0x2312	0x0000C0C6 ;_RF_MODEM_MOD_TYPE_12+44
0x2316	0x01070003 ;_RF_MODEM_MOD_TYPE_12+48
0x231A	0x2D04002C ;_RF_MODEM_MOD_TYPE_12+52
0x231E	0x0100C0C6 ;_RF_MODEM_MOD_TYPE_12+56
0x2322	0x01070003 ;_RF_MODEM_MOD_TYPE_12+60
0x2326	0x2D08002C ;_RF_MODEM_MOD_TYPE_12+64
0x232A	0x0100C0C6 ;_RF_MODEM_MOD_TYPE_12+68
0x232E	0x02070003 ;_RF_MODEM_MOD_TYPE_12+72
0x2332	0x2D080058 ;_RF_MODEM_MOD_TYPE_12+76
0x2336	0x0100C0C6 ;_RF_MODEM_MOD_TYPE_12+80
0x233A	0x03070003 ;_RF_MODEM_MOD_TYPE_12+84
0x233E	0x2D080084 ;_RF_MODEM_MOD_TYPE_12+88
0x2342	0x0100C0C6 ;_RF_MODEM_MOD_TYPE_12+92
0x2346	0x27070003 ;_RF_MODEM_MOD_TYPE_12+96
0x234A	0xC9010010 ;_RF_MODEM_MOD_TYPE_12+100
0x234E	0x010080C3 ;_RF_MODEM_MOD_TYPE_12+104
0x2352	0x4C070003 ;_RF_MODEM_MOD_TYPE_12+108
0x2356	0xC901404B ;_RF_MODEM_MOD_TYPE_12+112
0x235A	0x1B0080C3 ;_RF_MODEM_MOD_TYPE_12+116
0x235E	0x00070003 ;_RF_MODEM_MOD_TYPE_12+120
0x2362	0x2D04D007 ;_RF_MODEM_MOD_TYPE_12+124
0x2366	0x0000C0C6 ;_RF_MODEM_MOD_TYPE_12+128
; end of _RF_MODEM_MOD_TYPE_12
;DriverRF4463PROMain.c,238 :: _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433 [132]
0x236A	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+0
0x236E	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+4
0x2372	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+8
0x2376	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+12
0x237A	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+16
0x237E	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+20
0x2382	0xA030A1CC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+24
0x2386	0xC9B9D121 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+28
0x238A	0x111205EA ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+32
0x238E	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+36
0x2392	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+40
0x2396	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+44
0x239A	0xA030A1CC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+48
0x239E	0xC9B9D121 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+52
0x23A2	0x111205EA ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+56
0x23A6	0xBA1B647E ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+60
0x23AA	0xCEDD0B58 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+64
0x23AE	0x00F6E6D6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+68
0x23B2	0xC00F475B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+72
0x23B6	0xDBF4256D ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+76
0x23BA	0xF7ECDFD6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+80
0x23BE	0xC00F475B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+84
0x23C2	0xDBF4256D ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+88
0x23C6	0xF7ECDFD6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+92
0x23CA	0xC3002B39 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+96
0x23CE	0xEC0C3F7F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+100
0x23D2	0xEDE3DCDC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+104
0x23D6	0xAF2681A2 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+108
0x23DA	0xC7C8EE3F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+112
0x23DE	0x0802F2DB ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+116
0x23E2	0xA030A1CC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+120
0x23E6	0xC9B9D121 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+124
0x23EA	0x111205EA ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+128
; end of _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433
;,0 :: _initBlock_29 [242]
; Containing: RF_MODEM_OOK_CNT1_11_850 [121]
;             RF_MODEM_OOK_CNT1_11_433 [121]
0x23EE	0x81D602A4 ;_initBlock_29+0 : RF_MODEM_OOK_CNT1_11_850 at 0x23EE
0x23F2	0x80019B03 ;_initBlock_29+4
0x23F6	0xA4020CFF ;_initBlock_29+8
0x23FA	0x0083D602 ;_initBlock_29+12
0x23FE	0xFF8001E7 ;_initBlock_29+16
0x2402	0x02A4020C ;_initBlock_29+20
0x2406	0xE70083D6 ;_initBlock_29+24
0x240A	0x0CFF8001 ;_initBlock_29+28
0x240E	0xD603A402 ;_initBlock_29+32
0x2412	0x01110103 ;_initBlock_29+36
0x2416	0x020CFF80 ;_initBlock_29+40
0x241A	0x03D603A4 ;_initBlock_29+44
0x241E	0x80015501 ;_initBlock_29+48
0x2422	0xA4020CFF ;_initBlock_29+52
0x2426	0x0103D603 ;_initBlock_29+56
0x242A	0xFF800100 ;_initBlock_29+60
0x242E	0x03A4020C ;_initBlock_29+64
0x2432	0x800003D6 ;_initBlock_29+68
0x2436	0x0CFF8001 ;_initBlock_29+72
0x243A	0xD603A402 ;_initBlock_29+76
0x243E	0x01800003 ;_initBlock_29+80
0x2442	0x020CFF80 ;_initBlock_29+84
0x2446	0x03D603A4 ;_initBlock_29+88
0x244A	0x8001D500 ;_initBlock_29+92
0x244E	0xA4020CFF ;_initBlock_29+96
0x2452	0x0003D603 ;_initBlock_29+100
0x2456	0xFF8001D5 ;_initBlock_29+104
0x245A	0x02A4020C ;_initBlock_29+108
0x245E	0xB40281D6 ;_initBlock_29+112
0x2462	0x0CFF8001 ;_initBlock_29+116
0x2466	0xD602A402 ;_initBlock_29+120 : RF_MODEM_OOK_CNT1_11_433 at 0x2467
0x246A	0x01AD0083 ;_initBlock_29+124
0x246E	0x000CFF80 ;_initBlock_29+128
0x2472	0x83D602A4 ;_initBlock_29+132
0x2476	0x8001AD00 ;_initBlock_29+136
0x247A	0xA4000CFF ;_initBlock_29+140
0x247E	0x0003D603 ;_initBlock_29+144
0x2482	0xFF8001CC ;_initBlock_29+148
0x2486	0x03A4000C ;_initBlock_29+152
0x248A	0xCC0003D6 ;_initBlock_29+156
0x248E	0x0CFF8001 ;_initBlock_29+160
0x2492	0xD603A400 ;_initBlock_29+164
0x2496	0x01000103 ;_initBlock_29+168
0x249A	0x000CFF80 ;_initBlock_29+172
0x249E	0x03D603A4 ;_initBlock_29+176
0x24A2	0x80018000 ;_initBlock_29+180
0x24A6	0xA4000CFF ;_initBlock_29+184
0x24AA	0x0003D603 ;_initBlock_29+188
0x24AE	0xFF800140 ;_initBlock_29+192
0x24B2	0x03A4000C ;_initBlock_29+196
0x24B6	0x2B0003D6 ;_initBlock_29+200
0x24BA	0x0CFF8001 ;_initBlock_29+204
0x24BE	0xD603A400 ;_initBlock_29+208
0x24C2	0x01D50003 ;_initBlock_29+212
0x24C6	0x000CFF80 ;_initBlock_29+216
0x24CA	0x03D603A4 ;_initBlock_29+220
0x24CE	0x8001D500 ;_initBlock_29+224
0x24D2	0xA4000CFF ;_initBlock_29+228
0x24D6	0x0281D602 ;_initBlock_29+232
0x24DA	0xFF8001B4 ;_initBlock_29+236
0x24DE	0x000C ;_initBlock_29+240
; end of _initBlock_29
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_SPI2_PB13_14_15 [108]
0x24E0	0x0000001D ;__GPIO_MODULE_SPI2_PB13_14_15+0
0x24E4	0x0000001E ;__GPIO_MODULE_SPI2_PB13_14_15+4
0x24E8	0x0000001F ;__GPIO_MODULE_SPI2_PB13_14_15+8
0x24EC	0xFFFFFFFF ;__GPIO_MODULE_SPI2_PB13_14_15+12
0x24F0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+16
0x24F4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+20
0x24F8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+24
0x24FC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+28
0x2500	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+32
0x2504	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+36
0x2508	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+40
0x250C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+44
0x2510	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+48
0x2514	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+52
0x2518	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+56
0x251C	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+60
0x2520	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+64
0x2524	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+68
0x2528	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+72
0x252C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+76
0x2530	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+80
0x2534	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+84
0x2538	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+88
0x253C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+92
0x2540	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+96
0x2544	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+100
0x2548	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+104
; end of __GPIO_MODULE_SPI2_PB13_14_15
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x254C	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x2550	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x2554	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x2558	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x255C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x2560	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x2564	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x2568	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x256C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x2570	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x2574	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x2578	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x257C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x2580	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x2584	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x2588	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x258C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x2590	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x2594	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x2598	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x259C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x25A0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x25A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x25A8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x25AC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x25B0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x25B4	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;,0 :: _initBlock_32 [198]
; Containing: RF_MODEM_BCR_OSR_1_9_850 [99]
;             RF_MODEM_AGC_WINDOW_SIZE_9_850 [99]
0x25B8	0xA7000D03 ;_initBlock_32+0 : RF_MODEM_BCR_OSR_1_9_850 at 0x25B8
0x25BC	0x025400C6 ;_initBlock_32+4
0x25C0	0x000D03C2 ;_initBlock_32+8
0x25C4	0x5400C6A7 ;_initBlock_32+12
0x25C8	0x8701C202 ;_initBlock_32+16
0x25CC	0x008B4F01 ;_initBlock_32+20
0x25D0	0x00C202A8 ;_initBlock_32+24
0x25D4	0x179F02C3 ;_initBlock_32+28
0x25D8	0x00029301 ;_initBlock_32+32
0x25DC	0x3E056200 ;_initBlock_32+36
0x25E0	0x0204052D ;_initBlock_32+40
0x25E4	0x07410000 ;_initBlock_32+44
0x25E8	0xFF0744DD ;_initBlock_32+48
0x25EC	0x41000002 ;_initBlock_32+52
0x25F0	0x0744DD07 ;_initBlock_32+56
0x25F4	0x000002FF ;_initBlock_32+60
0x25F8	0x44DD0741 ;_initBlock_32+64
0x25FC	0x0002FF07 ;_initBlock_32+68
0x2600	0x5E047500 ;_initBlock_32+72
0x2604	0x029A057B ;_initBlock_32+76
0x2608	0x083C0000 ;_initBlock_32+80
0x260C	0xFF078988 ;_initBlock_32+84
0x2610	0xAA030002 ;_initBlock_32+88
0x2614	0x00CF8B00 ;_initBlock_32+92
0x2618	0x11C20246 ;_initBlock_32+96 : RF_MODEM_AGC_WINDOW_SIZE_9_850 at 0x261B
0x261C	0x0200ABAB ;_initBlock_32+100
0x2620	0x2B00FFFF ;_initBlock_32+104
0x2624	0x00ABAB11 ;_initBlock_32+108
0x2628	0x00FFFF02 ;_initBlock_32+112
0x262C	0x5656112B ;_initBlock_32+116
0x2630	0x55D50200 ;_initBlock_32+120
0x2634	0x2B112A00 ;_initBlock_32+124
0x2638	0x6A02002B ;_initBlock_32+128
0x263C	0x112900AB ;_initBlock_32+132
0x2640	0x02001515 ;_initBlock_32+136
0x2644	0x2800AB42 ;_initBlock_32+140
0x2648	0x000E0E11 ;_initBlock_32+144
0x264C	0x00552102 ;_initBlock_32+148
0x2650	0x0E0E1128 ;_initBlock_32+152
0x2654	0xAB100200 ;_initBlock_32+156
0x2658	0x0E112800 ;_initBlock_32+160
0x265C	0x1002000E ;_initBlock_32+164
0x2660	0x222800AB ;_initBlock_32+168
0x2664	0x1A000D0D ;_initBlock_32+172
0x2668	0x28000032 ;_initBlock_32+176
0x266C	0x00070722 ;_initBlock_32+180
0x2670	0x009A191A ;_initBlock_32+184
0x2674	0xCDCD1127 ;_initBlock_32+188
0x2678	0x00301A00 ;_initBlock_32+192
0x267C	0x2B00 ;_initBlock_32+196
; end of _initBlock_32
;,0 :: _initBlock_33 [198]
; Containing: RF_MODEM_AGC_WINDOW_SIZE_9_433 [99]
;             RF_MODEM_BCR_OSR_1_9_433 [99]
0x267E	0x00ABAB11 ;_initBlock_33+0 : RF_MODEM_AGC_WINDOW_SIZE_9_433 at 0x267E
0x2682	0x0000141A ;_initBlock_33+4
0x2686	0x5656112B ;_initBlock_33+8
0x268A	0x00A01A00 ;_initBlock_33+12
0x268E	0x2B112A00 ;_initBlock_33+16
0x2692	0x501A002B ;_initBlock_33+20
0x2696	0x11290000 ;_initBlock_33+24
0x269A	0x1A001515 ;_initBlock_33+28
0x269E	0x28000028 ;_initBlock_33+32
0x26A2	0x000E0E11 ;_initBlock_33+36
0x26A6	0x0055211A ;_initBlock_33+40
0x26AA	0x0E0E1128 ;_initBlock_33+44
0x26AE	0xAB101A00 ;_initBlock_33+48
0x26B2	0x0E112800 ;_initBlock_33+52
0x26B6	0x081A000E ;_initBlock_33+56
0x26BA	0x11280055 ;_initBlock_33+60
0x26BE	0x1A000E0E ;_initBlock_33+64
0x26C2	0x28008E05 ;_initBlock_33+68
0x26C6	0x000D0D22 ;_initBlock_33+72
0x26CA	0x0000321A ;_initBlock_33+76
0x26CE	0x07072228 ;_initBlock_33+80
0x26D2	0x9A191A00 ;_initBlock_33+84
0x26D6	0xCD112700 ;_initBlock_33+88
0x26DA	0x301A00CD ;_initBlock_33+92
0x26DE	0x032B0000 ;_initBlock_33+96 : RF_MODEM_BCR_OSR_1_9_433 at 0x26E1
0x26E2	0xC6A7000D ;_initBlock_33+100
0x26E6	0xC2025400 ;_initBlock_33+104
0x26EA	0x4F018701 ;_initBlock_33+108
0x26EE	0x02A8008B ;_initBlock_33+112
0x26F2	0x02C300C2 ;_initBlock_33+116
0x26F6	0x1A02179F ;_initBlock_33+120
0x26FA	0x62000002 ;_initBlock_33+124
0x26FE	0x072D3E05 ;_initBlock_33+128
0x2702	0x000002FF ;_initBlock_33+132
0x2706	0x44DD0741 ;_initBlock_33+136
0x270A	0x0002FF07 ;_initBlock_33+140
0x270E	0xDD074100 ;_initBlock_33+144
0x2712	0x02FF0744 ;_initBlock_33+148
0x2716	0x07410000 ;_initBlock_33+152
0x271A	0xFF0744DD ;_initBlock_33+156
0x271E	0x41000002 ;_initBlock_33+160
0x2722	0x0744DD07 ;_initBlock_33+164
0x2726	0x000002FF ;_initBlock_33+168
0x272A	0x7B5E0475 ;_initBlock_33+172
0x272E	0x00029A05 ;_initBlock_33+176
0x2732	0x88083C00 ;_initBlock_33+180
0x2736	0x02FF0789 ;_initBlock_33+184
0x273A	0x00AA0300 ;_initBlock_33+188
0x273E	0x4600CF8B ;_initBlock_33+192
0x2742	0xC202 ;_initBlock_33+196
; end of _initBlock_33
;DriverRF4463PROMain.c,75 :: _RF_MODEM_TX_RAMP_DELAY_8_850 [88]
0x2744	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+0
0x2748	0x203200C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+4
0x274C	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+8
0x2750	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+12
0x2754	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+16
0x2758	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+20
0x275C	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+24
0x2760	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+28
0x2764	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+32
0x2768	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+36
0x276C	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+40
0x2770	0x102000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+44
0x2774	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+48
0x2778	0x101000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+52
0x277C	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+56
0x2780	0x201000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+60
0x2784	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+64
0x2788	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_850+68
0x278C	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+72
0x2790	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_850+76
0x2794	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+80
0x2798	0x21720080 ;_RF_MODEM_TX_RAMP_DELAY_8_850+84
; end of _RF_MODEM_TX_RAMP_DELAY_8_850
;DriverRF4463PROMain.c,61 :: _RF_MODEM_TX_RAMP_DELAY_8_433 [88]
0x279C	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+0
0x27A0	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+4
0x27A4	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+8
0x27A8	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+12
0x27AC	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+16
0x27B0	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+20
0x27B4	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+24
0x27B8	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+28
0x27BC	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+32
0x27C0	0x10300080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+36
0x27C4	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+40
0x27C8	0x10200080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+44
0x27CC	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+48
0x27D0	0x10100080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+52
0x27D4	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+56
0x27D8	0x20100080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+60
0x27DC	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+64
0x27E0	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+68
0x27E4	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+72
0x27E8	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+76
0x27EC	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+80
0x27F0	0x21720080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+84
; end of _RF_MODEM_TX_RAMP_DELAY_8_433
;,0 :: _initBlock_36 [154]
; Containing: RF_SYNTH_PFDCP_CPFF_7 [77]
;             RF_MODEM_AFC_GEAR_7_433 [77]
0x27F4	0x040B0E2C ;_initBlock_36+0 : RF_SYNTH_PFDCP_CPFF_7 at 0x27F4
0x27F8	0x2C03730C ;_initBlock_36+4
0x27FC	0x0C040B0E ;_initBlock_36+8
0x2800	0x0E2C0373 ;_initBlock_36+12
0x2804	0x730C040B ;_initBlock_36+16
0x2808	0x0B0E2C03 ;_initBlock_36+20
0x280C	0x03730C04 ;_initBlock_36+24
0x2810	0x040B0E2C ;_initBlock_36+28
0x2814	0x2C03730C ;_initBlock_36+32
0x2818	0x0C040B0E ;_initBlock_36+36
0x281C	0x04340373 ;_initBlock_36+40
0x2820	0x7007040B ;_initBlock_36+44
0x2824	0x0B043403 ;_initBlock_36+48
0x2828	0x03700704 ;_initBlock_36+52
0x282C	0x050B0501 ;_initBlock_36+56
0x2830	0x01030002 ;_initBlock_36+60
0x2834	0x02050B05 ;_initBlock_36+64
0x2838	0x0E2C0300 ;_initBlock_36+68
0x283C	0x730C040B ;_initBlock_36+72
0x2840	0x80360403 ;_initBlock_36+76 : RF_MODEM_AFC_GEAR_7_433 at 0x2841
0x2844	0x80AF3003 ;_initBlock_36+80
0x2848	0x07803604 ;_initBlock_36+84
0x284C	0x0080DD14 ;_initBlock_36+88
0x2850	0x042A8012 ;_initBlock_36+92
0x2854	0x1200A03A ;_initBlock_36+96
0x2858	0x5A025480 ;_initBlock_36+100
0x285C	0x801200A0 ;_initBlock_36+104
0x2860	0xE06801A8 ;_initBlock_36+108
0x2864	0x50811200 ;_initBlock_36+112
0x2868	0x00E02001 ;_initBlock_36+116
0x286C	0x019F8212 ;_initBlock_36+120
0x2870	0x2300E003 ;_initBlock_36+124
0x2874	0x7700DD87 ;_initBlock_36+128
0x2878	0x8F2300E0 ;_initBlock_36+132
0x287C	0xE0C900FF ;_initBlock_36+136
0x2880	0xFF8F2300 ;_initBlock_36+140
0x2884	0x04E02301 ;_initBlock_36+144
0x2888	0x50018036 ;_initBlock_36+148
0x288C	0x8069 ;_initBlock_36+152
; end of _initBlock_36
;,0 :: _initBlock_37 [136]
; Containing: RF_MODEM_AFC_GEAR_7_850 [77]
;             APBAHBPrescTable [16]
;             tx_ph_data [14]
;             tx_test_aa_data [14]
;             RF_FRR_CTL_A_MODE_4_data [8]
;             RF_POWER_UP_data [7]
0x288E	0x01803604 ;_initBlock_37+0 : RF_MODEM_AFC_GEAR_7_850 at 0x288E
0x2892	0x04803052 ;_initBlock_37+4
0x2896	0x30038036 ;_initBlock_37+8
0x289A	0x3604807F ;_initBlock_37+12
0x289E	0x10170780 ;_initBlock_37+16
0x28A2	0x80120080 ;_initBlock_37+20
0x28A6	0xA0B1042A ;_initBlock_37+24
0x28AA	0x54801200 ;_initBlock_37+28
0x28AE	0x00A09A02 ;_initBlock_37+32
0x28B2	0x01A88012 ;_initBlock_37+36
0x28B6	0x1200A08F ;_initBlock_37+40
0x28BA	0x1F015081 ;_initBlock_37+44
0x28BE	0x832300A0 ;_initBlock_37+48
0x28C2	0xA08400EF ;_initBlock_37+52
0x28C6	0xFF8F2300 ;_initBlock_37+56
0x28CA	0x00E0C900 ;_initBlock_37+60
0x28CE	0x01FF8F23 ;_initBlock_37+64
0x28D2	0x3604E023 ;_initBlock_37+68
0x28D6	0x69500180 ;_initBlock_37+72
0x28DA	0x00000080 ;_initBlock_37+76 : APBAHBPrescTable at 0x28DB
0x28DE	0x03020100 ;_initBlock_37+80
0x28E2	0x03020104 ;_initBlock_37+84
0x28E6	0x08070604 ;_initBlock_37+88
0x28EA	0x77777309 ;_initBlock_37+92 : tx_ph_data at 0x28EB
0x28EE	0x43424178 ;_initBlock_37+96
0x28F2	0x47464544 ;_initBlock_37+100
0x28F6	0xAA6D4948 ;_initBlock_37+104 : tx_test_aa_data at 0x28F9
0x28FA	0xAAAAAAAA ;_initBlock_37+108
0x28FE	0xAAAAAAAA ;_initBlock_37+112
0x2902	0xAAAAAAAA ;_initBlock_37+116
0x2906	0x040211AA ;_initBlock_37+120 : RF_FRR_CTL_A_MODE_4_data at 0x2907
0x290A	0x00000000 ;_initBlock_37+124
0x290E	0x00010200 ;_initBlock_37+128 : RF_POWER_UP_data at 0x290F
0x2912	0x80C3C901 ;_initBlock_37+132
; end of _initBlock_37
;,0 :: _initBlock_38 [9]
; Containing: RF_MODEM_AGC_CONTROL_1_data [5]
;             ADCPrescTable [4]
0x2916	0x35012011 ;_initBlock_38+0 : RF_MODEM_AGC_CONTROL_1_data at 0x2916
0x291A	0x060402E2 ;_initBlock_38+4 : ADCPrescTable at 0x291B
0x291E	0x08 ;_initBlock_38+8
; end of _initBlock_38
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [34]    __Lib_SPI_123_SPIx_Read
0x0174     [148]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0208      [28]    _SPI2_Read
0x0224     [168]    _RCC_GetClocksFrequency
0x02CC     [272]    _GPIO_Alternate_Function_Enable
0x03DC      [56]    _ucRf4463SPIByte
0x0414     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0658      [64]    _vRF4463EnableRxInterrupt
0x0698      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x06DC     [140]    _GPIO_Clk_Enable
0x0768      [84]    _vRF4463RxStartTest
0x07BC      [56]    _check_cts
0x07F4      [70]    _vRF4463RxStart
0x083C      [58]    _vRF4463EnableTxInterrupt
0x0878     [128]    _spi_read
0x08F8     [284]    _rf_init_freq
0x0A14     [128]    _spi_write_fifo
0x0A94      [34]    _vRF4463FifoReset
0x0AB8      [84]    _spi_write
0x0B0C     [140]    _vRF4463GPIO_SET
0x0B98     [120]    _NVIC_IntEnable
0x0C10      [40]    _UART1_Init_Advanced
0x0C38      [16]    _Get_Fosc_kHz
0x0C48      [26]    _Delay_Cyc
0x0C64     [500]    _GPIO_Config
0x0E58      [52]    _vRF4463TxStart
0x0E8C      [84]    _SPI2_Init_Advanced
0x0EE0      [60]    _vRF4463RxInit
0x0F1C     [108]    __Lib_System_105_107_SystemClockSetDefault
0x0F88      [54]    _vRF4463ClearInterrupts
0x0FC0     [132]    _vRF4463TxData
0x1044      [44]    _vUARTTxInit
0x1070      [28]    _GPIO_Digital_Output
0x108C      [88]    _InitTimer2
0x10E4      [84]    _Sound_Init
0x1138     [140]    _Sound_Play
0x11C4      [40]    _vSPI2Init
0x11EC      [20]    ___CC2DW
0x1200    [2168]    _vRF4463Init
0x1A78     [156]    _VRF4463SDNReset
0x1B14      [58]    ___FillZeros
0x1B50      [28]    _Timer2_interrupt
0x1B6C     [172]    _vUARTISR
0x1C18      [60]    _vRF4463ISR
0x1C54      [28]    _Int_SPI2
0x1C70     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x1DC8     [304]    _main
0x1EF8       [8]    ___GenExcept
0x1F00      [20]    __Lib_System_105_107_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [6]    ?lstr2_DriverRF4463PROMain
0x20000006       [5]    ?lstr3_DriverRF4463PROMain
0x2000000B       [6]    ?lstr4_DriverRF4463PROMain
0x20000011      [10]    ?lstr5_DriverRF4463PROMain
0x2000001B       [7]    ?lstr6_DriverRF4463PROMain
0x20000022       [5]    ?lstr7_DriverRF4463PROMain
0x20000027       [5]    ?lstr8_DriverRF4463PROMain
0x2000002C       [7]    ?lstr9_DriverRF4463PROMain
0x20000033       [8]    ?lstr10_DriverRF4463PROMain
0x2000003B      [12]    ?lstr11_DriverRF4463PROMain
0x20000047       [7]    ?lstr12_DriverRF4463PROMain
0x2000004E       [5]    ?lstr13_DriverRF4463PROMain
0x20000053      [11]    ?lstr14_DriverRF4463PROMain
0x2000005E       [7]    ?lstr15_DriverRF4463PROMain
0x20000065       [9]    ?lstr16_DriverRF4463PROMain
0x2000006E      [10]    ?lstr17_DriverRF4463PROMain
0x20000078       [8]    ?lstr18_DriverRF4463PROMain
0x20000080       [9]    ?lstr19_DriverRF4463PROMain
0x20000089       [5]    ?lstr20_DriverRF4463PROMain
0x2000008E      [13]    ?lstr21_DriverRF4463PROMain
0x2000009B       [9]    ?lstr22_DriverRF4463PROMain
0x200000A4       [3]    ?lstr23_DriverRF4463PROMain
0x200000A7       [1]    _ucSPI2ByteReceived
0x200000A8       [4]    _tx_cnt
0x200000AC      [16]    _RF_MODEM_MOD_TYPE_12_data
0x200000BC      [12]    _RF_MODEM_TX_RAMP_DELAY_8_data
0x200000C8      [13]    _RF_MODEM_AFC_GEAR_7_data
0x200000D5      [15]    _RF_MODEM_OOK_CNT1_11_data
0x200000E4      [16]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
0x200000F4      [16]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
0x20000104      [16]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
0x20000114      [13]    _RF_MODEM_AGC_WINDOW_SIZE_9_data
0x20000121      [13]    _RF_MODEM_BCR_OSR_1_9_data
0x2000012E      [11]    _RF_SYNTH_PFDCP_CPFF_7_data
0x20000139       [1]    _ucTempByteUART
0x2000013A       [2]    _usUARTMessageLength
0x2000013C       [1]    _ucUARTDataReady
0x2000013D       [1]    DriverRF4463PROMain_ucRF4463IRQ
0x2000013E       [1]    _freq3
0x2000013F       [1]    _freq2
0x20000140       [1]    _freq1
0x20000141       [1]    _Flag
0x20000142       [2]    _rf_timeout
0x20000144       [1]    _rate
0x20000145       [1]    _mode
0x20000146       [1]    _power
0x20000147      [20]    _spi_read_buf
0x2000015C       [4]    ___System_CLOCK_IN_KHZ
0x20000160       [4]    __Lib_Sound_soundPortAddr
0x20000164       [4]    __Lib_Sound_pinMask1
0x20000168       [4]    __Lib_Sound_pinMask0
0x2000016C       [4]    _SPI_Rd_Ptr
0x20000170       [4]    _SPI_Wr_Ptr
0x20000174       [4]    _UART_Wr_Ptr
0x20000178       [4]    _UART_Rd_Ptr
0x2000017C       [4]    _UART_Rdy_Ptr
0x20000180       [4]    _UART_Tx_Idle_Ptr
0x20000184    [2048]    _pcRxUARTBuffer
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1F14       [6]    ?ICS?lstr2_DriverRF4463PROMain
0x1F1A       [5]    ?ICS?lstr3_DriverRF4463PROMain
0x1F1F       [6]    ?ICS?lstr4_DriverRF4463PROMain
0x1F25      [10]    ?ICS?lstr5_DriverRF4463PROMain
0x1F2F       [7]    ?ICS?lstr6_DriverRF4463PROMain
0x1F36       [5]    ?ICS?lstr7_DriverRF4463PROMain
0x1F3B       [5]    ?ICS?lstr8_DriverRF4463PROMain
0x1F40       [7]    ?ICS?lstr9_DriverRF4463PROMain
0x1F47       [8]    ?ICS?lstr10_DriverRF4463PROMain
0x1F4F      [12]    ?ICS?lstr11_DriverRF4463PROMain
0x1F5B       [7]    ?ICS?lstr12_DriverRF4463PROMain
0x1F62       [5]    ?ICS?lstr13_DriverRF4463PROMain
0x1F67      [11]    ?ICS?lstr14_DriverRF4463PROMain
0x1F72       [7]    ?ICS?lstr15_DriverRF4463PROMain
0x1F79       [9]    ?ICS?lstr16_DriverRF4463PROMain
0x1F82      [10]    ?ICS?lstr17_DriverRF4463PROMain
0x1F8C       [8]    ?ICS?lstr18_DriverRF4463PROMain
0x1F94       [9]    ?ICS?lstr19_DriverRF4463PROMain
0x1F9D       [5]    ?ICS?lstr20_DriverRF4463PROMain
0x1FA2      [13]    ?ICS?lstr21_DriverRF4463PROMain
0x1FAF       [9]    ?ICS?lstr22_DriverRF4463PROMain
0x1FB8       [3]    ?ICS?lstr23_DriverRF4463PROMain
0x1FBB       [1]    ?ICS_ucSPI2ByteReceived
0x1FBC       [4]    ?ICS_tx_cnt
0x1FC0      [16]    ?ICS_RF_MODEM_MOD_TYPE_12_data
0x1FD0      [12]    ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data
0x1FDC      [13]    ?ICS_RF_MODEM_AFC_GEAR_7_data
0x1FE9      [15]    ?ICS_RF_MODEM_OOK_CNT1_11_data
0x1FF8      [16]    ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
0x2008      [16]    ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
0x2018      [16]    ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
0x2028      [13]    ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data
0x2035      [13]    ?ICS_RF_MODEM_BCR_OSR_1_9_data
0x2042      [11]    ?ICS_RF_SYNTH_PFDCP_CPFF_7_data
0x204D       [1]    ?ICS_ucTempByteUART
0x204E       [2]    ?ICS_usUARTMessageLength
0x2050       [1]    ?ICS_ucUARTDataReady
0x2051       [1]    ?ICSDriverRF4463PROMain_ucRF4463IRQ
0x2052     [132]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433
0x20D6     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433
0x215A     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850
0x21DE     [132]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850
0x2262     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850
0x22E6     [132]    _RF_MODEM_MOD_TYPE_12
0x236A     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433
0x23EE     [121]    _RF_MODEM_OOK_CNT1_11_850
0x2467     [121]    _RF_MODEM_OOK_CNT1_11_433
0x24E0     [108]    __GPIO_MODULE_SPI2_PB13_14_15
0x254C     [108]    __GPIO_MODULE_USART1_PA9_10
0x25B8      [99]    _RF_MODEM_BCR_OSR_1_9_850
0x261B      [99]    _RF_MODEM_AGC_WINDOW_SIZE_9_850
0x267E      [99]    _RF_MODEM_AGC_WINDOW_SIZE_9_433
0x26E1      [99]    _RF_MODEM_BCR_OSR_1_9_433
0x2744      [88]    _RF_MODEM_TX_RAMP_DELAY_8_850
0x279C      [88]    _RF_MODEM_TX_RAMP_DELAY_8_433
0x27F4      [77]    _RF_SYNTH_PFDCP_CPFF_7
0x2841      [77]    _RF_MODEM_AFC_GEAR_7_433
0x288E      [77]    _RF_MODEM_AFC_GEAR_7_850
0x28DB      [16]    __Lib_System_105_107_APBAHBPrescTable
0x28EB      [14]    _tx_ph_data
0x28F9      [14]    _tx_test_aa_data
0x2907       [8]    _RF_FRR_CTL_A_MODE_4_data
0x290F       [7]    _RF_POWER_UP_data
0x2916       [5]    _RF_MODEM_AGC_CONTROL_1_data
0x291B       [4]    __Lib_System_105_107_ADCPrescTable
