Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y1): (0,59,33,65)              | (X1,Y1): (66,119,33,65)            
| (X0,Y0): (0,59,0,32)               | (X1,Y0): (66,119,0,32)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 8           | 4        | 4            | 4           | 918      | 454      | 18      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 4            | 4           | 918      | 454      | 18      | 10      
| (X1,Y0)               | 8           | 8           | 4        | 4            | 4           | 955      | 491      | 12      | 10      
| (X1,Y1)               | 4           | 8           | 4        | 4            | 4           | 957      | 493      | 12      | 10      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                               | Source Pin     | Source-Buffer Net                             | Buffer Input Pin     | Buffer  Name                | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0        | eth_rx_clk                                    | CLK                  | clkbufg_0/gopclkbufg        | CLKOUT                | ntclkbufg_0         |  ---                            |  ---            | (60,108,64,65)           |  ---                         | 877             | 0                   
| u_clk_wiz_0/u_pll_e3/goppll                                                | CLKOUT0        | clk_50m                                       | CLK                  | clkbufg_1/gopclkbufg        | CLKOUT                | ntclkbufg_1         |  ---                            |  ---            |  ---                     |  ---                         | 6               | 0                   
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT1        | u_eth_top/u_gmii_to_rgmii/gmii_tx_clk_deg     | CLK                  | clkbufg_2/gopclkbufg        | CLKOUT                | ntclkbufg_2         |  ---                            |  ---            | (64,64,64,64)            |  ---                         | 1               | 0                   
| cam_pclk_ibuf/opit_1                                                       | OUT            | nt_cam_pclk                                   | CLK                  | cam_pclkbufg/gopclkbufg     | CLKOUT                | cam_pclk_g          |  ---                            |  ---            |  ---                     |  ---                         | 70              | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                | Source Pin     | Source-Load Net                               | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0        | eth_rx_clk                                    | (X0,Y1)                         | PLL_122_179     | 1                      | 0                          
| u_clk_wiz_0/u_pll_e3/goppll                                                | CLKOUT0        | clk_50m                                       | (X0,Y0)                         | PLL_122_55      | 1                      | 0                          
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT1        | u_eth_top/u_gmii_to_rgmii/gmii_tx_clk_deg     | (X0,Y1)                         | PLL_122_179     | 1                      | 0                          
| cam_pclk_ibuf/opit_1                                                       | OUT            | nt_cam_pclk                                   | (X0,Y0)                         | IOL_7_90        | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                               | Source  Pin     | Source-Buffer Net                             | Buffer Input Pin     | Buffer  Name                | Buffer Output Pin     | Buffer-Load Net     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cam_pclk_ibuf/opit_1                                                       | OUT             | nt_cam_pclk                                   | CLK                  | cam_pclkbufg/gopclkbufg     | CLKOUT                | cam_pclk_g          | USCM_56_115     |  ---                     | (37,53,33,37)                | 70              | 0                   
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0         | eth_rx_clk                                    | CLK                  | clkbufg_0/gopclkbufg        | CLKOUT                | ntclkbufg_0         | USCM_56_112     | (60,108,64,65)           | (43,85,33,56)                | 877             | 0                   
| u_clk_wiz_0/u_pll_e3/goppll                                                | CLKOUT0         | clk_50m                                       | CLK                  | clkbufg_1/gopclkbufg        | CLKOUT                | ntclkbufg_1         | USCM_56_113     |  ---                     | (28,28,30,32)                | 6               | 0                   
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT1         | u_eth_top/u_gmii_to_rgmii/gmii_tx_clk_deg     | CLK                  | clkbufg_2/gopclkbufg        | CLKOUT                | ntclkbufg_2         | USCM_56_114     | (64,64,64,64)            |  ---                         | 1               | 0                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                | Source  Pin     | Source-Load Net                               | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cam_pclk_ibuf/opit_1                                                       | OUT             | nt_cam_pclk                                   | IOL_7_90        | 1                      | 0                          
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0         | eth_rx_clk                                    | PLL_122_179     | 1                      | 0                          
| u_clk_wiz_0/u_pll_e3/goppll                                                | CLKOUT0         | clk_50m                                       | PLL_122_55      | 1                      | 0                          
| u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT1         | u_eth_top/u_gmii_to_rgmii/gmii_tx_clk_deg     | PLL_122_179     | 1                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

