`timescale 1ns/100ps
module datamemory_TB();
	
	reg Clk, rst;
	reg [31:0] Addr;
	wire [31:0] Data_out;
	reg [31:0] Data_in;
	reg We;

	DataMemory DUT (
		.Clk(Clk),
		.rst(rst),
		.Addr(Addr),
		.Data_out(Data_out),
		.Data_in(Data_in),
		.We(We)
	);
	
	always begin
		#10 Clk = ~Clk;
	end

	initial begin
		rst = 1;
		Clk = 0;
		#20 rst = 0;
		We = 0;
		
		Addr = 0;
		Data_in = 34000;
		#100
		Addr = 1;
		#50
		Addr = 2;
		#50
		Addr = 3;
		#50
		Addr = 4;
		
		We = 1;
		Addr = 0;
		Data_in = 34000;
		#100
		Addr = 1;
		#50
		Addr = 2;
		#50
		Addr = 3;
		#50
		Addr = 4;
		
		We = 0;
		Addr = 0;
		Data_in = 34000;
		#100
		Addr = 1;
		#50
		Addr = 2;
		#50
		Addr = 3;
		#50
		Addr = 4;
	end
	
	initial begin
		#750 $stop;
	end
	
endmodule 