<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file iq_modulator_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sun Apr 11 02:50:44 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o iq_modulator_impl1.twr -gui -msgset D:/Documents/Git_Local/fm_modulator/lattice/promote.xml iq_modulator_impl1.ncd iq_modulator_impl1.prf 
Design file:     iq_modulator_impl1.ncd
Preference file: iq_modulator_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "dac_clk_p_c" 72.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   84.739MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "lo_q" 48.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "i_ref_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "lo_gen/lo_i" 48.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_4' Target='right'>CLOCK_TO_OUT GROUP "dac_bus" 2.500000 ns MIN -0.300000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; Setup Analysis.(0 errors)</A></LI>            20 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/carrier/qtr_inst/index_q_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_i6  (to dac_clk_p_c +)

   Delay:              11.651ns  (30.5% logic, 69.5% route), 8 logic levels.

 Constraint Details:

     11.651ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.088ns

 Physical Path Details:

      Data path fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C22B.CLK to      R9C22B.Q1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 (from dac_clk_p_c)
ROUTE       343     1.957      R9C22B.Q1 to      R3C30D.B0 fm_generator_wb_instance/carrier/qtr_inst/index_q_1
CTOF_DEL    ---     0.452      R3C30D.B0 to      R3C30D.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2664
ROUTE         5     0.964      R3C30D.F0 to      R5C28C.D1 fm_generator_wb_instance/carrier/qtr_inst/n29334
CTOF_DEL    ---     0.452      R5C28C.D1 to      R5C28C.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103
ROUTE         2     1.289      R5C28C.F1 to      R6C23D.D0 fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070
CTOF_DEL    ---     0.452      R6C23D.D0 to      R6C23D.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300
ROUTE         1     0.873      R6C23D.F0 to      R8C23B.A1 fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086
CTOF_DEL    ---     0.452      R8C23B.A1 to      R8C23B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375
ROUTE         1     1.660      R8C23B.F1 to      R4C30B.D1 fm_generator_wb_instance/carrier/qtr_inst/n25194
CTOOFX_DEL  ---     0.661      R4C30B.D1 to    R4C30B.OFX0 fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961
ROUTE         1     0.000    R4C30B.OFX0 to     R4C30A.FXA fm_generator_wb_instance/carrier/qtr_inst/n27980
FXTOOFX_DE  ---     0.223     R4C30A.FXA to    R4C30A.OFX1 fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964
ROUTE         1     1.355    R4C30A.OFX1 to      R7C32D.B0 fm_generator_wb_instance/carrier/qtr_inst/n27981
CTOF_DEL    ---     0.452      R7C32D.B0 to      R7C32D.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_843
ROUTE         1     0.000      R7C32D.F0 to     R7C32D.DI0 fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6 (to dac_clk_p_c)
                  --------
                   11.651   (30.5% logic, 69.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R9C22B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R7C32D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.334ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/carrier/qtr_inst/index_q_i0  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_i6  (to dac_clk_p_c +)

   Delay:              11.405ns  (31.2% logic, 68.8% route), 8 logic levels.

 Constraint Details:

     11.405ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.334ns

 Physical Path Details:

      Data path fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C22B.CLK to      R9C22B.Q0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 (from dac_clk_p_c)
ROUTE       331     1.711      R9C22B.Q0 to      R3C30D.C0 fm_generator_wb_instance/carrier/qtr_inst/index_q_0
CTOF_DEL    ---     0.452      R3C30D.C0 to      R3C30D.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2664
ROUTE         5     0.964      R3C30D.F0 to      R5C28C.D1 fm_generator_wb_instance/carrier/qtr_inst/n29334
CTOF_DEL    ---     0.452      R5C28C.D1 to      R5C28C.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103
ROUTE         2     1.289      R5C28C.F1 to      R6C23D.D0 fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070
CTOF_DEL    ---     0.452      R6C23D.D0 to      R6C23D.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300
ROUTE         1     0.873      R6C23D.F0 to      R8C23B.A1 fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086
CTOF_DEL    ---     0.452      R8C23B.A1 to      R8C23B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375
ROUTE         1     1.660      R8C23B.F1 to      R4C30B.D1 fm_generator_wb_instance/carrier/qtr_inst/n25194
CTOOFX_DEL  ---     0.661      R4C30B.D1 to    R4C30B.OFX0 fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961
ROUTE         1     0.000    R4C30B.OFX0 to     R4C30A.FXA fm_generator_wb_instance/carrier/qtr_inst/n27980
FXTOOFX_DE  ---     0.223     R4C30A.FXA to    R4C30A.OFX1 fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964
ROUTE         1     1.355    R4C30A.OFX1 to      R7C32D.B0 fm_generator_wb_instance/carrier/qtr_inst/n27981
CTOF_DEL    ---     0.452      R7C32D.B0 to      R7C32D.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_843
ROUTE         1     0.000      R7C32D.F0 to     R7C32D.DI0 fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6 (to dac_clk_p_c)
                  --------
                   11.405   (31.2% logic, 68.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R9C22B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R7C32D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_wb_addr_858__i26  (from dac_clk_p_c +)
   Destination:    EFB        Port           efb_inst_0/EFBInst_0(ASIC)  (to dac_clk_p_c +)

   Delay:               9.199ns  (24.1% logic, 75.9% route), 5 logic levels.

 Constraint Details:

      9.199ns physical path delay genbus/wbexec/SLICE_40 to efb_inst_0/EFBInst_0 meets
     13.889ns delay constraint less
     -0.153ns skew and
      2.473ns WBSTBI_SET requirement (totaling 11.569ns) by 2.370ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_40 to efb_inst_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C12C.CLK to     R15C12C.Q0 genbus/wbexec/SLICE_40 (from dac_clk_p_c)
ROUTE         3     1.300     R15C12C.Q0 to     R14C12B.A1 wb_addr_26
CTOF_DEL    ---     0.452     R14C12B.A1 to     R14C12B.F1 SLICE_1184
ROUTE         1     1.321     R14C12B.F1 to     R18C11C.D1 n22664
CTOF_DEL    ---     0.452     R18C11C.D1 to     R18C11C.F1 SLICE_1304
ROUTE         6     1.057     R18C11C.F1 to     R21C10D.D1 n38
CTOF_DEL    ---     0.452     R21C10D.D1 to     R21C10D.F1 SLICE_2180
ROUTE         2     0.392     R21C10D.F1 to     R21C10D.C0 wb_lo_sel_N_80
CTOF_DEL    ---     0.452     R21C10D.C0 to     R21C10D.F0 SLICE_2180
ROUTE         1     2.912     R21C10D.F0 to     EFB.WBSTBI wb_lo_data_7__N_34 (to dac_clk_p_c)
                  --------
                    9.199   (24.1% logic, 75.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to    R15C12C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to efb_inst_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.864     LPLL.CLKOP to     EFB.WBCLKI dac_clk_p_c
                  --------
                    1.864   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/carrier/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              11.362ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     11.362ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.377ns

 Physical Path Details:

      Data path fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C21B.CLK to      R9C21B.Q1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 (from dac_clk_p_c)
ROUTE       328     1.996      R9C21B.Q1 to      R8C10B.C1 fm_generator_wb_instance/carrier/qtr_inst/index_i_1
CTOF_DEL    ---     0.452      R8C10B.C1 to      R8C10B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2663
ROUTE         5     1.411      R8C10B.F1 to      R8C19B.C1 fm_generator_wb_instance/carrier/qtr_inst/n29185
CTOF_DEL    ---     0.452      R8C19B.C1 to      R8C19B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134
ROUTE         2     0.392      R8C19B.F1 to      R8C19B.C0 fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064
CTOF_DEL    ---     0.452      R8C19B.C0 to      R8C19B.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134
ROUTE         1     0.954      R8C19B.F0 to      R9C18B.C1 fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065
CTOF_DEL    ---     0.452      R9C18B.C1 to      R9C18B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374
ROUTE         1     1.396      R9C18B.F1 to      R3C18B.C1 fm_generator_wb_instance/carrier/qtr_inst/n25285
CTOOFX_DEL  ---     0.661      R3C18B.C1 to    R3C18B.OFX0 fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921
ROUTE         1     0.000    R3C18B.OFX0 to     R3C18A.FXA fm_generator_wb_instance/carrier/qtr_inst/n25306
FXTOOFX_DE  ---     0.223     R3C18A.FXA to    R3C18A.OFX1 fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922
ROUTE         1     1.660    R3C18A.OFX1 to      R8C14B.D0 fm_generator_wb_instance/carrier/qtr_inst/n25310
CTOF_DEL    ---     0.452      R8C14B.D0 to      R8C14B.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_829
ROUTE         1     0.000      R8C14B.F0 to     R8C14B.DI0 fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6 (to dac_clk_p_c)
                  --------
                   11.362   (31.3% logic, 68.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_788:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R9C21B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R8C14B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.500ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/carrier/qtr_inst/index_i_i0  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              11.239ns  (31.6% logic, 68.4% route), 8 logic levels.

 Constraint Details:

     11.239ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.500ns

 Physical Path Details:

      Data path fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C21B.CLK to      R9C21B.Q0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 (from dac_clk_p_c)
ROUTE       325     1.873      R9C21B.Q0 to      R8C10B.D1 fm_generator_wb_instance/carrier/qtr_inst/index_i_0
CTOF_DEL    ---     0.452      R8C10B.D1 to      R8C10B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2663
ROUTE         5     1.411      R8C10B.F1 to      R8C19B.C1 fm_generator_wb_instance/carrier/qtr_inst/n29185
CTOF_DEL    ---     0.452      R8C19B.C1 to      R8C19B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134
ROUTE         2     0.392      R8C19B.F1 to      R8C19B.C0 fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064
CTOF_DEL    ---     0.452      R8C19B.C0 to      R8C19B.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134
ROUTE         1     0.954      R8C19B.F0 to      R9C18B.C1 fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065
CTOF_DEL    ---     0.452      R9C18B.C1 to      R9C18B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374
ROUTE         1     1.396      R9C18B.F1 to      R3C18B.C1 fm_generator_wb_instance/carrier/qtr_inst/n25285
CTOOFX_DEL  ---     0.661      R3C18B.C1 to    R3C18B.OFX0 fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921
ROUTE         1     0.000    R3C18B.OFX0 to     R3C18A.FXA fm_generator_wb_instance/carrier/qtr_inst/n25306
FXTOOFX_DE  ---     0.223     R3C18A.FXA to    R3C18A.OFX1 fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922
ROUTE         1     1.660    R3C18A.OFX1 to      R8C14B.D0 fm_generator_wb_instance/carrier/qtr_inst/n25310
CTOF_DEL    ---     0.452      R8C14B.D0 to      R8C14B.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_829
ROUTE         1     0.000      R8C14B.F0 to     R8C14B.DI0 fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6 (to dac_clk_p_c)
                  --------
                   11.239   (31.6% logic, 68.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_788:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R9C21B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R8C14B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.613ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/carrier/qtr_inst/index_q_i0  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_i5  (to dac_clk_p_c +)

   Delay:              11.126ns  (27.7% logic, 72.3% route), 6 logic levels.

 Constraint Details:

     11.126ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.613ns

 Physical Path Details:

      Data path fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C22B.CLK to      R9C22B.Q0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 (from dac_clk_p_c)
ROUTE       331     2.308      R9C22B.Q0 to      R3C33C.D1 fm_generator_wb_instance/carrier/qtr_inst/index_q_0
CTOF_DEL    ---     0.452      R3C33C.D1 to      R3C33C.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2301
ROUTE        16     1.911      R3C33C.F1 to      R9C24B.D1 fm_generator_wb_instance/carrier/qtr_inst/n29465
CTOF_DEL    ---     0.452      R9C24B.D1 to      R9C24B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2531
ROUTE         2     1.611      R9C24B.F1 to      R6C27D.D1 fm_generator_wb_instance/carrier/qtr_inst/n29099
CTOOFX_DEL  ---     0.661      R6C27D.D1 to    R6C27D.OFX0 fm_generator_wb_instance/carrier/qtr_inst/i26307/SLICE_1933
ROUTE         1     1.324    R6C27D.OFX0 to      R5C30B.A0 fm_generator_wb_instance/carrier/qtr_inst/n28174
CTOF_DEL    ---     0.452      R5C30B.A0 to      R5C30B.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2988
ROUTE         1     0.885      R5C30B.F0 to      R5C30D.B1 fm_generator_wb_instance/carrier/qtr_inst/n24871
CTOOFX_DEL  ---     0.661      R5C30D.B1 to    R5C30D.OFX0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_842
ROUTE         1     0.000    R5C30D.OFX0 to     R5C30D.DI0 fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_5 (to dac_clk_p_c)
                  --------
                   11.126   (27.7% logic, 72.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R9C22B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R5C30D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_wb_addr_858__i20  (from dac_clk_p_c +)
   Destination:    EFB        Port           efb_inst_0/EFBInst_0(ASIC)  (to dac_clk_p_c +)

   Delay:               8.919ns  (24.9% logic, 75.1% route), 5 logic levels.

 Constraint Details:

      8.919ns physical path delay genbus/wbexec/SLICE_43 to efb_inst_0/EFBInst_0 meets
     13.889ns delay constraint less
     -0.153ns skew and
      2.473ns WBSTBI_SET requirement (totaling 11.569ns) by 2.650ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_43 to efb_inst_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11D.CLK to     R15C11D.Q0 genbus/wbexec/SLICE_43 (from dac_clk_p_c)
ROUTE         3     1.020     R15C11D.Q0 to     R14C12B.D1 wb_addr_20
CTOF_DEL    ---     0.452     R14C12B.D1 to     R14C12B.F1 SLICE_1184
ROUTE         1     1.321     R14C12B.F1 to     R18C11C.D1 n22664
CTOF_DEL    ---     0.452     R18C11C.D1 to     R18C11C.F1 SLICE_1304
ROUTE         6     1.057     R18C11C.F1 to     R21C10D.D1 n38
CTOF_DEL    ---     0.452     R21C10D.D1 to     R21C10D.F1 SLICE_2180
ROUTE         2     0.392     R21C10D.F1 to     R21C10D.C0 wb_lo_sel_N_80
CTOF_DEL    ---     0.452     R21C10D.C0 to     R21C10D.F0 SLICE_2180
ROUTE         1     2.912     R21C10D.F0 to     EFB.WBSTBI wb_lo_data_7__N_34 (to dac_clk_p_c)
                  --------
                    8.919   (24.9% logic, 75.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to    R15C11D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to efb_inst_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.864     LPLL.CLKOP to     EFB.WBCLKI dac_clk_p_c
                  --------
                    1.864   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.681ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/carrier/qtr_inst/index_i_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_i6  (to dac_clk_p_c +)

   Delay:              11.058ns  (32.1% logic, 67.9% route), 8 logic levels.

 Constraint Details:

     11.058ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.681ns

 Physical Path Details:

      Data path fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C21B.CLK to      R9C21B.Q1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 (from dac_clk_p_c)
ROUTE       328     1.801      R9C21B.Q1 to      R3C20A.D0 fm_generator_wb_instance/carrier/qtr_inst/index_i_1
CTOF_DEL    ---     0.452      R3C20A.D0 to      R3C20A.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2600
ROUTE         4     1.302      R3C20A.F0 to      R8C19B.D1 fm_generator_wb_instance/carrier/qtr_inst/n29440
CTOF_DEL    ---     0.452      R8C19B.D1 to      R8C19B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134
ROUTE         2     0.392      R8C19B.F1 to      R8C19B.C0 fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064
CTOF_DEL    ---     0.452      R8C19B.C0 to      R8C19B.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134
ROUTE         1     0.954      R8C19B.F0 to      R9C18B.C1 fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065
CTOF_DEL    ---     0.452      R9C18B.C1 to      R9C18B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374
ROUTE         1     1.396      R9C18B.F1 to      R3C18B.C1 fm_generator_wb_instance/carrier/qtr_inst/n25285
CTOOFX_DEL  ---     0.661      R3C18B.C1 to    R3C18B.OFX0 fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921
ROUTE         1     0.000    R3C18B.OFX0 to     R3C18A.FXA fm_generator_wb_instance/carrier/qtr_inst/n25306
FXTOOFX_DE  ---     0.223     R3C18A.FXA to    R3C18A.OFX1 fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922
ROUTE         1     1.660    R3C18A.OFX1 to      R8C14B.D0 fm_generator_wb_instance/carrier/qtr_inst/n25310
CTOF_DEL    ---     0.452      R8C14B.D0 to      R8C14B.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_829
ROUTE         1     0.000      R8C14B.F0 to     R8C14B.DI0 fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6 (to dac_clk_p_c)
                  --------
                   11.058   (32.1% logic, 67.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_788:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R9C21B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R8C14B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.721ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/carrier/qtr_inst/index_q_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_i5  (to dac_clk_p_c +)

   Delay:              11.018ns  (28.0% logic, 72.0% route), 6 logic levels.

 Constraint Details:

     11.018ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.721ns

 Physical Path Details:

      Data path fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C22B.CLK to      R9C22B.Q1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 (from dac_clk_p_c)
ROUTE       343     2.200      R9C22B.Q1 to      R3C33C.C1 fm_generator_wb_instance/carrier/qtr_inst/index_q_1
CTOF_DEL    ---     0.452      R3C33C.C1 to      R3C33C.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2301
ROUTE        16     1.911      R3C33C.F1 to      R9C24B.D1 fm_generator_wb_instance/carrier/qtr_inst/n29465
CTOF_DEL    ---     0.452      R9C24B.D1 to      R9C24B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2531
ROUTE         2     1.611      R9C24B.F1 to      R6C27D.D1 fm_generator_wb_instance/carrier/qtr_inst/n29099
CTOOFX_DEL  ---     0.661      R6C27D.D1 to    R6C27D.OFX0 fm_generator_wb_instance/carrier/qtr_inst/i26307/SLICE_1933
ROUTE         1     1.324    R6C27D.OFX0 to      R5C30B.A0 fm_generator_wb_instance/carrier/qtr_inst/n28174
CTOF_DEL    ---     0.452      R5C30B.A0 to      R5C30B.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2988
ROUTE         1     0.885      R5C30B.F0 to      R5C30D.B1 fm_generator_wb_instance/carrier/qtr_inst/n24871
CTOOFX_DEL  ---     0.661      R5C30D.B1 to    R5C30D.OFX0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_842
ROUTE         1     0.000    R5C30D.OFX0 to     R5C30D.DI0 fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_5 (to dac_clk_p_c)
                  --------
                   11.018   (28.0% logic, 72.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R9C22B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R5C30D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.726ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/carrier/qtr_inst/index_q_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_i6  (to dac_clk_p_c +)

   Delay:              11.013ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

     11.013ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.726ns

 Physical Path Details:

      Data path fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C22B.CLK to      R9C22B.Q1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 (from dac_clk_p_c)
ROUTE       343     1.884      R9C22B.Q1 to      R5C28C.A0 fm_generator_wb_instance/carrier/qtr_inst/index_q_1
CTOF_DEL    ---     0.452      R5C28C.A0 to      R5C28C.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103
ROUTE         4     0.399      R5C28C.F0 to      R5C28C.C1 fm_generator_wb_instance/carrier/qtr_inst/n29392
CTOF_DEL    ---     0.452      R5C28C.C1 to      R5C28C.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103
ROUTE         2     1.289      R5C28C.F1 to      R6C23D.D0 fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070
CTOF_DEL    ---     0.452      R6C23D.D0 to      R6C23D.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300
ROUTE         1     0.873      R6C23D.F0 to      R8C23B.A1 fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086
CTOF_DEL    ---     0.452      R8C23B.A1 to      R8C23B.F1 fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375
ROUTE         1     1.660      R8C23B.F1 to      R4C30B.D1 fm_generator_wb_instance/carrier/qtr_inst/n25194
CTOOFX_DEL  ---     0.661      R4C30B.D1 to    R4C30B.OFX0 fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961
ROUTE         1     0.000    R4C30B.OFX0 to     R4C30A.FXA fm_generator_wb_instance/carrier/qtr_inst/n27980
FXTOOFX_DE  ---     0.223     R4C30A.FXA to    R4C30A.OFX1 fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964
ROUTE         1     1.355    R4C30A.OFX1 to      R7C32D.B0 fm_generator_wb_instance/carrier/qtr_inst/n27981
CTOF_DEL    ---     0.452      R7C32D.B0 to      R7C32D.F0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_843
ROUTE         1     0.000      R7C32D.F0 to     R7C32D.DI0 fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6 (to dac_clk_p_c)
                  --------
                   11.013   (32.3% logic, 67.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R9C22B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R7C32D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Report:   84.739MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "lo_q" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "lo_gen/lo_i" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: CLOCK_TO_OUT GROUP "dac_bus" 2.500000 ns MIN -0.300000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; Setup Analysis.
            20 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_b_registered_i2  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[1]

   Data Path Delay:     4.822ns  (66.5% logic, 33.5% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236 and
      4.822ns delay fm_generator_wb_instance/SLICE_1236 to o_dac_b[1] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.300ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[1] by 2.200ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R8C40A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1236 to o_dac_b[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C40A.CLK to      R8C40A.Q1 fm_generator_wb_instance/SLICE_1236 (from dac_clk_p_c)
ROUTE         1     1.616      R8C40A.Q1 to      D14.PADDO o_dac_b_c_1
DOPAD_DEL   ---     2.797      D14.PADDO to        D14.PAD o_dac_b[1]
                  --------
                    4.822   (66.5% logic, 33.5% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_b_registered_i7  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[6]

   Data Path Delay:     4.739ns  (67.7% logic, 32.3% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1239 and
      4.739ns delay fm_generator_wb_instance/SLICE_1239 to o_dac_b[6] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.217ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[6] by 2.283ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R8C40B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1239 to o_dac_b[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C40B.CLK to      R8C40B.Q0 fm_generator_wb_instance/SLICE_1239 (from dac_clk_p_c)
ROUTE         1     1.533      R8C40B.Q0 to      E15.PADDO o_dac_b_c_6
DOPAD_DEL   ---     2.797      E15.PADDO to        E15.PAD o_dac_b[6]
                  --------
                    4.739   (67.7% logic, 32.3% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_b_registered_i9  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[8]

   Data Path Delay:     4.647ns  (69.0% logic, 31.0% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1240 and
      4.647ns delay fm_generator_wb_instance/SLICE_1240 to o_dac_b[8] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.125ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[8] by 2.375ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R7C40A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1240 to o_dac_b[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C40A.CLK to      R7C40A.Q0 fm_generator_wb_instance/SLICE_1240 (from dac_clk_p_c)
ROUTE         1     1.441      R7C40A.Q0 to      F15.PADDO o_dac_b_c_8
DOPAD_DEL   ---     2.797      F15.PADDO to        F15.PAD o_dac_b[8]
                  --------
                    4.647   (69.0% logic, 31.0% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_b_registered_i4  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[3]

   Data Path Delay:     4.647ns  (69.0% logic, 31.0% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1237 and
      4.647ns delay fm_generator_wb_instance/SLICE_1237 to o_dac_b[3] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.125ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[3] by 2.375ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R5C40B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1237 to o_dac_b[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R5C40B.CLK to      R5C40B.Q1 fm_generator_wb_instance/SLICE_1237 (from dac_clk_p_c)
ROUTE         1     1.441      R5C40B.Q1 to      D16.PADDO o_dac_b_c_3
DOPAD_DEL   ---     2.797      D16.PADDO to        D16.PAD o_dac_b[3]
                  --------
                    4.647   (69.0% logic, 31.0% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_a_registered_i10  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[9]

   Data Path Delay:     4.610ns  (69.5% logic, 30.5% route), 2 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1235 and
      4.610ns delay fm_generator_wb_instance/SLICE_1235 to o_dac_a[9] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.052ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_a[9] by 2.448ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.675     LPLL.CLKOP to    R21C40A.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1235 to o_dac_a[9]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C40A.CLK to     R21C40A.Q0 fm_generator_wb_instance/SLICE_1235 (from dac_clk_p_c)
ROUTE         1     1.404     R21C40A.Q0 to      N14.PADDO o_dac_a_c_9
DOPAD_DEL   ---     2.797      N14.PADDO to        N14.PAD o_dac_a[9]
                  --------
                    4.610   (69.5% logic, 30.5% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.610ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_a_registered_i1  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[0]

   Data Path Delay:     4.412ns  (72.7% logic, 27.3% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1230 and
      4.412ns delay fm_generator_wb_instance/SLICE_1230 to o_dac_a[0] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.110ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_a[0] by 2.610ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to    R14C40D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1230 to o_dac_a[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C40D.CLK to     R14C40D.Q0 fm_generator_wb_instance/SLICE_1230 (from dac_clk_p_c)
ROUTE         1     1.206     R14C40D.Q0 to      H15.PADDO o_dac_a_c_0
DOPAD_DEL   ---     2.797      H15.PADDO to        H15.PAD o_dac_a[0]
                  --------
                    4.412   (72.7% logic, 27.3% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.622ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_b_registered_i5  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[4]

   Data Path Delay:     4.400ns  (72.9% logic, 27.1% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1238 and
      4.400ns delay fm_generator_wb_instance/SLICE_1238 to o_dac_b[4] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.122ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[4] by 2.622ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to     R5C40C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1238 to o_dac_b[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R5C40C.CLK to      R5C40C.Q0 fm_generator_wb_instance/SLICE_1238 (from dac_clk_p_c)
ROUTE         1     1.194      R5C40C.Q0 to      E14.PADDO o_dac_b_c_4
DOPAD_DEL   ---     2.797      E14.PADDO to        E14.PAD o_dac_b[4]
                  --------
                    4.400   (72.9% logic, 27.1% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.638ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_a_registered_i7  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[6]

   Data Path Delay:     4.420ns  (72.5% logic, 27.5% route), 2 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1233 and
      4.420ns delay fm_generator_wb_instance/SLICE_1233 to o_dac_a[6] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.138ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_a[6] by 2.638ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.675     LPLL.CLKOP to    R24C40D.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1233 to o_dac_a[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 fm_generator_wb_instance/SLICE_1233 (from dac_clk_p_c)
ROUTE         1     1.214     R24C40D.Q0 to      M16.PADDO o_dac_a_c_6
DOPAD_DEL   ---     2.797      M16.PADDO to        M16.PAD o_dac_a[6]
                  --------
                    4.420   (72.5% logic, 27.5% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.725ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_a_registered_i4  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[3]

   Data Path Delay:     4.297ns  (74.6% logic, 25.4% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1231 and
      4.297ns delay fm_generator_wb_instance/SLICE_1231 to o_dac_a[3] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.225ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_a[3] by 2.725ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to    R16C40D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1231 to o_dac_a[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C40D.CLK to     R16C40D.Q1 fm_generator_wb_instance/SLICE_1231 (from dac_clk_p_c)
ROUTE         1     1.091     R16C40D.Q1 to      K16.PADDO o_dac_a_c_3
DOPAD_DEL   ---     2.797      K16.PADDO to        K16.PAD o_dac_a[3]
                  --------
                    4.297   (74.6% logic, 25.4% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.725ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_a_registered_i5  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[4]

   Data Path Delay:     4.297ns  (74.6% logic, 25.4% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1232 and
      4.297ns delay fm_generator_wb_instance/SLICE_1232 to o_dac_a[4] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.225ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_a[4] by 2.725ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711     LPLL.CLKOP to    R17C40D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1232 to o_dac_a[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C40D.CLK to     R17C40D.Q0 fm_generator_wb_instance/SLICE_1232 (from dac_clk_p_c)
ROUTE         1     1.091     R17C40D.Q0 to      K14.PADDO o_dac_a_c_4
DOPAD_DEL   ---     2.797      K14.PADDO to        K14.PAD o_dac_a[4]
                  --------
                    4.297   (74.6% logic, 25.4% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.

Report:    0.300ns is the minimum offset for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |   72.000 MHz|   84.739 MHz|   8  
                                        |             |             |
FREQUENCY NET "lo_q" 48.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "lo_gen/lo_i" 48.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT GROUP "dac_bus" 2.500000   |             |             |
ns MIN -0.300000 ns CLKNET              |             |             |
"dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; |             |             |
Setup Analysis.                         |     2.500 ns|     0.300 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: lo_gen/lo_i   Source: lo_gen/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: i_ref_clk_c   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: dac_clk_p_c   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 1266
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 63429 paths, 7 nets, and 21566 connections (95.95% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sun Apr 11 02:50:44 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o iq_modulator_impl1.twr -gui -msgset D:/Documents/Git_Local/fm_modulator/lattice/promote.xml iq_modulator_impl1.ncd iq_modulator_impl1.prf 
Design file:     iq_modulator_impl1.ncd
Preference file: iq_modulator_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "dac_clk_p_c" 72.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "lo_q" 48.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "i_ref_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "lo_gen/lo_i" 48.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>CLOCK_TO_OUT GROUP "dac_bus" 2.500000 ns MIN -0.300000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" (0 errors)</A></LI>            20 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/unpackx/o_dw_bits_i2  (from dac_clk_p_c +)
   Destination:    SP8KC      Port           genbus/genhex/mux_60(ASIC)  (to dac_clk_p_c +)

   Delay:               0.324ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:

      0.324ns physical path delay genbus/unpackx/SLICE_1107 to genbus/genhex/mux_60 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.124ns) by 0.200ns

 Physical Path Details:

      Data path genbus/unpackx/SLICE_1107 to genbus/genhex/mux_60:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15A.CLK to     R21C15A.Q0 genbus/unpackx/SLICE_1107 (from dac_clk_p_c)
ROUTE         1     0.191     R21C15A.Q0 to EBR_R20C13.AD5 genbus/hb_bits_2 (to dac_clk_p_c)
                  --------
                    0.324   (41.0% logic, 59.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/unpackx/SLICE_1107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680     LPLL.CLKOP to    R21C15A.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/genhex/mux_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.752     LPLL.CLKOP to EBR_R20C13.CLK dac_clk_p_c
                  --------
                    0.752   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.300ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/startup_timer_FSM_i0_i14  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/startup_timer_FSM_i0_i15  (to dac_clk_p_c +)

   Delay:               0.276ns  (48.2% logic, 51.8% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay fm_generator_wb_instance/SLICE_871 to fm_generator_wb_instance/SLICE_870 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.300ns

 Physical Path Details:

      Data path fm_generator_wb_instance/SLICE_871 to fm_generator_wb_instance/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22B.CLK to     R11C22B.Q0 fm_generator_wb_instance/SLICE_871 (from dac_clk_p_c)
ROUTE         1     0.143     R11C22B.Q0 to     R11C22C.CE fm_generator_wb_instance/dac_clk_p_c_enable_603 (to dac_clk_p_c)
                  --------
                    0.276   (48.2% logic, 51.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_871:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R11C22B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R11C22C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_rsp_word_i20  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addints/o_int_word_i20  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/wbexec/SLICE_1180 to genbus/addints/SLICE_1140 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_1180 to genbus/addints/SLICE_1140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C13B.CLK to     R21C13B.Q0 genbus/wbexec/SLICE_1180 (from dac_clk_p_c)
ROUTE         1     0.152     R21C13B.Q0 to     R21C13C.M0 genbus/ow_word_20 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_1180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680     LPLL.CLKOP to    R21C13B.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_1140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680     LPLL.CLKOP to    R21C13C.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i8  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i8  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_1134 to genbus/addidles/SLICE_1116 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_1134 to genbus/addidles/SLICE_1116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C12A.CLK to     R18C12A.Q0 genbus/addints/SLICE_1134 (from dac_clk_p_c)
ROUTE         1     0.152     R18C12A.Q0 to     R18C12C.M0 genbus/int_word_8 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_1134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R18C12A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_1116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R18C12C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i12  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i12  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_1136 to genbus/addidles/SLICE_1118 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_1136 to genbus/addidles/SLICE_1118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15B.CLK to     R17C15B.Q0 genbus/addints/SLICE_1136 (from dac_clk_p_c)
ROUTE         1     0.152     R17C15B.Q0 to     R17C15A.M0 genbus/int_word_12 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_1136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R17C15B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_1118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R17C15A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_rsp_word_i22  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addints/o_int_word_i22  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/wbexec/SLICE_1181 to genbus/addints/SLICE_1141 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_1181 to genbus/addints/SLICE_1141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13C.CLK to     R14C13C.Q0 genbus/wbexec/SLICE_1181 (from dac_clk_p_c)
ROUTE         1     0.152     R14C13C.Q0 to     R14C13D.M0 genbus/ow_word_22 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_1181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R14C13C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_1141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R14C13D.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/carrier/qtr_inst/o_val_pipeline_q_1__i23  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/carrier/qtr_inst/o_val_pipeline_q_1__i7  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_809 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_1047 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path fm_generator_wb_instance/carrier/qtr_inst/SLICE_809 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_1047:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C32A.CLK to      R9C32A.Q0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_809 (from dac_clk_p_c)
ROUTE         1     0.152      R9C32A.Q0 to      R9C32D.M0 fm_generator_wb_instance/carrier/qtr_inst/o_val_pipeline_q_0_6 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_809:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to     R9C32A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_1047:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to     R9C32D.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/carrier/qtr_inst/phase_negation_i_i0  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/carrier/qtr_inst/phase_negation_i_i1  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_820 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_820 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path fm_generator_wb_instance/carrier/qtr_inst/SLICE_820 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_820:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C12A.CLK to     R10C12A.Q0 fm_generator_wb_instance/carrier/qtr_inst/SLICE_820 (from dac_clk_p_c)
ROUTE         1     0.152     R10C12A.Q0 to     R10C12A.M1 fm_generator_wb_instance/carrier/qtr_inst/phase_negation_i_0 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_820:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R10C12A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_820:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R10C12A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/startup_timer_FSM_i0_i9  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/startup_timer_FSM_i0_i10  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay fm_generator_wb_instance/SLICE_1020 to fm_generator_wb_instance/SLICE_868 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path fm_generator_wb_instance/SLICE_1020 to fm_generator_wb_instance/SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C21A.CLK to     R10C21A.Q1 fm_generator_wb_instance/SLICE_1020 (from dac_clk_p_c)
ROUTE         1     0.152     R10C21A.Q1 to     R10C21C.M1 fm_generator_wb_instance/n701 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1020:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R10C21A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R10C21C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/modulation_amplitude_multiplier/u_sgn__i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        fm_generator_wb_instance/modulation_amplitude_multiplier/u_sgn__i2  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay fm_generator_wb_instance/modulation_amplitude_multiplier/SLICE_972 to fm_generator_wb_instance/modulation_amplitude_multiplier/SLICE_973 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path fm_generator_wb_instance/modulation_amplitude_multiplier/SLICE_972 to fm_generator_wb_instance/modulation_amplitude_multiplier/SLICE_973:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C21B.CLK to     R12C21B.Q1 fm_generator_wb_instance/modulation_amplitude_multiplier/SLICE_972 (from dac_clk_p_c)
ROUTE         1     0.152     R12C21B.Q1 to     R12C21D.M0 fm_generator_wb_instance/modulation_amplitude_multiplier/u_sgn_1 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/modulation_amplitude_multiplier/SLICE_972:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R12C21B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/modulation_amplitude_multiplier/SLICE_973:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R12C21D.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "lo_q" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "lo_gen/lo_i" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: CLOCK_TO_OUT GROUP "dac_bus" 2.500000 ns MIN -0.300000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ;
            20 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_b_registered_i6  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[5]

   Data Path Delay:     1.265ns  (85.8% logic, 14.2% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1238 and
      1.265ns delay fm_generator_wb_instance/SLICE_1238 to o_dac_b[5] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.164ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[5] by 0.135ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R5C40C.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1238 to o_dac_b[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C40C.CLK to      R5C40C.Q1 fm_generator_wb_instance/SLICE_1238 (from dac_clk_p_c)
ROUTE         1     0.179      R5C40C.Q1 to      E16.PADDO o_dac_b_c_5
DOPAD_DEL   ---     0.953      E16.PADDO to        E16.PAD o_dac_b[5]
                  --------
                    1.265   (85.8% logic, 14.2% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_b_registered_i10  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[9]

   Data Path Delay:     1.265ns  (85.8% logic, 14.2% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1241 and
      1.265ns delay fm_generator_wb_instance/SLICE_1241 to o_dac_b[9] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.164ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[9] by 0.135ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R9C40C.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1241 to o_dac_b[9]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C40C.CLK to      R9C40C.Q0 fm_generator_wb_instance/SLICE_1241 (from dac_clk_p_c)
ROUTE         1     0.179      R9C40C.Q0 to      G15.PADDO o_dac_b_c_9
DOPAD_DEL   ---     0.953      G15.PADDO to        G15.PAD o_dac_b[9]
                  --------
                    1.265   (85.8% logic, 14.2% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_a_registered_i8  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[7]

   Data Path Delay:     1.343ns  (80.9% logic, 19.1% route), 2 logic levels.

   Clock Path Delay:    0.587ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.587ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1233 and
      1.343ns delay fm_generator_wb_instance/SLICE_1233 to o_dac_a[7] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.104ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[7] by 0.195ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.587     LPLL.CLKOP to    R24C40D.CLK dac_clk_p_c
                  --------
                    0.587   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1233 to o_dac_a[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C40D.CLK to     R24C40D.Q1 fm_generator_wb_instance/SLICE_1233 (from dac_clk_p_c)
ROUTE         1     0.257     R24C40D.Q1 to      N16.PADDO o_dac_a_c_7
DOPAD_DEL   ---     0.953      N16.PADDO to        N16.PAD o_dac_a[7]
                  --------
                    1.343   (80.9% logic, 19.1% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_a_registered_i9  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[8]

   Data Path Delay:     1.343ns  (80.9% logic, 19.1% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1234 and
      1.343ns delay fm_generator_wb_instance/SLICE_1234 to o_dac_a[8] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.086ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[8] by 0.213ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to    R18C40D.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1234 to o_dac_a[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C40D.CLK to     R18C40D.Q0 fm_generator_wb_instance/SLICE_1234 (from dac_clk_p_c)
ROUTE         1     0.257     R18C40D.Q0 to      L14.PADDO o_dac_a_c_8
DOPAD_DEL   ---     0.953      L14.PADDO to        L14.PAD o_dac_a[8]
                  --------
                    1.343   (80.9% logic, 19.1% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_a_registered_i6  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[5]

   Data Path Delay:     1.343ns  (80.9% logic, 19.1% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1232 and
      1.343ns delay fm_generator_wb_instance/SLICE_1232 to o_dac_a[5] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.086ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[5] by 0.213ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to    R17C40D.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1232 to o_dac_a[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C40D.CLK to     R17C40D.Q1 fm_generator_wb_instance/SLICE_1232 (from dac_clk_p_c)
ROUTE         1     0.257     R17C40D.Q1 to      L16.PADDO o_dac_a_c_5
DOPAD_DEL   ---     0.953      L16.PADDO to        L16.PAD o_dac_a[5]
                  --------
                    1.343   (80.9% logic, 19.1% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_b_registered_i1  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[0]

   Data Path Delay:     1.348ns  (80.6% logic, 19.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236 and
      1.348ns delay fm_generator_wb_instance/SLICE_1236 to o_dac_b[0] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.081ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[0] by 0.218ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R8C40A.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1236 to o_dac_b[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C40A.CLK to      R8C40A.Q0 fm_generator_wb_instance/SLICE_1236 (from dac_clk_p_c)
ROUTE         1     0.262      R8C40A.Q0 to      G14.PADDO o_dac_b_c_0
DOPAD_DEL   ---     0.953      G14.PADDO to        G14.PAD o_dac_b[0]
                  --------
                    1.348   (80.6% logic, 19.4% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_b_registered_i8  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[7]

   Data Path Delay:     1.348ns  (80.6% logic, 19.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1239 and
      1.348ns delay fm_generator_wb_instance/SLICE_1239 to o_dac_b[7] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.081ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[7] by 0.218ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R8C40B.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1239 to o_dac_b[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C40B.CLK to      R8C40B.Q1 fm_generator_wb_instance/SLICE_1239 (from dac_clk_p_c)
ROUTE         1     0.262      R8C40B.Q1 to      F16.PADDO o_dac_b_c_7
DOPAD_DEL   ---     0.953      F16.PADDO to        F16.PAD o_dac_b[7]
                  --------
                    1.348   (80.6% logic, 19.4% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_b_registered_i3  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_b[2]

   Data Path Delay:     1.348ns  (80.6% logic, 19.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1237 and
      1.348ns delay fm_generator_wb_instance/SLICE_1237 to o_dac_b[2] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.081ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[2] by 0.218ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R5C40B.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1237 to o_dac_b[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C40B.CLK to      R5C40B.Q0 fm_generator_wb_instance/SLICE_1237 (from dac_clk_p_c)
ROUTE         1     0.262      R5C40B.Q0 to      F14.PADDO o_dac_b_c_2
DOPAD_DEL   ---     0.953      F14.PADDO to        F14.PAD o_dac_b[2]
                  --------
                    1.348   (80.6% logic, 19.4% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_a_registered_i2  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[1]

   Data Path Delay:     1.355ns  (80.1% logic, 19.9% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1230 and
      1.355ns delay fm_generator_wb_instance/SLICE_1230 to o_dac_a[1] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.074ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[1] by 0.225ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to    R14C40D.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1230 to o_dac_a[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C40D.CLK to     R14C40D.Q1 fm_generator_wb_instance/SLICE_1230 (from dac_clk_p_c)
ROUTE         1     0.269     R14C40D.Q1 to      J15.PADDO o_dac_a_c_1
DOPAD_DEL   ---     0.953      J15.PADDO to        J15.PAD o_dac_a[1]
                  --------
                    1.355   (80.1% logic, 19.9% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.


Passed:  The following path meets requirements by 0.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fm_generator_wb_instance/o_dac_a_registered_i3  (from dac_clk_p_c +)
   Destination:    Port       Pad            o_dac_a[2]

   Data Path Delay:     1.355ns  (80.1% logic, 19.9% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1231 and
      1.355ns delay fm_generator_wb_instance/SLICE_1231 to o_dac_a[2] less
      2.034ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.074ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[2] by 0.225ns

 Physical Path Details:

      Clock path sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to    R16C40D.CLK dac_clk_p_c
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path fm_generator_wb_instance/SLICE_1231 to o_dac_a[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C40D.CLK to     R16C40D.Q0 fm_generator_wb_instance/SLICE_1231 (from dac_clk_p_c)
ROUTE         1     0.269     R16C40D.Q0 to      K15.PADDO o_dac_a_c_2
DOPAD_DEL   ---     0.953      K15.PADDO to        K15.PAD o_dac_a[2]
                  --------
                    1.355   (80.1% logic, 19.9% route), 2 logic levels.

      Output clock path sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.081     LPLL.CLKOP to      D10.PADDO dac_clk_p_c
DOPAD_DEL   ---     0.953      D10.PADDO to        D10.PAD dac_clk_p
                  --------
                    2.034   (46.9% logic, 53.1% route), 1 logic levels.

Report:   -0.164ns is the maximum offset for this preference.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.200 ns|   1  
                                        |             |             |
FREQUENCY NET "lo_q" 48.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "lo_gen/lo_i" 48.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT GROUP "dac_bus" 2.500000   |             |             |
ns MIN -0.300000 ns CLKNET              |             |             |
"dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; |    -0.299 ns|    -0.164 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: lo_gen/lo_i   Source: lo_gen/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: i_ref_clk_c   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: dac_clk_p_c   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 1266
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 63429 paths, 7 nets, and 21566 connections (95.95% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
