

================================================================
== Vivado HLS Report for 'handle_read_requests'
================================================================
* Date:           Mon Mar  1 13:04:14 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.259|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     289|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     234|    -|
|Register         |        -|      -|     349|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     349|     523|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_11_fu_326_p2            |     +    |      0|  0|  55|          48|          11|
    |add_ln700_fu_362_p2               |     +    |      0|  0|  55|          48|          11|
    |add_ln701_6_fu_333_p2             |     +    |      0|  0|  39|          32|          12|
    |add_ln701_fu_369_p2               |     +    |      0|  0|  39|          32|          12|
    |tmp_psn_V_fu_444_p2               |     +    |      0|  0|  31|          24|           1|
    |ap_condition_100                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_159                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_163                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_190                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_192                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_205                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_239                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_87                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op9_read_state1      |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_98_p3            |    and   |      0|  0|   2|           1|           0|
    |icmp_ln895_3_fu_320_p2            |   icmp   |      0|  0|  20|          32|          11|
    |icmp_ln895_fu_350_p2              |   icmp   |      0|  0|  20|          32|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 289|         263|          84|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                          |   9|          2|    1|          2|
    |ap_phi_mux_request_dma_length_V_1_phi_fu_138_p4  |  15|          3|   32|         96|
    |ap_phi_mux_request_dma_length_V_2_phi_fu_168_p4  |   9|          2|   32|         64|
    |ap_phi_mux_request_dma_length_V_3_phi_fu_207_p6  |  15|          3|   32|         96|
    |ap_phi_mux_request_vaddr_V_flag_1_phi_fu_178_p6  |  21|          4|    1|          4|
    |ap_phi_mux_request_vaddr_V_flag_phi_fu_147_p4    |  15|          3|    1|          3|
    |ap_phi_mux_request_vaddr_V_new_1_phi_fu_158_p4   |   9|          2|   48|         96|
    |ap_phi_mux_request_vaddr_V_new_2_phi_fu_193_p6   |  15|          3|   48|        144|
    |ap_phi_mux_request_vaddr_V_new_s_phi_fu_129_p4   |  15|          3|   48|        144|
    |ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218      |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_tmp_length_V_reg_242        |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229       |  15|          3|    5|         15|
    |ap_phi_reg_pp0_iter1_tmp_op_code_reg_253         |  15|          3|    2|          6|
    |request_psn_V                                    |   9|          2|   24|         48|
    |rx_readEvenFifo_V_blk_n                          |   9|          2|    1|          2|
    |rx_readEvenFifo_V_din                            |  15|          3|  135|        405|
    |rx_readRequestFifo_V_blk_n                       |   9|          2|    1|          2|
    |rx_remoteMemCmd_V_blk_n                          |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 234|         48|  476|       1321|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_length_V_5_reg_218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_length_V_reg_242    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_op_code_4_reg_229   |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter1_tmp_op_code_reg_253     |   2|   0|    2|          0|
    |hrr_fsmState                                 |   1|   0|    1|          0|
    |hrr_fsmState_load_reg_477                    |   1|   0|    1|          0|
    |readAddr_V_reg_495                           |  48|   0|   48|          0|
    |readLength_V_2_reg_500                       |  32|   0|   32|          0|
    |request_dma_length_V                         |  32|   0|   32|          0|
    |request_psn_V                                |  24|   0|   24|          0|
    |request_qpn_V                                |  24|   0|   24|          0|
    |request_vaddr_V                              |  48|   0|   48|          0|
    |tmp_psn_V_6_reg_506                          |  24|   0|   24|          0|
    |tmp_qpn_V_18_reg_515                         |  16|   0|   16|          0|
    |tmp_qpn_V_19_reg_490                         |  24|   0|   24|          0|
    |tmp_reg_486                                  |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 349|   0|  349|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_done                       | out |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | handle_read_requests | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | handle_read_requests | return value |
|rx_readRequestFifo_V_dout     |  in |  129|   ap_fifo  | rx_readRequestFifo_V |    pointer   |
|rx_readRequestFifo_V_empty_n  |  in |    1|   ap_fifo  | rx_readRequestFifo_V |    pointer   |
|rx_readRequestFifo_V_read     | out |    1|   ap_fifo  | rx_readRequestFifo_V |    pointer   |
|rx_remoteMemCmd_V_din         | out |  113|   ap_fifo  |   rx_remoteMemCmd_V  |    pointer   |
|rx_remoteMemCmd_V_full_n      |  in |    1|   ap_fifo  |   rx_remoteMemCmd_V  |    pointer   |
|rx_remoteMemCmd_V_write       | out |    1|   ap_fifo  |   rx_remoteMemCmd_V  |    pointer   |
|rx_readEvenFifo_V_din         | out |  135|   ap_fifo  |   rx_readEvenFifo_V  |    pointer   |
|rx_readEvenFifo_V_full_n      |  in |    1|   ap_fifo  |   rx_readEvenFifo_V  |    pointer   |
|rx_readEvenFifo_V_write       | out |    1|   ap_fifo  |   rx_readEvenFifo_V  |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.25>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%hrr_fsmState_load = load i1* @hrr_fsmState, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1052]   --->   Operation 3 'load' 'hrr_fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%request_vaddr_V_load = load i48* @request_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1080]   --->   Operation 4 'load' 'request_vaddr_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%readLength_V = load i32* @request_dma_length_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1081]   --->   Operation 5 'load' 'readLength_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %hrr_fsmState_load, label %3, label %0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1052]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i129P(i129* @rx_readRequestFifo_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1055]   --->   Operation 7 'nbreadreq' 'tmp' <Predicate = (!hrr_fsmState_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.67ns)   --->   "br i1 %tmp, label %1, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1055]   --->   Operation 8 'br' <Predicate = (!hrr_fsmState_load)> <Delay = 0.67>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%tmp80 = call i129 @_ssdm_op_Read.ap_fifo.volatile.i129P(i129* @rx_readRequestFifo_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 9 'read' 'tmp80' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_qpn_V_19 = trunc i129 %tmp80 to i24" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 10 'trunc' 'tmp_qpn_V_19' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "store i24 %tmp_qpn_V_19, i24* @request_qpn_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 11 'store' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%readAddr_V = call i48 @_ssdm_op_PartSelect.i48.i129.i32.i32(i129 %tmp80, i32 24, i32 71) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 12 'partselect' 'readAddr_V' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%readLength_V_2 = call i32 @_ssdm_op_PartSelect.i32.i129.i32.i32(i129 %tmp80, i32 72, i32 103) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 13 'partselect' 'readLength_V_2' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_psn_V_6 = call i24 @_ssdm_op_PartSelect.i24.i129.i32.i32(i129 %tmp80, i32 104, i32 127) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 14 'partselect' 'tmp_psn_V_6' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.99ns)   --->   "%icmp_ln895_3 = icmp ugt i32 %readLength_V_2, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1062]   --->   Operation 15 'icmp' 'icmp_ln895_3' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br i1 %icmp_ln895_3, label %2, label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1062]   --->   Operation 16 'br' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.65>
ST_1 : Operation 17 [1/1] (1.09ns)   --->   "%add_ln700_11 = add i48 %readAddr_V, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1065]   --->   Operation 17 'add' 'add_ln700_11' <Predicate = (!hrr_fsmState_load & tmp & icmp_ln895_3)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.01ns)   --->   "%add_ln701_6 = add i32 %readLength_V_2, -1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1066]   --->   Operation 18 'add' 'add_ln701_6' <Predicate = (!hrr_fsmState_load & tmp & icmp_ln895_3)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "store i1 true, i1* @hrr_fsmState, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1068]   --->   Operation 19 'store' <Predicate = (!hrr_fsmState_load & tmp & icmp_ln895_3)> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "br label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1069]   --->   Operation 20 'br' <Predicate = (!hrr_fsmState_load & tmp & icmp_ln895_3)> <Delay = 0.65>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_s = phi i48 [ %add_ln700_11, %2 ], [ %readAddr_V, %1 ]"   --->   Operation 21 'phi' 'request_vaddr_V_new_s' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%request_dma_length_V_1 = phi i32 [ %add_ln701_6, %2 ], [ %readLength_V_2, %1 ]"   --->   Operation 22 'phi' 'request_dma_length_V_1' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_qpn_V_18 = trunc i129 %tmp80 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 23 'trunc' 'tmp_qpn_V_18' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1077]   --->   Operation 24 'br' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.67>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%icmp_ln895 = icmp ugt i32 %readLength_V, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1082]   --->   Operation 25 'icmp' 'icmp_ln895' <Predicate = (hrr_fsmState_load)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %4, label %5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1082]   --->   Operation 26 'br' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "store i1 false, i1* @hrr_fsmState, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1092]   --->   Operation 27 'store' <Predicate = (hrr_fsmState_load & !icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "br label %6"   --->   Operation 28 'br' <Predicate = (hrr_fsmState_load & !icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 29 [1/1] (1.09ns)   --->   "%add_ln700 = add i48 %request_vaddr_V_load, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085]   --->   Operation 29 'add' 'add_ln700' <Predicate = (hrr_fsmState_load & icmp_ln895)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.01ns)   --->   "%add_ln701 = add i32 %readLength_V, -1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1086]   --->   Operation 30 'add' 'add_ln701' <Predicate = (hrr_fsmState_load & icmp_ln895)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.65ns)   --->   "br label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1088]   --->   Operation 31 'br' <Predicate = (hrr_fsmState_load & icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%request_vaddr_V_flag = phi i1 [ true, %4 ], [ false, %5 ]"   --->   Operation 32 'phi' 'request_vaddr_V_flag' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_1 = phi i48 [ %add_ln700, %4 ], [ undef, %5 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085]   --->   Operation 33 'phi' 'request_vaddr_V_new_1' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%request_dma_length_V_2 = phi i32 [ %add_ln701, %4 ], [ undef, %5 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1086]   --->   Operation 34 'phi' 'request_dma_length_V_2' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1097]   --->   Operation 35 'br' <Predicate = (hrr_fsmState_load)> <Delay = 0.67>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%request_vaddr_V_flag_1 = phi i1 [ %request_vaddr_V_flag, %6 ], [ true, %._crit_edge4.i ], [ false, %0 ]"   --->   Operation 36 'phi' 'request_vaddr_V_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_2 = phi i48 [ %request_vaddr_V_new_1, %6 ], [ %request_vaddr_V_new_s, %._crit_edge4.i ], [ undef, %0 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1085]   --->   Operation 37 'phi' 'request_vaddr_V_new_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%request_dma_length_V_3 = phi i32 [ %request_dma_length_V_2, %6 ], [ %request_dma_length_V_1, %._crit_edge4.i ], [ undef, %0 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1086]   --->   Operation 38 'phi' 'request_dma_length_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %request_vaddr_V_flag_1, label %mergeST135.i, label %handle_read_requests.exit"   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "store i32 %request_dma_length_V_3, i32* @request_dma_length_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 40 'store' <Predicate = (request_vaddr_V_flag_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i48 %request_vaddr_V_new_2, i48* @request_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 41 'store' <Predicate = (request_vaddr_V_flag_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i135* @rx_readEvenFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i129* @rx_readRequestFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i113* @rx_remoteMemCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1041]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "store i24 %tmp_psn_V_6, i24* @request_psn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:127->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1057]   --->   Operation 46 'store' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.65>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_length_V_5 = phi i32 [ 1024, %2 ], [ %readLength_V_2, %1 ]"   --->   Operation 47 'phi' 'tmp_length_V_5' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_op_code_4 = phi i5 [ 13, %2 ], [ -16, %1 ]"   --->   Operation 48 'phi' 'tmp_op_code_4' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_addr_V = zext i48 %readAddr_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 49 'zext' 'tmp_addr_V' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_62_i = call i112 @_ssdm_op_BitConcatenate.i112.i32.i64.i16(i32 %readLength_V_2, i64 %tmp_addr_V, i16 %tmp_qpn_V_18) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 50 'bitconcatenate' 'tmp_62_i' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = call i113 @_ssdm_op_PartSet.i113.i113.i112.i32.i32(i113 undef, i112 %tmp_62_i, i32 0, i32 111) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 51 'partset' 'tmp_1' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i113P(i113* @rx_remoteMemCmd_V, i113 %tmp_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 52 'write' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = call i135 @_ssdm_op_BitConcatenate.i135.i2.i24.i32.i48.i24.i5(i2 1, i24 %tmp_psn_V_6, i32 %tmp_length_V_5, i48 0, i24 %tmp_qpn_V_19, i5 %tmp_op_code_4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1076]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i135P(i135* @rx_readEvenFifo_V, i135 %tmp_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1076]   --->   Operation 54 'write' <Predicate = (!hrr_fsmState_load & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_length_V = phi i32 [ 1024, %4 ], [ %readLength_V, %5 ]"   --->   Operation 55 'phi' 'tmp_length_V' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_op_code = phi i2 [ -2, %4 ], [ -1, %5 ]"   --->   Operation 56 'phi' 'tmp_op_code' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln738 = sext i2 %tmp_op_code to i4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095]   --->   Operation 57 'sext' 'sext_ln738' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln738 = zext i4 %sext_ln738 to i5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095]   --->   Operation 58 'zext' 'zext_ln738' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%t_V = load i24* @request_psn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095]   --->   Operation 59 'load' 't_V' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.93ns)   --->   "%tmp_psn_V = add i24 %t_V, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095]   --->   Operation 60 'add' 'tmp_psn_V' <Predicate = (hrr_fsmState_load)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.65ns)   --->   "store i24 %tmp_psn_V, i24* @request_psn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1095]   --->   Operation 61 'store' <Predicate = (hrr_fsmState_load)> <Delay = 0.65>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_qpn_V = load i24* @request_qpn_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1096]   --->   Operation 62 'load' 'tmp_qpn_V' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = call i135 @_ssdm_op_BitConcatenate.i135.i2.i24.i32.i48.i24.i5(i2 1, i24 %tmp_psn_V, i32 %tmp_length_V, i48 0, i24 %tmp_qpn_V, i5 %zext_ln738) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1096]   --->   Operation 63 'bitconcatenate' 'tmp_3' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i135P(i135* @rx_readEvenFifo_V, i135 %tmp_3) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1096]   --->   Operation 64 'write' <Predicate = (hrr_fsmState_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %handle_read_requests.exit"   --->   Operation 65 'br' <Predicate = (request_vaddr_V_flag_1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hrr_fsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ request_vaddr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ request_dma_length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_readRequestFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ request_qpn_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ request_psn_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_remoteMemCmd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_readEvenFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hrr_fsmState_load      (load          ) [ 011]
request_vaddr_V_load   (load          ) [ 000]
readLength_V           (load          ) [ 011]
br_ln1052              (br            ) [ 000]
tmp                    (nbreadreq     ) [ 011]
br_ln1055              (br            ) [ 000]
tmp80                  (read          ) [ 000]
tmp_qpn_V_19           (trunc         ) [ 011]
store_ln127            (store         ) [ 000]
readAddr_V             (partselect    ) [ 011]
readLength_V_2         (partselect    ) [ 011]
tmp_psn_V_6            (partselect    ) [ 011]
icmp_ln895_3           (icmp          ) [ 010]
br_ln1062              (br            ) [ 011]
add_ln700_11           (add           ) [ 000]
add_ln701_6            (add           ) [ 000]
store_ln1068           (store         ) [ 000]
br_ln1069              (br            ) [ 011]
request_vaddr_V_new_s  (phi           ) [ 000]
request_dma_length_V_1 (phi           ) [ 000]
tmp_qpn_V_18           (trunc         ) [ 011]
br_ln1077              (br            ) [ 000]
icmp_ln895             (icmp          ) [ 010]
br_ln1082              (br            ) [ 000]
store_ln1092           (store         ) [ 000]
br_ln0                 (br            ) [ 011]
add_ln700              (add           ) [ 000]
add_ln701              (add           ) [ 000]
br_ln1088              (br            ) [ 011]
request_vaddr_V_flag   (phi           ) [ 000]
request_vaddr_V_new_1  (phi           ) [ 000]
request_dma_length_V_2 (phi           ) [ 000]
br_ln1097              (br            ) [ 000]
request_vaddr_V_flag_1 (phi           ) [ 011]
request_vaddr_V_new_2  (phi           ) [ 000]
request_dma_length_V_3 (phi           ) [ 000]
br_ln0                 (br            ) [ 000]
store_ln127            (store         ) [ 000]
store_ln127            (store         ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specpipeline_ln1041    (specpipeline  ) [ 000]
store_ln127            (store         ) [ 000]
tmp_length_V_5         (phi           ) [ 011]
tmp_op_code_4          (phi           ) [ 011]
tmp_addr_V             (zext          ) [ 000]
tmp_62_i               (bitconcatenate) [ 000]
tmp_1                  (partset       ) [ 000]
write_ln1071           (write         ) [ 000]
tmp_2                  (bitconcatenate) [ 000]
write_ln1076           (write         ) [ 000]
tmp_length_V           (phi           ) [ 011]
tmp_op_code            (phi           ) [ 011]
sext_ln738             (sext          ) [ 000]
zext_ln738             (zext          ) [ 000]
t_V                    (load          ) [ 000]
tmp_psn_V              (add           ) [ 000]
store_ln1095           (store         ) [ 000]
tmp_qpn_V              (load          ) [ 000]
tmp_3                  (bitconcatenate) [ 000]
write_ln1096           (write         ) [ 000]
br_ln0                 (br            ) [ 000]
ret_ln0                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hrr_fsmState">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hrr_fsmState"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="request_vaddr_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="request_vaddr_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="request_dma_length_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="request_dma_length_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_readRequestFifo_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_readRequestFifo_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="request_qpn_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="request_qpn_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="request_psn_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="request_psn_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_remoteMemCmd_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_remoteMemCmd_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_readEvenFifo_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_readEvenFifo_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i129P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i129P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i32.i64.i16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i113.i113.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i113P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i2.i24.i32.i48.i24.i5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i135P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_nbreadreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="129" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp80_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="129" slack="0"/>
<pin id="108" dir="0" index="1" bw="129" slack="0"/>
<pin id="109" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp80/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln1071_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="113" slack="0"/>
<pin id="115" dir="0" index="2" bw="113" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1071/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="135" slack="0"/>
<pin id="122" dir="0" index="2" bw="135" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1076/2 write_ln1096/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="request_vaddr_V_new_s_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="128" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_vaddr_V_new_s (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="request_vaddr_V_new_s_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="48" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="48" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_vaddr_V_new_s/1 "/>
</bind>
</comp>

<comp id="135" class="1005" name="request_dma_length_V_1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_dma_length_V_1 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="request_dma_length_V_1_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_dma_length_V_1/1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="request_vaddr_V_flag_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_vaddr_V_flag (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="request_vaddr_V_flag_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_vaddr_V_flag/1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="request_vaddr_V_new_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_vaddr_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="request_vaddr_V_new_1_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="48" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_vaddr_V_new_1/1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="request_dma_length_V_2_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_dma_length_V_2 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="request_dma_length_V_2_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_dma_length_V_2/1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="request_vaddr_V_flag_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_vaddr_V_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="request_vaddr_V_flag_1_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="184" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_vaddr_V_flag_1/1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="request_vaddr_V_new_2_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="192" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_vaddr_V_new_2 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="request_vaddr_V_new_2_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="48" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="48" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="4" bw="1" slack="0"/>
<pin id="199" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="6" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_vaddr_V_new_2/1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="request_dma_length_V_3_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_dma_length_V_3 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="request_dma_length_V_3_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="4" bw="1" slack="0"/>
<pin id="213" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_dma_length_V_3/1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_length_V_5_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_length_V_5 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_length_V_5_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_length_V_5/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_op_code_4_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="1"/>
<pin id="231" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_op_code_4 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_op_code_4_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="5" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_op_code_4/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_length_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_length_V (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_length_V_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_length_V/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_op_code_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="1"/>
<pin id="255" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_op_code (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_op_code_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_op_code/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="hrr_fsmState_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hrr_fsmState_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="request_vaddr_V_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="48" slack="0"/>
<pin id="272" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="request_vaddr_V_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="readLength_V_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readLength_V/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_qpn_V_19_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="129" slack="0"/>
<pin id="280" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_qpn_V_19/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln127_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="0" index="1" bw="24" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="readAddr_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="48" slack="0"/>
<pin id="290" dir="0" index="1" bw="129" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="0" index="3" bw="8" slack="0"/>
<pin id="293" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="readAddr_V/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="readLength_V_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="129" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="0"/>
<pin id="303" dir="0" index="3" bw="8" slack="0"/>
<pin id="304" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="readLength_V_2/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_psn_V_6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="24" slack="0"/>
<pin id="312" dir="0" index="1" bw="129" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="0" index="3" bw="8" slack="0"/>
<pin id="315" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_psn_V_6/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln895_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_3/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln700_11_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="48" slack="0"/>
<pin id="328" dir="0" index="1" bw="12" slack="0"/>
<pin id="329" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_11/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln701_6_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="11" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701_6/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln1068_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1068/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_qpn_V_18_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="129" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_qpn_V_18/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln895_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln1092_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1092/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln700_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="48" slack="0"/>
<pin id="364" dir="0" index="1" bw="12" slack="0"/>
<pin id="365" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln701_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="11" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln127_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln127_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="48" slack="0"/>
<pin id="384" dir="0" index="1" bw="48" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln127_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="24" slack="1"/>
<pin id="390" dir="0" index="1" bw="24" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_addr_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="48" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_addr_V/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_62_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="112" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="0" index="2" bw="48" slack="0"/>
<pin id="400" dir="0" index="3" bw="16" slack="1"/>
<pin id="401" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62_i/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="113" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="112" slack="0"/>
<pin id="408" dir="0" index="3" bw="1" slack="0"/>
<pin id="409" dir="0" index="4" bw="8" slack="0"/>
<pin id="410" dir="1" index="5" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="135" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="24" slack="1"/>
<pin id="421" dir="0" index="3" bw="32" slack="0"/>
<pin id="422" dir="0" index="4" bw="1" slack="0"/>
<pin id="423" dir="0" index="5" bw="24" slack="1"/>
<pin id="424" dir="0" index="6" bw="5" slack="0"/>
<pin id="425" dir="1" index="7" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sext_ln738_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln738/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln738_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln738/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="t_V_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="24" slack="0"/>
<pin id="442" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_psn_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_psn_V/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln1095_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="24" slack="0"/>
<pin id="452" dir="0" index="1" bw="24" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1095/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_qpn_V_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="24" slack="0"/>
<pin id="458" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_qpn_V/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="135" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="24" slack="0"/>
<pin id="464" dir="0" index="3" bw="32" slack="0"/>
<pin id="465" dir="0" index="4" bw="1" slack="0"/>
<pin id="466" dir="0" index="5" bw="24" slack="0"/>
<pin id="467" dir="0" index="6" bw="4" slack="0"/>
<pin id="468" dir="1" index="7" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="477" class="1005" name="hrr_fsmState_load_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hrr_fsmState_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="readLength_V_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readLength_V "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_qpn_V_19_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="24" slack="1"/>
<pin id="492" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_qpn_V_19 "/>
</bind>
</comp>

<comp id="495" class="1005" name="readAddr_V_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="48" slack="1"/>
<pin id="497" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="readAddr_V "/>
</bind>
</comp>

<comp id="500" class="1005" name="readLength_V_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readLength_V_2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_psn_V_6_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="24" slack="1"/>
<pin id="508" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_psn_V_6 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_qpn_V_18_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="1"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_qpn_V_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="82" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="90" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="186"><net_src comp="147" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="189"><net_src comp="178" pin="6"/><net_sink comp="175" pin=0"/></net>

<net id="201"><net_src comp="158" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="129" pin="4"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="215"><net_src comp="168" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="138" pin="4"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="70" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="72" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="229" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="229" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="92" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="94" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="253" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="253" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="4" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="106" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="106" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="24" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="298"><net_src comp="288" pin="4"/><net_sink comp="129" pin=2"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="106" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="30" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="309"><net_src comp="299" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="106" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="299" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="288" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="337"><net_src comp="299" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="0" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="106" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="274" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="48" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="0" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="270" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="362" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="373"><net_src comp="274" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="380"><net_src comp="207" pin="6"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="4" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="193" pin="6"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="2" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="10" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="402"><net_src comp="74" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="78" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="396" pin="4"/><net_sink comp="404" pin=2"/></net>

<net id="414"><net_src comp="58" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="415"><net_src comp="80" pin="0"/><net_sink comp="404" pin=4"/></net>

<net id="416"><net_src comp="404" pin="5"/><net_sink comp="112" pin=2"/></net>

<net id="426"><net_src comp="84" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="86" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="222" pin="4"/><net_sink comp="417" pin=3"/></net>

<net id="429"><net_src comp="88" pin="0"/><net_sink comp="417" pin=4"/></net>

<net id="430"><net_src comp="234" pin="4"/><net_sink comp="417" pin=6"/></net>

<net id="431"><net_src comp="417" pin="7"/><net_sink comp="119" pin=2"/></net>

<net id="435"><net_src comp="258" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="10" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="96" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="10" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="8" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="469"><net_src comp="84" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="86" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="444" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="246" pin="4"/><net_sink comp="460" pin=3"/></net>

<net id="473"><net_src comp="88" pin="0"/><net_sink comp="460" pin=4"/></net>

<net id="474"><net_src comp="456" pin="1"/><net_sink comp="460" pin=5"/></net>

<net id="475"><net_src comp="436" pin="1"/><net_sink comp="460" pin=6"/></net>

<net id="476"><net_src comp="460" pin="7"/><net_sink comp="119" pin=2"/></net>

<net id="480"><net_src comp="266" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="274" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="489"><net_src comp="98" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="278" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="417" pin=5"/></net>

<net id="498"><net_src comp="288" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="503"><net_src comp="299" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="509"><net_src comp="310" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="518"><net_src comp="346" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="396" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hrr_fsmState | {1 }
	Port: request_vaddr_V | {1 }
	Port: request_dma_length_V | {1 }
	Port: rx_readRequestFifo_V | {}
	Port: request_qpn_V | {1 }
	Port: request_psn_V | {2 }
	Port: rx_remoteMemCmd_V | {2 }
	Port: rx_readEvenFifo_V | {2 }
 - Input state : 
	Port: handle_read_requests : hrr_fsmState | {1 }
	Port: handle_read_requests : request_vaddr_V | {1 }
	Port: handle_read_requests : request_dma_length_V | {1 }
	Port: handle_read_requests : rx_readRequestFifo_V | {1 }
	Port: handle_read_requests : request_qpn_V | {2 }
	Port: handle_read_requests : request_psn_V | {2 }
	Port: handle_read_requests : rx_remoteMemCmd_V | {}
	Port: handle_read_requests : rx_readEvenFifo_V | {}
  - Chain level:
	State 1
		br_ln1052 : 1
		store_ln127 : 1
		icmp_ln895_3 : 1
		br_ln1062 : 2
		add_ln700_11 : 1
		add_ln701_6 : 1
		request_vaddr_V_new_s : 3
		request_dma_length_V_1 : 3
		icmp_ln895 : 1
		br_ln1082 : 2
		add_ln700 : 1
		add_ln701 : 1
		request_vaddr_V_flag : 1
		request_vaddr_V_new_1 : 2
		request_dma_length_V_2 : 2
		request_vaddr_V_flag_1 : 2
		request_vaddr_V_new_2 : 4
		request_dma_length_V_3 : 4
		br_ln0 : 3
		store_ln127 : 5
		store_ln127 : 5
	State 2
		tmp_62_i : 1
		tmp_1 : 2
		write_ln1071 : 3
		tmp_2 : 1
		write_ln1076 : 2
		sext_ln738 : 1
		zext_ln738 : 2
		tmp_psn_V : 1
		store_ln1095 : 2
		tmp_3 : 3
		write_ln1096 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |    add_ln700_11_fu_326    |    0    |    55   |
|          |     add_ln701_6_fu_333    |    0    |    39   |
|    add   |      add_ln700_fu_362     |    0    |    55   |
|          |      add_ln701_fu_369     |    0    |    39   |
|          |      tmp_psn_V_fu_444     |    0    |    31   |
|----------|---------------------------|---------|---------|
|   icmp   |    icmp_ln895_3_fu_320    |    0    |    20   |
|          |     icmp_ln895_fu_350     |    0    |    20   |
|----------|---------------------------|---------|---------|
| nbreadreq|    tmp_nbreadreq_fu_98    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   read   |     tmp80_read_fu_106     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  | write_ln1071_write_fu_112 |    0    |    0    |
|          |      grp_write_fu_119     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |    tmp_qpn_V_19_fu_278    |    0    |    0    |
|          |    tmp_qpn_V_18_fu_346    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     readAddr_V_fu_288     |    0    |    0    |
|partselect|   readLength_V_2_fu_299   |    0    |    0    |
|          |     tmp_psn_V_6_fu_310    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     tmp_addr_V_fu_393     |    0    |    0    |
|          |     zext_ln738_fu_436     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      tmp_62_i_fu_396      |    0    |    0    |
|bitconcatenate|        tmp_2_fu_417       |    0    |    0    |
|          |        tmp_3_fu_460       |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |        tmp_1_fu_404       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln738_fu_432     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   259   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   hrr_fsmState_load_reg_477  |    1   |
|      readAddr_V_reg_495      |   48   |
|    readLength_V_2_reg_500    |   32   |
|     readLength_V_reg_481     |   32   |
|request_dma_length_V_1_reg_135|   32   |
|request_dma_length_V_2_reg_165|   32   |
|request_dma_length_V_3_reg_204|   32   |
|request_vaddr_V_flag_1_reg_175|    1   |
| request_vaddr_V_flag_reg_144 |    1   |
| request_vaddr_V_new_1_reg_155|   48   |
| request_vaddr_V_new_2_reg_190|   48   |
| request_vaddr_V_new_s_reg_126|   48   |
|    tmp_length_V_5_reg_218    |   32   |
|     tmp_length_V_reg_242     |   32   |
|     tmp_op_code_4_reg_229    |    5   |
|      tmp_op_code_reg_253     |    2   |
|      tmp_psn_V_6_reg_506     |   24   |
|     tmp_qpn_V_18_reg_515     |   16   |
|     tmp_qpn_V_19_reg_490     |   24   |
|          tmp_reg_486         |    1   |
+------------------------------+--------+
|             Total            |   491  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_119   |  p2  |   2  |  135 |   270  ||    9    |
| tmp_op_code_4_reg_229 |  p0  |   2  |   5  |   10   |
|  tmp_op_code_reg_253  |  p0  |   2  |   2  |    4   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   284  ||  1.968  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   259  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   491  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   491  |   268  |
+-----------+--------+--------+--------+
