   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"fsl_tsi_v4.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.CLOCK_EnableClock,"ax",%progbits
  16              		.align	1
  17              		.arch armv6s-m
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	CLOCK_EnableClock:
  24              	.LFB34:
  25              		.file 1 "../drivers/fsl_clock.h"
   1:../drivers/fsl_clock.h **** /*
   2:../drivers/fsl_clock.h ****  * Copyright (c) 2015, Freescale Semiconductor, Inc.
   3:../drivers/fsl_clock.h ****  * Copyright (c) 2016 - 2017 , NXP
   4:../drivers/fsl_clock.h ****  * All rights reserved.
   5:../drivers/fsl_clock.h ****  *
   6:../drivers/fsl_clock.h ****  * Redistribution and use in source and binary forms, with or without modification,
   7:../drivers/fsl_clock.h ****  * are permitted provided that the following conditions are met:
   8:../drivers/fsl_clock.h ****  *
   9:../drivers/fsl_clock.h ****  * o Redistributions of source code must retain the above copyright notice, this list
  10:../drivers/fsl_clock.h ****  *   of conditions and the following disclaimer.
  11:../drivers/fsl_clock.h ****  *
  12:../drivers/fsl_clock.h ****  * o Redistributions in binary form must reproduce the above copyright notice, this
  13:../drivers/fsl_clock.h ****  *   list of conditions and the following disclaimer in the documentation and/or
  14:../drivers/fsl_clock.h ****  *   other materials provided with the distribution.
  15:../drivers/fsl_clock.h ****  *
  16:../drivers/fsl_clock.h ****  * o Neither the name of copyright holder nor the names of its
  17:../drivers/fsl_clock.h ****  *   contributors may be used to endorse or promote products derived from this
  18:../drivers/fsl_clock.h ****  *   software without specific prior written permission.
  19:../drivers/fsl_clock.h ****  *
  20:../drivers/fsl_clock.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  21:../drivers/fsl_clock.h ****  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  22:../drivers/fsl_clock.h ****  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:../drivers/fsl_clock.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  24:../drivers/fsl_clock.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  25:../drivers/fsl_clock.h ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  26:../drivers/fsl_clock.h ****  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  27:../drivers/fsl_clock.h ****  * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  28:../drivers/fsl_clock.h ****  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  29:../drivers/fsl_clock.h ****  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:../drivers/fsl_clock.h ****  */
  31:../drivers/fsl_clock.h **** 
  32:../drivers/fsl_clock.h **** #ifndef _FSL_CLOCK_H_
  33:../drivers/fsl_clock.h **** #define _FSL_CLOCK_H_
  34:../drivers/fsl_clock.h **** 
  35:../drivers/fsl_clock.h **** #include "fsl_common.h"
  36:../drivers/fsl_clock.h **** 
  37:../drivers/fsl_clock.h **** /*! @addtogroup clock */
  38:../drivers/fsl_clock.h **** /*! @{ */
  39:../drivers/fsl_clock.h **** 
  40:../drivers/fsl_clock.h **** /*! @file */
  41:../drivers/fsl_clock.h **** 
  42:../drivers/fsl_clock.h **** /*******************************************************************************
  43:../drivers/fsl_clock.h ****  * Configurations
  44:../drivers/fsl_clock.h ****  ******************************************************************************/
  45:../drivers/fsl_clock.h **** 
  46:../drivers/fsl_clock.h **** /*! @brief Configures whether to check a parameter in a function.
  47:../drivers/fsl_clock.h ****  *
  48:../drivers/fsl_clock.h ****  * Some MCG settings must be changed with conditions, for example:
  49:../drivers/fsl_clock.h ****  *  1. MCGIRCLK settings, such as the source, divider, and the trim value should not change when
  50:../drivers/fsl_clock.h ****  *     MCGIRCLK is used as a system clock source.
  51:../drivers/fsl_clock.h ****  *  2. MCG_C7[OSCSEL] should not be changed  when the external reference clock is used
  52:../drivers/fsl_clock.h ****  *     as a system clock source. For example, in FBE/BLPE/PBE modes.
  53:../drivers/fsl_clock.h ****  *  3. The users should only switch between the supported clock modes.
  54:../drivers/fsl_clock.h ****  *
  55:../drivers/fsl_clock.h ****  * MCG functions check the parameter and MCG status before setting, if not allowed
  56:../drivers/fsl_clock.h ****  * to change, the functions return error. The parameter checking increases code size,
  57:../drivers/fsl_clock.h ****  * if code size is a critical requirement, change #MCG_CONFIG_CHECK_PARAM to 0 to
  58:../drivers/fsl_clock.h ****  * disable parameter checking.
  59:../drivers/fsl_clock.h ****  */
  60:../drivers/fsl_clock.h **** #ifndef MCG_CONFIG_CHECK_PARAM
  61:../drivers/fsl_clock.h **** #define MCG_CONFIG_CHECK_PARAM 0U
  62:../drivers/fsl_clock.h **** #endif
  63:../drivers/fsl_clock.h **** 
  64:../drivers/fsl_clock.h **** /*! @brief Configure whether driver controls clock
  65:../drivers/fsl_clock.h ****  *
  66:../drivers/fsl_clock.h ****  * When set to 0, peripheral drivers will enable clock in initialize function
  67:../drivers/fsl_clock.h ****  * and disable clock in de-initialize function. When set to 1, peripheral
  68:../drivers/fsl_clock.h ****  * driver will not control the clock, application could contol the clock out of
  69:../drivers/fsl_clock.h ****  * the driver.
  70:../drivers/fsl_clock.h ****  *
  71:../drivers/fsl_clock.h ****  * @note All drivers share this feature switcher. If it is set to 1, application
  72:../drivers/fsl_clock.h ****  * should handle clock enable and disable for all drivers.
  73:../drivers/fsl_clock.h ****  */
  74:../drivers/fsl_clock.h **** #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL))
  75:../drivers/fsl_clock.h **** #define FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL 0
  76:../drivers/fsl_clock.h **** #endif
  77:../drivers/fsl_clock.h **** 
  78:../drivers/fsl_clock.h **** /*******************************************************************************
  79:../drivers/fsl_clock.h ****  * Definitions
  80:../drivers/fsl_clock.h ****  ******************************************************************************/
  81:../drivers/fsl_clock.h **** 
  82:../drivers/fsl_clock.h **** /*! @name Driver version */
  83:../drivers/fsl_clock.h **** /*@{*/
  84:../drivers/fsl_clock.h **** /*! @brief CLOCK driver version 2.2.1. */
  85:../drivers/fsl_clock.h **** #define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 2, 1))
  86:../drivers/fsl_clock.h **** /*@}*/
  87:../drivers/fsl_clock.h **** 
  88:../drivers/fsl_clock.h **** /*! @brief External XTAL0 (OSC0) clock frequency.
  89:../drivers/fsl_clock.h ****  *
  90:../drivers/fsl_clock.h ****  * The XTAL0/EXTAL0 (OSC0) clock frequency in Hz. When the clock is set up, use the
  91:../drivers/fsl_clock.h ****  * function CLOCK_SetXtal0Freq to set the value in the clock driver. For example,
  92:../drivers/fsl_clock.h ****  * if XTAL0 is 8 MHz:
  93:../drivers/fsl_clock.h ****  * @code
  94:../drivers/fsl_clock.h ****  * CLOCK_InitOsc0(...); // Set up the OSC0
  95:../drivers/fsl_clock.h ****  * CLOCK_SetXtal0Freq(80000000); // Set the XTAL0 value to the clock driver.
  96:../drivers/fsl_clock.h ****  * @endcode
  97:../drivers/fsl_clock.h ****  *
  98:../drivers/fsl_clock.h ****  * This is important for the multicore platforms where only one core needs to set up the
  99:../drivers/fsl_clock.h ****  * OSC0 using the CLOCK_InitOsc0. All other cores need to call the CLOCK_SetXtal0Freq
 100:../drivers/fsl_clock.h ****  * to get a valid clock frequency.
 101:../drivers/fsl_clock.h ****  */
 102:../drivers/fsl_clock.h **** extern uint32_t g_xtal0Freq;
 103:../drivers/fsl_clock.h **** 
 104:../drivers/fsl_clock.h **** /*! @brief External XTAL32/EXTAL32/RTC_CLKIN clock frequency.
 105:../drivers/fsl_clock.h ****  *
 106:../drivers/fsl_clock.h ****  * The XTAL32/EXTAL32/RTC_CLKIN clock frequency in Hz. When the clock is set up, use the
 107:../drivers/fsl_clock.h ****  * function CLOCK_SetXtal32Freq to set the value in the clock driver.
 108:../drivers/fsl_clock.h ****  *
 109:../drivers/fsl_clock.h ****  * This is important for the multicore platforms where only one core needs to set up
 110:../drivers/fsl_clock.h ****  * the clock. All other cores need to call the CLOCK_SetXtal32Freq
 111:../drivers/fsl_clock.h ****  * to get a valid clock frequency.
 112:../drivers/fsl_clock.h ****  */
 113:../drivers/fsl_clock.h **** extern uint32_t g_xtal32Freq;
 114:../drivers/fsl_clock.h **** 
 115:../drivers/fsl_clock.h **** #if (defined(OSC) && !(defined(OSC0)))
 116:../drivers/fsl_clock.h **** #define OSC0 OSC
 117:../drivers/fsl_clock.h **** #endif
 118:../drivers/fsl_clock.h **** 
 119:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for DMAMUX. */
 120:../drivers/fsl_clock.h **** #define DMAMUX_CLOCKS  \
 121:../drivers/fsl_clock.h ****     {                  \
 122:../drivers/fsl_clock.h ****         kCLOCK_Dmamux0 \
 123:../drivers/fsl_clock.h ****     }
 124:../drivers/fsl_clock.h **** 
 125:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for RTC. */
 126:../drivers/fsl_clock.h **** #define RTC_CLOCKS  \
 127:../drivers/fsl_clock.h ****     {               \
 128:../drivers/fsl_clock.h ****         kCLOCK_Rtc0 \
 129:../drivers/fsl_clock.h ****     }
 130:../drivers/fsl_clock.h **** 
 131:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for SPI. */
 132:../drivers/fsl_clock.h **** #define SPI_CLOCKS               \
 133:../drivers/fsl_clock.h ****     {                            \
 134:../drivers/fsl_clock.h ****         kCLOCK_Spi0, kCLOCK_Spi1 \
 135:../drivers/fsl_clock.h ****     }
 136:../drivers/fsl_clock.h **** 
 137:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for PIT. */
 138:../drivers/fsl_clock.h **** #define PIT_CLOCKS  \
 139:../drivers/fsl_clock.h ****     {               \
 140:../drivers/fsl_clock.h ****         kCLOCK_Pit0 \
 141:../drivers/fsl_clock.h ****     }
 142:../drivers/fsl_clock.h **** 
 143:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for PORT. */
 144:../drivers/fsl_clock.h **** #define PORT_CLOCKS                                                          \
 145:../drivers/fsl_clock.h ****     {                                                                        \
 146:../drivers/fsl_clock.h ****         kCLOCK_PortA, kCLOCK_PortB, kCLOCK_PortC, kCLOCK_PortD, kCLOCK_PortE \
 147:../drivers/fsl_clock.h ****     }
 148:../drivers/fsl_clock.h **** 
 149:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for TSI. */
 150:../drivers/fsl_clock.h **** #define TSI_CLOCKS  \
 151:../drivers/fsl_clock.h ****     {               \
 152:../drivers/fsl_clock.h ****         kCLOCK_Tsi0 \
 153:../drivers/fsl_clock.h ****     }
 154:../drivers/fsl_clock.h **** 
 155:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for DAC. */
 156:../drivers/fsl_clock.h **** #define DAC_CLOCKS  \
 157:../drivers/fsl_clock.h ****     {               \
 158:../drivers/fsl_clock.h ****         kCLOCK_Dac0 \
 159:../drivers/fsl_clock.h ****     }
 160:../drivers/fsl_clock.h **** 
 161:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for LPTMR. */
 162:../drivers/fsl_clock.h **** #define LPTMR_CLOCKS  \
 163:../drivers/fsl_clock.h ****     {                 \
 164:../drivers/fsl_clock.h ****         kCLOCK_Lptmr0 \
 165:../drivers/fsl_clock.h ****     }
 166:../drivers/fsl_clock.h **** 
 167:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for ADC16. */
 168:../drivers/fsl_clock.h **** #define ADC16_CLOCKS \
 169:../drivers/fsl_clock.h ****     {                \
 170:../drivers/fsl_clock.h ****         kCLOCK_Adc0  \
 171:../drivers/fsl_clock.h ****     }
 172:../drivers/fsl_clock.h **** 
 173:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for DMA. */
 174:../drivers/fsl_clock.h **** #define DMA_CLOCKS  \
 175:../drivers/fsl_clock.h ****     {               \
 176:../drivers/fsl_clock.h ****         kCLOCK_Dma0 \
 177:../drivers/fsl_clock.h ****     }
 178:../drivers/fsl_clock.h **** 
 179:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for LPSCI/UART0. */
 180:../drivers/fsl_clock.h **** #define UART0_CLOCKS \
 181:../drivers/fsl_clock.h ****     {                \
 182:../drivers/fsl_clock.h ****         kCLOCK_Uart0 \
 183:../drivers/fsl_clock.h ****     }
 184:../drivers/fsl_clock.h **** 
 185:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for UART. */
 186:../drivers/fsl_clock.h **** #define UART_CLOCKS                                  \
 187:../drivers/fsl_clock.h ****     {                                                \
 188:../drivers/fsl_clock.h ****         kCLOCK_IpInvalid, kCLOCK_Uart1, kCLOCK_Uart2 \
 189:../drivers/fsl_clock.h ****     }
 190:../drivers/fsl_clock.h **** 
 191:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for TPM. */
 192:../drivers/fsl_clock.h **** #define TPM_CLOCKS                            \
 193:../drivers/fsl_clock.h ****     {                                         \
 194:../drivers/fsl_clock.h ****         kCLOCK_Tpm0, kCLOCK_Tpm1, kCLOCK_Tpm2 \
 195:../drivers/fsl_clock.h ****     }
 196:../drivers/fsl_clock.h **** 
 197:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for I2C. */
 198:../drivers/fsl_clock.h **** #define I2C_CLOCKS               \
 199:../drivers/fsl_clock.h ****     {                            \
 200:../drivers/fsl_clock.h ****         kCLOCK_I2c0, kCLOCK_I2c1 \
 201:../drivers/fsl_clock.h ****     }
 202:../drivers/fsl_clock.h **** 
 203:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for FTF. */
 204:../drivers/fsl_clock.h **** #define FTF_CLOCKS  \
 205:../drivers/fsl_clock.h ****     {               \
 206:../drivers/fsl_clock.h ****         kCLOCK_Ftf0 \
 207:../drivers/fsl_clock.h ****     }
 208:../drivers/fsl_clock.h **** 
 209:../drivers/fsl_clock.h **** /*! @brief Clock ip name array for CMP. */
 210:../drivers/fsl_clock.h **** #define CMP_CLOCKS  \
 211:../drivers/fsl_clock.h ****     {               \
 212:../drivers/fsl_clock.h ****         kCLOCK_Cmp0 \
 213:../drivers/fsl_clock.h ****     }
 214:../drivers/fsl_clock.h **** 
 215:../drivers/fsl_clock.h **** /*!
 216:../drivers/fsl_clock.h ****  * @brief LPO clock frequency.
 217:../drivers/fsl_clock.h ****  */
 218:../drivers/fsl_clock.h **** #define LPO_CLK_FREQ 1000U
 219:../drivers/fsl_clock.h **** 
 220:../drivers/fsl_clock.h **** /*! @brief Peripherals clock source definition. */
 221:../drivers/fsl_clock.h **** #define SYS_CLK kCLOCK_CoreSysClk
 222:../drivers/fsl_clock.h **** #define BUS_CLK kCLOCK_BusClk
 223:../drivers/fsl_clock.h **** 
 224:../drivers/fsl_clock.h **** #define I2C0_CLK_SRC BUS_CLK
 225:../drivers/fsl_clock.h **** #define I2C1_CLK_SRC BUS_CLK
 226:../drivers/fsl_clock.h **** #define SPI0_CLK_SRC BUS_CLK
 227:../drivers/fsl_clock.h **** #define SPI1_CLK_SRC SYS_CLK
 228:../drivers/fsl_clock.h **** #define UART1_CLK_SRC BUS_CLK
 229:../drivers/fsl_clock.h **** #define UART2_CLK_SRC BUS_CLK
 230:../drivers/fsl_clock.h **** 
 231:../drivers/fsl_clock.h **** /*! @brief Clock name used to get clock frequency. */
 232:../drivers/fsl_clock.h **** typedef enum _clock_name
 233:../drivers/fsl_clock.h **** {
 234:../drivers/fsl_clock.h **** 
 235:../drivers/fsl_clock.h ****     /* ----------------------------- System layer clock -------------------------------*/
 236:../drivers/fsl_clock.h ****     kCLOCK_CoreSysClk,   /*!< Core/system clock                                         */
 237:../drivers/fsl_clock.h ****     kCLOCK_PlatClk,      /*!< Platform clock                                            */
 238:../drivers/fsl_clock.h ****     kCLOCK_BusClk,       /*!< Bus clock                                                 */
 239:../drivers/fsl_clock.h ****     kCLOCK_FlexBusClk,   /*!< FlexBus clock                                             */
 240:../drivers/fsl_clock.h ****     kCLOCK_FlashClk,     /*!< Flash clock                                               */
 241:../drivers/fsl_clock.h ****     kCLOCK_PllFllSelClk, /*!< The clock after SIM[PLLFLLSEL].                           */
 242:../drivers/fsl_clock.h **** 
 243:../drivers/fsl_clock.h ****     /* ---------------------------------- OSC clock -----------------------------------*/
 244:../drivers/fsl_clock.h ****     kCLOCK_Er32kClk,  /*!< External reference 32K clock (ERCLK32K)                   */
 245:../drivers/fsl_clock.h ****     kCLOCK_Osc0ErClk, /*!< OSC0 external reference clock (OSC0ERCLK)                 */
 246:../drivers/fsl_clock.h **** 
 247:../drivers/fsl_clock.h ****     /* ----------------------------- MCG and MCG-Lite clock ---------------------------*/
 248:../drivers/fsl_clock.h ****     kCLOCK_McgFixedFreqClk,   /*!< MCG fixed frequency clock (MCGFFCLK)                      */
 249:../drivers/fsl_clock.h ****     kCLOCK_McgInternalRefClk, /*!< MCG internal reference clock (MCGIRCLK)                   */
 250:../drivers/fsl_clock.h ****     kCLOCK_McgFllClk,         /*!< MCGFLLCLK                                                 */
 251:../drivers/fsl_clock.h ****     kCLOCK_McgPll0Clk,        /*!< MCGPLL0CLK                                                */
 252:../drivers/fsl_clock.h ****     kCLOCK_McgExtPllClk,      /*!< EXT_PLLCLK                                                */
 253:../drivers/fsl_clock.h **** 
 254:../drivers/fsl_clock.h ****     /* --------------------------------- Other clock ----------------------------------*/
 255:../drivers/fsl_clock.h ****     kCLOCK_LpoClk, /*!< LPO clock                                                 */
 256:../drivers/fsl_clock.h **** 
 257:../drivers/fsl_clock.h **** } clock_name_t;
 258:../drivers/fsl_clock.h **** 
 259:../drivers/fsl_clock.h **** /*! @brief USB clock source definition. */
 260:../drivers/fsl_clock.h **** typedef enum _clock_usb_src
 261:../drivers/fsl_clock.h **** {
 262:../drivers/fsl_clock.h ****     kCLOCK_UsbSrcPll0 = SIM_SOPT2_USBSRC(1U) | SIM_SOPT2_PLLFLLSEL(1U), /*!< Use PLL0.      */
 263:../drivers/fsl_clock.h ****     kCLOCK_UsbSrcExt = SIM_SOPT2_USBSRC(0U)                             /*!< Use USB_CLKIN. */
 264:../drivers/fsl_clock.h **** } clock_usb_src_t;
 265:../drivers/fsl_clock.h **** 
 266:../drivers/fsl_clock.h **** /*------------------------------------------------------------------------------
 267:../drivers/fsl_clock.h **** 
 268:../drivers/fsl_clock.h ****  clock_gate_t definition:
 269:../drivers/fsl_clock.h **** 
 270:../drivers/fsl_clock.h ****  31                              16                              0
 271:../drivers/fsl_clock.h ****  -----------------------------------------------------------------
 272:../drivers/fsl_clock.h ****  | SIM_SCGC register offset       |   control bit offset in SCGC |
 273:../drivers/fsl_clock.h ****  -----------------------------------------------------------------
 274:../drivers/fsl_clock.h **** 
 275:../drivers/fsl_clock.h ****  For example, the SDHC clock gate is controlled by SIM_SCGC3[17], the
 276:../drivers/fsl_clock.h ****  SIM_SCGC3 offset in SIM is 0x1030, then kCLOCK_GateSdhc0 is defined as
 277:../drivers/fsl_clock.h **** 
 278:../drivers/fsl_clock.h ****               kCLOCK_GateSdhc0 = (0x1030 << 16) | 17;
 279:../drivers/fsl_clock.h **** 
 280:../drivers/fsl_clock.h **** ------------------------------------------------------------------------------*/
 281:../drivers/fsl_clock.h **** 
 282:../drivers/fsl_clock.h **** #define CLK_GATE_REG_OFFSET_SHIFT 16U
 283:../drivers/fsl_clock.h **** #define CLK_GATE_REG_OFFSET_MASK 0xFFFF0000U
 284:../drivers/fsl_clock.h **** #define CLK_GATE_BIT_SHIFT_SHIFT 0U
 285:../drivers/fsl_clock.h **** #define CLK_GATE_BIT_SHIFT_MASK 0x0000FFFFU
 286:../drivers/fsl_clock.h **** 
 287:../drivers/fsl_clock.h **** #define CLK_GATE_DEFINE(reg_offset, bit_shift)                                  \
 288:../drivers/fsl_clock.h ****     ((((reg_offset) << CLK_GATE_REG_OFFSET_SHIFT) & CLK_GATE_REG_OFFSET_MASK) | \
 289:../drivers/fsl_clock.h ****      (((bit_shift) << CLK_GATE_BIT_SHIFT_SHIFT) & CLK_GATE_BIT_SHIFT_MASK))
 290:../drivers/fsl_clock.h **** 
 291:../drivers/fsl_clock.h **** #define CLK_GATE_ABSTRACT_REG_OFFSET(x) (((x)&CLK_GATE_REG_OFFSET_MASK) >> CLK_GATE_REG_OFFSET_SHIF
 292:../drivers/fsl_clock.h **** #define CLK_GATE_ABSTRACT_BITS_SHIFT(x) (((x)&CLK_GATE_BIT_SHIFT_MASK) >> CLK_GATE_BIT_SHIFT_SHIFT)
 293:../drivers/fsl_clock.h **** 
 294:../drivers/fsl_clock.h **** /*! @brief Clock gate name used for CLOCK_EnableClock/CLOCK_DisableClock. */
 295:../drivers/fsl_clock.h **** typedef enum _clock_ip_name
 296:../drivers/fsl_clock.h **** {
 297:../drivers/fsl_clock.h ****     kCLOCK_IpInvalid = 0U,
 298:../drivers/fsl_clock.h ****     kCLOCK_I2c0 = CLK_GATE_DEFINE(0x1034U, 6U),
 299:../drivers/fsl_clock.h ****     kCLOCK_I2c1 = CLK_GATE_DEFINE(0x1034U, 7U),
 300:../drivers/fsl_clock.h ****     kCLOCK_Uart0 = CLK_GATE_DEFINE(0x1034U, 10U),
 301:../drivers/fsl_clock.h ****     kCLOCK_Uart1 = CLK_GATE_DEFINE(0x1034U, 11U),
 302:../drivers/fsl_clock.h ****     kCLOCK_Uart2 = CLK_GATE_DEFINE(0x1034U, 12U),
 303:../drivers/fsl_clock.h ****     kCLOCK_Usbfs0 = CLK_GATE_DEFINE(0x1034U, 18U),
 304:../drivers/fsl_clock.h ****     kCLOCK_Cmp0 = CLK_GATE_DEFINE(0x1034U, 19U),
 305:../drivers/fsl_clock.h ****     kCLOCK_Spi0 = CLK_GATE_DEFINE(0x1034U, 22U),
 306:../drivers/fsl_clock.h ****     kCLOCK_Spi1 = CLK_GATE_DEFINE(0x1034U, 23U),
 307:../drivers/fsl_clock.h **** 
 308:../drivers/fsl_clock.h ****     kCLOCK_Lptmr0 = CLK_GATE_DEFINE(0x1038U, 0U),
 309:../drivers/fsl_clock.h ****     kCLOCK_Tsi0 = CLK_GATE_DEFINE(0x1038U, 5U),
 310:../drivers/fsl_clock.h ****     kCLOCK_PortA = CLK_GATE_DEFINE(0x1038U, 9U),
 311:../drivers/fsl_clock.h ****     kCLOCK_PortB = CLK_GATE_DEFINE(0x1038U, 10U),
 312:../drivers/fsl_clock.h ****     kCLOCK_PortC = CLK_GATE_DEFINE(0x1038U, 11U),
 313:../drivers/fsl_clock.h ****     kCLOCK_PortD = CLK_GATE_DEFINE(0x1038U, 12U),
 314:../drivers/fsl_clock.h ****     kCLOCK_PortE = CLK_GATE_DEFINE(0x1038U, 13U),
 315:../drivers/fsl_clock.h **** 
 316:../drivers/fsl_clock.h ****     kCLOCK_Ftf0 = CLK_GATE_DEFINE(0x103CU, 0U),
 317:../drivers/fsl_clock.h ****     kCLOCK_Dmamux0 = CLK_GATE_DEFINE(0x103CU, 1U),
 318:../drivers/fsl_clock.h ****     kCLOCK_Pit0 = CLK_GATE_DEFINE(0x103CU, 23U),
 319:../drivers/fsl_clock.h ****     kCLOCK_Tpm0 = CLK_GATE_DEFINE(0x103CU, 24U),
 320:../drivers/fsl_clock.h ****     kCLOCK_Tpm1 = CLK_GATE_DEFINE(0x103CU, 25U),
 321:../drivers/fsl_clock.h ****     kCLOCK_Tpm2 = CLK_GATE_DEFINE(0x103CU, 26U),
 322:../drivers/fsl_clock.h ****     kCLOCK_Adc0 = CLK_GATE_DEFINE(0x103CU, 27U),
 323:../drivers/fsl_clock.h ****     kCLOCK_Rtc0 = CLK_GATE_DEFINE(0x103CU, 29U),
 324:../drivers/fsl_clock.h ****     kCLOCK_Dac0 = CLK_GATE_DEFINE(0x103CU, 31U),
 325:../drivers/fsl_clock.h **** 
 326:../drivers/fsl_clock.h ****     kCLOCK_Dma0 = CLK_GATE_DEFINE(0x1040U, 8U),
 327:../drivers/fsl_clock.h **** } clock_ip_name_t;
 328:../drivers/fsl_clock.h **** 
 329:../drivers/fsl_clock.h **** /*!@brief SIM configuration structure for clock setting. */
 330:../drivers/fsl_clock.h **** typedef struct _sim_clock_config
 331:../drivers/fsl_clock.h **** {
 332:../drivers/fsl_clock.h ****     uint8_t pllFllSel;
 333:../drivers/fsl_clock.h ****     uint8_t er32kSrc; /*!< ERCLK32K source selection.   */
 334:../drivers/fsl_clock.h ****     uint32_t clkdiv1; /*!< SIM_CLKDIV1.                 */
 335:../drivers/fsl_clock.h **** } sim_clock_config_t;
 336:../drivers/fsl_clock.h **** 
 337:../drivers/fsl_clock.h **** /*! @brief OSC work mode. */
 338:../drivers/fsl_clock.h **** typedef enum _osc_mode
 339:../drivers/fsl_clock.h **** {
 340:../drivers/fsl_clock.h ****     kOSC_ModeExt = 0U, /*!< Use an external clock.   */
 341:../drivers/fsl_clock.h **** #if (defined(MCG_C2_EREFS_MASK) && !(defined(MCG_C2_EREFS0_MASK)))
 342:../drivers/fsl_clock.h ****     kOSC_ModeOscLowPower = MCG_C2_EREFS_MASK, /*!< Oscillator low power. */
 343:../drivers/fsl_clock.h **** #else
 344:../drivers/fsl_clock.h ****     kOSC_ModeOscLowPower = MCG_C2_EREFS0_MASK, /*!< Oscillator low power. */
 345:../drivers/fsl_clock.h **** #endif
 346:../drivers/fsl_clock.h ****     kOSC_ModeOscHighGain = 0U
 347:../drivers/fsl_clock.h **** #if (defined(MCG_C2_EREFS_MASK) && !(defined(MCG_C2_EREFS0_MASK)))
 348:../drivers/fsl_clock.h ****                            |
 349:../drivers/fsl_clock.h ****                            MCG_C2_EREFS_MASK
 350:../drivers/fsl_clock.h **** #else
 351:../drivers/fsl_clock.h ****                            |
 352:../drivers/fsl_clock.h ****                            MCG_C2_EREFS0_MASK
 353:../drivers/fsl_clock.h **** #endif
 354:../drivers/fsl_clock.h **** #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
 355:../drivers/fsl_clock.h ****                            |
 356:../drivers/fsl_clock.h ****                            MCG_C2_HGO_MASK, /*!< Oscillator high gain. */
 357:../drivers/fsl_clock.h **** #else
 358:../drivers/fsl_clock.h ****                            |
 359:../drivers/fsl_clock.h ****                            MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
 360:../drivers/fsl_clock.h **** #endif
 361:../drivers/fsl_clock.h **** } osc_mode_t;
 362:../drivers/fsl_clock.h **** 
 363:../drivers/fsl_clock.h **** /*! @brief Oscillator capacitor load setting.*/
 364:../drivers/fsl_clock.h **** enum _osc_cap_load
 365:../drivers/fsl_clock.h **** {
 366:../drivers/fsl_clock.h ****     kOSC_Cap2P = OSC_CR_SC2P_MASK,  /*!< 2  pF capacitor load */
 367:../drivers/fsl_clock.h ****     kOSC_Cap4P = OSC_CR_SC4P_MASK,  /*!< 4  pF capacitor load */
 368:../drivers/fsl_clock.h ****     kOSC_Cap8P = OSC_CR_SC8P_MASK,  /*!< 8  pF capacitor load */
 369:../drivers/fsl_clock.h ****     kOSC_Cap16P = OSC_CR_SC16P_MASK /*!< 16 pF capacitor load */
 370:../drivers/fsl_clock.h **** };
 371:../drivers/fsl_clock.h **** 
 372:../drivers/fsl_clock.h **** /*! @brief OSCERCLK enable mode. */
 373:../drivers/fsl_clock.h **** enum _oscer_enable_mode
 374:../drivers/fsl_clock.h **** {
 375:../drivers/fsl_clock.h ****     kOSC_ErClkEnable = OSC_CR_ERCLKEN_MASK,       /*!< Enable.              */
 376:../drivers/fsl_clock.h ****     kOSC_ErClkEnableInStop = OSC_CR_EREFSTEN_MASK /*!< Enable in stop mode. */
 377:../drivers/fsl_clock.h **** };
 378:../drivers/fsl_clock.h **** 
 379:../drivers/fsl_clock.h **** /*! @brief OSC configuration for OSCERCLK. */
 380:../drivers/fsl_clock.h **** typedef struct _oscer_config
 381:../drivers/fsl_clock.h **** {
 382:../drivers/fsl_clock.h ****     uint8_t enableMode; /*!< OSCERCLK enable mode. OR'ed value of @ref _oscer_enable_mode. */
 383:../drivers/fsl_clock.h **** 
 384:../drivers/fsl_clock.h **** } oscer_config_t;
 385:../drivers/fsl_clock.h **** 
 386:../drivers/fsl_clock.h **** /*!
 387:../drivers/fsl_clock.h ****  * @brief OSC Initialization Configuration Structure
 388:../drivers/fsl_clock.h ****  *
 389:../drivers/fsl_clock.h ****  * Defines the configuration data structure to initialize the OSC.
 390:../drivers/fsl_clock.h ****  * When porting to a new board, set the following members
 391:../drivers/fsl_clock.h ****  * according to the board setting:
 392:../drivers/fsl_clock.h ****  * 1. freq: The external frequency.
 393:../drivers/fsl_clock.h ****  * 2. workMode: The OSC module mode.
 394:../drivers/fsl_clock.h ****  */
 395:../drivers/fsl_clock.h **** typedef struct _osc_config
 396:../drivers/fsl_clock.h **** {
 397:../drivers/fsl_clock.h ****     uint32_t freq;              /*!< External clock frequency.    */
 398:../drivers/fsl_clock.h ****     uint8_t capLoad;            /*!< Capacitor load setting.      */
 399:../drivers/fsl_clock.h ****     osc_mode_t workMode;        /*!< OSC work mode setting.       */
 400:../drivers/fsl_clock.h ****     oscer_config_t oscerConfig; /*!< Configuration for OSCERCLK.  */
 401:../drivers/fsl_clock.h **** } osc_config_t;
 402:../drivers/fsl_clock.h **** 
 403:../drivers/fsl_clock.h **** /*! @brief MCG FLL reference clock source select. */
 404:../drivers/fsl_clock.h **** typedef enum _mcg_fll_src
 405:../drivers/fsl_clock.h **** {
 406:../drivers/fsl_clock.h ****     kMCG_FllSrcExternal, /*!< External reference clock is selected          */
 407:../drivers/fsl_clock.h ****     kMCG_FllSrcInternal  /*!< The slow internal reference clock is selected */
 408:../drivers/fsl_clock.h **** } mcg_fll_src_t;
 409:../drivers/fsl_clock.h **** 
 410:../drivers/fsl_clock.h **** /*! @brief MCG internal reference clock select */
 411:../drivers/fsl_clock.h **** typedef enum _mcg_irc_mode
 412:../drivers/fsl_clock.h **** {
 413:../drivers/fsl_clock.h ****     kMCG_IrcSlow, /*!< Slow internal reference clock selected */
 414:../drivers/fsl_clock.h ****     kMCG_IrcFast  /*!< Fast internal reference clock selected */
 415:../drivers/fsl_clock.h **** } mcg_irc_mode_t;
 416:../drivers/fsl_clock.h **** 
 417:../drivers/fsl_clock.h **** /*! @brief MCG DCO Maximum Frequency with 32.768 kHz Reference */
 418:../drivers/fsl_clock.h **** typedef enum _mcg_dmx32
 419:../drivers/fsl_clock.h **** {
 420:../drivers/fsl_clock.h ****     kMCG_Dmx32Default, /*!< DCO has a default range of 25% */
 421:../drivers/fsl_clock.h ****     kMCG_Dmx32Fine     /*!< DCO is fine-tuned for maximum frequency with 32.768 kHz reference */
 422:../drivers/fsl_clock.h **** } mcg_dmx32_t;
 423:../drivers/fsl_clock.h **** 
 424:../drivers/fsl_clock.h **** /*! @brief MCG DCO range select */
 425:../drivers/fsl_clock.h **** typedef enum _mcg_drs
 426:../drivers/fsl_clock.h **** {
 427:../drivers/fsl_clock.h ****     kMCG_DrsLow,     /*!< Low frequency range       */
 428:../drivers/fsl_clock.h ****     kMCG_DrsMid,     /*!< Mid frequency range       */
 429:../drivers/fsl_clock.h ****     kMCG_DrsMidHigh, /*!< Mid-High frequency range  */
 430:../drivers/fsl_clock.h ****     kMCG_DrsHigh     /*!< High frequency range      */
 431:../drivers/fsl_clock.h **** } mcg_drs_t;
 432:../drivers/fsl_clock.h **** 
 433:../drivers/fsl_clock.h **** /*! @brief MCG PLL reference clock select */
 434:../drivers/fsl_clock.h **** typedef enum _mcg_pll_ref_src
 435:../drivers/fsl_clock.h **** {
 436:../drivers/fsl_clock.h ****     kMCG_PllRefOsc0, /*!< Selects OSC0 as PLL reference clock                 */
 437:../drivers/fsl_clock.h ****     kMCG_PllRefOsc1  /*!< Selects OSC1 as PLL reference clock                 */
 438:../drivers/fsl_clock.h **** } mcg_pll_ref_src_t;
 439:../drivers/fsl_clock.h **** 
 440:../drivers/fsl_clock.h **** /*! @brief MCGOUT clock source. */
 441:../drivers/fsl_clock.h **** typedef enum _mcg_clkout_src
 442:../drivers/fsl_clock.h **** {
 443:../drivers/fsl_clock.h ****     kMCG_ClkOutSrcOut,      /*!< Output of the FLL is selected (reset default)  */
 444:../drivers/fsl_clock.h ****     kMCG_ClkOutSrcInternal, /*!< Internal reference clock is selected           */
 445:../drivers/fsl_clock.h ****     kMCG_ClkOutSrcExternal, /*!< External reference clock is selected           */
 446:../drivers/fsl_clock.h **** } mcg_clkout_src_t;
 447:../drivers/fsl_clock.h **** 
 448:../drivers/fsl_clock.h **** /*! @brief MCG Automatic Trim Machine Select */
 449:../drivers/fsl_clock.h **** typedef enum _mcg_atm_select
 450:../drivers/fsl_clock.h **** {
 451:../drivers/fsl_clock.h ****     kMCG_AtmSel32k, /*!< 32 kHz Internal Reference Clock selected  */
 452:../drivers/fsl_clock.h ****     kMCG_AtmSel4m   /*!< 4 MHz Internal Reference Clock selected   */
 453:../drivers/fsl_clock.h **** } mcg_atm_select_t;
 454:../drivers/fsl_clock.h **** 
 455:../drivers/fsl_clock.h **** /*! @brief MCG OSC Clock Select */
 456:../drivers/fsl_clock.h **** typedef enum _mcg_oscsel
 457:../drivers/fsl_clock.h **** {
 458:../drivers/fsl_clock.h ****     kMCG_OscselOsc, /*!< Selects System Oscillator (OSCCLK) */
 459:../drivers/fsl_clock.h ****     kMCG_OscselRtc, /*!< Selects 32 kHz RTC Oscillator      */
 460:../drivers/fsl_clock.h **** } mcg_oscsel_t;
 461:../drivers/fsl_clock.h **** 
 462:../drivers/fsl_clock.h **** /*! @brief MCG PLLCS select */
 463:../drivers/fsl_clock.h **** typedef enum _mcg_pll_clk_select
 464:../drivers/fsl_clock.h **** {
 465:../drivers/fsl_clock.h ****     kMCG_PllClkSelPll0, /*!< PLL0 output clock is selected  */
 466:../drivers/fsl_clock.h ****     kMCG_PllClkSelPll1  /* PLL1 output clock is selected    */
 467:../drivers/fsl_clock.h **** } mcg_pll_clk_select_t;
 468:../drivers/fsl_clock.h **** 
 469:../drivers/fsl_clock.h **** /*! @brief MCG clock monitor mode. */
 470:../drivers/fsl_clock.h **** typedef enum _mcg_monitor_mode
 471:../drivers/fsl_clock.h **** {
 472:../drivers/fsl_clock.h ****     kMCG_MonitorNone, /*!< Clock monitor is disabled.         */
 473:../drivers/fsl_clock.h ****     kMCG_MonitorInt,  /*!< Trigger interrupt when clock lost. */
 474:../drivers/fsl_clock.h ****     kMCG_MonitorReset /*!< System reset when clock lost.      */
 475:../drivers/fsl_clock.h **** } mcg_monitor_mode_t;
 476:../drivers/fsl_clock.h **** 
 477:../drivers/fsl_clock.h **** /*! @brief MCG status. */
 478:../drivers/fsl_clock.h **** enum _mcg_status
 479:../drivers/fsl_clock.h **** {
 480:../drivers/fsl_clock.h ****     kStatus_MCG_ModeUnreachable = MAKE_STATUS(kStatusGroup_MCG, 0),       /*!< Can't switch to targ
 481:../drivers/fsl_clock.h ****     kStatus_MCG_ModeInvalid = MAKE_STATUS(kStatusGroup_MCG, 1),           /*!< Current mode invalid
 482:../drivers/fsl_clock.h ****                                                                                function. */
 483:../drivers/fsl_clock.h ****     kStatus_MCG_AtmBusClockInvalid = MAKE_STATUS(kStatusGroup_MCG, 2),    /*!< Invalid bus clock fo
 484:../drivers/fsl_clock.h ****     kStatus_MCG_AtmDesiredFreqInvalid = MAKE_STATUS(kStatusGroup_MCG, 3), /*!< Invalid desired freq
 485:../drivers/fsl_clock.h ****     kStatus_MCG_AtmIrcUsed = MAKE_STATUS(kStatusGroup_MCG, 4),            /*!< IRC is used when usi
 486:../drivers/fsl_clock.h ****     kStatus_MCG_AtmHardwareFail = MAKE_STATUS(kStatusGroup_MCG, 5),       /*!< Hardware fail occurs
 487:../drivers/fsl_clock.h ****     kStatus_MCG_SourceUsed = MAKE_STATUS(kStatusGroup_MCG, 6)             /*!< Can't change the clo
 488:../drivers/fsl_clock.h ****                                                                                it is in use. */
 489:../drivers/fsl_clock.h **** };
 490:../drivers/fsl_clock.h **** 
 491:../drivers/fsl_clock.h **** /*! @brief MCG status flags. */
 492:../drivers/fsl_clock.h **** enum _mcg_status_flags_t
 493:../drivers/fsl_clock.h **** {
 494:../drivers/fsl_clock.h ****     kMCG_Osc0LostFlag = (1U << 0U), /*!< OSC0 lost.         */
 495:../drivers/fsl_clock.h ****     kMCG_Osc0InitFlag = (1U << 1U), /*!< OSC0 crystal initialized. */
 496:../drivers/fsl_clock.h ****     kMCG_Pll0LostFlag = (1U << 5U), /*!< PLL0 lost.         */
 497:../drivers/fsl_clock.h ****     kMCG_Pll0LockFlag = (1U << 6U), /*!< PLL0 locked.       */
 498:../drivers/fsl_clock.h **** };
 499:../drivers/fsl_clock.h **** 
 500:../drivers/fsl_clock.h **** /*! @brief MCG internal reference clock (MCGIRCLK) enable mode definition. */
 501:../drivers/fsl_clock.h **** enum _mcg_irclk_enable_mode
 502:../drivers/fsl_clock.h **** {
 503:../drivers/fsl_clock.h ****     kMCG_IrclkEnable = MCG_C1_IRCLKEN_MASK,       /*!< MCGIRCLK enable.              */
 504:../drivers/fsl_clock.h ****     kMCG_IrclkEnableInStop = MCG_C1_IREFSTEN_MASK /*!< MCGIRCLK enable in stop mode. */
 505:../drivers/fsl_clock.h **** };
 506:../drivers/fsl_clock.h **** 
 507:../drivers/fsl_clock.h **** /*! @brief MCG PLL clock enable mode definition. */
 508:../drivers/fsl_clock.h **** enum _mcg_pll_enable_mode
 509:../drivers/fsl_clock.h **** {
 510:../drivers/fsl_clock.h ****     kMCG_PllEnableIndependent = MCG_C5_PLLCLKEN0_MASK, /*!< MCGPLLCLK enable independent of the
 511:../drivers/fsl_clock.h ****                                                            MCG clock mode. Generally, the PLL
 512:../drivers/fsl_clock.h ****                                                            is disabled in FLL modes
 513:../drivers/fsl_clock.h ****                                                            (FEI/FBI/FEE/FBE). Setting the PLL clock
 514:../drivers/fsl_clock.h ****                                                            enable independent, enables the
 515:../drivers/fsl_clock.h ****                                                            PLL in the FLL modes.          */
 516:../drivers/fsl_clock.h ****     kMCG_PllEnableInStop = MCG_C5_PLLSTEN0_MASK        /*!< MCGPLLCLK enable in STOP mode. */
 517:../drivers/fsl_clock.h **** };
 518:../drivers/fsl_clock.h **** 
 519:../drivers/fsl_clock.h **** /*! @brief MCG mode definitions */
 520:../drivers/fsl_clock.h **** typedef enum _mcg_mode
 521:../drivers/fsl_clock.h **** {
 522:../drivers/fsl_clock.h ****     kMCG_ModeFEI = 0U, /*!< FEI   - FLL Engaged Internal         */
 523:../drivers/fsl_clock.h ****     kMCG_ModeFBI,      /*!< FBI   - FLL Bypassed Internal        */
 524:../drivers/fsl_clock.h ****     kMCG_ModeBLPI,     /*!< BLPI  - Bypassed Low Power Internal  */
 525:../drivers/fsl_clock.h ****     kMCG_ModeFEE,      /*!< FEE   - FLL Engaged External         */
 526:../drivers/fsl_clock.h ****     kMCG_ModeFBE,      /*!< FBE   - FLL Bypassed External        */
 527:../drivers/fsl_clock.h ****     kMCG_ModeBLPE,     /*!< BLPE  - Bypassed Low Power External  */
 528:../drivers/fsl_clock.h ****     kMCG_ModePBE,      /*!< PBE   - PLL Bypassed External        */
 529:../drivers/fsl_clock.h ****     kMCG_ModePEE,      /*!< PEE   - PLL Engaged External         */
 530:../drivers/fsl_clock.h ****     kMCG_ModeError     /*!< Unknown mode                         */
 531:../drivers/fsl_clock.h **** } mcg_mode_t;
 532:../drivers/fsl_clock.h **** 
 533:../drivers/fsl_clock.h **** /*! @brief MCG PLL configuration. */
 534:../drivers/fsl_clock.h **** typedef struct _mcg_pll_config
 535:../drivers/fsl_clock.h **** {
 536:../drivers/fsl_clock.h ****     uint8_t enableMode; /*!< Enable mode. OR'ed value of @ref _mcg_pll_enable_mode. */
 537:../drivers/fsl_clock.h ****     uint8_t prdiv;      /*!< Reference divider PRDIV.    */
 538:../drivers/fsl_clock.h ****     uint8_t vdiv;       /*!< VCO divider VDIV.           */
 539:../drivers/fsl_clock.h **** } mcg_pll_config_t;
 540:../drivers/fsl_clock.h **** 
 541:../drivers/fsl_clock.h **** /*! @brief MCG mode change configuration structure
 542:../drivers/fsl_clock.h ****  *
 543:../drivers/fsl_clock.h ****  * When porting to a new board, set the following members
 544:../drivers/fsl_clock.h ****  * according to the board setting:
 545:../drivers/fsl_clock.h ****  * 1. frdiv: If the FLL uses the external reference clock, set this
 546:../drivers/fsl_clock.h ****  *    value to ensure that the external reference clock divided by frdiv is
 547:../drivers/fsl_clock.h ****  *    in the 31.25 kHz to 39.0625 kHz range.
 548:../drivers/fsl_clock.h ****  * 2. The PLL reference clock divider PRDIV: PLL reference clock frequency after
 549:../drivers/fsl_clock.h ****  *    PRDIV should be in the FSL_FEATURE_MCG_PLL_REF_MIN to
 550:../drivers/fsl_clock.h ****  *    FSL_FEATURE_MCG_PLL_REF_MAX range.
 551:../drivers/fsl_clock.h ****  */
 552:../drivers/fsl_clock.h **** typedef struct _mcg_config
 553:../drivers/fsl_clock.h **** {
 554:../drivers/fsl_clock.h ****     mcg_mode_t mcgMode; /*!< MCG mode.                   */
 555:../drivers/fsl_clock.h **** 
 556:../drivers/fsl_clock.h ****     /* ----------------------- MCGIRCCLK settings ------------------------ */
 557:../drivers/fsl_clock.h ****     uint8_t irclkEnableMode; /*!< MCGIRCLK enable mode.       */
 558:../drivers/fsl_clock.h ****     mcg_irc_mode_t ircs;     /*!< Source, MCG_C2[IRCS].       */
 559:../drivers/fsl_clock.h ****     uint8_t fcrdiv;          /*!< Divider, MCG_SC[FCRDIV].    */
 560:../drivers/fsl_clock.h **** 
 561:../drivers/fsl_clock.h ****     /* ------------------------ MCG FLL settings ------------------------- */
 562:../drivers/fsl_clock.h ****     uint8_t frdiv;     /*!< Divider MCG_C1[FRDIV].      */
 563:../drivers/fsl_clock.h ****     mcg_drs_t drs;     /*!< DCO range MCG_C4[DRST_DRS]. */
 564:../drivers/fsl_clock.h ****     mcg_dmx32_t dmx32; /*!< MCG_C4[DMX32].              */
 565:../drivers/fsl_clock.h **** 
 566:../drivers/fsl_clock.h ****     /* ------------------------ MCG PLL settings ------------------------- */
 567:../drivers/fsl_clock.h ****     mcg_pll_config_t pll0Config; /*!< MCGPLL0CLK configuration.   */
 568:../drivers/fsl_clock.h **** 
 569:../drivers/fsl_clock.h **** } mcg_config_t;
 570:../drivers/fsl_clock.h **** 
 571:../drivers/fsl_clock.h **** /*******************************************************************************
 572:../drivers/fsl_clock.h ****  * API
 573:../drivers/fsl_clock.h ****  ******************************************************************************/
 574:../drivers/fsl_clock.h **** 
 575:../drivers/fsl_clock.h **** #if defined(__cplusplus)
 576:../drivers/fsl_clock.h **** extern "C" {
 577:../drivers/fsl_clock.h **** #endif /* __cplusplus */
 578:../drivers/fsl_clock.h **** 
 579:../drivers/fsl_clock.h **** /*!
 580:../drivers/fsl_clock.h ****  * @brief Enable the clock for specific IP.
 581:../drivers/fsl_clock.h ****  *
 582:../drivers/fsl_clock.h ****  * @param name  Which clock to enable, see \ref clock_ip_name_t.
 583:../drivers/fsl_clock.h ****  */
 584:../drivers/fsl_clock.h **** static inline void CLOCK_EnableClock(clock_ip_name_t name)
 585:../drivers/fsl_clock.h **** {
  26              		.loc 1 585 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 16
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              		.cfi_def_cfa_offset 8
  32              		.cfi_offset 7, -8
  33              		.cfi_offset 14, -4
  34 0002 84B0     		sub	sp, sp, #16
  35              		.cfi_def_cfa_offset 24
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 7860     		str	r0, [r7, #4]
 586:../drivers/fsl_clock.h ****     uint32_t regAddr = SIM_BASE + CLK_GATE_ABSTRACT_REG_OFFSET((uint32_t)name);
  39              		.loc 1 586 35
  40 0008 7B68     		ldr	r3, [r7, #4]
  41 000a 1B0C     		lsrs	r3, r3, #16
  42              		.loc 1 586 14
  43 000c 084A     		ldr	r2, .L2
  44 000e 9446     		mov	ip, r2
  45 0010 6344     		add	r3, r3, ip
  46 0012 FB60     		str	r3, [r7, #12]
 587:../drivers/fsl_clock.h ****     (*(volatile uint32_t *)regAddr) |= (1U << CLK_GATE_ABSTRACT_BITS_SHIFT((uint32_t)name));
  47              		.loc 1 587 37
  48 0014 FB68     		ldr	r3, [r7, #12]
  49 0016 1968     		ldr	r1, [r3]
  50              		.loc 1 587 47
  51 0018 7B68     		ldr	r3, [r7, #4]
  52 001a 1B04     		lsls	r3, r3, #16
  53 001c 1B0C     		lsrs	r3, r3, #16
  54              		.loc 1 587 44
  55 001e 0122     		movs	r2, #1
  56 0020 9A40     		lsls	r2, r2, r3
  57              		.loc 1 587 37
  58 0022 FB68     		ldr	r3, [r7, #12]
  59 0024 0A43     		orrs	r2, r1
  60 0026 1A60     		str	r2, [r3]
 588:../drivers/fsl_clock.h **** }
  61              		.loc 1 588 1
  62 0028 C046     		nop
  63 002a BD46     		mov	sp, r7
  64 002c 04B0     		add	sp, sp, #16
  65              		@ sp needed
  66 002e 80BD     		pop	{r7, pc}
  67              	.L3:
  68              		.align	2
  69              	.L2:
  70 0030 00700440 		.word	1074032640
  71              		.cfi_endproc
  72              	.LFE34:
  74              		.section	.text.CLOCK_DisableClock,"ax",%progbits
  75              		.align	1
  76              		.syntax unified
  77              		.code	16
  78              		.thumb_func
  79              		.fpu softvfp
  81              	CLOCK_DisableClock:
  82              	.LFB35:
 589:../drivers/fsl_clock.h **** 
 590:../drivers/fsl_clock.h **** /*!
 591:../drivers/fsl_clock.h ****  * @brief Disable the clock for specific IP.
 592:../drivers/fsl_clock.h ****  *
 593:../drivers/fsl_clock.h ****  * @param name  Which clock to disable, see \ref clock_ip_name_t.
 594:../drivers/fsl_clock.h ****  */
 595:../drivers/fsl_clock.h **** static inline void CLOCK_DisableClock(clock_ip_name_t name)
 596:../drivers/fsl_clock.h **** {
  83              		.loc 1 596 1
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 16
  86              		@ frame_needed = 1, uses_anonymous_args = 0
  87 0000 80B5     		push	{r7, lr}
  88              		.cfi_def_cfa_offset 8
  89              		.cfi_offset 7, -8
  90              		.cfi_offset 14, -4
  91 0002 84B0     		sub	sp, sp, #16
  92              		.cfi_def_cfa_offset 24
  93 0004 00AF     		add	r7, sp, #0
  94              		.cfi_def_cfa_register 7
  95 0006 7860     		str	r0, [r7, #4]
 597:../drivers/fsl_clock.h ****     uint32_t regAddr = SIM_BASE + CLK_GATE_ABSTRACT_REG_OFFSET((uint32_t)name);
  96              		.loc 1 597 35
  97 0008 7B68     		ldr	r3, [r7, #4]
  98 000a 1B0C     		lsrs	r3, r3, #16
  99              		.loc 1 597 14
 100 000c 094A     		ldr	r2, .L5
 101 000e 9446     		mov	ip, r2
 102 0010 6344     		add	r3, r3, ip
 103 0012 FB60     		str	r3, [r7, #12]
 598:../drivers/fsl_clock.h ****     (*(volatile uint32_t *)regAddr) &= ~(1U << CLK_GATE_ABSTRACT_BITS_SHIFT((uint32_t)name));
 104              		.loc 1 598 37
 105 0014 FB68     		ldr	r3, [r7, #12]
 106 0016 1A68     		ldr	r2, [r3]
 107              		.loc 1 598 48
 108 0018 7B68     		ldr	r3, [r7, #4]
 109 001a 1B04     		lsls	r3, r3, #16
 110 001c 1B0C     		lsrs	r3, r3, #16
 111              		.loc 1 598 45
 112 001e 0121     		movs	r1, #1
 113 0020 9940     		lsls	r1, r1, r3
 114 0022 0B00     		movs	r3, r1
 115              		.loc 1 598 40
 116 0024 D943     		mvns	r1, r3
 117              		.loc 1 598 37
 118 0026 FB68     		ldr	r3, [r7, #12]
 119 0028 0A40     		ands	r2, r1
 120 002a 1A60     		str	r2, [r3]
 599:../drivers/fsl_clock.h **** }
 121              		.loc 1 599 1
 122 002c C046     		nop
 123 002e BD46     		mov	sp, r7
 124 0030 04B0     		add	sp, sp, #16
 125              		@ sp needed
 126 0032 80BD     		pop	{r7, pc}
 127              	.L6:
 128              		.align	2
 129              	.L5:
 130 0034 00700440 		.word	1074032640
 131              		.cfi_endproc
 132              	.LFE35:
 134              		.section	.text.TSI_GetStatusFlags,"ax",%progbits
 135              		.align	1
 136              		.syntax unified
 137              		.code	16
 138              		.thumb_func
 139              		.fpu softvfp
 141              	TSI_GetStatusFlags:
 142              	.LFB56:
 143              		.file 2 "../drivers/fsl_tsi_v4.h"
   1:../drivers/fsl_tsi_v4.h **** /*
   2:../drivers/fsl_tsi_v4.h ****  * Copyright (c) 2015, Freescale Semiconductor, Inc.
   3:../drivers/fsl_tsi_v4.h ****  * Copyright 2016-2017 NXP
   4:../drivers/fsl_tsi_v4.h ****  *
   5:../drivers/fsl_tsi_v4.h ****  * Redistribution and use in source and binary forms, with or without modification,
   6:../drivers/fsl_tsi_v4.h ****  * are permitted provided that the following conditions are met:
   7:../drivers/fsl_tsi_v4.h ****  *
   8:../drivers/fsl_tsi_v4.h ****  * o Redistributions of source code must retain the above copyright notice, this list
   9:../drivers/fsl_tsi_v4.h ****  *   of conditions and the following disclaimer.
  10:../drivers/fsl_tsi_v4.h ****  *
  11:../drivers/fsl_tsi_v4.h ****  * o Redistributions in binary form must reproduce the above copyright notice, this
  12:../drivers/fsl_tsi_v4.h ****  *   list of conditions and the following disclaimer in the documentation and/or
  13:../drivers/fsl_tsi_v4.h ****  *   other materials provided with the distribution.
  14:../drivers/fsl_tsi_v4.h ****  *
  15:../drivers/fsl_tsi_v4.h ****  * o Neither the name of the copyright holder nor the names of its
  16:../drivers/fsl_tsi_v4.h ****  *   contributors may be used to endorse or promote products derived from this
  17:../drivers/fsl_tsi_v4.h ****  *   software without specific prior written permission.
  18:../drivers/fsl_tsi_v4.h ****  *
  19:../drivers/fsl_tsi_v4.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  20:../drivers/fsl_tsi_v4.h ****  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  21:../drivers/fsl_tsi_v4.h ****  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  22:../drivers/fsl_tsi_v4.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  23:../drivers/fsl_tsi_v4.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  24:../drivers/fsl_tsi_v4.h ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  25:../drivers/fsl_tsi_v4.h ****  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  26:../drivers/fsl_tsi_v4.h ****  * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  27:../drivers/fsl_tsi_v4.h ****  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  28:../drivers/fsl_tsi_v4.h ****  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  29:../drivers/fsl_tsi_v4.h ****  */
  30:../drivers/fsl_tsi_v4.h **** #ifndef _FSL_TSI_V4_H_
  31:../drivers/fsl_tsi_v4.h **** #define _FSL_TSI_V4_H_
  32:../drivers/fsl_tsi_v4.h **** 
  33:../drivers/fsl_tsi_v4.h **** #include "fsl_common.h"
  34:../drivers/fsl_tsi_v4.h **** 
  35:../drivers/fsl_tsi_v4.h **** /*!
  36:../drivers/fsl_tsi_v4.h ****  * @addtogroup tsi_v4_driver
  37:../drivers/fsl_tsi_v4.h ****  * @{
  38:../drivers/fsl_tsi_v4.h ****  */
  39:../drivers/fsl_tsi_v4.h **** 
  40:../drivers/fsl_tsi_v4.h **** 
  41:../drivers/fsl_tsi_v4.h **** /*******************************************************************************
  42:../drivers/fsl_tsi_v4.h ****  * Definitions
  43:../drivers/fsl_tsi_v4.h ****  ******************************************************************************/
  44:../drivers/fsl_tsi_v4.h **** 
  45:../drivers/fsl_tsi_v4.h **** /*! @name Driver version */
  46:../drivers/fsl_tsi_v4.h **** /*@{*/
  47:../drivers/fsl_tsi_v4.h **** /*! @brief TSI driver version */
  48:../drivers/fsl_tsi_v4.h **** #define FSL_TSI_DRIVER_VERSION (MAKE_VERSION(2, 1, 2))
  49:../drivers/fsl_tsi_v4.h **** /*@}*/
  50:../drivers/fsl_tsi_v4.h **** 
  51:../drivers/fsl_tsi_v4.h **** /*! @brief TSI status flags macro collection */
  52:../drivers/fsl_tsi_v4.h **** #define ALL_FLAGS_MASK  (TSI_GENCS_EOSF_MASK | TSI_GENCS_OUTRGF_MASK)
  53:../drivers/fsl_tsi_v4.h **** 
  54:../drivers/fsl_tsi_v4.h **** /*! @brief resistor bit shift in EXTCHRG bit-field */
  55:../drivers/fsl_tsi_v4.h **** #define TSI_V4_EXTCHRG_RESISTOR_BIT_SHIFT TSI_GENCS_EXTCHRG_SHIFT
  56:../drivers/fsl_tsi_v4.h **** 
  57:../drivers/fsl_tsi_v4.h **** /*! @brief filter bits shift in EXTCHRG bit-field  */
  58:../drivers/fsl_tsi_v4.h **** #define TSI_V4_EXTCHRG_FILTER_BITS_SHIFT (1U + TSI_GENCS_EXTCHRG_SHIFT)
  59:../drivers/fsl_tsi_v4.h **** 
  60:../drivers/fsl_tsi_v4.h **** /*! @brief macro of clearing the resistor bit in EXTCHRG bit-field */
  61:../drivers/fsl_tsi_v4.h **** #define TSI_V4_EXTCHRG_RESISTOR_BIT_CLEAR \
  62:../drivers/fsl_tsi_v4.h ****     ((uint32_t)((~(ALL_FLAGS_MASK | TSI_GENCS_EXTCHRG_MASK)) | (3U << TSI_V4_EXTCHRG_FILTER_BITS_SH
  63:../drivers/fsl_tsi_v4.h **** 
  64:../drivers/fsl_tsi_v4.h **** /*! @brief macro of clearing the filter bits in EXTCHRG bit-field */
  65:../drivers/fsl_tsi_v4.h **** #define TSI_V4_EXTCHRG_FILTER_BITS_CLEAR \
  66:../drivers/fsl_tsi_v4.h ****     ((uint32_t)((~(ALL_FLAGS_MASK | TSI_GENCS_EXTCHRG_MASK)) | (1U << TSI_V4_EXTCHRG_RESISTOR_BIT_S
  67:../drivers/fsl_tsi_v4.h **** 
  68:../drivers/fsl_tsi_v4.h **** /*!
  69:../drivers/fsl_tsi_v4.h ****  * @brief TSI number of scan intervals for each electrode.
  70:../drivers/fsl_tsi_v4.h ****  *
  71:../drivers/fsl_tsi_v4.h ****  * These constants define the tsi number of consecutive scans in a TSI instance for each electrode.
  72:../drivers/fsl_tsi_v4.h ****  */
  73:../drivers/fsl_tsi_v4.h **** typedef enum _tsi_n_consecutive_scans
  74:../drivers/fsl_tsi_v4.h **** {
  75:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_1time = 0U,   /*!< Once per electrode */
  76:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_2time = 1U,   /*!< Twice per electrode */
  77:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_3time = 2U,   /*!< 3 times consecutive scan */
  78:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_4time = 3U,   /*!< 4 times consecutive scan */
  79:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_5time = 4U,   /*!< 5 times consecutive scan */
  80:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_6time = 5U,   /*!< 6 times consecutive scan */
  81:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_7time = 6U,   /*!< 7 times consecutive scan */
  82:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_8time = 7U,   /*!< 8 times consecutive scan */
  83:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_9time = 8U,   /*!< 9 times consecutive scan */
  84:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_10time = 9U,  /*!< 10 times consecutive scan */
  85:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_11time = 10U, /*!< 11 times consecutive scan */
  86:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_12time = 11U, /*!< 12 times consecutive scan */
  87:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_13time = 12U, /*!< 13 times consecutive scan */
  88:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_14time = 13U, /*!< 14 times consecutive scan */
  89:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_15time = 14U, /*!< 15 times consecutive scan */
  90:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_16time = 15U, /*!< 16 times consecutive scan */
  91:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_17time = 16U, /*!< 17 times consecutive scan */
  92:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_18time = 17U, /*!< 18 times consecutive scan */
  93:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_19time = 18U, /*!< 19 times consecutive scan */
  94:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_20time = 19U, /*!< 20 times consecutive scan */
  95:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_21time = 20U, /*!< 21 times consecutive scan */
  96:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_22time = 21U, /*!< 22 times consecutive scan */
  97:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_23time = 22U, /*!< 23 times consecutive scan */
  98:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_24time = 23U, /*!< 24 times consecutive scan */
  99:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_25time = 24U, /*!< 25 times consecutive scan */
 100:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_26time = 25U, /*!< 26 times consecutive scan */
 101:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_27time = 26U, /*!< 27 times consecutive scan */
 102:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_28time = 27U, /*!< 28 times consecutive scan */
 103:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_29time = 28U, /*!< 29 times consecutive scan */
 104:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_30time = 29U, /*!< 30 times consecutive scan */
 105:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_31time = 30U, /*!< 31 times consecutive scan */
 106:../drivers/fsl_tsi_v4.h ****     kTSI_ConsecutiveScansNumber_32time = 31U  /*!< 32 times consecutive scan */
 107:../drivers/fsl_tsi_v4.h **** } tsi_n_consecutive_scans_t;
 108:../drivers/fsl_tsi_v4.h **** 
 109:../drivers/fsl_tsi_v4.h **** /*!
 110:../drivers/fsl_tsi_v4.h ****  * @brief TSI electrode oscillator prescaler.
 111:../drivers/fsl_tsi_v4.h ****  *
 112:../drivers/fsl_tsi_v4.h ****  * These constants define the TSI electrode oscillator prescaler in a TSI instance.
 113:../drivers/fsl_tsi_v4.h ****  */
 114:../drivers/fsl_tsi_v4.h **** typedef enum _tsi_electrode_osc_prescaler
 115:../drivers/fsl_tsi_v4.h **** {
 116:../drivers/fsl_tsi_v4.h ****     kTSI_ElecOscPrescaler_1div = 0U,  /*!< Electrode oscillator frequency divided by 1 */
 117:../drivers/fsl_tsi_v4.h ****     kTSI_ElecOscPrescaler_2div = 1U,  /*!< Electrode oscillator frequency divided by 2 */
 118:../drivers/fsl_tsi_v4.h ****     kTSI_ElecOscPrescaler_4div = 2U,  /*!< Electrode oscillator frequency divided by 4 */
 119:../drivers/fsl_tsi_v4.h ****     kTSI_ElecOscPrescaler_8div = 3U,  /*!< Electrode oscillator frequency divided by 8 */
 120:../drivers/fsl_tsi_v4.h ****     kTSI_ElecOscPrescaler_16div = 4U, /*!< Electrode oscillator frequency divided by 16 */
 121:../drivers/fsl_tsi_v4.h ****     kTSI_ElecOscPrescaler_32div = 5U, /*!< Electrode oscillator frequency divided by 32 */
 122:../drivers/fsl_tsi_v4.h ****     kTSI_ElecOscPrescaler_64div = 6U, /*!< Electrode oscillator frequency divided by 64 */
 123:../drivers/fsl_tsi_v4.h ****     kTSI_ElecOscPrescaler_128div = 7U /*!< Electrode oscillator frequency divided by 128 */
 124:../drivers/fsl_tsi_v4.h **** } tsi_electrode_osc_prescaler_t;
 125:../drivers/fsl_tsi_v4.h **** 
 126:../drivers/fsl_tsi_v4.h **** /*!
 127:../drivers/fsl_tsi_v4.h ****  * @brief TSI analog mode select.
 128:../drivers/fsl_tsi_v4.h ****  *
 129:../drivers/fsl_tsi_v4.h ****  * Set up TSI analog modes in a TSI instance.
 130:../drivers/fsl_tsi_v4.h ****  */
 131:../drivers/fsl_tsi_v4.h **** typedef enum _tsi_analog_mode
 132:../drivers/fsl_tsi_v4.h **** {
 133:../drivers/fsl_tsi_v4.h ****     kTSI_AnalogModeSel_Capacitive = 0U,     /*!< Active TSI capacitive sensing mode */
 134:../drivers/fsl_tsi_v4.h ****     kTSI_AnalogModeSel_NoiseNoFreqLim = 4U, /*!< Single threshold noise detection mode with no freq
 135:../drivers/fsl_tsi_v4.h ****     kTSI_AnalogModeSel_NoiseFreqLim = 8U,   /*!< Single threshold noise detection mode with freq. l
 136:../drivers/fsl_tsi_v4.h ****     kTSI_AnalogModeSel_AutoNoise = 12U      /*!< Active TSI analog in automatic noise detection mod
 137:../drivers/fsl_tsi_v4.h **** } tsi_analog_mode_t;
 138:../drivers/fsl_tsi_v4.h **** 
 139:../drivers/fsl_tsi_v4.h **** /*!
 140:../drivers/fsl_tsi_v4.h ****  * @brief TSI Reference oscillator charge and discharge current select.
 141:../drivers/fsl_tsi_v4.h ****  *
 142:../drivers/fsl_tsi_v4.h ****  * These constants define the TSI Reference oscillator charge current select in a TSI (REFCHRG) ins
 143:../drivers/fsl_tsi_v4.h ****  */
 144:../drivers/fsl_tsi_v4.h **** typedef enum _tsi_reference_osc_charge_current
 145:../drivers/fsl_tsi_v4.h **** {
 146:../drivers/fsl_tsi_v4.h ****     kTSI_RefOscChargeCurrent_500nA = 0U, /*!< Reference oscillator charge current is 500 A */
 147:../drivers/fsl_tsi_v4.h ****     kTSI_RefOscChargeCurrent_1uA = 1U,   /*!< Reference oscillator charge current is 1 A */
 148:../drivers/fsl_tsi_v4.h ****     kTSI_RefOscChargeCurrent_2uA = 2U,   /*!< Reference oscillator charge current is 2 A */
 149:../drivers/fsl_tsi_v4.h ****     kTSI_RefOscChargeCurrent_4uA = 3U,   /*!< Reference oscillator charge current is 4 A */
 150:../drivers/fsl_tsi_v4.h ****     kTSI_RefOscChargeCurrent_8uA = 4U,   /*!< Reference oscillator charge current is 8 A */
 151:../drivers/fsl_tsi_v4.h ****     kTSI_RefOscChargeCurrent_16uA = 5U,  /*!< Reference oscillator charge current is 16 A */
 152:../drivers/fsl_tsi_v4.h ****     kTSI_RefOscChargeCurrent_32uA = 6U,  /*!< Reference oscillator charge current is 32 A */
 153:../drivers/fsl_tsi_v4.h ****     kTSI_RefOscChargeCurrent_64uA = 7U   /*!< Reference oscillator charge current is 64 A */
 154:../drivers/fsl_tsi_v4.h **** } tsi_reference_osc_charge_current_t;
 155:../drivers/fsl_tsi_v4.h **** 
 156:../drivers/fsl_tsi_v4.h **** /*!
 157:../drivers/fsl_tsi_v4.h ****  * @brief TSI oscilator's voltage rails.
 158:../drivers/fsl_tsi_v4.h ****  *
 159:../drivers/fsl_tsi_v4.h ****  * These bits indicate the oscillator's voltage rails.
 160:../drivers/fsl_tsi_v4.h ****  */
 161:../drivers/fsl_tsi_v4.h **** typedef enum _tsi_osc_voltage_rails
 162:../drivers/fsl_tsi_v4.h **** {
 163:../drivers/fsl_tsi_v4.h ****     kTSI_OscVolRailsOption_0 = 0U, /*!< DVOLT value option 0, the value may differ on different pla
 164:../drivers/fsl_tsi_v4.h ****     kTSI_OscVolRailsOption_1 = 1U, /*!< DVOLT value option 1, the value may differ on different pla
 165:../drivers/fsl_tsi_v4.h ****     kTSI_OscVolRailsOption_2 = 2U, /*!< DVOLT value option 2, the value may differ on different pla
 166:../drivers/fsl_tsi_v4.h ****     kTSI_OscVolRailsOption_3 = 3U  /*!< DVOLT value option 3, the value may differ on different pla
 167:../drivers/fsl_tsi_v4.h **** } tsi_osc_voltage_rails_t;
 168:../drivers/fsl_tsi_v4.h **** 
 169:../drivers/fsl_tsi_v4.h **** /*!
 170:../drivers/fsl_tsi_v4.h ****  * @brief TSI External oscillator charge and discharge current select.
 171:../drivers/fsl_tsi_v4.h ****  *
 172:../drivers/fsl_tsi_v4.h ****  * These bits indicate the electrode oscillator charge and discharge current value
 173:../drivers/fsl_tsi_v4.h ****  * in TSI (EXTCHRG) instance.
 174:../drivers/fsl_tsi_v4.h ****  */
 175:../drivers/fsl_tsi_v4.h **** typedef enum _tsi_external_osc_charge_current
 176:../drivers/fsl_tsi_v4.h **** {
 177:../drivers/fsl_tsi_v4.h ****     kTSI_ExtOscChargeCurrent_500nA = 0U, /*!< External oscillator charge current is 500 A */
 178:../drivers/fsl_tsi_v4.h ****     kTSI_ExtOscChargeCurrent_1uA = 1U,   /*!< External oscillator charge current is 1 A */
 179:../drivers/fsl_tsi_v4.h ****     kTSI_ExtOscChargeCurrent_2uA = 2U,   /*!< External oscillator charge current is 2 A */
 180:../drivers/fsl_tsi_v4.h ****     kTSI_ExtOscChargeCurrent_4uA = 3U,   /*!< External oscillator charge current is 4 A */
 181:../drivers/fsl_tsi_v4.h ****     kTSI_ExtOscChargeCurrent_8uA = 4U,   /*!< External oscillator charge current is 8 A */
 182:../drivers/fsl_tsi_v4.h ****     kTSI_ExtOscChargeCurrent_16uA = 5U,  /*!< External oscillator charge current is 16 A */
 183:../drivers/fsl_tsi_v4.h ****     kTSI_ExtOscChargeCurrent_32uA = 6U,  /*!< External oscillator charge current is 32 A */
 184:../drivers/fsl_tsi_v4.h ****     kTSI_ExtOscChargeCurrent_64uA = 7U   /*!< External oscillator charge current is 64 A */
 185:../drivers/fsl_tsi_v4.h **** } tsi_external_osc_charge_current_t;
 186:../drivers/fsl_tsi_v4.h **** 
 187:../drivers/fsl_tsi_v4.h **** /*!
 188:../drivers/fsl_tsi_v4.h ****  * @brief TSI series resistance RS value select.
 189:../drivers/fsl_tsi_v4.h ****  *
 190:../drivers/fsl_tsi_v4.h ****  * These bits indicate the electrode RS series resistance for the noise mode
 191:../drivers/fsl_tsi_v4.h ****  * in TSI (EXTCHRG) instance.
 192:../drivers/fsl_tsi_v4.h ****  */
 193:../drivers/fsl_tsi_v4.h **** typedef enum _tsi_series_resistance
 194:../drivers/fsl_tsi_v4.h **** {
 195:../drivers/fsl_tsi_v4.h ****     kTSI_SeriesResistance_32k = 0U, /*!< Series Resistance is 32 kilo ohms   */
 196:../drivers/fsl_tsi_v4.h ****     kTSI_SeriesResistance_187k = 1U /*!< Series Resistance is 18 7 kilo ohms  */
 197:../drivers/fsl_tsi_v4.h **** } tsi_series_resistor_t;
 198:../drivers/fsl_tsi_v4.h **** 
 199:../drivers/fsl_tsi_v4.h **** /*!
 200:../drivers/fsl_tsi_v4.h ****  * @brief TSI series filter bits select.
 201:../drivers/fsl_tsi_v4.h ****  *
 202:../drivers/fsl_tsi_v4.h ****  * These bits indicate the count of the filter bits
 203:../drivers/fsl_tsi_v4.h ****  * in TSI noise mode EXTCHRG[2:1] bits
 204:../drivers/fsl_tsi_v4.h ****  */
 205:../drivers/fsl_tsi_v4.h **** typedef enum _tsi_filter_bits
 206:../drivers/fsl_tsi_v4.h **** {
 207:../drivers/fsl_tsi_v4.h ****     kTSI_FilterBits_3 = 0U, /*!< 3 filter bits, 8 peaks increments the cnt+1 */
 208:../drivers/fsl_tsi_v4.h ****     kTSI_FilterBits_2 = 1U, /*!< 2 filter bits, 4 peaks increments the cnt+1 */
 209:../drivers/fsl_tsi_v4.h ****     kTSI_FilterBits_1 = 2U, /*!< 1 filter bits, 2 peaks increments the cnt+1 */
 210:../drivers/fsl_tsi_v4.h ****     kTSI_FilterBits_0 = 3U  /*!< no filter bits,1 peak  increments the cnt+1 */
 211:../drivers/fsl_tsi_v4.h **** } tsi_filter_bits_t;
 212:../drivers/fsl_tsi_v4.h **** 
 213:../drivers/fsl_tsi_v4.h **** /*! @brief TSI status flags. */
 214:../drivers/fsl_tsi_v4.h **** typedef enum _tsi_status_flags
 215:../drivers/fsl_tsi_v4.h **** {
 216:../drivers/fsl_tsi_v4.h ****     kTSI_EndOfScanFlag = TSI_GENCS_EOSF_MASK,   /*!< End-Of-Scan flag */
 217:../drivers/fsl_tsi_v4.h ****     kTSI_OutOfRangeFlag = TSI_GENCS_OUTRGF_MASK /*!< Out-Of-Range flag */
 218:../drivers/fsl_tsi_v4.h **** } tsi_status_flags_t;
 219:../drivers/fsl_tsi_v4.h **** 
 220:../drivers/fsl_tsi_v4.h **** /*! @brief TSI feature interrupt source.*/
 221:../drivers/fsl_tsi_v4.h **** typedef enum _tsi_interrupt_enable
 222:../drivers/fsl_tsi_v4.h **** {
 223:../drivers/fsl_tsi_v4.h ****     kTSI_GlobalInterruptEnable = 1U,     /*!< TSI module global interrupt */
 224:../drivers/fsl_tsi_v4.h ****     kTSI_OutOfRangeInterruptEnable = 2U, /*!< Out-Of-Range interrupt */
 225:../drivers/fsl_tsi_v4.h ****     kTSI_EndOfScanInterruptEnable = 4U   /*!< End-Of-Scan interrupt */
 226:../drivers/fsl_tsi_v4.h **** } tsi_interrupt_enable_t;
 227:../drivers/fsl_tsi_v4.h **** 
 228:../drivers/fsl_tsi_v4.h **** /*! @brief TSI calibration data storage. */
 229:../drivers/fsl_tsi_v4.h **** typedef struct _tsi_calibration_data
 230:../drivers/fsl_tsi_v4.h **** {
 231:../drivers/fsl_tsi_v4.h ****     uint16_t calibratedData[FSL_FEATURE_TSI_CHANNEL_COUNT]; /*!< TSI calibration data storage buffe
 232:../drivers/fsl_tsi_v4.h **** } tsi_calibration_data_t;
 233:../drivers/fsl_tsi_v4.h **** 
 234:../drivers/fsl_tsi_v4.h **** /*!
 235:../drivers/fsl_tsi_v4.h ****  * @brief TSI configuration structure.
 236:../drivers/fsl_tsi_v4.h ****  *
 237:../drivers/fsl_tsi_v4.h ****  * This structure contains the settings for the most common TSI configurations including
 238:../drivers/fsl_tsi_v4.h ****  * the TSI module charge currents, number of scans, thresholds, and so on.
 239:../drivers/fsl_tsi_v4.h ****  */
 240:../drivers/fsl_tsi_v4.h **** typedef struct _tsi_config
 241:../drivers/fsl_tsi_v4.h **** {
 242:../drivers/fsl_tsi_v4.h ****     uint16_t thresh;                            /*!< High threshold. */
 243:../drivers/fsl_tsi_v4.h ****     uint16_t thresl;                            /*!< Low threshold. */
 244:../drivers/fsl_tsi_v4.h ****     tsi_electrode_osc_prescaler_t prescaler;    /*!< Prescaler */
 245:../drivers/fsl_tsi_v4.h ****     tsi_external_osc_charge_current_t extchrg;  /*!< Electrode charge current */
 246:../drivers/fsl_tsi_v4.h ****     tsi_reference_osc_charge_current_t refchrg; /*!< Reference charge current */
 247:../drivers/fsl_tsi_v4.h ****     tsi_n_consecutive_scans_t nscn;             /*!< Number of scans. */
 248:../drivers/fsl_tsi_v4.h ****     tsi_analog_mode_t mode;                     /*!< TSI mode of operation. */
 249:../drivers/fsl_tsi_v4.h ****     tsi_osc_voltage_rails_t dvolt;              /*!< Oscillator's voltage rails. */
 250:../drivers/fsl_tsi_v4.h ****     tsi_series_resistor_t resistor;             /*!< Series resistance value  */
 251:../drivers/fsl_tsi_v4.h ****     tsi_filter_bits_t filter;                   /*!< Noise mode filter bits   */
 252:../drivers/fsl_tsi_v4.h **** } tsi_config_t;
 253:../drivers/fsl_tsi_v4.h **** 
 254:../drivers/fsl_tsi_v4.h **** /*******************************************************************************
 255:../drivers/fsl_tsi_v4.h ****  * API
 256:../drivers/fsl_tsi_v4.h ****  ******************************************************************************/
 257:../drivers/fsl_tsi_v4.h **** 
 258:../drivers/fsl_tsi_v4.h **** #ifdef __cplusplus
 259:../drivers/fsl_tsi_v4.h **** extern "C" {
 260:../drivers/fsl_tsi_v4.h **** #endif
 261:../drivers/fsl_tsi_v4.h **** 
 262:../drivers/fsl_tsi_v4.h **** /*!
 263:../drivers/fsl_tsi_v4.h ****  * @brief Initializes hardware.
 264:../drivers/fsl_tsi_v4.h ****  *
 265:../drivers/fsl_tsi_v4.h ****  * @details Initializes the peripheral to the targeted state specified by parameter configuration,
 266:../drivers/fsl_tsi_v4.h ****  *          such as sets prescalers, number of scans, clocks, delta voltage
 267:../drivers/fsl_tsi_v4.h ****  *          series resistor, filter bits, reference, and electrode charge current and threshold.
 268:../drivers/fsl_tsi_v4.h ****  * @param  base    TSI peripheral base address.
 269:../drivers/fsl_tsi_v4.h ****  * @param  config  Pointer to TSI module configuration structure.
 270:../drivers/fsl_tsi_v4.h ****  * @return none
 271:../drivers/fsl_tsi_v4.h ****  */
 272:../drivers/fsl_tsi_v4.h **** void TSI_Init(TSI_Type *base, const tsi_config_t *config);
 273:../drivers/fsl_tsi_v4.h **** 
 274:../drivers/fsl_tsi_v4.h **** /*!
 275:../drivers/fsl_tsi_v4.h ****  * @brief De-initializes hardware.
 276:../drivers/fsl_tsi_v4.h ****  *
 277:../drivers/fsl_tsi_v4.h ****  * @details De-initializes the peripheral to default state.
 278:../drivers/fsl_tsi_v4.h ****  *
 279:../drivers/fsl_tsi_v4.h ****  * @param  base  TSI peripheral base address.
 280:../drivers/fsl_tsi_v4.h ****  * @return none
 281:../drivers/fsl_tsi_v4.h ****  */
 282:../drivers/fsl_tsi_v4.h **** void TSI_Deinit(TSI_Type *base);
 283:../drivers/fsl_tsi_v4.h **** 
 284:../drivers/fsl_tsi_v4.h **** /*!
 285:../drivers/fsl_tsi_v4.h ****  * @brief Gets the TSI normal mode user configuration structure.
 286:../drivers/fsl_tsi_v4.h ****  * This interface sets userConfig structure to a default value. The configuration structure only
 287:../drivers/fsl_tsi_v4.h ****  * includes the settings for the whole TSI.
 288:../drivers/fsl_tsi_v4.h ****  * The user configure is set to these values:
 289:../drivers/fsl_tsi_v4.h ****  * @code
 290:../drivers/fsl_tsi_v4.h ****     userConfig->prescaler = kTSI_ElecOscPrescaler_2div;
 291:../drivers/fsl_tsi_v4.h ****     userConfig->extchrg = kTSI_ExtOscChargeCurrent_500nA;
 292:../drivers/fsl_tsi_v4.h ****     userConfig->refchrg = kTSI_RefOscChargeCurrent_4uA;
 293:../drivers/fsl_tsi_v4.h ****     userConfig->nscn = kTSI_ConsecutiveScansNumber_10time;
 294:../drivers/fsl_tsi_v4.h ****     userConfig->mode = kTSI_AnalogModeSel_Capacitive;
 295:../drivers/fsl_tsi_v4.h ****     userConfig->dvolt = kTSI_OscVolRailsOption_0;
 296:../drivers/fsl_tsi_v4.h ****     userConfig->thresh = 0U;
 297:../drivers/fsl_tsi_v4.h ****     userConfig->thresl = 0U;
 298:../drivers/fsl_tsi_v4.h ****    @endcode
 299:../drivers/fsl_tsi_v4.h ****  *
 300:../drivers/fsl_tsi_v4.h ****  * @param userConfig Pointer to the TSI user configuration structure.
 301:../drivers/fsl_tsi_v4.h ****  */
 302:../drivers/fsl_tsi_v4.h **** void TSI_GetNormalModeDefaultConfig(tsi_config_t *userConfig);
 303:../drivers/fsl_tsi_v4.h **** 
 304:../drivers/fsl_tsi_v4.h **** /*!
 305:../drivers/fsl_tsi_v4.h ****  * @brief Gets the TSI low power mode default user configuration structure.
 306:../drivers/fsl_tsi_v4.h ****  * This interface sets userConfig structure to a default value. The configuration structure only
 307:../drivers/fsl_tsi_v4.h ****  * includes the settings for the whole TSI.
 308:../drivers/fsl_tsi_v4.h ****  * The user configure is set to these values:
 309:../drivers/fsl_tsi_v4.h ****  * @code
 310:../drivers/fsl_tsi_v4.h ****     userConfig->prescaler = kTSI_ElecOscPrescaler_2div;
 311:../drivers/fsl_tsi_v4.h ****     userConfig->extchrg = kTSI_ExtOscChargeCurrent_500nA;
 312:../drivers/fsl_tsi_v4.h ****     userConfig->refchrg = kTSI_RefOscChargeCurrent_4uA;
 313:../drivers/fsl_tsi_v4.h ****     userConfig->nscn = kTSI_ConsecutiveScansNumber_10time;
 314:../drivers/fsl_tsi_v4.h ****     userConfig->mode = kTSI_AnalogModeSel_Capacitive;
 315:../drivers/fsl_tsi_v4.h ****     userConfig->dvolt = kTSI_OscVolRailsOption_0;
 316:../drivers/fsl_tsi_v4.h ****     userConfig->thresh = 400U;
 317:../drivers/fsl_tsi_v4.h ****     userConfig->thresl = 0U;
 318:../drivers/fsl_tsi_v4.h ****    @endcode
 319:../drivers/fsl_tsi_v4.h ****  *
 320:../drivers/fsl_tsi_v4.h ****  * @param userConfig Pointer to the TSI user configuration structure.
 321:../drivers/fsl_tsi_v4.h ****  */
 322:../drivers/fsl_tsi_v4.h **** void TSI_GetLowPowerModeDefaultConfig(tsi_config_t *userConfig);
 323:../drivers/fsl_tsi_v4.h **** 
 324:../drivers/fsl_tsi_v4.h **** /*!
 325:../drivers/fsl_tsi_v4.h ****  * @brief Hardware calibration.
 326:../drivers/fsl_tsi_v4.h ****  *
 327:../drivers/fsl_tsi_v4.h ****  * @details Calibrates the peripheral to fetch the initial counter value of
 328:../drivers/fsl_tsi_v4.h ****  *          the enabled electrodes.
 329:../drivers/fsl_tsi_v4.h ****  *          This API is mostly used at initial application setup. Call
 330:../drivers/fsl_tsi_v4.h ****  *          this function after the \ref TSI_Init API and use the calibrated
 331:../drivers/fsl_tsi_v4.h ****  *          counter values to set up applications (such as to determine
 332:../drivers/fsl_tsi_v4.h ****  *          under which counter value we can confirm a touch event occurs).
 333:../drivers/fsl_tsi_v4.h ****  *
 334:../drivers/fsl_tsi_v4.h ****  * @param   base    TSI peripheral base address.
 335:../drivers/fsl_tsi_v4.h ****  * @param   calBuff Data buffer that store the calibrated counter value.
 336:../drivers/fsl_tsi_v4.h ****  * @return none
 337:../drivers/fsl_tsi_v4.h ****  *
 338:../drivers/fsl_tsi_v4.h ****  */
 339:../drivers/fsl_tsi_v4.h **** void TSI_Calibrate(TSI_Type *base, tsi_calibration_data_t *calBuff);
 340:../drivers/fsl_tsi_v4.h **** 
 341:../drivers/fsl_tsi_v4.h **** /*!
 342:../drivers/fsl_tsi_v4.h ****  * @brief Enables the TSI interrupt requests.
 343:../drivers/fsl_tsi_v4.h ****  * @param base TSI peripheral base address.
 344:../drivers/fsl_tsi_v4.h ****  * @param mask interrupt source
 345:../drivers/fsl_tsi_v4.h ****  *     The parameter can be combination of the following source if defined:
 346:../drivers/fsl_tsi_v4.h ****  *     @arg kTSI_GlobalInterruptEnable
 347:../drivers/fsl_tsi_v4.h ****  *     @arg kTSI_EndOfScanInterruptEnable
 348:../drivers/fsl_tsi_v4.h ****  *     @arg kTSI_OutOfRangeInterruptEnable
 349:../drivers/fsl_tsi_v4.h ****  */
 350:../drivers/fsl_tsi_v4.h **** void TSI_EnableInterrupts(TSI_Type *base, uint32_t mask);
 351:../drivers/fsl_tsi_v4.h **** 
 352:../drivers/fsl_tsi_v4.h **** /*!
 353:../drivers/fsl_tsi_v4.h ****  * @brief Disables the TSI interrupt requests.
 354:../drivers/fsl_tsi_v4.h ****  * @param base TSI peripheral base address.
 355:../drivers/fsl_tsi_v4.h ****  * @param mask interrupt source
 356:../drivers/fsl_tsi_v4.h ****  *     The parameter can be combination of the following source if defined:
 357:../drivers/fsl_tsi_v4.h ****  *     @arg kTSI_GlobalInterruptEnable
 358:../drivers/fsl_tsi_v4.h ****  *     @arg kTSI_EndOfScanInterruptEnable
 359:../drivers/fsl_tsi_v4.h ****  *     @arg kTSI_OutOfRangeInterruptEnable
 360:../drivers/fsl_tsi_v4.h ****  */
 361:../drivers/fsl_tsi_v4.h **** void TSI_DisableInterrupts(TSI_Type *base, uint32_t mask);
 362:../drivers/fsl_tsi_v4.h **** 
 363:../drivers/fsl_tsi_v4.h **** /*!
 364:../drivers/fsl_tsi_v4.h **** * @brief Gets an interrupt flag.
 365:../drivers/fsl_tsi_v4.h **** * This function gets the TSI interrupt flags.
 366:../drivers/fsl_tsi_v4.h **** *
 367:../drivers/fsl_tsi_v4.h **** * @param    base  TSI peripheral base address.
 368:../drivers/fsl_tsi_v4.h **** * @return         The mask of these status flags combination.
 369:../drivers/fsl_tsi_v4.h **** */
 370:../drivers/fsl_tsi_v4.h **** static inline uint32_t TSI_GetStatusFlags(TSI_Type *base)
 371:../drivers/fsl_tsi_v4.h **** {
 144              		.loc 2 371 1
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 8
 147              		@ frame_needed = 1, uses_anonymous_args = 0
 148 0000 80B5     		push	{r7, lr}
 149              		.cfi_def_cfa_offset 8
 150              		.cfi_offset 7, -8
 151              		.cfi_offset 14, -4
 152 0002 82B0     		sub	sp, sp, #8
 153              		.cfi_def_cfa_offset 16
 154 0004 00AF     		add	r7, sp, #0
 155              		.cfi_def_cfa_register 7
 156 0006 7860     		str	r0, [r7, #4]
 372:../drivers/fsl_tsi_v4.h ****     return (base->GENCS & (kTSI_EndOfScanFlag | kTSI_OutOfRangeFlag));
 157              		.loc 2 372 17
 158 0008 7B68     		ldr	r3, [r7, #4]
 159 000a 1B68     		ldr	r3, [r3]
 160              		.loc 2 372 25
 161 000c 024A     		ldr	r2, .L9
 162 000e 1340     		ands	r3, r2
 373:../drivers/fsl_tsi_v4.h **** }
 163              		.loc 2 373 1
 164 0010 1800     		movs	r0, r3
 165 0012 BD46     		mov	sp, r7
 166 0014 02B0     		add	sp, sp, #8
 167              		@ sp needed
 168 0016 80BD     		pop	{r7, pc}
 169              	.L10:
 170              		.align	2
 171              	.L9:
 172 0018 04000080 		.word	-2147483644
 173              		.cfi_endproc
 174              	.LFE56:
 176              		.section	.text.TSI_SetElectrodeOSCPrescaler,"ax",%progbits
 177              		.align	1
 178              		.syntax unified
 179              		.code	16
 180              		.thumb_func
 181              		.fpu softvfp
 183              	TSI_SetElectrodeOSCPrescaler:
 184              	.LFB59:
 374:../drivers/fsl_tsi_v4.h **** 
 375:../drivers/fsl_tsi_v4.h **** /*!
 376:../drivers/fsl_tsi_v4.h ****  * @brief Clears the interrupt flag.
 377:../drivers/fsl_tsi_v4.h ****  *
 378:../drivers/fsl_tsi_v4.h ****  * This function clears the TSI interrupt flag,
 379:../drivers/fsl_tsi_v4.h ****  * automatically cleared flags can't be cleared by this function.
 380:../drivers/fsl_tsi_v4.h ****  *
 381:../drivers/fsl_tsi_v4.h ****  * @param base TSI peripheral base address.
 382:../drivers/fsl_tsi_v4.h ****  * @param mask The status flags to clear.
 383:../drivers/fsl_tsi_v4.h ****  */
 384:../drivers/fsl_tsi_v4.h **** void TSI_ClearStatusFlags(TSI_Type *base, uint32_t mask);
 385:../drivers/fsl_tsi_v4.h **** 
 386:../drivers/fsl_tsi_v4.h **** /*!
 387:../drivers/fsl_tsi_v4.h **** * @brief Gets the TSI scan trigger mode.
 388:../drivers/fsl_tsi_v4.h **** *
 389:../drivers/fsl_tsi_v4.h **** * @param  base  TSI peripheral base address.
 390:../drivers/fsl_tsi_v4.h **** * @return       Scan trigger mode.
 391:../drivers/fsl_tsi_v4.h **** */
 392:../drivers/fsl_tsi_v4.h **** static inline uint32_t TSI_GetScanTriggerMode(TSI_Type *base)
 393:../drivers/fsl_tsi_v4.h **** {
 394:../drivers/fsl_tsi_v4.h ****     return (base->GENCS & TSI_GENCS_STM_MASK);
 395:../drivers/fsl_tsi_v4.h **** }
 396:../drivers/fsl_tsi_v4.h **** 
 397:../drivers/fsl_tsi_v4.h **** /*!
 398:../drivers/fsl_tsi_v4.h **** * @brief Gets the scan in progress flag.
 399:../drivers/fsl_tsi_v4.h **** *
 400:../drivers/fsl_tsi_v4.h **** * @param    base TSI peripheral base address.
 401:../drivers/fsl_tsi_v4.h **** * @return   True  - scan is in progress.
 402:../drivers/fsl_tsi_v4.h **** *           False - scan is not in progress.
 403:../drivers/fsl_tsi_v4.h **** */
 404:../drivers/fsl_tsi_v4.h **** static inline bool TSI_IsScanInProgress(TSI_Type *base)
 405:../drivers/fsl_tsi_v4.h **** {
 406:../drivers/fsl_tsi_v4.h ****     return (base->GENCS & TSI_GENCS_SCNIP_MASK);
 407:../drivers/fsl_tsi_v4.h **** }
 408:../drivers/fsl_tsi_v4.h **** 
 409:../drivers/fsl_tsi_v4.h **** /*!
 410:../drivers/fsl_tsi_v4.h **** * @brief Sets the prescaler.
 411:../drivers/fsl_tsi_v4.h **** *
 412:../drivers/fsl_tsi_v4.h **** * @param    base      TSI peripheral base address.
 413:../drivers/fsl_tsi_v4.h **** * @param    prescaler Prescaler value.
 414:../drivers/fsl_tsi_v4.h **** * @return   none.
 415:../drivers/fsl_tsi_v4.h **** */
 416:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetElectrodeOSCPrescaler(TSI_Type *base, tsi_electrode_osc_prescaler_t presc
 417:../drivers/fsl_tsi_v4.h **** {
 185              		.loc 2 417 1
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 8
 188              		@ frame_needed = 1, uses_anonymous_args = 0
 189 0000 80B5     		push	{r7, lr}
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 7, -8
 192              		.cfi_offset 14, -4
 193 0002 82B0     		sub	sp, sp, #8
 194              		.cfi_def_cfa_offset 16
 195 0004 00AF     		add	r7, sp, #0
 196              		.cfi_def_cfa_register 7
 197 0006 7860     		str	r0, [r7, #4]
 198 0008 0A00     		movs	r2, r1
 199 000a FB1C     		adds	r3, r7, #3
 200 000c 1A70     		strb	r2, [r3]
 418:../drivers/fsl_tsi_v4.h ****     base->GENCS = (base->GENCS & ~(TSI_GENCS_PS_MASK | ALL_FLAGS_MASK)) | (TSI_GENCS_PS(prescaler))
 201              		.loc 2 418 24
 202 000e 7B68     		ldr	r3, [r7, #4]
 203 0010 1B68     		ldr	r3, [r3]
 204              		.loc 2 418 32
 205 0012 074A     		ldr	r2, .L12
 206 0014 1A40     		ands	r2, r3
 207              		.loc 2 418 76
 208 0016 FB1C     		adds	r3, r7, #3
 209 0018 1B78     		ldrb	r3, [r3]
 210 001a 5B03     		lsls	r3, r3, #13
 211 001c 1B04     		lsls	r3, r3, #16
 212 001e 1B0C     		lsrs	r3, r3, #16
 213              		.loc 2 418 73
 214 0020 1A43     		orrs	r2, r3
 215              		.loc 2 418 17
 216 0022 7B68     		ldr	r3, [r7, #4]
 217 0024 1A60     		str	r2, [r3]
 419:../drivers/fsl_tsi_v4.h **** }
 218              		.loc 2 419 1
 219 0026 C046     		nop
 220 0028 BD46     		mov	sp, r7
 221 002a 02B0     		add	sp, sp, #8
 222              		@ sp needed
 223 002c 80BD     		pop	{r7, pc}
 224              	.L13:
 225 002e C046     		.align	2
 226              	.L12:
 227 0030 FB1FFF7F 		.word	2147426299
 228              		.cfi_endproc
 229              	.LFE59:
 231              		.section	.text.TSI_SetNumberOfScans,"ax",%progbits
 232              		.align	1
 233              		.syntax unified
 234              		.code	16
 235              		.thumb_func
 236              		.fpu softvfp
 238              	TSI_SetNumberOfScans:
 239              	.LFB60:
 420:../drivers/fsl_tsi_v4.h **** 
 421:../drivers/fsl_tsi_v4.h **** /*!
 422:../drivers/fsl_tsi_v4.h **** * @brief Sets the number of scans (NSCN).
 423:../drivers/fsl_tsi_v4.h **** *
 424:../drivers/fsl_tsi_v4.h **** * @param    base    TSI peripheral base address.
 425:../drivers/fsl_tsi_v4.h **** * @param    number  Number of scans.
 426:../drivers/fsl_tsi_v4.h **** * @return   none.
 427:../drivers/fsl_tsi_v4.h **** */
 428:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetNumberOfScans(TSI_Type *base, tsi_n_consecutive_scans_t number)
 429:../drivers/fsl_tsi_v4.h **** {
 240              		.loc 2 429 1
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 8
 243              		@ frame_needed = 1, uses_anonymous_args = 0
 244 0000 80B5     		push	{r7, lr}
 245              		.cfi_def_cfa_offset 8
 246              		.cfi_offset 7, -8
 247              		.cfi_offset 14, -4
 248 0002 82B0     		sub	sp, sp, #8
 249              		.cfi_def_cfa_offset 16
 250 0004 00AF     		add	r7, sp, #0
 251              		.cfi_def_cfa_register 7
 252 0006 7860     		str	r0, [r7, #4]
 253 0008 0A00     		movs	r2, r1
 254 000a FB1C     		adds	r3, r7, #3
 255 000c 1A70     		strb	r2, [r3]
 430:../drivers/fsl_tsi_v4.h ****     base->GENCS = (base->GENCS & ~(TSI_GENCS_NSCN_MASK | ALL_FLAGS_MASK)) | (TSI_GENCS_NSCN(number)
 256              		.loc 2 430 24
 257 000e 7B68     		ldr	r3, [r7, #4]
 258 0010 1B68     		ldr	r3, [r3]
 259              		.loc 2 430 32
 260 0012 074A     		ldr	r2, .L15
 261 0014 1A40     		ands	r2, r3
 262              		.loc 2 430 78
 263 0016 FB1C     		adds	r3, r7, #3
 264 0018 1B78     		ldrb	r3, [r3]
 265 001a 1902     		lsls	r1, r3, #8
 266 001c F823     		movs	r3, #248
 267 001e 5B01     		lsls	r3, r3, #5
 268 0020 0B40     		ands	r3, r1
 269              		.loc 2 430 75
 270 0022 1A43     		orrs	r2, r3
 271              		.loc 2 430 17
 272 0024 7B68     		ldr	r3, [r7, #4]
 273 0026 1A60     		str	r2, [r3]
 431:../drivers/fsl_tsi_v4.h **** }
 274              		.loc 2 431 1
 275 0028 C046     		nop
 276 002a BD46     		mov	sp, r7
 277 002c 02B0     		add	sp, sp, #8
 278              		@ sp needed
 279 002e 80BD     		pop	{r7, pc}
 280              	.L16:
 281              		.align	2
 282              	.L15:
 283 0030 FBE0FF7F 		.word	2147475707
 284              		.cfi_endproc
 285              	.LFE60:
 287              		.section	.text.TSI_EnableModule,"ax",%progbits
 288              		.align	1
 289              		.syntax unified
 290              		.code	16
 291              		.thumb_func
 292              		.fpu softvfp
 294              	TSI_EnableModule:
 295              	.LFB61:
 432:../drivers/fsl_tsi_v4.h **** 
 433:../drivers/fsl_tsi_v4.h **** /*!
 434:../drivers/fsl_tsi_v4.h **** * @brief Enables/disables the TSI module.
 435:../drivers/fsl_tsi_v4.h **** *
 436:../drivers/fsl_tsi_v4.h **** * @param   base   TSI peripheral base address.
 437:../drivers/fsl_tsi_v4.h **** * @param   enable Choose whether to enable or disable module;
 438:../drivers/fsl_tsi_v4.h **** *                 - true   Enable TSI module;
 439:../drivers/fsl_tsi_v4.h **** *                 - false  Disable TSI module;
 440:../drivers/fsl_tsi_v4.h **** * @return  none.
 441:../drivers/fsl_tsi_v4.h **** */
 442:../drivers/fsl_tsi_v4.h **** static inline void TSI_EnableModule(TSI_Type *base, bool enable)
 443:../drivers/fsl_tsi_v4.h **** {
 296              		.loc 2 443 1
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 8
 299              		@ frame_needed = 1, uses_anonymous_args = 0
 300 0000 80B5     		push	{r7, lr}
 301              		.cfi_def_cfa_offset 8
 302              		.cfi_offset 7, -8
 303              		.cfi_offset 14, -4
 304 0002 82B0     		sub	sp, sp, #8
 305              		.cfi_def_cfa_offset 16
 306 0004 00AF     		add	r7, sp, #0
 307              		.cfi_def_cfa_register 7
 308 0006 7860     		str	r0, [r7, #4]
 309 0008 0A00     		movs	r2, r1
 310 000a FB1C     		adds	r3, r7, #3
 311 000c 1A70     		strb	r2, [r3]
 444:../drivers/fsl_tsi_v4.h ****     if (enable)
 312              		.loc 2 444 8
 313 000e FB1C     		adds	r3, r7, #3
 314 0010 1B78     		ldrb	r3, [r3]
 315 0012 002B     		cmp	r3, #0
 316 0014 08D0     		beq	.L18
 445:../drivers/fsl_tsi_v4.h ****     {
 446:../drivers/fsl_tsi_v4.h ****         base->GENCS = (base->GENCS & ~ALL_FLAGS_MASK) | TSI_GENCS_TSIEN_MASK;    /* Enable module *
 317              		.loc 2 446 28
 318 0016 7B68     		ldr	r3, [r7, #4]
 319 0018 1B68     		ldr	r3, [r3]
 320              		.loc 2 446 55
 321 001a 084A     		ldr	r2, .L21
 322 001c 1340     		ands	r3, r2
 323 001e 8022     		movs	r2, #128
 324 0020 1A43     		orrs	r2, r3
 325              		.loc 2 446 21
 326 0022 7B68     		ldr	r3, [r7, #4]
 327 0024 1A60     		str	r2, [r3]
 447:../drivers/fsl_tsi_v4.h ****     }
 448:../drivers/fsl_tsi_v4.h ****     else
 449:../drivers/fsl_tsi_v4.h ****     {
 450:../drivers/fsl_tsi_v4.h ****         base->GENCS = (base->GENCS & ~ALL_FLAGS_MASK) & (~TSI_GENCS_TSIEN_MASK); /* Disable module 
 451:../drivers/fsl_tsi_v4.h ****     }
 452:../drivers/fsl_tsi_v4.h **** }
 328              		.loc 2 452 1
 329 0026 05E0     		b	.L20
 330              	.L18:
 450:../drivers/fsl_tsi_v4.h ****     }
 331              		.loc 2 450 28
 332 0028 7B68     		ldr	r3, [r7, #4]
 333 002a 1B68     		ldr	r3, [r3]
 450:../drivers/fsl_tsi_v4.h ****     }
 334              		.loc 2 450 55
 335 002c 034A     		ldr	r2, .L21
 336 002e 1A40     		ands	r2, r3
 450:../drivers/fsl_tsi_v4.h ****     }
 337              		.loc 2 450 21
 338 0030 7B68     		ldr	r3, [r7, #4]
 339 0032 1A60     		str	r2, [r3]
 340              	.L20:
 341              		.loc 2 452 1
 342 0034 C046     		nop
 343 0036 BD46     		mov	sp, r7
 344 0038 02B0     		add	sp, sp, #8
 345              		@ sp needed
 346 003a 80BD     		pop	{r7, pc}
 347              	.L22:
 348              		.align	2
 349              	.L21:
 350 003c 7BFFFF7F 		.word	2147483515
 351              		.cfi_endproc
 352              	.LFE61:
 354              		.section	.text.TSI_StartSoftwareTrigger,"ax",%progbits
 355              		.align	1
 356              		.syntax unified
 357              		.code	16
 358              		.thumb_func
 359              		.fpu softvfp
 361              	TSI_StartSoftwareTrigger:
 362              	.LFB64:
 453:../drivers/fsl_tsi_v4.h **** 
 454:../drivers/fsl_tsi_v4.h **** /*!
 455:../drivers/fsl_tsi_v4.h **** * @brief Sets the TSI low power STOP mode as enabled or disabled.
 456:../drivers/fsl_tsi_v4.h **** *        This enables the TSI module function in low power modes.
 457:../drivers/fsl_tsi_v4.h **** *
 458:../drivers/fsl_tsi_v4.h **** * @param    base    TSI peripheral base address.
 459:../drivers/fsl_tsi_v4.h **** * @param    enable  Choose to enable or disable STOP mode.
 460:../drivers/fsl_tsi_v4.h **** *                   - true   Enable module in STOP mode;
 461:../drivers/fsl_tsi_v4.h **** *                   - false  Disable module in STOP mode;
 462:../drivers/fsl_tsi_v4.h **** * @return   none.
 463:../drivers/fsl_tsi_v4.h **** */
 464:../drivers/fsl_tsi_v4.h **** static inline void TSI_EnableLowPower(TSI_Type *base, bool enable)
 465:../drivers/fsl_tsi_v4.h **** {
 466:../drivers/fsl_tsi_v4.h ****     if (enable)
 467:../drivers/fsl_tsi_v4.h ****     {
 468:../drivers/fsl_tsi_v4.h ****         base->GENCS = (base->GENCS & ~ALL_FLAGS_MASK) | TSI_GENCS_STPE_MASK;    /* Module enabled i
 469:../drivers/fsl_tsi_v4.h ****     }
 470:../drivers/fsl_tsi_v4.h ****     else
 471:../drivers/fsl_tsi_v4.h ****     {
 472:../drivers/fsl_tsi_v4.h ****         base->GENCS = (base->GENCS & ~ALL_FLAGS_MASK) & (~TSI_GENCS_STPE_MASK); /* Module disabled 
 473:../drivers/fsl_tsi_v4.h ****     }
 474:../drivers/fsl_tsi_v4.h **** }
 475:../drivers/fsl_tsi_v4.h **** 
 476:../drivers/fsl_tsi_v4.h **** /*!
 477:../drivers/fsl_tsi_v4.h **** * @brief Enables/disables the hardware trigger scan.
 478:../drivers/fsl_tsi_v4.h **** *
 479:../drivers/fsl_tsi_v4.h **** * @param    base TSI peripheral base address.
 480:../drivers/fsl_tsi_v4.h **** * @param    enable Choose to enable hardware trigger or software trigger scan.
 481:../drivers/fsl_tsi_v4.h **** *                  - true    Enable hardware trigger scan;
 482:../drivers/fsl_tsi_v4.h **** *                  - false   Enable software trigger scan;
 483:../drivers/fsl_tsi_v4.h **** * @return   none.
 484:../drivers/fsl_tsi_v4.h **** */
 485:../drivers/fsl_tsi_v4.h **** static inline void TSI_EnableHardwareTriggerScan(TSI_Type *base, bool enable)
 486:../drivers/fsl_tsi_v4.h **** {
 487:../drivers/fsl_tsi_v4.h ****     if (enable)
 488:../drivers/fsl_tsi_v4.h ****     {
 489:../drivers/fsl_tsi_v4.h ****         base->GENCS = (base->GENCS & ~ALL_FLAGS_MASK) | TSI_GENCS_STM_MASK;    /* Enable hardware t
 490:../drivers/fsl_tsi_v4.h ****     }
 491:../drivers/fsl_tsi_v4.h ****     else
 492:../drivers/fsl_tsi_v4.h ****     {
 493:../drivers/fsl_tsi_v4.h ****         base->GENCS = (base->GENCS & ~ALL_FLAGS_MASK) & (~TSI_GENCS_STM_MASK); /* Enable software t
 494:../drivers/fsl_tsi_v4.h ****     }
 495:../drivers/fsl_tsi_v4.h **** }
 496:../drivers/fsl_tsi_v4.h **** 
 497:../drivers/fsl_tsi_v4.h **** /*!
 498:../drivers/fsl_tsi_v4.h **** * @brief Starts a software trigger measurement (triggers a new measurement).
 499:../drivers/fsl_tsi_v4.h **** *
 500:../drivers/fsl_tsi_v4.h **** * @param    base TSI peripheral base address.
 501:../drivers/fsl_tsi_v4.h **** * @return   none.
 502:../drivers/fsl_tsi_v4.h **** */
 503:../drivers/fsl_tsi_v4.h **** static inline void TSI_StartSoftwareTrigger(TSI_Type *base)
 504:../drivers/fsl_tsi_v4.h **** {
 363              		.loc 2 504 1
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 8
 366              		@ frame_needed = 1, uses_anonymous_args = 0
 367 0000 80B5     		push	{r7, lr}
 368              		.cfi_def_cfa_offset 8
 369              		.cfi_offset 7, -8
 370              		.cfi_offset 14, -4
 371 0002 82B0     		sub	sp, sp, #8
 372              		.cfi_def_cfa_offset 16
 373 0004 00AF     		add	r7, sp, #0
 374              		.cfi_def_cfa_register 7
 375 0006 7860     		str	r0, [r7, #4]
 505:../drivers/fsl_tsi_v4.h ****     base->DATA |= TSI_DATA_SWTS_MASK;
 376              		.loc 2 505 16
 377 0008 7B68     		ldr	r3, [r7, #4]
 378 000a 5B68     		ldr	r3, [r3, #4]
 379 000c 8022     		movs	r2, #128
 380 000e D203     		lsls	r2, r2, #15
 381 0010 1A43     		orrs	r2, r3
 382 0012 7B68     		ldr	r3, [r7, #4]
 383 0014 5A60     		str	r2, [r3, #4]
 506:../drivers/fsl_tsi_v4.h **** }
 384              		.loc 2 506 1
 385 0016 C046     		nop
 386 0018 BD46     		mov	sp, r7
 387 001a 02B0     		add	sp, sp, #8
 388              		@ sp needed
 389 001c 80BD     		pop	{r7, pc}
 390              		.cfi_endproc
 391              	.LFE64:
 393              		.section	.rodata.TSI_SetMeasuredChannelNumber.str1.4,"aMS",%progbits,1
 394              		.align	2
 395              	.LC0:
 396 0000 2E66736C 		.ascii	".fsl_tsi_v4.h:517 : channel < FSL_FEATURE_TSI_CHANN"
 396      5F747369 
 396      5F76342E 
 396      683A3531 
 396      37203A20 
 397 0033 454C5F43 		.ascii	"EL_COUNT\000"
 397      4F554E54 
 397      00
 398              		.section	.text.TSI_SetMeasuredChannelNumber,"ax",%progbits
 399              		.align	1
 400              		.syntax unified
 401              		.code	16
 402              		.thumb_func
 403              		.fpu softvfp
 405              	TSI_SetMeasuredChannelNumber:
 406              	.LFB65:
 507:../drivers/fsl_tsi_v4.h **** 
 508:../drivers/fsl_tsi_v4.h **** /*!
 509:../drivers/fsl_tsi_v4.h **** * @brief Sets the the measured channel number.
 510:../drivers/fsl_tsi_v4.h **** *
 511:../drivers/fsl_tsi_v4.h **** * @param    base    TSI peripheral base address.
 512:../drivers/fsl_tsi_v4.h **** * @param    channel Channel number 0 ... 15.
 513:../drivers/fsl_tsi_v4.h **** * @return   none.
 514:../drivers/fsl_tsi_v4.h **** */
 515:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetMeasuredChannelNumber(TSI_Type *base, uint8_t channel)
 516:../drivers/fsl_tsi_v4.h **** {
 407              		.loc 2 516 1
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 8
 410              		@ frame_needed = 1, uses_anonymous_args = 0
 411 0000 80B5     		push	{r7, lr}
 412              		.cfi_def_cfa_offset 8
 413              		.cfi_offset 7, -8
 414              		.cfi_offset 14, -4
 415 0002 82B0     		sub	sp, sp, #8
 416              		.cfi_def_cfa_offset 16
 417 0004 00AF     		add	r7, sp, #0
 418              		.cfi_def_cfa_register 7
 419 0006 7860     		str	r0, [r7, #4]
 420 0008 0A00     		movs	r2, r1
 421 000a FB1C     		adds	r3, r7, #3
 422 000c 1A70     		strb	r2, [r3]
 517:../drivers/fsl_tsi_v4.h ****     assert(channel < FSL_FEATURE_TSI_CHANNEL_COUNT);
 423              		.loc 2 517 5
 424 000e FB1C     		adds	r3, r7, #3
 425 0010 1B78     		ldrb	r3, [r3]
 426 0012 0F2B     		cmp	r3, #15
 427 0014 03D9     		bls	.L25
 428              		.loc 2 517 5 is_stmt 0 discriminator 1
 429 0016 094B     		ldr	r3, .L26
 430 0018 1800     		movs	r0, r3
 431 001a FFF7FEFF 		bl	__assertion_failed
 432              	.L25:
 518:../drivers/fsl_tsi_v4.h **** 
 519:../drivers/fsl_tsi_v4.h ****     base->DATA = ((base->DATA) & ~TSI_DATA_TSICH_MASK) | (TSI_DATA_TSICH(channel));
 433              		.loc 2 519 24 is_stmt 1
 434 001e 7B68     		ldr	r3, [r7, #4]
 435 0020 5B68     		ldr	r3, [r3, #4]
 436              		.loc 2 519 32
 437 0022 1B01     		lsls	r3, r3, #4
 438 0024 1A09     		lsrs	r2, r3, #4
 439              		.loc 2 519 59
 440 0026 FB1C     		adds	r3, r7, #3
 441 0028 1B78     		ldrb	r3, [r3]
 442 002a 1B07     		lsls	r3, r3, #28
 443              		.loc 2 519 56
 444 002c 1A43     		orrs	r2, r3
 445              		.loc 2 519 16
 446 002e 7B68     		ldr	r3, [r7, #4]
 447 0030 5A60     		str	r2, [r3, #4]
 520:../drivers/fsl_tsi_v4.h **** }
 448              		.loc 2 520 1
 449 0032 C046     		nop
 450 0034 BD46     		mov	sp, r7
 451 0036 02B0     		add	sp, sp, #8
 452              		@ sp needed
 453 0038 80BD     		pop	{r7, pc}
 454              	.L27:
 455 003a C046     		.align	2
 456              	.L26:
 457 003c 00000000 		.word	.LC0
 458              		.cfi_endproc
 459              	.LFE65:
 461              		.section	.text.TSI_GetCounter,"ax",%progbits
 462              		.align	1
 463              		.syntax unified
 464              		.code	16
 465              		.thumb_func
 466              		.fpu softvfp
 468              	TSI_GetCounter:
 469              	.LFB68:
 521:../drivers/fsl_tsi_v4.h **** 
 522:../drivers/fsl_tsi_v4.h **** /*!
 523:../drivers/fsl_tsi_v4.h **** * @brief Gets the current measured channel number.
 524:../drivers/fsl_tsi_v4.h **** *
 525:../drivers/fsl_tsi_v4.h **** * @param    base    TSI peripheral base address.
 526:../drivers/fsl_tsi_v4.h **** * @return   uint8_t    Channel number 0 ... 15.
 527:../drivers/fsl_tsi_v4.h **** */
 528:../drivers/fsl_tsi_v4.h **** static inline uint8_t TSI_GetMeasuredChannelNumber(TSI_Type *base)
 529:../drivers/fsl_tsi_v4.h **** {
 530:../drivers/fsl_tsi_v4.h ****     return (uint8_t)((base->DATA & TSI_DATA_TSICH_MASK) >> TSI_DATA_TSICH_SHIFT);
 531:../drivers/fsl_tsi_v4.h **** }
 532:../drivers/fsl_tsi_v4.h **** 
 533:../drivers/fsl_tsi_v4.h **** /*!
 534:../drivers/fsl_tsi_v4.h **** * @brief Enables/disables the DMA transfer.
 535:../drivers/fsl_tsi_v4.h **** *
 536:../drivers/fsl_tsi_v4.h **** * @param   base   TSI peripheral base address.
 537:../drivers/fsl_tsi_v4.h **** * @param   enable Choose to enable DMA transfer or not.
 538:../drivers/fsl_tsi_v4.h **** *                 - true    Enable DMA transfer;
 539:../drivers/fsl_tsi_v4.h **** *                 - false   Disable DMA transfer;
 540:../drivers/fsl_tsi_v4.h **** * @return  none.
 541:../drivers/fsl_tsi_v4.h **** */
 542:../drivers/fsl_tsi_v4.h **** static inline void TSI_EnableDmaTransfer(TSI_Type *base, bool enable)
 543:../drivers/fsl_tsi_v4.h **** {
 544:../drivers/fsl_tsi_v4.h ****     if (enable)
 545:../drivers/fsl_tsi_v4.h ****     {
 546:../drivers/fsl_tsi_v4.h ****         base->DATA |= TSI_DATA_DMAEN_MASK; /* Enable DMA transfer */
 547:../drivers/fsl_tsi_v4.h ****     }
 548:../drivers/fsl_tsi_v4.h ****     else
 549:../drivers/fsl_tsi_v4.h ****     {
 550:../drivers/fsl_tsi_v4.h ****         base->DATA &= ~TSI_DATA_DMAEN_MASK; /* Disable DMA transfer */
 551:../drivers/fsl_tsi_v4.h ****     }
 552:../drivers/fsl_tsi_v4.h **** }
 553:../drivers/fsl_tsi_v4.h **** 
 554:../drivers/fsl_tsi_v4.h **** #if defined(FSL_FEATURE_TSI_HAS_END_OF_SCAN_DMA_ENABLE) && (FSL_FEATURE_TSI_HAS_END_OF_SCAN_DMA_ENA
 555:../drivers/fsl_tsi_v4.h **** /*!
 556:../drivers/fsl_tsi_v4.h **** * @brief Decides whether to enable end of scan DMA transfer request only.
 557:../drivers/fsl_tsi_v4.h **** *
 558:../drivers/fsl_tsi_v4.h **** * @param    base TSI peripheral base address.
 559:../drivers/fsl_tsi_v4.h **** * @param    enable  Choose whether to enable End of Scan DMA transfer request only.
 560:../drivers/fsl_tsi_v4.h **** *                   - true  Enable End of Scan DMA transfer request only;
 561:../drivers/fsl_tsi_v4.h **** *                   - false Both End-of-Scan and Out-of-Range can generate DMA transfer request.
 562:../drivers/fsl_tsi_v4.h **** * @return   none.
 563:../drivers/fsl_tsi_v4.h **** */
 564:../drivers/fsl_tsi_v4.h **** static inline void TSI_EnableEndOfScanDmaTransferOnly(TSI_Type *base, bool enable)
 565:../drivers/fsl_tsi_v4.h **** {
 566:../drivers/fsl_tsi_v4.h ****     if (enable)
 567:../drivers/fsl_tsi_v4.h ****     {
 568:../drivers/fsl_tsi_v4.h ****         base->GENCS = (base->GENCS & ~ALL_FLAGS_MASK) | TSI_GENCS_EOSDMEO_MASK; /* Enable End of Sc
 569:../drivers/fsl_tsi_v4.h ****     }
 570:../drivers/fsl_tsi_v4.h ****     else
 571:../drivers/fsl_tsi_v4.h ****     {
 572:../drivers/fsl_tsi_v4.h ****         base->GENCS =
 573:../drivers/fsl_tsi_v4.h ****             (base->GENCS & ~ALL_FLAGS_MASK) & (~TSI_GENCS_EOSDMEO_MASK); /* Both End-of-Scan and Ou
 574:../drivers/fsl_tsi_v4.h ****     }
 575:../drivers/fsl_tsi_v4.h **** }
 576:../drivers/fsl_tsi_v4.h **** #endif /* End of (FSL_FEATURE_TSI_HAS_END_OF_SCAN_DMA_ENABLE == 1)*/
 577:../drivers/fsl_tsi_v4.h **** 
 578:../drivers/fsl_tsi_v4.h **** /*!
 579:../drivers/fsl_tsi_v4.h **** * @brief Gets the conversion counter value.
 580:../drivers/fsl_tsi_v4.h **** *
 581:../drivers/fsl_tsi_v4.h **** * @param    base TSI peripheral base address.
 582:../drivers/fsl_tsi_v4.h **** * @return   Accumulated scan counter value ticked by the reference clock.
 583:../drivers/fsl_tsi_v4.h **** */
 584:../drivers/fsl_tsi_v4.h **** static inline uint16_t TSI_GetCounter(TSI_Type *base)
 585:../drivers/fsl_tsi_v4.h **** {
 470              		.loc 2 585 1
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 8
 473              		@ frame_needed = 1, uses_anonymous_args = 0
 474 0000 80B5     		push	{r7, lr}
 475              		.cfi_def_cfa_offset 8
 476              		.cfi_offset 7, -8
 477              		.cfi_offset 14, -4
 478 0002 82B0     		sub	sp, sp, #8
 479              		.cfi_def_cfa_offset 16
 480 0004 00AF     		add	r7, sp, #0
 481              		.cfi_def_cfa_register 7
 482 0006 7860     		str	r0, [r7, #4]
 586:../drivers/fsl_tsi_v4.h ****     return (uint16_t)(base->DATA & TSI_DATA_TSICNT_MASK);
 483              		.loc 2 586 27
 484 0008 7B68     		ldr	r3, [r7, #4]
 485 000a 5B68     		ldr	r3, [r3, #4]
 486              		.loc 2 586 12
 487 000c 9BB2     		uxth	r3, r3
 587:../drivers/fsl_tsi_v4.h **** }
 488              		.loc 2 587 1
 489 000e 1800     		movs	r0, r3
 490 0010 BD46     		mov	sp, r7
 491 0012 02B0     		add	sp, sp, #8
 492              		@ sp needed
 493 0014 80BD     		pop	{r7, pc}
 494              		.cfi_endproc
 495              	.LFE68:
 497              		.section	.rodata.TSI_SetLowThreshold.str1.4,"aMS",%progbits,1
 498              		.align	2
 499              	.LC2:
 500 0000 2E66736C 		.ascii	".fsl_tsi_v4.h:598 : low_threshold < 0xFFFFU\000"
 500      5F747369 
 500      5F76342E 
 500      683A3539 
 500      38203A20 
 501              		.section	.text.TSI_SetLowThreshold,"ax",%progbits
 502              		.align	1
 503              		.syntax unified
 504              		.code	16
 505              		.thumb_func
 506              		.fpu softvfp
 508              	TSI_SetLowThreshold:
 509              	.LFB69:
 588:../drivers/fsl_tsi_v4.h **** 
 589:../drivers/fsl_tsi_v4.h **** /*!
 590:../drivers/fsl_tsi_v4.h **** * @brief Sets the TSI wake-up channel low threshold.
 591:../drivers/fsl_tsi_v4.h **** *
 592:../drivers/fsl_tsi_v4.h **** * @param    base           TSI peripheral base address.
 593:../drivers/fsl_tsi_v4.h **** * @param    low_threshold  Low counter threshold.
 594:../drivers/fsl_tsi_v4.h **** * @return   none.
 595:../drivers/fsl_tsi_v4.h **** */
 596:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetLowThreshold(TSI_Type *base, uint16_t low_threshold)
 597:../drivers/fsl_tsi_v4.h **** {
 510              		.loc 2 597 1
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 8
 513              		@ frame_needed = 1, uses_anonymous_args = 0
 514 0000 80B5     		push	{r7, lr}
 515              		.cfi_def_cfa_offset 8
 516              		.cfi_offset 7, -8
 517              		.cfi_offset 14, -4
 518 0002 82B0     		sub	sp, sp, #8
 519              		.cfi_def_cfa_offset 16
 520 0004 00AF     		add	r7, sp, #0
 521              		.cfi_def_cfa_register 7
 522 0006 7860     		str	r0, [r7, #4]
 523 0008 0A00     		movs	r2, r1
 524 000a BB1C     		adds	r3, r7, #2
 525 000c 1A80     		strh	r2, [r3]
 598:../drivers/fsl_tsi_v4.h ****     assert(low_threshold < 0xFFFFU);
 526              		.loc 2 598 5
 527 000e BB1C     		adds	r3, r7, #2
 528 0010 1B88     		ldrh	r3, [r3]
 529 0012 0A4A     		ldr	r2, .L32
 530 0014 9342     		cmp	r3, r2
 531 0016 03D1     		bne	.L31
 532              		.loc 2 598 5 is_stmt 0 discriminator 1
 533 0018 094B     		ldr	r3, .L32+4
 534 001a 1800     		movs	r0, r3
 535 001c FFF7FEFF 		bl	__assertion_failed
 536              	.L31:
 599:../drivers/fsl_tsi_v4.h **** 
 600:../drivers/fsl_tsi_v4.h ****     base->TSHD = ((base->TSHD) & ~TSI_TSHD_THRESL_MASK) | (TSI_TSHD_THRESL(low_threshold));
 537              		.loc 2 600 24 is_stmt 1
 538 0020 7B68     		ldr	r3, [r7, #4]
 539 0022 9B68     		ldr	r3, [r3, #8]
 540              		.loc 2 600 32
 541 0024 1B0C     		lsrs	r3, r3, #16
 542 0026 1A04     		lsls	r2, r3, #16
 543              		.loc 2 600 60
 544 0028 BB1C     		adds	r3, r7, #2
 545 002a 1B88     		ldrh	r3, [r3]
 546              		.loc 2 600 57
 547 002c 1A43     		orrs	r2, r3
 548              		.loc 2 600 16
 549 002e 7B68     		ldr	r3, [r7, #4]
 550 0030 9A60     		str	r2, [r3, #8]
 601:../drivers/fsl_tsi_v4.h **** }
 551              		.loc 2 601 1
 552 0032 C046     		nop
 553 0034 BD46     		mov	sp, r7
 554 0036 02B0     		add	sp, sp, #8
 555              		@ sp needed
 556 0038 80BD     		pop	{r7, pc}
 557              	.L33:
 558 003a C046     		.align	2
 559              	.L32:
 560 003c FFFF0000 		.word	65535
 561 0040 00000000 		.word	.LC2
 562              		.cfi_endproc
 563              	.LFE69:
 565              		.section	.rodata.TSI_SetHighThreshold.str1.4,"aMS",%progbits,1
 566              		.align	2
 567              	.LC4:
 568 0000 2E66736C 		.ascii	".fsl_tsi_v4.h:612 : high_threshold < 0xFFFFU\000"
 568      5F747369 
 568      5F76342E 
 568      683A3631 
 568      32203A20 
 569              		.section	.text.TSI_SetHighThreshold,"ax",%progbits
 570              		.align	1
 571              		.syntax unified
 572              		.code	16
 573              		.thumb_func
 574              		.fpu softvfp
 576              	TSI_SetHighThreshold:
 577              	.LFB70:
 602:../drivers/fsl_tsi_v4.h **** 
 603:../drivers/fsl_tsi_v4.h **** /*!
 604:../drivers/fsl_tsi_v4.h **** * @brief Sets the TSI wake-up channel high threshold.
 605:../drivers/fsl_tsi_v4.h **** *
 606:../drivers/fsl_tsi_v4.h **** * @param    base            TSI peripheral base address.
 607:../drivers/fsl_tsi_v4.h **** * @param    high_threshold  High counter threshold.
 608:../drivers/fsl_tsi_v4.h **** * @return   none.
 609:../drivers/fsl_tsi_v4.h **** */
 610:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetHighThreshold(TSI_Type *base, uint16_t high_threshold)
 611:../drivers/fsl_tsi_v4.h **** {
 578              		.loc 2 611 1
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 8
 581              		@ frame_needed = 1, uses_anonymous_args = 0
 582 0000 80B5     		push	{r7, lr}
 583              		.cfi_def_cfa_offset 8
 584              		.cfi_offset 7, -8
 585              		.cfi_offset 14, -4
 586 0002 82B0     		sub	sp, sp, #8
 587              		.cfi_def_cfa_offset 16
 588 0004 00AF     		add	r7, sp, #0
 589              		.cfi_def_cfa_register 7
 590 0006 7860     		str	r0, [r7, #4]
 591 0008 0A00     		movs	r2, r1
 592 000a BB1C     		adds	r3, r7, #2
 593 000c 1A80     		strh	r2, [r3]
 612:../drivers/fsl_tsi_v4.h ****     assert(high_threshold < 0xFFFFU);
 594              		.loc 2 612 5
 595 000e BB1C     		adds	r3, r7, #2
 596 0010 1B88     		ldrh	r3, [r3]
 597 0012 0A4A     		ldr	r2, .L36
 598 0014 9342     		cmp	r3, r2
 599 0016 03D1     		bne	.L35
 600              		.loc 2 612 5 is_stmt 0 discriminator 1
 601 0018 094B     		ldr	r3, .L36+4
 602 001a 1800     		movs	r0, r3
 603 001c FFF7FEFF 		bl	__assertion_failed
 604              	.L35:
 613:../drivers/fsl_tsi_v4.h **** 
 614:../drivers/fsl_tsi_v4.h ****     base->TSHD = ((base->TSHD) & ~TSI_TSHD_THRESH_MASK) | (TSI_TSHD_THRESH(high_threshold));
 605              		.loc 2 614 24 is_stmt 1
 606 0020 7B68     		ldr	r3, [r7, #4]
 607 0022 9B68     		ldr	r3, [r3, #8]
 608              		.loc 2 614 32
 609 0024 1B04     		lsls	r3, r3, #16
 610 0026 1A0C     		lsrs	r2, r3, #16
 611              		.loc 2 614 60
 612 0028 BB1C     		adds	r3, r7, #2
 613 002a 1B88     		ldrh	r3, [r3]
 614 002c 1B04     		lsls	r3, r3, #16
 615              		.loc 2 614 57
 616 002e 1A43     		orrs	r2, r3
 617              		.loc 2 614 16
 618 0030 7B68     		ldr	r3, [r7, #4]
 619 0032 9A60     		str	r2, [r3, #8]
 615:../drivers/fsl_tsi_v4.h **** }
 620              		.loc 2 615 1
 621 0034 C046     		nop
 622 0036 BD46     		mov	sp, r7
 623 0038 02B0     		add	sp, sp, #8
 624              		@ sp needed
 625 003a 80BD     		pop	{r7, pc}
 626              	.L37:
 627              		.align	2
 628              	.L36:
 629 003c FFFF0000 		.word	65535
 630 0040 00000000 		.word	.LC4
 631              		.cfi_endproc
 632              	.LFE70:
 634              		.section	.text.TSI_SetAnalogMode,"ax",%progbits
 635              		.align	1
 636              		.syntax unified
 637              		.code	16
 638              		.thumb_func
 639              		.fpu softvfp
 641              	TSI_SetAnalogMode:
 642              	.LFB71:
 616:../drivers/fsl_tsi_v4.h **** 
 617:../drivers/fsl_tsi_v4.h **** /*!
 618:../drivers/fsl_tsi_v4.h **** * @brief Sets the analog mode of the TSI module.
 619:../drivers/fsl_tsi_v4.h **** *
 620:../drivers/fsl_tsi_v4.h **** * @param    base   TSI peripheral base address.
 621:../drivers/fsl_tsi_v4.h **** * @param    mode   Mode value.
 622:../drivers/fsl_tsi_v4.h **** * @return   none.
 623:../drivers/fsl_tsi_v4.h **** */
 624:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetAnalogMode(TSI_Type *base, tsi_analog_mode_t mode)
 625:../drivers/fsl_tsi_v4.h **** {
 643              		.loc 2 625 1
 644              		.cfi_startproc
 645              		@ args = 0, pretend = 0, frame = 8
 646              		@ frame_needed = 1, uses_anonymous_args = 0
 647 0000 80B5     		push	{r7, lr}
 648              		.cfi_def_cfa_offset 8
 649              		.cfi_offset 7, -8
 650              		.cfi_offset 14, -4
 651 0002 82B0     		sub	sp, sp, #8
 652              		.cfi_def_cfa_offset 16
 653 0004 00AF     		add	r7, sp, #0
 654              		.cfi_def_cfa_register 7
 655 0006 7860     		str	r0, [r7, #4]
 656 0008 0A00     		movs	r2, r1
 657 000a FB1C     		adds	r3, r7, #3
 658 000c 1A70     		strb	r2, [r3]
 626:../drivers/fsl_tsi_v4.h ****     base->GENCS = (base->GENCS & ~(TSI_GENCS_MODE_MASK | ALL_FLAGS_MASK)) | (TSI_GENCS_MODE(mode));
 659              		.loc 2 626 24
 660 000e 7B68     		ldr	r3, [r7, #4]
 661 0010 1B68     		ldr	r3, [r3]
 662              		.loc 2 626 32
 663 0012 074A     		ldr	r2, .L39
 664 0014 1A40     		ands	r2, r3
 665              		.loc 2 626 78
 666 0016 FB1C     		adds	r3, r7, #3
 667 0018 1B78     		ldrb	r3, [r3]
 668 001a 1906     		lsls	r1, r3, #24
 669 001c F023     		movs	r3, #240
 670 001e 1B05     		lsls	r3, r3, #20
 671 0020 0B40     		ands	r3, r1
 672              		.loc 2 626 75
 673 0022 1A43     		orrs	r2, r3
 674              		.loc 2 626 17
 675 0024 7B68     		ldr	r3, [r7, #4]
 676 0026 1A60     		str	r2, [r3]
 627:../drivers/fsl_tsi_v4.h **** }
 677              		.loc 2 627 1
 678 0028 C046     		nop
 679 002a BD46     		mov	sp, r7
 680 002c 02B0     		add	sp, sp, #8
 681              		@ sp needed
 682 002e 80BD     		pop	{r7, pc}
 683              	.L40:
 684              		.align	2
 685              	.L39:
 686 0030 FBFFFF70 		.word	1895825403
 687              		.cfi_endproc
 688              	.LFE71:
 690              		.section	.text.TSI_SetReferenceChargeCurrent,"ax",%progbits
 691              		.align	1
 692              		.syntax unified
 693              		.code	16
 694              		.thumb_func
 695              		.fpu softvfp
 697              	TSI_SetReferenceChargeCurrent:
 698              	.LFB73:
 628:../drivers/fsl_tsi_v4.h **** 
 629:../drivers/fsl_tsi_v4.h **** /*!
 630:../drivers/fsl_tsi_v4.h **** * @brief Gets the noise mode result of the TSI module.
 631:../drivers/fsl_tsi_v4.h **** *
 632:../drivers/fsl_tsi_v4.h **** * @param   base  TSI peripheral base address.
 633:../drivers/fsl_tsi_v4.h **** * @return        Value of the GENCS[MODE] bit-fields.
 634:../drivers/fsl_tsi_v4.h **** */
 635:../drivers/fsl_tsi_v4.h **** static inline uint8_t TSI_GetNoiseModeResult(TSI_Type *base)
 636:../drivers/fsl_tsi_v4.h **** {
 637:../drivers/fsl_tsi_v4.h ****     return (base->GENCS & TSI_GENCS_MODE_MASK) >> TSI_GENCS_MODE_SHIFT;
 638:../drivers/fsl_tsi_v4.h **** }
 639:../drivers/fsl_tsi_v4.h **** 
 640:../drivers/fsl_tsi_v4.h **** /*!
 641:../drivers/fsl_tsi_v4.h **** * @brief Sets the reference oscillator charge current.
 642:../drivers/fsl_tsi_v4.h **** *
 643:../drivers/fsl_tsi_v4.h **** * @param   base    TSI peripheral base address.
 644:../drivers/fsl_tsi_v4.h **** * @param   current The reference oscillator charge current.
 645:../drivers/fsl_tsi_v4.h **** * @return  none.
 646:../drivers/fsl_tsi_v4.h **** */
 647:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetReferenceChargeCurrent(TSI_Type *base, tsi_reference_osc_charge_current_t
 648:../drivers/fsl_tsi_v4.h **** {
 699              		.loc 2 648 1
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 8
 702              		@ frame_needed = 1, uses_anonymous_args = 0
 703 0000 80B5     		push	{r7, lr}
 704              		.cfi_def_cfa_offset 8
 705              		.cfi_offset 7, -8
 706              		.cfi_offset 14, -4
 707 0002 82B0     		sub	sp, sp, #8
 708              		.cfi_def_cfa_offset 16
 709 0004 00AF     		add	r7, sp, #0
 710              		.cfi_def_cfa_register 7
 711 0006 7860     		str	r0, [r7, #4]
 712 0008 0A00     		movs	r2, r1
 713 000a FB1C     		adds	r3, r7, #3
 714 000c 1A70     		strb	r2, [r3]
 649:../drivers/fsl_tsi_v4.h ****     base->GENCS = (base->GENCS & ~(TSI_GENCS_REFCHRG_MASK | ALL_FLAGS_MASK)) | (TSI_GENCS_REFCHRG(c
 715              		.loc 2 649 24
 716 000e 7B68     		ldr	r3, [r7, #4]
 717 0010 1B68     		ldr	r3, [r3]
 718              		.loc 2 649 32
 719 0012 074A     		ldr	r2, .L42
 720 0014 1A40     		ands	r2, r3
 721              		.loc 2 649 81
 722 0016 FB1C     		adds	r3, r7, #3
 723 0018 1B78     		ldrb	r3, [r3]
 724 001a 5905     		lsls	r1, r3, #21
 725 001c E023     		movs	r3, #224
 726 001e 1B04     		lsls	r3, r3, #16
 727 0020 0B40     		ands	r3, r1
 728              		.loc 2 649 78
 729 0022 1A43     		orrs	r2, r3
 730              		.loc 2 649 17
 731 0024 7B68     		ldr	r3, [r7, #4]
 732 0026 1A60     		str	r2, [r3]
 650:../drivers/fsl_tsi_v4.h **** }
 733              		.loc 2 650 1
 734 0028 C046     		nop
 735 002a BD46     		mov	sp, r7
 736 002c 02B0     		add	sp, sp, #8
 737              		@ sp needed
 738 002e 80BD     		pop	{r7, pc}
 739              	.L43:
 740              		.align	2
 741              	.L42:
 742 0030 FBFF1F7F 		.word	2132803579
 743              		.cfi_endproc
 744              	.LFE73:
 746              		.section	.text.TSI_SetElectrodeChargeCurrent,"ax",%progbits
 747              		.align	1
 748              		.syntax unified
 749              		.code	16
 750              		.thumb_func
 751              		.fpu softvfp
 753              	TSI_SetElectrodeChargeCurrent:
 754              	.LFB74:
 651:../drivers/fsl_tsi_v4.h **** 
 652:../drivers/fsl_tsi_v4.h **** /*!
 653:../drivers/fsl_tsi_v4.h **** * @brief Sets the external electrode charge current.
 654:../drivers/fsl_tsi_v4.h **** *
 655:../drivers/fsl_tsi_v4.h **** * @param    base    TSI peripheral base address.
 656:../drivers/fsl_tsi_v4.h **** * @param    current External electrode charge current.
 657:../drivers/fsl_tsi_v4.h **** * @return   none.
 658:../drivers/fsl_tsi_v4.h **** */
 659:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetElectrodeChargeCurrent(TSI_Type *base, tsi_external_osc_charge_current_t 
 660:../drivers/fsl_tsi_v4.h **** {
 755              		.loc 2 660 1
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 8
 758              		@ frame_needed = 1, uses_anonymous_args = 0
 759 0000 80B5     		push	{r7, lr}
 760              		.cfi_def_cfa_offset 8
 761              		.cfi_offset 7, -8
 762              		.cfi_offset 14, -4
 763 0002 82B0     		sub	sp, sp, #8
 764              		.cfi_def_cfa_offset 16
 765 0004 00AF     		add	r7, sp, #0
 766              		.cfi_def_cfa_register 7
 767 0006 7860     		str	r0, [r7, #4]
 768 0008 0A00     		movs	r2, r1
 769 000a FB1C     		adds	r3, r7, #3
 770 000c 1A70     		strb	r2, [r3]
 661:../drivers/fsl_tsi_v4.h ****     base->GENCS = (base->GENCS & ~(TSI_GENCS_EXTCHRG_MASK | ALL_FLAGS_MASK)) | (TSI_GENCS_EXTCHRG(c
 771              		.loc 2 661 24
 772 000e 7B68     		ldr	r3, [r7, #4]
 773 0010 1B68     		ldr	r3, [r3]
 774              		.loc 2 661 32
 775 0012 074A     		ldr	r2, .L45
 776 0014 1A40     		ands	r2, r3
 777              		.loc 2 661 81
 778 0016 FB1C     		adds	r3, r7, #3
 779 0018 1B78     		ldrb	r3, [r3]
 780 001a 1904     		lsls	r1, r3, #16
 781 001c E023     		movs	r3, #224
 782 001e DB02     		lsls	r3, r3, #11
 783 0020 0B40     		ands	r3, r1
 784              		.loc 2 661 78
 785 0022 1A43     		orrs	r2, r3
 786              		.loc 2 661 17
 787 0024 7B68     		ldr	r3, [r7, #4]
 788 0026 1A60     		str	r2, [r3]
 662:../drivers/fsl_tsi_v4.h **** }
 789              		.loc 2 662 1
 790 0028 C046     		nop
 791 002a BD46     		mov	sp, r7
 792 002c 02B0     		add	sp, sp, #8
 793              		@ sp needed
 794 002e 80BD     		pop	{r7, pc}
 795              	.L46:
 796              		.align	2
 797              	.L45:
 798 0030 FBFFF87F 		.word	2147024891
 799              		.cfi_endproc
 800              	.LFE74:
 802              		.section	.text.TSI_SetOscVoltageRails,"ax",%progbits
 803              		.align	1
 804              		.syntax unified
 805              		.code	16
 806              		.thumb_func
 807              		.fpu softvfp
 809              	TSI_SetOscVoltageRails:
 810              	.LFB75:
 663:../drivers/fsl_tsi_v4.h **** 
 664:../drivers/fsl_tsi_v4.h **** /*!
 665:../drivers/fsl_tsi_v4.h **** * @brief Sets the oscillator's voltage rails.
 666:../drivers/fsl_tsi_v4.h **** *
 667:../drivers/fsl_tsi_v4.h **** * @param    base    TSI peripheral base address.
 668:../drivers/fsl_tsi_v4.h **** * @param    dvolt   The voltage rails.
 669:../drivers/fsl_tsi_v4.h **** * @return   none.
 670:../drivers/fsl_tsi_v4.h **** */
 671:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetOscVoltageRails(TSI_Type *base, tsi_osc_voltage_rails_t dvolt)
 672:../drivers/fsl_tsi_v4.h **** {
 811              		.loc 2 672 1
 812              		.cfi_startproc
 813              		@ args = 0, pretend = 0, frame = 8
 814              		@ frame_needed = 1, uses_anonymous_args = 0
 815 0000 80B5     		push	{r7, lr}
 816              		.cfi_def_cfa_offset 8
 817              		.cfi_offset 7, -8
 818              		.cfi_offset 14, -4
 819 0002 82B0     		sub	sp, sp, #8
 820              		.cfi_def_cfa_offset 16
 821 0004 00AF     		add	r7, sp, #0
 822              		.cfi_def_cfa_register 7
 823 0006 7860     		str	r0, [r7, #4]
 824 0008 0A00     		movs	r2, r1
 825 000a FB1C     		adds	r3, r7, #3
 826 000c 1A70     		strb	r2, [r3]
 673:../drivers/fsl_tsi_v4.h ****     base->GENCS = (base->GENCS & ~(TSI_GENCS_DVOLT_MASK | ALL_FLAGS_MASK)) | (TSI_GENCS_DVOLT(dvolt
 827              		.loc 2 673 24
 828 000e 7B68     		ldr	r3, [r7, #4]
 829 0010 1B68     		ldr	r3, [r3]
 830              		.loc 2 673 32
 831 0012 074A     		ldr	r2, .L48
 832 0014 1A40     		ands	r2, r3
 833              		.loc 2 673 79
 834 0016 FB1C     		adds	r3, r7, #3
 835 0018 1B78     		ldrb	r3, [r3]
 836 001a D904     		lsls	r1, r3, #19
 837 001c C023     		movs	r3, #192
 838 001e 5B03     		lsls	r3, r3, #13
 839 0020 0B40     		ands	r3, r1
 840              		.loc 2 673 76
 841 0022 1A43     		orrs	r2, r3
 842              		.loc 2 673 17
 843 0024 7B68     		ldr	r3, [r7, #4]
 844 0026 1A60     		str	r2, [r3]
 674:../drivers/fsl_tsi_v4.h **** }
 845              		.loc 2 674 1
 846 0028 C046     		nop
 847 002a BD46     		mov	sp, r7
 848 002c 02B0     		add	sp, sp, #8
 849              		@ sp needed
 850 002e 80BD     		pop	{r7, pc}
 851              	.L49:
 852              		.align	2
 853              	.L48:
 854 0030 FBFFE77F 		.word	2145910779
 855              		.cfi_endproc
 856              	.LFE75:
 858              		.section	.text.TSI_SetElectrodeSeriesResistor,"ax",%progbits
 859              		.align	1
 860              		.syntax unified
 861              		.code	16
 862              		.thumb_func
 863              		.fpu softvfp
 865              	TSI_SetElectrodeSeriesResistor:
 866              	.LFB76:
 675:../drivers/fsl_tsi_v4.h **** 
 676:../drivers/fsl_tsi_v4.h **** /*!
 677:../drivers/fsl_tsi_v4.h **** * @brief Sets the electrode series resistance value in EXTCHRG[0] bit.
 678:../drivers/fsl_tsi_v4.h **** *
 679:../drivers/fsl_tsi_v4.h **** * @param    base     TSI peripheral base address.
 680:../drivers/fsl_tsi_v4.h **** * @param    resistor Series resistance.
 681:../drivers/fsl_tsi_v4.h **** * @return   none.
 682:../drivers/fsl_tsi_v4.h **** */
 683:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetElectrodeSeriesResistor(TSI_Type *base, tsi_series_resistor_t resistor)
 684:../drivers/fsl_tsi_v4.h **** {
 867              		.loc 2 684 1
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 8
 870              		@ frame_needed = 1, uses_anonymous_args = 0
 871 0000 80B5     		push	{r7, lr}
 872              		.cfi_def_cfa_offset 8
 873              		.cfi_offset 7, -8
 874              		.cfi_offset 14, -4
 875 0002 82B0     		sub	sp, sp, #8
 876              		.cfi_def_cfa_offset 16
 877 0004 00AF     		add	r7, sp, #0
 878              		.cfi_def_cfa_register 7
 879 0006 7860     		str	r0, [r7, #4]
 880 0008 0A00     		movs	r2, r1
 881 000a FB1C     		adds	r3, r7, #3
 882 000c 1A70     		strb	r2, [r3]
 685:../drivers/fsl_tsi_v4.h ****     base->GENCS = (base->GENCS & TSI_V4_EXTCHRG_RESISTOR_BIT_CLEAR) | TSI_GENCS_EXTCHRG(resistor);
 883              		.loc 2 685 24
 884 000e 7B68     		ldr	r3, [r7, #4]
 885 0010 1B68     		ldr	r3, [r3]
 886              		.loc 2 685 32
 887 0012 074A     		ldr	r2, .L51
 888 0014 1A40     		ands	r2, r3
 889              		.loc 2 685 71
 890 0016 FB1C     		adds	r3, r7, #3
 891 0018 1B78     		ldrb	r3, [r3]
 892 001a 1904     		lsls	r1, r3, #16
 893 001c E023     		movs	r3, #224
 894 001e DB02     		lsls	r3, r3, #11
 895 0020 0B40     		ands	r3, r1
 896              		.loc 2 685 69
 897 0022 1A43     		orrs	r2, r3
 898              		.loc 2 685 17
 899 0024 7B68     		ldr	r3, [r7, #4]
 900 0026 1A60     		str	r2, [r3]
 686:../drivers/fsl_tsi_v4.h **** }
 901              		.loc 2 686 1
 902 0028 C046     		nop
 903 002a BD46     		mov	sp, r7
 904 002c 02B0     		add	sp, sp, #8
 905              		@ sp needed
 906 002e 80BD     		pop	{r7, pc}
 907              	.L52:
 908              		.align	2
 909              	.L51:
 910 0030 FBFFFE7F 		.word	2147418107
 911              		.cfi_endproc
 912              	.LFE76:
 914              		.section	.text.TSI_SetFilterBits,"ax",%progbits
 915              		.align	1
 916              		.syntax unified
 917              		.code	16
 918              		.thumb_func
 919              		.fpu softvfp
 921              	TSI_SetFilterBits:
 922              	.LFB77:
 687:../drivers/fsl_tsi_v4.h **** 
 688:../drivers/fsl_tsi_v4.h **** /*!
 689:../drivers/fsl_tsi_v4.h **** * @brief Sets the electrode filter bits value in EXTCHRG[2:1] bits.
 690:../drivers/fsl_tsi_v4.h **** *
 691:../drivers/fsl_tsi_v4.h **** * @param    base    TSI peripheral base address.
 692:../drivers/fsl_tsi_v4.h **** * @param    filter  Series resistance.
 693:../drivers/fsl_tsi_v4.h **** * @return   none.
 694:../drivers/fsl_tsi_v4.h **** */
 695:../drivers/fsl_tsi_v4.h **** static inline void TSI_SetFilterBits(TSI_Type *base, tsi_filter_bits_t filter)
 696:../drivers/fsl_tsi_v4.h **** {
 923              		.loc 2 696 1
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 8
 926              		@ frame_needed = 1, uses_anonymous_args = 0
 927 0000 80B5     		push	{r7, lr}
 928              		.cfi_def_cfa_offset 8
 929              		.cfi_offset 7, -8
 930              		.cfi_offset 14, -4
 931 0002 82B0     		sub	sp, sp, #8
 932              		.cfi_def_cfa_offset 16
 933 0004 00AF     		add	r7, sp, #0
 934              		.cfi_def_cfa_register 7
 935 0006 7860     		str	r0, [r7, #4]
 936 0008 0A00     		movs	r2, r1
 937 000a FB1C     		adds	r3, r7, #3
 938 000c 1A70     		strb	r2, [r3]
 697:../drivers/fsl_tsi_v4.h ****     base->GENCS = (base->GENCS & TSI_V4_EXTCHRG_FILTER_BITS_CLEAR) | (filter << TSI_V4_EXTCHRG_FILT
 939              		.loc 2 697 24
 940 000e 7B68     		ldr	r3, [r7, #4]
 941 0010 1B68     		ldr	r3, [r3]
 942              		.loc 2 697 32
 943 0012 064A     		ldr	r2, .L54
 944 0014 1340     		ands	r3, r2
 945              		.loc 2 697 78
 946 0016 FA1C     		adds	r2, r7, #3
 947 0018 1278     		ldrb	r2, [r2]
 948 001a 5204     		lsls	r2, r2, #17
 949              		.loc 2 697 68
 950 001c 1A43     		orrs	r2, r3
 951              		.loc 2 697 17
 952 001e 7B68     		ldr	r3, [r7, #4]
 953 0020 1A60     		str	r2, [r3]
 698:../drivers/fsl_tsi_v4.h **** }
 954              		.loc 2 698 1
 955 0022 C046     		nop
 956 0024 BD46     		mov	sp, r7
 957 0026 02B0     		add	sp, sp, #8
 958              		@ sp needed
 959 0028 80BD     		pop	{r7, pc}
 960              	.L55:
 961 002a C046     		.align	2
 962              	.L54:
 963 002c FBFFF97F 		.word	2147090427
 964              		.cfi_endproc
 965              	.LFE77:
 967              		.section	.rodata.TSI_Init.str1.4,"aMS",%progbits,1
 968              		.align	2
 969              	.LC6:
 970 0000 2E66736C 		.ascii	".fsl_tsi_v4.c:34 : config != NULL\000"
 970      5F747369 
 970      5F76342E 
 970      633A3334 
 970      203A2063 
 971              		.section	.text.TSI_Init,"ax",%progbits
 972              		.align	1
 973              		.global	TSI_Init
 974              		.syntax unified
 975              		.code	16
 976              		.thumb_func
 977              		.fpu softvfp
 979              	TSI_Init:
 980              	.LFB78:
 981              		.file 3 "../drivers/fsl_tsi_v4.c"
   1:../drivers/fsl_tsi_v4.c **** /*
   2:../drivers/fsl_tsi_v4.c ****  * Copyright (c) 2014 - 2015, Freescale Semiconductor, Inc.
   3:../drivers/fsl_tsi_v4.c ****  * Copyright 2016-2017 NXP
   4:../drivers/fsl_tsi_v4.c ****  *
   5:../drivers/fsl_tsi_v4.c ****  * Redistribution and use in source and binary forms, with or without modification,
   6:../drivers/fsl_tsi_v4.c ****  * are permitted provided that the following conditions are met:
   7:../drivers/fsl_tsi_v4.c ****  *
   8:../drivers/fsl_tsi_v4.c ****  * o Redistributions of source code must retain the above copyright notice, this list
   9:../drivers/fsl_tsi_v4.c ****  *   of conditions and the following disclaimer.
  10:../drivers/fsl_tsi_v4.c ****  *
  11:../drivers/fsl_tsi_v4.c ****  * o Redistributions in binary form must reproduce the above copyright notice, this
  12:../drivers/fsl_tsi_v4.c ****  *   list of conditions and the following disclaimer in the documentation and/or
  13:../drivers/fsl_tsi_v4.c ****  *   other materials provided with the distribution.
  14:../drivers/fsl_tsi_v4.c ****  *
  15:../drivers/fsl_tsi_v4.c ****  * o Neither the name of the copyright holder nor the names of its
  16:../drivers/fsl_tsi_v4.c ****  *   contributors may be used to endorse or promote products derived from this
  17:../drivers/fsl_tsi_v4.c ****  *   software without specific prior written permission.
  18:../drivers/fsl_tsi_v4.c ****  *
  19:../drivers/fsl_tsi_v4.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  20:../drivers/fsl_tsi_v4.c ****  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  21:../drivers/fsl_tsi_v4.c ****  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  22:../drivers/fsl_tsi_v4.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  23:../drivers/fsl_tsi_v4.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  24:../drivers/fsl_tsi_v4.c ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  25:../drivers/fsl_tsi_v4.c ****  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  26:../drivers/fsl_tsi_v4.c ****  * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  27:../drivers/fsl_tsi_v4.c ****  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  28:../drivers/fsl_tsi_v4.c ****  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  29:../drivers/fsl_tsi_v4.c ****  */
  30:../drivers/fsl_tsi_v4.c **** #include "fsl_tsi_v4.h"
  31:../drivers/fsl_tsi_v4.c **** 
  32:../drivers/fsl_tsi_v4.c **** void TSI_Init(TSI_Type *base, const tsi_config_t *config)
  33:../drivers/fsl_tsi_v4.c **** {
 982              		.loc 3 33 1
 983              		.cfi_startproc
 984              		@ args = 0, pretend = 0, frame = 16
 985              		@ frame_needed = 1, uses_anonymous_args = 0
 986 0000 90B5     		push	{r4, r7, lr}
 987              		.cfi_def_cfa_offset 12
 988              		.cfi_offset 4, -12
 989              		.cfi_offset 7, -8
 990              		.cfi_offset 14, -4
 991 0002 85B0     		sub	sp, sp, #20
 992              		.cfi_def_cfa_offset 32
 993 0004 00AF     		add	r7, sp, #0
 994              		.cfi_def_cfa_register 7
 995 0006 7860     		str	r0, [r7, #4]
 996 0008 3960     		str	r1, [r7]
  34:../drivers/fsl_tsi_v4.c ****     assert(config != NULL);
 997              		.loc 3 34 5
 998 000a 3B68     		ldr	r3, [r7]
 999 000c 002B     		cmp	r3, #0
 1000 000e 03D1     		bne	.L57
 1001              		.loc 3 34 5 is_stmt 0 discriminator 1
 1002 0010 5F4B     		ldr	r3, .L65
 1003 0012 1800     		movs	r0, r3
 1004 0014 FFF7FEFF 		bl	__assertion_failed
 1005              	.L57:
  35:../drivers/fsl_tsi_v4.c **** 
  36:../drivers/fsl_tsi_v4.c ****     bool is_module_enabled = false;
 1006              		.loc 3 36 10 is_stmt 1
 1007 0018 0F24     		movs	r4, #15
 1008 001a 3B19     		adds	r3, r7, r4
 1009 001c 0022     		movs	r2, #0
 1010 001e 1A70     		strb	r2, [r3]
  37:../drivers/fsl_tsi_v4.c ****     bool is_int_enabled = false;
 1011              		.loc 3 37 10
 1012 0020 0E23     		movs	r3, #14
 1013 0022 FB18     		adds	r3, r7, r3
 1014 0024 0022     		movs	r2, #0
 1015 0026 1A70     		strb	r2, [r3]
  38:../drivers/fsl_tsi_v4.c **** 
  39:../drivers/fsl_tsi_v4.c **** #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)
  40:../drivers/fsl_tsi_v4.c ****     CLOCK_EnableClock(kCLOCK_Tsi0);
 1016              		.loc 3 40 5
 1017 0028 5A4B     		ldr	r3, .L65+4
 1018 002a 1800     		movs	r0, r3
 1019 002c FFF7FEFF 		bl	CLOCK_EnableClock
  41:../drivers/fsl_tsi_v4.c **** #endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */
  42:../drivers/fsl_tsi_v4.c ****     if (base->GENCS & TSI_GENCS_TSIEN_MASK)
 1020              		.loc 3 42 13
 1021 0030 7B68     		ldr	r3, [r7, #4]
 1022 0032 1B68     		ldr	r3, [r3]
 1023              		.loc 3 42 21
 1024 0034 8022     		movs	r2, #128
 1025 0036 1340     		ands	r3, r2
 1026              		.loc 3 42 8
 1027 0038 07D0     		beq	.L58
  43:../drivers/fsl_tsi_v4.c ****     {
  44:../drivers/fsl_tsi_v4.c ****         is_module_enabled = true;
 1028              		.loc 3 44 27
 1029 003a 3B19     		adds	r3, r7, r4
 1030 003c 0122     		movs	r2, #1
 1031 003e 1A70     		strb	r2, [r3]
  45:../drivers/fsl_tsi_v4.c ****         TSI_EnableModule(base, false);
 1032              		.loc 3 45 9
 1033 0040 7B68     		ldr	r3, [r7, #4]
 1034 0042 0021     		movs	r1, #0
 1035 0044 1800     		movs	r0, r3
 1036 0046 FFF7FEFF 		bl	TSI_EnableModule
 1037              	.L58:
  46:../drivers/fsl_tsi_v4.c ****     }
  47:../drivers/fsl_tsi_v4.c ****     if (base->GENCS & TSI_GENCS_TSIIEN_MASK)
 1038              		.loc 3 47 13
 1039 004a 7B68     		ldr	r3, [r7, #4]
 1040 004c 1B68     		ldr	r3, [r3]
 1041              		.loc 3 47 21
 1042 004e 4022     		movs	r2, #64
 1043 0050 1340     		ands	r3, r2
 1044              		.loc 3 47 8
 1045 0052 08D0     		beq	.L59
  48:../drivers/fsl_tsi_v4.c ****     {
  49:../drivers/fsl_tsi_v4.c ****         is_int_enabled = true;
 1046              		.loc 3 49 24
 1047 0054 0E23     		movs	r3, #14
 1048 0056 FB18     		adds	r3, r7, r3
 1049 0058 0122     		movs	r2, #1
 1050 005a 1A70     		strb	r2, [r3]
  50:../drivers/fsl_tsi_v4.c ****         TSI_DisableInterrupts(base, kTSI_GlobalInterruptEnable);
 1051              		.loc 3 50 9
 1052 005c 7B68     		ldr	r3, [r7, #4]
 1053 005e 0121     		movs	r1, #1
 1054 0060 1800     		movs	r0, r3
 1055 0062 FFF7FEFF 		bl	TSI_DisableInterrupts
 1056              	.L59:
  51:../drivers/fsl_tsi_v4.c ****     }
  52:../drivers/fsl_tsi_v4.c ****     
  53:../drivers/fsl_tsi_v4.c ****     if(config->mode == kTSI_AnalogModeSel_Capacitive)
 1057              		.loc 3 53 14
 1058 0066 3B68     		ldr	r3, [r7]
 1059 0068 1B7A     		ldrb	r3, [r3, #8]
 1060              		.loc 3 53 7
 1061 006a 002B     		cmp	r3, #0
 1062 006c 38D1     		bne	.L60
  54:../drivers/fsl_tsi_v4.c ****     {
  55:../drivers/fsl_tsi_v4.c ****       TSI_SetHighThreshold(base, config->thresh);
 1063              		.loc 3 55 7
 1064 006e 3B68     		ldr	r3, [r7]
 1065 0070 1A88     		ldrh	r2, [r3]
 1066 0072 7B68     		ldr	r3, [r7, #4]
 1067 0074 1100     		movs	r1, r2
 1068 0076 1800     		movs	r0, r3
 1069 0078 FFF7FEFF 		bl	TSI_SetHighThreshold
  56:../drivers/fsl_tsi_v4.c ****       TSI_SetLowThreshold(base, config->thresl);
 1070              		.loc 3 56 7
 1071 007c 3B68     		ldr	r3, [r7]
 1072 007e 5A88     		ldrh	r2, [r3, #2]
 1073 0080 7B68     		ldr	r3, [r7, #4]
 1074 0082 1100     		movs	r1, r2
 1075 0084 1800     		movs	r0, r3
 1076 0086 FFF7FEFF 		bl	TSI_SetLowThreshold
  57:../drivers/fsl_tsi_v4.c ****       TSI_SetElectrodeOSCPrescaler(base, config->prescaler);
 1077              		.loc 3 57 7
 1078 008a 3B68     		ldr	r3, [r7]
 1079 008c 1A79     		ldrb	r2, [r3, #4]
 1080 008e 7B68     		ldr	r3, [r7, #4]
 1081 0090 1100     		movs	r1, r2
 1082 0092 1800     		movs	r0, r3
 1083 0094 FFF7FEFF 		bl	TSI_SetElectrodeOSCPrescaler
  58:../drivers/fsl_tsi_v4.c ****       TSI_SetReferenceChargeCurrent(base, config->refchrg);
 1084              		.loc 3 58 7
 1085 0098 3B68     		ldr	r3, [r7]
 1086 009a 9A79     		ldrb	r2, [r3, #6]
 1087 009c 7B68     		ldr	r3, [r7, #4]
 1088 009e 1100     		movs	r1, r2
 1089 00a0 1800     		movs	r0, r3
 1090 00a2 FFF7FEFF 		bl	TSI_SetReferenceChargeCurrent
  59:../drivers/fsl_tsi_v4.c ****       TSI_SetElectrodeChargeCurrent(base, config->extchrg);
 1091              		.loc 3 59 7
 1092 00a6 3B68     		ldr	r3, [r7]
 1093 00a8 5A79     		ldrb	r2, [r3, #5]
 1094 00aa 7B68     		ldr	r3, [r7, #4]
 1095 00ac 1100     		movs	r1, r2
 1096 00ae 1800     		movs	r0, r3
 1097 00b0 FFF7FEFF 		bl	TSI_SetElectrodeChargeCurrent
  60:../drivers/fsl_tsi_v4.c ****       TSI_SetNumberOfScans(base, config->nscn);
 1098              		.loc 3 60 7
 1099 00b4 3B68     		ldr	r3, [r7]
 1100 00b6 DA79     		ldrb	r2, [r3, #7]
 1101 00b8 7B68     		ldr	r3, [r7, #4]
 1102 00ba 1100     		movs	r1, r2
 1103 00bc 1800     		movs	r0, r3
 1104 00be FFF7FEFF 		bl	TSI_SetNumberOfScans
  61:../drivers/fsl_tsi_v4.c ****       TSI_SetAnalogMode(base, config->mode);
 1105              		.loc 3 61 7
 1106 00c2 3B68     		ldr	r3, [r7]
 1107 00c4 1A7A     		ldrb	r2, [r3, #8]
 1108 00c6 7B68     		ldr	r3, [r7, #4]
 1109 00c8 1100     		movs	r1, r2
 1110 00ca 1800     		movs	r0, r3
 1111 00cc FFF7FEFF 		bl	TSI_SetAnalogMode
  62:../drivers/fsl_tsi_v4.c ****       TSI_SetOscVoltageRails(base, config->dvolt);   
 1112              		.loc 3 62 7
 1113 00d0 3B68     		ldr	r3, [r7]
 1114 00d2 5A7A     		ldrb	r2, [r3, #9]
 1115 00d4 7B68     		ldr	r3, [r7, #4]
 1116 00d6 1100     		movs	r1, r2
 1117 00d8 1800     		movs	r0, r3
 1118 00da FFF7FEFF 		bl	TSI_SetOscVoltageRails
 1119 00de 3EE0     		b	.L61
 1120              	.L60:
  63:../drivers/fsl_tsi_v4.c ****     }
  64:../drivers/fsl_tsi_v4.c ****     else /* For noise modes */
  65:../drivers/fsl_tsi_v4.c ****     {  
  66:../drivers/fsl_tsi_v4.c ****       TSI_SetHighThreshold(base, config->thresh);
 1121              		.loc 3 66 7
 1122 00e0 3B68     		ldr	r3, [r7]
 1123 00e2 1A88     		ldrh	r2, [r3]
 1124 00e4 7B68     		ldr	r3, [r7, #4]
 1125 00e6 1100     		movs	r1, r2
 1126 00e8 1800     		movs	r0, r3
 1127 00ea FFF7FEFF 		bl	TSI_SetHighThreshold
  67:../drivers/fsl_tsi_v4.c ****       TSI_SetLowThreshold(base, config->thresl);
 1128              		.loc 3 67 7
 1129 00ee 3B68     		ldr	r3, [r7]
 1130 00f0 5A88     		ldrh	r2, [r3, #2]
 1131 00f2 7B68     		ldr	r3, [r7, #4]
 1132 00f4 1100     		movs	r1, r2
 1133 00f6 1800     		movs	r0, r3
 1134 00f8 FFF7FEFF 		bl	TSI_SetLowThreshold
  68:../drivers/fsl_tsi_v4.c ****       TSI_SetElectrodeOSCPrescaler(base, config->prescaler);
 1135              		.loc 3 68 7
 1136 00fc 3B68     		ldr	r3, [r7]
 1137 00fe 1A79     		ldrb	r2, [r3, #4]
 1138 0100 7B68     		ldr	r3, [r7, #4]
 1139 0102 1100     		movs	r1, r2
 1140 0104 1800     		movs	r0, r3
 1141 0106 FFF7FEFF 		bl	TSI_SetElectrodeOSCPrescaler
  69:../drivers/fsl_tsi_v4.c ****       TSI_SetReferenceChargeCurrent(base, config->refchrg);
 1142              		.loc 3 69 7
 1143 010a 3B68     		ldr	r3, [r7]
 1144 010c 9A79     		ldrb	r2, [r3, #6]
 1145 010e 7B68     		ldr	r3, [r7, #4]
 1146 0110 1100     		movs	r1, r2
 1147 0112 1800     		movs	r0, r3
 1148 0114 FFF7FEFF 		bl	TSI_SetReferenceChargeCurrent
  70:../drivers/fsl_tsi_v4.c ****       TSI_SetNumberOfScans(base, config->nscn);
 1149              		.loc 3 70 7
 1150 0118 3B68     		ldr	r3, [r7]
 1151 011a DA79     		ldrb	r2, [r3, #7]
 1152 011c 7B68     		ldr	r3, [r7, #4]
 1153 011e 1100     		movs	r1, r2
 1154 0120 1800     		movs	r0, r3
 1155 0122 FFF7FEFF 		bl	TSI_SetNumberOfScans
  71:../drivers/fsl_tsi_v4.c ****       TSI_SetAnalogMode(base, config->mode);
 1156              		.loc 3 71 7
 1157 0126 3B68     		ldr	r3, [r7]
 1158 0128 1A7A     		ldrb	r2, [r3, #8]
 1159 012a 7B68     		ldr	r3, [r7, #4]
 1160 012c 1100     		movs	r1, r2
 1161 012e 1800     		movs	r0, r3
 1162 0130 FFF7FEFF 		bl	TSI_SetAnalogMode
  72:../drivers/fsl_tsi_v4.c ****       TSI_SetOscVoltageRails(base, config->dvolt);
 1163              		.loc 3 72 7
 1164 0134 3B68     		ldr	r3, [r7]
 1165 0136 5A7A     		ldrb	r2, [r3, #9]
 1166 0138 7B68     		ldr	r3, [r7, #4]
 1167 013a 1100     		movs	r1, r2
 1168 013c 1800     		movs	r0, r3
 1169 013e FFF7FEFF 		bl	TSI_SetOscVoltageRails
  73:../drivers/fsl_tsi_v4.c ****       TSI_SetElectrodeSeriesResistor(base, config->resistor);
 1170              		.loc 3 73 7
 1171 0142 3B68     		ldr	r3, [r7]
 1172 0144 9A7A     		ldrb	r2, [r3, #10]
 1173 0146 7B68     		ldr	r3, [r7, #4]
 1174 0148 1100     		movs	r1, r2
 1175 014a 1800     		movs	r0, r3
 1176 014c FFF7FEFF 		bl	TSI_SetElectrodeSeriesResistor
  74:../drivers/fsl_tsi_v4.c ****       TSI_SetFilterBits(base, config->filter);  
 1177              		.loc 3 74 7
 1178 0150 3B68     		ldr	r3, [r7]
 1179 0152 DA7A     		ldrb	r2, [r3, #11]
 1180 0154 7B68     		ldr	r3, [r7, #4]
 1181 0156 1100     		movs	r1, r2
 1182 0158 1800     		movs	r0, r3
 1183 015a FFF7FEFF 		bl	TSI_SetFilterBits
 1184              	.L61:
  75:../drivers/fsl_tsi_v4.c ****     }
  76:../drivers/fsl_tsi_v4.c ****      
  77:../drivers/fsl_tsi_v4.c ****     if (is_module_enabled)
 1185              		.loc 3 77 8
 1186 015e 0F23     		movs	r3, #15
 1187 0160 FB18     		adds	r3, r7, r3
 1188 0162 1B78     		ldrb	r3, [r3]
 1189 0164 002B     		cmp	r3, #0
 1190 0166 04D0     		beq	.L62
  78:../drivers/fsl_tsi_v4.c ****     {
  79:../drivers/fsl_tsi_v4.c ****         TSI_EnableModule(base, true);
 1191              		.loc 3 79 9
 1192 0168 7B68     		ldr	r3, [r7, #4]
 1193 016a 0121     		movs	r1, #1
 1194 016c 1800     		movs	r0, r3
 1195 016e FFF7FEFF 		bl	TSI_EnableModule
 1196              	.L62:
  80:../drivers/fsl_tsi_v4.c ****     }
  81:../drivers/fsl_tsi_v4.c ****     if (is_int_enabled)
 1197              		.loc 3 81 8
 1198 0172 0E23     		movs	r3, #14
 1199 0174 FB18     		adds	r3, r7, r3
 1200 0176 1B78     		ldrb	r3, [r3]
 1201 0178 002B     		cmp	r3, #0
 1202 017a 04D0     		beq	.L64
  82:../drivers/fsl_tsi_v4.c ****     {
  83:../drivers/fsl_tsi_v4.c ****         TSI_EnableInterrupts(base, kTSI_GlobalInterruptEnable);
 1203              		.loc 3 83 9
 1204 017c 7B68     		ldr	r3, [r7, #4]
 1205 017e 0121     		movs	r1, #1
 1206 0180 1800     		movs	r0, r3
 1207 0182 FFF7FEFF 		bl	TSI_EnableInterrupts
 1208              	.L64:
  84:../drivers/fsl_tsi_v4.c ****     }
  85:../drivers/fsl_tsi_v4.c **** }
 1209              		.loc 3 85 1
 1210 0186 C046     		nop
 1211 0188 BD46     		mov	sp, r7
 1212 018a 05B0     		add	sp, sp, #20
 1213              		@ sp needed
 1214 018c 90BD     		pop	{r4, r7, pc}
 1215              	.L66:
 1216 018e C046     		.align	2
 1217              	.L65:
 1218 0190 00000000 		.word	.LC6
 1219 0194 05003810 		.word	272105477
 1220              		.cfi_endproc
 1221              	.LFE78:
 1223              		.section	.text.TSI_Deinit,"ax",%progbits
 1224              		.align	1
 1225              		.global	TSI_Deinit
 1226              		.syntax unified
 1227              		.code	16
 1228              		.thumb_func
 1229              		.fpu softvfp
 1231              	TSI_Deinit:
 1232              	.LFB79:
  86:../drivers/fsl_tsi_v4.c **** 
  87:../drivers/fsl_tsi_v4.c **** void TSI_Deinit(TSI_Type *base)
  88:../drivers/fsl_tsi_v4.c **** {
 1233              		.loc 3 88 1
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 8
 1236              		@ frame_needed = 1, uses_anonymous_args = 0
 1237 0000 80B5     		push	{r7, lr}
 1238              		.cfi_def_cfa_offset 8
 1239              		.cfi_offset 7, -8
 1240              		.cfi_offset 14, -4
 1241 0002 82B0     		sub	sp, sp, #8
 1242              		.cfi_def_cfa_offset 16
 1243 0004 00AF     		add	r7, sp, #0
 1244              		.cfi_def_cfa_register 7
 1245 0006 7860     		str	r0, [r7, #4]
  89:../drivers/fsl_tsi_v4.c ****     base->GENCS = 0U;
 1246              		.loc 3 89 17
 1247 0008 7B68     		ldr	r3, [r7, #4]
 1248 000a 0022     		movs	r2, #0
 1249 000c 1A60     		str	r2, [r3]
  90:../drivers/fsl_tsi_v4.c ****     base->DATA = 0U;
 1250              		.loc 3 90 16
 1251 000e 7B68     		ldr	r3, [r7, #4]
 1252 0010 0022     		movs	r2, #0
 1253 0012 5A60     		str	r2, [r3, #4]
  91:../drivers/fsl_tsi_v4.c ****     base->TSHD = 0U;
 1254              		.loc 3 91 16
 1255 0014 7B68     		ldr	r3, [r7, #4]
 1256 0016 0022     		movs	r2, #0
 1257 0018 9A60     		str	r2, [r3, #8]
  92:../drivers/fsl_tsi_v4.c **** #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)
  93:../drivers/fsl_tsi_v4.c ****     CLOCK_DisableClock(kCLOCK_Tsi0);
 1258              		.loc 3 93 5
 1259 001a 044B     		ldr	r3, .L68
 1260 001c 1800     		movs	r0, r3
 1261 001e FFF7FEFF 		bl	CLOCK_DisableClock
  94:../drivers/fsl_tsi_v4.c **** #endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */
  95:../drivers/fsl_tsi_v4.c **** }
 1262              		.loc 3 95 1
 1263 0022 C046     		nop
 1264 0024 BD46     		mov	sp, r7
 1265 0026 02B0     		add	sp, sp, #8
 1266              		@ sp needed
 1267 0028 80BD     		pop	{r7, pc}
 1268              	.L69:
 1269 002a C046     		.align	2
 1270              	.L68:
 1271 002c 05003810 		.word	272105477
 1272              		.cfi_endproc
 1273              	.LFE79:
 1275              		.section	.text.TSI_GetNormalModeDefaultConfig,"ax",%progbits
 1276              		.align	1
 1277              		.global	TSI_GetNormalModeDefaultConfig
 1278              		.syntax unified
 1279              		.code	16
 1280              		.thumb_func
 1281              		.fpu softvfp
 1283              	TSI_GetNormalModeDefaultConfig:
 1284              	.LFB80:
  96:../drivers/fsl_tsi_v4.c **** 
  97:../drivers/fsl_tsi_v4.c **** void TSI_GetNormalModeDefaultConfig(tsi_config_t *userConfig)
  98:../drivers/fsl_tsi_v4.c **** {
 1285              		.loc 3 98 1
 1286              		.cfi_startproc
 1287              		@ args = 0, pretend = 0, frame = 8
 1288              		@ frame_needed = 1, uses_anonymous_args = 0
 1289 0000 80B5     		push	{r7, lr}
 1290              		.cfi_def_cfa_offset 8
 1291              		.cfi_offset 7, -8
 1292              		.cfi_offset 14, -4
 1293 0002 82B0     		sub	sp, sp, #8
 1294              		.cfi_def_cfa_offset 16
 1295 0004 00AF     		add	r7, sp, #0
 1296              		.cfi_def_cfa_register 7
 1297 0006 7860     		str	r0, [r7, #4]
  99:../drivers/fsl_tsi_v4.c ****     userConfig->thresh = 0U;
 1298              		.loc 3 99 24
 1299 0008 7B68     		ldr	r3, [r7, #4]
 1300 000a 0022     		movs	r2, #0
 1301 000c 1A80     		strh	r2, [r3]
 100:../drivers/fsl_tsi_v4.c ****     userConfig->thresl = 0U;
 1302              		.loc 3 100 24
 1303 000e 7B68     		ldr	r3, [r7, #4]
 1304 0010 0022     		movs	r2, #0
 1305 0012 5A80     		strh	r2, [r3, #2]
 101:../drivers/fsl_tsi_v4.c ****     userConfig->prescaler = kTSI_ElecOscPrescaler_2div;
 1306              		.loc 3 101 27
 1307 0014 7B68     		ldr	r3, [r7, #4]
 1308 0016 0122     		movs	r2, #1
 1309 0018 1A71     		strb	r2, [r3, #4]
 102:../drivers/fsl_tsi_v4.c ****     userConfig->extchrg = kTSI_ExtOscChargeCurrent_500nA;
 1310              		.loc 3 102 25
 1311 001a 7B68     		ldr	r3, [r7, #4]
 1312 001c 0022     		movs	r2, #0
 1313 001e 5A71     		strb	r2, [r3, #5]
 103:../drivers/fsl_tsi_v4.c ****     userConfig->refchrg = kTSI_RefOscChargeCurrent_4uA;
 1314              		.loc 3 103 25
 1315 0020 7B68     		ldr	r3, [r7, #4]
 1316 0022 0322     		movs	r2, #3
 1317 0024 9A71     		strb	r2, [r3, #6]
 104:../drivers/fsl_tsi_v4.c ****     userConfig->nscn = kTSI_ConsecutiveScansNumber_5time;
 1318              		.loc 3 104 22
 1319 0026 7B68     		ldr	r3, [r7, #4]
 1320 0028 0422     		movs	r2, #4
 1321 002a DA71     		strb	r2, [r3, #7]
 105:../drivers/fsl_tsi_v4.c ****     userConfig->mode = kTSI_AnalogModeSel_Capacitive;
 1322              		.loc 3 105 22
 1323 002c 7B68     		ldr	r3, [r7, #4]
 1324 002e 0022     		movs	r2, #0
 1325 0030 1A72     		strb	r2, [r3, #8]
 106:../drivers/fsl_tsi_v4.c ****     userConfig->dvolt = kTSI_OscVolRailsOption_0;
 1326              		.loc 3 106 23
 1327 0032 7B68     		ldr	r3, [r7, #4]
 1328 0034 0022     		movs	r2, #0
 1329 0036 5A72     		strb	r2, [r3, #9]
 107:../drivers/fsl_tsi_v4.c **** }
 1330              		.loc 3 107 1
 1331 0038 C046     		nop
 1332 003a BD46     		mov	sp, r7
 1333 003c 02B0     		add	sp, sp, #8
 1334              		@ sp needed
 1335 003e 80BD     		pop	{r7, pc}
 1336              		.cfi_endproc
 1337              	.LFE80:
 1339              		.section	.text.TSI_GetLowPowerModeDefaultConfig,"ax",%progbits
 1340              		.align	1
 1341              		.global	TSI_GetLowPowerModeDefaultConfig
 1342              		.syntax unified
 1343              		.code	16
 1344              		.thumb_func
 1345              		.fpu softvfp
 1347              	TSI_GetLowPowerModeDefaultConfig:
 1348              	.LFB81:
 108:../drivers/fsl_tsi_v4.c **** 
 109:../drivers/fsl_tsi_v4.c **** void TSI_GetLowPowerModeDefaultConfig(tsi_config_t *userConfig)
 110:../drivers/fsl_tsi_v4.c **** {
 1349              		.loc 3 110 1
 1350              		.cfi_startproc
 1351              		@ args = 0, pretend = 0, frame = 8
 1352              		@ frame_needed = 1, uses_anonymous_args = 0
 1353 0000 80B5     		push	{r7, lr}
 1354              		.cfi_def_cfa_offset 8
 1355              		.cfi_offset 7, -8
 1356              		.cfi_offset 14, -4
 1357 0002 82B0     		sub	sp, sp, #8
 1358              		.cfi_def_cfa_offset 16
 1359 0004 00AF     		add	r7, sp, #0
 1360              		.cfi_def_cfa_register 7
 1361 0006 7860     		str	r0, [r7, #4]
 111:../drivers/fsl_tsi_v4.c ****     userConfig->thresh = 400U;
 1362              		.loc 3 111 24
 1363 0008 7B68     		ldr	r3, [r7, #4]
 1364 000a C822     		movs	r2, #200
 1365 000c 5200     		lsls	r2, r2, #1
 1366 000e 1A80     		strh	r2, [r3]
 112:../drivers/fsl_tsi_v4.c ****     userConfig->thresl = 0U;
 1367              		.loc 3 112 24
 1368 0010 7B68     		ldr	r3, [r7, #4]
 1369 0012 0022     		movs	r2, #0
 1370 0014 5A80     		strh	r2, [r3, #2]
 113:../drivers/fsl_tsi_v4.c ****     userConfig->prescaler = kTSI_ElecOscPrescaler_2div;
 1371              		.loc 3 113 27
 1372 0016 7B68     		ldr	r3, [r7, #4]
 1373 0018 0122     		movs	r2, #1
 1374 001a 1A71     		strb	r2, [r3, #4]
 114:../drivers/fsl_tsi_v4.c ****     userConfig->extchrg = kTSI_ExtOscChargeCurrent_500nA;
 1375              		.loc 3 114 25
 1376 001c 7B68     		ldr	r3, [r7, #4]
 1377 001e 0022     		movs	r2, #0
 1378 0020 5A71     		strb	r2, [r3, #5]
 115:../drivers/fsl_tsi_v4.c ****     userConfig->refchrg = kTSI_RefOscChargeCurrent_4uA;
 1379              		.loc 3 115 25
 1380 0022 7B68     		ldr	r3, [r7, #4]
 1381 0024 0322     		movs	r2, #3
 1382 0026 9A71     		strb	r2, [r3, #6]
 116:../drivers/fsl_tsi_v4.c ****     userConfig->nscn = kTSI_ConsecutiveScansNumber_5time;
 1383              		.loc 3 116 22
 1384 0028 7B68     		ldr	r3, [r7, #4]
 1385 002a 0422     		movs	r2, #4
 1386 002c DA71     		strb	r2, [r3, #7]
 117:../drivers/fsl_tsi_v4.c ****     userConfig->mode = kTSI_AnalogModeSel_Capacitive;
 1387              		.loc 3 117 22
 1388 002e 7B68     		ldr	r3, [r7, #4]
 1389 0030 0022     		movs	r2, #0
 1390 0032 1A72     		strb	r2, [r3, #8]
 118:../drivers/fsl_tsi_v4.c ****     userConfig->dvolt = kTSI_OscVolRailsOption_0;
 1391              		.loc 3 118 23
 1392 0034 7B68     		ldr	r3, [r7, #4]
 1393 0036 0022     		movs	r2, #0
 1394 0038 5A72     		strb	r2, [r3, #9]
 119:../drivers/fsl_tsi_v4.c **** }
 1395              		.loc 3 119 1
 1396 003a C046     		nop
 1397 003c BD46     		mov	sp, r7
 1398 003e 02B0     		add	sp, sp, #8
 1399              		@ sp needed
 1400 0040 80BD     		pop	{r7, pc}
 1401              		.cfi_endproc
 1402              	.LFE81:
 1404              		.section	.rodata.TSI_Calibrate.str1.4,"aMS",%progbits,1
 1405              		.align	2
 1406              	.LC8:
 1407 0000 2E66736C 		.ascii	".fsl_tsi_v4.c:123 : calBuff != NULL\000"
 1407      5F747369 
 1407      5F76342E 
 1407      633A3132 
 1407      33203A20 
 1408              		.section	.text.TSI_Calibrate,"ax",%progbits
 1409              		.align	1
 1410              		.global	TSI_Calibrate
 1411              		.syntax unified
 1412              		.code	16
 1413              		.thumb_func
 1414              		.fpu softvfp
 1416              	TSI_Calibrate:
 1417              	.LFB82:
 120:../drivers/fsl_tsi_v4.c **** 
 121:../drivers/fsl_tsi_v4.c **** void TSI_Calibrate(TSI_Type *base, tsi_calibration_data_t *calBuff)
 122:../drivers/fsl_tsi_v4.c **** {
 1418              		.loc 3 122 1
 1419              		.cfi_startproc
 1420              		@ args = 0, pretend = 0, frame = 16
 1421              		@ frame_needed = 1, uses_anonymous_args = 0
 1422 0000 B0B5     		push	{r4, r5, r7, lr}
 1423              		.cfi_def_cfa_offset 16
 1424              		.cfi_offset 4, -16
 1425              		.cfi_offset 5, -12
 1426              		.cfi_offset 7, -8
 1427              		.cfi_offset 14, -4
 1428 0002 84B0     		sub	sp, sp, #16
 1429              		.cfi_def_cfa_offset 32
 1430 0004 00AF     		add	r7, sp, #0
 1431              		.cfi_def_cfa_register 7
 1432 0006 7860     		str	r0, [r7, #4]
 1433 0008 3960     		str	r1, [r7]
 123:../drivers/fsl_tsi_v4.c ****     assert(calBuff != NULL);
 1434              		.loc 3 123 5
 1435 000a 3B68     		ldr	r3, [r7]
 1436 000c 002B     		cmp	r3, #0
 1437 000e 03D1     		bne	.L73
 1438              		.loc 3 123 5 is_stmt 0 discriminator 1
 1439 0010 2D4B     		ldr	r3, .L80
 1440 0012 1800     		movs	r0, r3
 1441 0014 FFF7FEFF 		bl	__assertion_failed
 1442              	.L73:
 124:../drivers/fsl_tsi_v4.c **** 
 125:../drivers/fsl_tsi_v4.c ****     uint8_t i = 0U;
 1443              		.loc 3 125 13 is_stmt 1
 1444 0018 0F23     		movs	r3, #15
 1445 001a FB18     		adds	r3, r7, r3
 1446 001c 0022     		movs	r2, #0
 1447 001e 1A70     		strb	r2, [r3]
 126:../drivers/fsl_tsi_v4.c ****     bool is_int_enabled = false;
 1448              		.loc 3 126 10
 1449 0020 0E21     		movs	r1, #14
 1450 0022 7B18     		adds	r3, r7, r1
 1451 0024 0022     		movs	r2, #0
 1452 0026 1A70     		strb	r2, [r3]
 127:../drivers/fsl_tsi_v4.c **** 
 128:../drivers/fsl_tsi_v4.c ****     if (base->GENCS & TSI_GENCS_TSIIEN_MASK)
 1453              		.loc 3 128 13
 1454 0028 7B68     		ldr	r3, [r7, #4]
 1455 002a 1B68     		ldr	r3, [r3]
 1456              		.loc 3 128 21
 1457 002c 4022     		movs	r2, #64
 1458 002e 1340     		ands	r3, r2
 1459              		.loc 3 128 8
 1460 0030 07D0     		beq	.L74
 129:../drivers/fsl_tsi_v4.c ****     {
 130:../drivers/fsl_tsi_v4.c ****         is_int_enabled = true;
 1461              		.loc 3 130 24
 1462 0032 7B18     		adds	r3, r7, r1
 1463 0034 0122     		movs	r2, #1
 1464 0036 1A70     		strb	r2, [r3]
 131:../drivers/fsl_tsi_v4.c ****         TSI_DisableInterrupts(base, kTSI_GlobalInterruptEnable);
 1465              		.loc 3 131 9
 1466 0038 7B68     		ldr	r3, [r7, #4]
 1467 003a 0121     		movs	r1, #1
 1468 003c 1800     		movs	r0, r3
 1469 003e FFF7FEFF 		bl	TSI_DisableInterrupts
 1470              	.L74:
 132:../drivers/fsl_tsi_v4.c ****     }
 133:../drivers/fsl_tsi_v4.c ****     for (i = 0U; i < FSL_FEATURE_TSI_CHANNEL_COUNT; i++)
 1471              		.loc 3 133 12
 1472 0042 0F23     		movs	r3, #15
 1473 0044 FB18     		adds	r3, r7, r3
 1474 0046 0022     		movs	r2, #0
 1475 0048 1A70     		strb	r2, [r3]
 1476              		.loc 3 133 5
 1477 004a 2AE0     		b	.L75
 1478              	.L77:
 134:../drivers/fsl_tsi_v4.c ****     {
 135:../drivers/fsl_tsi_v4.c ****         TSI_SetMeasuredChannelNumber(base, i);
 1479              		.loc 3 135 9
 1480 004c 0F23     		movs	r3, #15
 1481 004e FB18     		adds	r3, r7, r3
 1482 0050 1A78     		ldrb	r2, [r3]
 1483 0052 7B68     		ldr	r3, [r7, #4]
 1484 0054 1100     		movs	r1, r2
 1485 0056 1800     		movs	r0, r3
 1486 0058 FFF7FEFF 		bl	TSI_SetMeasuredChannelNumber
 136:../drivers/fsl_tsi_v4.c ****         TSI_StartSoftwareTrigger(base);
 1487              		.loc 3 136 9
 1488 005c 7B68     		ldr	r3, [r7, #4]
 1489 005e 1800     		movs	r0, r3
 1490 0060 FFF7FEFF 		bl	TSI_StartSoftwareTrigger
 137:../drivers/fsl_tsi_v4.c ****         while (!(TSI_GetStatusFlags(base) & kTSI_EndOfScanFlag))
 1491              		.loc 3 137 15
 1492 0064 C046     		nop
 1493              	.L76:
 1494              		.loc 3 137 18 discriminator 1
 1495 0066 7B68     		ldr	r3, [r7, #4]
 1496 0068 1800     		movs	r0, r3
 1497 006a FFF7FEFF 		bl	TSI_GetStatusFlags
 1498 006e 0300     		movs	r3, r0
 1499              		.loc 3 137 43 discriminator 1
 1500 0070 0422     		movs	r2, #4
 1501 0072 1340     		ands	r3, r2
 1502              		.loc 3 137 15 discriminator 1
 1503 0074 F7D0     		beq	.L76
 138:../drivers/fsl_tsi_v4.c ****         {
 139:../drivers/fsl_tsi_v4.c ****         }
 140:../drivers/fsl_tsi_v4.c ****         calBuff->calibratedData[i] = TSI_GetCounter(base);
 1504              		.loc 3 140 32 discriminator 2
 1505 0076 0F25     		movs	r5, #15
 1506 0078 7B19     		adds	r3, r7, r5
 1507 007a 1C78     		ldrb	r4, [r3]
 1508              		.loc 3 140 38 discriminator 2
 1509 007c 7B68     		ldr	r3, [r7, #4]
 1510 007e 1800     		movs	r0, r3
 1511 0080 FFF7FEFF 		bl	TSI_GetCounter
 1512 0084 0300     		movs	r3, r0
 1513 0086 1900     		movs	r1, r3
 1514              		.loc 3 140 36 discriminator 2
 1515 0088 3B68     		ldr	r3, [r7]
 1516 008a 6200     		lsls	r2, r4, #1
 1517 008c D152     		strh	r1, [r2, r3]
 141:../drivers/fsl_tsi_v4.c ****         TSI_ClearStatusFlags(base, kTSI_EndOfScanFlag);
 1518              		.loc 3 141 9 discriminator 2
 1519 008e 7B68     		ldr	r3, [r7, #4]
 1520 0090 0421     		movs	r1, #4
 1521 0092 1800     		movs	r0, r3
 1522 0094 FFF7FEFF 		bl	TSI_ClearStatusFlags
 133:../drivers/fsl_tsi_v4.c ****     {
 1523              		.loc 3 133 54 discriminator 2
 1524 0098 7B19     		adds	r3, r7, r5
 1525 009a 1A78     		ldrb	r2, [r3]
 1526 009c 7B19     		adds	r3, r7, r5
 1527 009e 0132     		adds	r2, r2, #1
 1528 00a0 1A70     		strb	r2, [r3]
 1529              	.L75:
 133:../drivers/fsl_tsi_v4.c ****     {
 1530              		.loc 3 133 5 discriminator 1
 1531 00a2 0F23     		movs	r3, #15
 1532 00a4 FB18     		adds	r3, r7, r3
 1533 00a6 1B78     		ldrb	r3, [r3]
 1534 00a8 0F2B     		cmp	r3, #15
 1535 00aa CFD9     		bls	.L77
 142:../drivers/fsl_tsi_v4.c ****     }
 143:../drivers/fsl_tsi_v4.c ****     if (is_int_enabled)
 1536              		.loc 3 143 8
 1537 00ac 0E23     		movs	r3, #14
 1538 00ae FB18     		adds	r3, r7, r3
 1539 00b0 1B78     		ldrb	r3, [r3]
 1540 00b2 002B     		cmp	r3, #0
 1541 00b4 04D0     		beq	.L79
 144:../drivers/fsl_tsi_v4.c ****     {
 145:../drivers/fsl_tsi_v4.c ****         TSI_EnableInterrupts(base, kTSI_GlobalInterruptEnable);
 1542              		.loc 3 145 9
 1543 00b6 7B68     		ldr	r3, [r7, #4]
 1544 00b8 0121     		movs	r1, #1
 1545 00ba 1800     		movs	r0, r3
 1546 00bc FFF7FEFF 		bl	TSI_EnableInterrupts
 1547              	.L79:
 146:../drivers/fsl_tsi_v4.c ****     }
 147:../drivers/fsl_tsi_v4.c **** }
 1548              		.loc 3 147 1
 1549 00c0 C046     		nop
 1550 00c2 BD46     		mov	sp, r7
 1551 00c4 04B0     		add	sp, sp, #16
 1552              		@ sp needed
 1553 00c6 B0BD     		pop	{r4, r5, r7, pc}
 1554              	.L81:
 1555              		.align	2
 1556              	.L80:
 1557 00c8 00000000 		.word	.LC8
 1558              		.cfi_endproc
 1559              	.LFE82:
 1561              		.section	.text.TSI_EnableInterrupts,"ax",%progbits
 1562              		.align	1
 1563              		.global	TSI_EnableInterrupts
 1564              		.syntax unified
 1565              		.code	16
 1566              		.thumb_func
 1567              		.fpu softvfp
 1569              	TSI_EnableInterrupts:
 1570              	.LFB83:
 148:../drivers/fsl_tsi_v4.c **** 
 149:../drivers/fsl_tsi_v4.c **** void TSI_EnableInterrupts(TSI_Type *base, uint32_t mask)
 150:../drivers/fsl_tsi_v4.c **** {
 1571              		.loc 3 150 1
 1572              		.cfi_startproc
 1573              		@ args = 0, pretend = 0, frame = 16
 1574              		@ frame_needed = 1, uses_anonymous_args = 0
 1575 0000 80B5     		push	{r7, lr}
 1576              		.cfi_def_cfa_offset 8
 1577              		.cfi_offset 7, -8
 1578              		.cfi_offset 14, -4
 1579 0002 84B0     		sub	sp, sp, #16
 1580              		.cfi_def_cfa_offset 24
 1581 0004 00AF     		add	r7, sp, #0
 1582              		.cfi_def_cfa_register 7
 1583 0006 7860     		str	r0, [r7, #4]
 1584 0008 3960     		str	r1, [r7]
 151:../drivers/fsl_tsi_v4.c ****     uint32_t regValue = base->GENCS & (~ALL_FLAGS_MASK);
 1585              		.loc 3 151 29
 1586 000a 7B68     		ldr	r3, [r7, #4]
 1587 000c 1B68     		ldr	r3, [r3]
 1588              		.loc 3 151 14
 1589 000e 114A     		ldr	r2, .L86
 1590 0010 1340     		ands	r3, r2
 1591 0012 FB60     		str	r3, [r7, #12]
 152:../drivers/fsl_tsi_v4.c **** 
 153:../drivers/fsl_tsi_v4.c ****     if (mask & kTSI_GlobalInterruptEnable)
 1592              		.loc 3 153 14
 1593 0014 3B68     		ldr	r3, [r7]
 1594 0016 0122     		movs	r2, #1
 1595 0018 1340     		ands	r3, r2
 1596              		.loc 3 153 8
 1597 001a 03D0     		beq	.L83
 154:../drivers/fsl_tsi_v4.c ****     {
 155:../drivers/fsl_tsi_v4.c ****         regValue |= TSI_GENCS_TSIIEN_MASK;
 1598              		.loc 3 155 18
 1599 001c FB68     		ldr	r3, [r7, #12]
 1600 001e 4022     		movs	r2, #64
 1601 0020 1343     		orrs	r3, r2
 1602 0022 FB60     		str	r3, [r7, #12]
 1603              	.L83:
 156:../drivers/fsl_tsi_v4.c ****     }
 157:../drivers/fsl_tsi_v4.c ****     if (mask & kTSI_OutOfRangeInterruptEnable)
 1604              		.loc 3 157 14
 1605 0024 3B68     		ldr	r3, [r7]
 1606 0026 0222     		movs	r2, #2
 1607 0028 1340     		ands	r3, r2
 1608              		.loc 3 157 8
 1609 002a 03D0     		beq	.L84
 158:../drivers/fsl_tsi_v4.c ****     {
 159:../drivers/fsl_tsi_v4.c ****         regValue &= (~TSI_GENCS_ESOR_MASK);
 1610              		.loc 3 159 18
 1611 002c FB68     		ldr	r3, [r7, #12]
 1612 002e 0A4A     		ldr	r2, .L86+4
 1613 0030 1340     		ands	r3, r2
 1614 0032 FB60     		str	r3, [r7, #12]
 1615              	.L84:
 160:../drivers/fsl_tsi_v4.c ****     }
 161:../drivers/fsl_tsi_v4.c ****     if (mask & kTSI_EndOfScanInterruptEnable)
 1616              		.loc 3 161 14
 1617 0034 3B68     		ldr	r3, [r7]
 1618 0036 0422     		movs	r2, #4
 1619 0038 1340     		ands	r3, r2
 1620              		.loc 3 161 8
 1621 003a 04D0     		beq	.L85
 162:../drivers/fsl_tsi_v4.c ****     {
 163:../drivers/fsl_tsi_v4.c ****         regValue |= TSI_GENCS_ESOR_MASK;
 1622              		.loc 3 163 18
 1623 003c FB68     		ldr	r3, [r7, #12]
 1624 003e 8022     		movs	r2, #128
 1625 0040 5205     		lsls	r2, r2, #21
 1626 0042 1343     		orrs	r3, r2
 1627 0044 FB60     		str	r3, [r7, #12]
 1628              	.L85:
 164:../drivers/fsl_tsi_v4.c ****     }
 165:../drivers/fsl_tsi_v4.c **** 
 166:../drivers/fsl_tsi_v4.c ****     base->GENCS = regValue;     /* write value to register */
 1629              		.loc 3 166 17
 1630 0046 7B68     		ldr	r3, [r7, #4]
 1631 0048 FA68     		ldr	r2, [r7, #12]
 1632 004a 1A60     		str	r2, [r3]
 167:../drivers/fsl_tsi_v4.c **** }
 1633              		.loc 3 167 1
 1634 004c C046     		nop
 1635 004e BD46     		mov	sp, r7
 1636 0050 04B0     		add	sp, sp, #16
 1637              		@ sp needed
 1638 0052 80BD     		pop	{r7, pc}
 1639              	.L87:
 1640              		.align	2
 1641              	.L86:
 1642 0054 FBFFFF7F 		.word	2147483643
 1643 0058 FFFFFFEF 		.word	-268435457
 1644              		.cfi_endproc
 1645              	.LFE83:
 1647              		.section	.text.TSI_DisableInterrupts,"ax",%progbits
 1648              		.align	1
 1649              		.global	TSI_DisableInterrupts
 1650              		.syntax unified
 1651              		.code	16
 1652              		.thumb_func
 1653              		.fpu softvfp
 1655              	TSI_DisableInterrupts:
 1656              	.LFB84:
 168:../drivers/fsl_tsi_v4.c **** 
 169:../drivers/fsl_tsi_v4.c **** void TSI_DisableInterrupts(TSI_Type *base, uint32_t mask)
 170:../drivers/fsl_tsi_v4.c **** {
 1657              		.loc 3 170 1
 1658              		.cfi_startproc
 1659              		@ args = 0, pretend = 0, frame = 16
 1660              		@ frame_needed = 1, uses_anonymous_args = 0
 1661 0000 80B5     		push	{r7, lr}
 1662              		.cfi_def_cfa_offset 8
 1663              		.cfi_offset 7, -8
 1664              		.cfi_offset 14, -4
 1665 0002 84B0     		sub	sp, sp, #16
 1666              		.cfi_def_cfa_offset 24
 1667 0004 00AF     		add	r7, sp, #0
 1668              		.cfi_def_cfa_register 7
 1669 0006 7860     		str	r0, [r7, #4]
 1670 0008 3960     		str	r1, [r7]
 171:../drivers/fsl_tsi_v4.c ****     uint32_t regValue = base->GENCS & (~ALL_FLAGS_MASK);
 1671              		.loc 3 171 29
 1672 000a 7B68     		ldr	r3, [r7, #4]
 1673 000c 1B68     		ldr	r3, [r3]
 1674              		.loc 3 171 14
 1675 000e 114A     		ldr	r2, .L92
 1676 0010 1340     		ands	r3, r2
 1677 0012 FB60     		str	r3, [r7, #12]
 172:../drivers/fsl_tsi_v4.c **** 
 173:../drivers/fsl_tsi_v4.c ****     if (mask & kTSI_GlobalInterruptEnable)
 1678              		.loc 3 173 14
 1679 0014 3B68     		ldr	r3, [r7]
 1680 0016 0122     		movs	r2, #1
 1681 0018 1340     		ands	r3, r2
 1682              		.loc 3 173 8
 1683 001a 03D0     		beq	.L89
 174:../drivers/fsl_tsi_v4.c ****     {
 175:../drivers/fsl_tsi_v4.c ****         regValue &= (~TSI_GENCS_TSIIEN_MASK);
 1684              		.loc 3 175 18
 1685 001c FB68     		ldr	r3, [r7, #12]
 1686 001e 4022     		movs	r2, #64
 1687 0020 9343     		bics	r3, r2
 1688 0022 FB60     		str	r3, [r7, #12]
 1689              	.L89:
 176:../drivers/fsl_tsi_v4.c ****     }
 177:../drivers/fsl_tsi_v4.c ****     if (mask & kTSI_OutOfRangeInterruptEnable)
 1690              		.loc 3 177 14
 1691 0024 3B68     		ldr	r3, [r7]
 1692 0026 0222     		movs	r2, #2
 1693 0028 1340     		ands	r3, r2
 1694              		.loc 3 177 8
 1695 002a 04D0     		beq	.L90
 178:../drivers/fsl_tsi_v4.c ****     {
 179:../drivers/fsl_tsi_v4.c ****         regValue |= TSI_GENCS_ESOR_MASK;
 1696              		.loc 3 179 18
 1697 002c FB68     		ldr	r3, [r7, #12]
 1698 002e 8022     		movs	r2, #128
 1699 0030 5205     		lsls	r2, r2, #21
 1700 0032 1343     		orrs	r3, r2
 1701 0034 FB60     		str	r3, [r7, #12]
 1702              	.L90:
 180:../drivers/fsl_tsi_v4.c ****     }
 181:../drivers/fsl_tsi_v4.c ****     if (mask & kTSI_EndOfScanInterruptEnable)
 1703              		.loc 3 181 14
 1704 0036 3B68     		ldr	r3, [r7]
 1705 0038 0422     		movs	r2, #4
 1706 003a 1340     		ands	r3, r2
 1707              		.loc 3 181 8
 1708 003c 03D0     		beq	.L91
 182:../drivers/fsl_tsi_v4.c ****     {
 183:../drivers/fsl_tsi_v4.c ****         regValue &= (~TSI_GENCS_ESOR_MASK);
 1709              		.loc 3 183 18
 1710 003e FB68     		ldr	r3, [r7, #12]
 1711 0040 054A     		ldr	r2, .L92+4
 1712 0042 1340     		ands	r3, r2
 1713 0044 FB60     		str	r3, [r7, #12]
 1714              	.L91:
 184:../drivers/fsl_tsi_v4.c ****     }
 185:../drivers/fsl_tsi_v4.c **** 
 186:../drivers/fsl_tsi_v4.c ****     base->GENCS = regValue;     /* write value to register */
 1715              		.loc 3 186 17
 1716 0046 7B68     		ldr	r3, [r7, #4]
 1717 0048 FA68     		ldr	r2, [r7, #12]
 1718 004a 1A60     		str	r2, [r3]
 187:../drivers/fsl_tsi_v4.c **** }
 1719              		.loc 3 187 1
 1720 004c C046     		nop
 1721 004e BD46     		mov	sp, r7
 1722 0050 04B0     		add	sp, sp, #16
 1723              		@ sp needed
 1724 0052 80BD     		pop	{r7, pc}
 1725              	.L93:
 1726              		.align	2
 1727              	.L92:
 1728 0054 FBFFFF7F 		.word	2147483643
 1729 0058 FFFFFFEF 		.word	-268435457
 1730              		.cfi_endproc
 1731              	.LFE84:
 1733              		.section	.text.TSI_ClearStatusFlags,"ax",%progbits
 1734              		.align	1
 1735              		.global	TSI_ClearStatusFlags
 1736              		.syntax unified
 1737              		.code	16
 1738              		.thumb_func
 1739              		.fpu softvfp
 1741              	TSI_ClearStatusFlags:
 1742              	.LFB85:
 188:../drivers/fsl_tsi_v4.c **** 
 189:../drivers/fsl_tsi_v4.c **** void TSI_ClearStatusFlags(TSI_Type *base, uint32_t mask)
 190:../drivers/fsl_tsi_v4.c **** {
 1743              		.loc 3 190 1
 1744              		.cfi_startproc
 1745              		@ args = 0, pretend = 0, frame = 16
 1746              		@ frame_needed = 1, uses_anonymous_args = 0
 1747 0000 80B5     		push	{r7, lr}
 1748              		.cfi_def_cfa_offset 8
 1749              		.cfi_offset 7, -8
 1750              		.cfi_offset 14, -4
 1751 0002 84B0     		sub	sp, sp, #16
 1752              		.cfi_def_cfa_offset 24
 1753 0004 00AF     		add	r7, sp, #0
 1754              		.cfi_def_cfa_register 7
 1755 0006 7860     		str	r0, [r7, #4]
 1756 0008 3960     		str	r1, [r7]
 191:../drivers/fsl_tsi_v4.c ****     uint32_t regValue = base->GENCS & (~ALL_FLAGS_MASK);
 1757              		.loc 3 191 29
 1758 000a 7B68     		ldr	r3, [r7, #4]
 1759 000c 1B68     		ldr	r3, [r3]
 1760              		.loc 3 191 14
 1761 000e 0D4A     		ldr	r2, .L97
 1762 0010 1340     		ands	r3, r2
 1763 0012 FB60     		str	r3, [r7, #12]
 192:../drivers/fsl_tsi_v4.c **** 
 193:../drivers/fsl_tsi_v4.c ****     if (mask & kTSI_EndOfScanFlag)
 1764              		.loc 3 193 14
 1765 0014 3B68     		ldr	r3, [r7]
 1766 0016 0422     		movs	r2, #4
 1767 0018 1340     		ands	r3, r2
 1768              		.loc 3 193 8
 1769 001a 03D0     		beq	.L95
 194:../drivers/fsl_tsi_v4.c ****     {
 195:../drivers/fsl_tsi_v4.c ****         regValue |= TSI_GENCS_EOSF_MASK;
 1770              		.loc 3 195 18
 1771 001c FB68     		ldr	r3, [r7, #12]
 1772 001e 0422     		movs	r2, #4
 1773 0020 1343     		orrs	r3, r2
 1774 0022 FB60     		str	r3, [r7, #12]
 1775              	.L95:
 196:../drivers/fsl_tsi_v4.c ****     }
 197:../drivers/fsl_tsi_v4.c ****     if (mask & kTSI_OutOfRangeFlag)
 1776              		.loc 3 197 9
 1777 0024 3B68     		ldr	r3, [r7]
 1778              		.loc 3 197 8
 1779 0026 002B     		cmp	r3, #0
 1780 0028 04DA     		bge	.L96
 198:../drivers/fsl_tsi_v4.c ****     {
 199:../drivers/fsl_tsi_v4.c ****         regValue |= TSI_GENCS_OUTRGF_MASK;
 1781              		.loc 3 199 18
 1782 002a FB68     		ldr	r3, [r7, #12]
 1783 002c 8022     		movs	r2, #128
 1784 002e 1206     		lsls	r2, r2, #24
 1785 0030 1343     		orrs	r3, r2
 1786 0032 FB60     		str	r3, [r7, #12]
 1787              	.L96:
 200:../drivers/fsl_tsi_v4.c ****     }
 201:../drivers/fsl_tsi_v4.c **** 
 202:../drivers/fsl_tsi_v4.c ****     base->GENCS = regValue;     /* write value to register */
 1788              		.loc 3 202 17
 1789 0034 7B68     		ldr	r3, [r7, #4]
 1790 0036 FA68     		ldr	r2, [r7, #12]
 1791 0038 1A60     		str	r2, [r3]
 203:../drivers/fsl_tsi_v4.c **** }
 1792              		.loc 3 203 1
 1793 003a C046     		nop
 1794 003c BD46     		mov	sp, r7
 1795 003e 04B0     		add	sp, sp, #16
 1796              		@ sp needed
 1797 0040 80BD     		pop	{r7, pc}
 1798              	.L98:
 1799 0042 C046     		.align	2
 1800              	.L97:
 1801 0044 FBFFFF7F 		.word	2147483643
 1802              		.cfi_endproc
 1803              	.LFE85:
 1805              		.text
 1806              	.Letext0:
 1807              		.file 4 "/usr/local/mcuxpressoide-11.2.0_4120/ide/plugins/com.nxp.mcuxpresso.tools.linux_11.2.0.20
 1808              		.file 5 "/usr/local/mcuxpressoide-11.2.0_4120/ide/plugins/com.nxp.mcuxpresso.tools.linux_11.2.0.20
 1809              		.file 6 "/home/arpit/studies/pes/Blinkenlights/CMSIS/system_MKL25Z4.h"
 1810              		.file 7 "/home/arpit/studies/pes/Blinkenlights/CMSIS/MKL25Z4.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 fsl_tsi_v4.c
     /tmp/ccRtpGxL.s:16     .text.CLOCK_EnableClock:0000000000000000 $t
     /tmp/ccRtpGxL.s:23     .text.CLOCK_EnableClock:0000000000000000 CLOCK_EnableClock
     /tmp/ccRtpGxL.s:70     .text.CLOCK_EnableClock:0000000000000030 $d
     /tmp/ccRtpGxL.s:75     .text.CLOCK_DisableClock:0000000000000000 $t
     /tmp/ccRtpGxL.s:81     .text.CLOCK_DisableClock:0000000000000000 CLOCK_DisableClock
     /tmp/ccRtpGxL.s:130    .text.CLOCK_DisableClock:0000000000000034 $d
     /tmp/ccRtpGxL.s:135    .text.TSI_GetStatusFlags:0000000000000000 $t
     /tmp/ccRtpGxL.s:141    .text.TSI_GetStatusFlags:0000000000000000 TSI_GetStatusFlags
     /tmp/ccRtpGxL.s:172    .text.TSI_GetStatusFlags:0000000000000018 $d
     /tmp/ccRtpGxL.s:177    .text.TSI_SetElectrodeOSCPrescaler:0000000000000000 $t
     /tmp/ccRtpGxL.s:183    .text.TSI_SetElectrodeOSCPrescaler:0000000000000000 TSI_SetElectrodeOSCPrescaler
     /tmp/ccRtpGxL.s:227    .text.TSI_SetElectrodeOSCPrescaler:0000000000000030 $d
     /tmp/ccRtpGxL.s:232    .text.TSI_SetNumberOfScans:0000000000000000 $t
     /tmp/ccRtpGxL.s:238    .text.TSI_SetNumberOfScans:0000000000000000 TSI_SetNumberOfScans
     /tmp/ccRtpGxL.s:283    .text.TSI_SetNumberOfScans:0000000000000030 $d
     /tmp/ccRtpGxL.s:288    .text.TSI_EnableModule:0000000000000000 $t
     /tmp/ccRtpGxL.s:294    .text.TSI_EnableModule:0000000000000000 TSI_EnableModule
     /tmp/ccRtpGxL.s:350    .text.TSI_EnableModule:000000000000003c $d
     /tmp/ccRtpGxL.s:355    .text.TSI_StartSoftwareTrigger:0000000000000000 $t
     /tmp/ccRtpGxL.s:361    .text.TSI_StartSoftwareTrigger:0000000000000000 TSI_StartSoftwareTrigger
     /tmp/ccRtpGxL.s:394    .rodata.TSI_SetMeasuredChannelNumber.str1.4:0000000000000000 $d
     /tmp/ccRtpGxL.s:399    .text.TSI_SetMeasuredChannelNumber:0000000000000000 $t
     /tmp/ccRtpGxL.s:405    .text.TSI_SetMeasuredChannelNumber:0000000000000000 TSI_SetMeasuredChannelNumber
     /tmp/ccRtpGxL.s:457    .text.TSI_SetMeasuredChannelNumber:000000000000003c $d
     /tmp/ccRtpGxL.s:462    .text.TSI_GetCounter:0000000000000000 $t
     /tmp/ccRtpGxL.s:468    .text.TSI_GetCounter:0000000000000000 TSI_GetCounter
     /tmp/ccRtpGxL.s:498    .rodata.TSI_SetLowThreshold.str1.4:0000000000000000 $d
     /tmp/ccRtpGxL.s:502    .text.TSI_SetLowThreshold:0000000000000000 $t
     /tmp/ccRtpGxL.s:508    .text.TSI_SetLowThreshold:0000000000000000 TSI_SetLowThreshold
     /tmp/ccRtpGxL.s:560    .text.TSI_SetLowThreshold:000000000000003c $d
     /tmp/ccRtpGxL.s:566    .rodata.TSI_SetHighThreshold.str1.4:0000000000000000 $d
     /tmp/ccRtpGxL.s:570    .text.TSI_SetHighThreshold:0000000000000000 $t
     /tmp/ccRtpGxL.s:576    .text.TSI_SetHighThreshold:0000000000000000 TSI_SetHighThreshold
     /tmp/ccRtpGxL.s:629    .text.TSI_SetHighThreshold:000000000000003c $d
     /tmp/ccRtpGxL.s:635    .text.TSI_SetAnalogMode:0000000000000000 $t
     /tmp/ccRtpGxL.s:641    .text.TSI_SetAnalogMode:0000000000000000 TSI_SetAnalogMode
     /tmp/ccRtpGxL.s:686    .text.TSI_SetAnalogMode:0000000000000030 $d
     /tmp/ccRtpGxL.s:691    .text.TSI_SetReferenceChargeCurrent:0000000000000000 $t
     /tmp/ccRtpGxL.s:697    .text.TSI_SetReferenceChargeCurrent:0000000000000000 TSI_SetReferenceChargeCurrent
     /tmp/ccRtpGxL.s:742    .text.TSI_SetReferenceChargeCurrent:0000000000000030 $d
     /tmp/ccRtpGxL.s:747    .text.TSI_SetElectrodeChargeCurrent:0000000000000000 $t
     /tmp/ccRtpGxL.s:753    .text.TSI_SetElectrodeChargeCurrent:0000000000000000 TSI_SetElectrodeChargeCurrent
     /tmp/ccRtpGxL.s:798    .text.TSI_SetElectrodeChargeCurrent:0000000000000030 $d
     /tmp/ccRtpGxL.s:803    .text.TSI_SetOscVoltageRails:0000000000000000 $t
     /tmp/ccRtpGxL.s:809    .text.TSI_SetOscVoltageRails:0000000000000000 TSI_SetOscVoltageRails
     /tmp/ccRtpGxL.s:854    .text.TSI_SetOscVoltageRails:0000000000000030 $d
     /tmp/ccRtpGxL.s:859    .text.TSI_SetElectrodeSeriesResistor:0000000000000000 $t
     /tmp/ccRtpGxL.s:865    .text.TSI_SetElectrodeSeriesResistor:0000000000000000 TSI_SetElectrodeSeriesResistor
     /tmp/ccRtpGxL.s:910    .text.TSI_SetElectrodeSeriesResistor:0000000000000030 $d
     /tmp/ccRtpGxL.s:915    .text.TSI_SetFilterBits:0000000000000000 $t
     /tmp/ccRtpGxL.s:921    .text.TSI_SetFilterBits:0000000000000000 TSI_SetFilterBits
     /tmp/ccRtpGxL.s:963    .text.TSI_SetFilterBits:000000000000002c $d
     /tmp/ccRtpGxL.s:968    .rodata.TSI_Init.str1.4:0000000000000000 $d
     /tmp/ccRtpGxL.s:972    .text.TSI_Init:0000000000000000 $t
     /tmp/ccRtpGxL.s:979    .text.TSI_Init:0000000000000000 TSI_Init
     /tmp/ccRtpGxL.s:1655   .text.TSI_DisableInterrupts:0000000000000000 TSI_DisableInterrupts
     /tmp/ccRtpGxL.s:1569   .text.TSI_EnableInterrupts:0000000000000000 TSI_EnableInterrupts
     /tmp/ccRtpGxL.s:1218   .text.TSI_Init:0000000000000190 $d
     /tmp/ccRtpGxL.s:1224   .text.TSI_Deinit:0000000000000000 $t
     /tmp/ccRtpGxL.s:1231   .text.TSI_Deinit:0000000000000000 TSI_Deinit
     /tmp/ccRtpGxL.s:1271   .text.TSI_Deinit:000000000000002c $d
     /tmp/ccRtpGxL.s:1276   .text.TSI_GetNormalModeDefaultConfig:0000000000000000 $t
     /tmp/ccRtpGxL.s:1283   .text.TSI_GetNormalModeDefaultConfig:0000000000000000 TSI_GetNormalModeDefaultConfig
     /tmp/ccRtpGxL.s:1340   .text.TSI_GetLowPowerModeDefaultConfig:0000000000000000 $t
     /tmp/ccRtpGxL.s:1347   .text.TSI_GetLowPowerModeDefaultConfig:0000000000000000 TSI_GetLowPowerModeDefaultConfig
     /tmp/ccRtpGxL.s:1405   .rodata.TSI_Calibrate.str1.4:0000000000000000 $d
     /tmp/ccRtpGxL.s:1409   .text.TSI_Calibrate:0000000000000000 $t
     /tmp/ccRtpGxL.s:1416   .text.TSI_Calibrate:0000000000000000 TSI_Calibrate
     /tmp/ccRtpGxL.s:1741   .text.TSI_ClearStatusFlags:0000000000000000 TSI_ClearStatusFlags
     /tmp/ccRtpGxL.s:1557   .text.TSI_Calibrate:00000000000000c8 $d
     /tmp/ccRtpGxL.s:1562   .text.TSI_EnableInterrupts:0000000000000000 $t
     /tmp/ccRtpGxL.s:1642   .text.TSI_EnableInterrupts:0000000000000054 $d
     /tmp/ccRtpGxL.s:1648   .text.TSI_DisableInterrupts:0000000000000000 $t
     /tmp/ccRtpGxL.s:1728   .text.TSI_DisableInterrupts:0000000000000054 $d
     /tmp/ccRtpGxL.s:1734   .text.TSI_ClearStatusFlags:0000000000000000 $t
     /tmp/ccRtpGxL.s:1801   .text.TSI_ClearStatusFlags:0000000000000044 $d
                           .group:0000000000000000 wm4.0.b17fa403cb9718989e7a4b461e73e1c9
                           .group:0000000000000000 wm4.redlib_version.h.16.f905717e4b3a91dcbdbb631865150df4
                           .group:0000000000000000 wm4.assert.h.25.5fa7b1099c5f353f7f0154f84a745cec
                           .group:0000000000000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:0000000000000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:0000000000000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:0000000000000000 wm4.fsl_device_registers.h.32.0bd0fc1949c4d5ee8778d13f693b6d67
                           .group:0000000000000000 wm4.MKL25Z4.h.103.6fa60f7365436a291410ac7ae38d8851
                           .group:0000000000000000 wm4.core_cm0plus.h.42.7e68c73109133db28e6113a0ee252d6f
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.5bb14fd68ce7855540fcfe2d9305ae16
                           .group:0000000000000000 wm4.core_cm0plus.h.175.8e2cbb335a2ae70828db295817e11b6e
                           .group:0000000000000000 wm4.system_MKL25Z4.h.107.b43986f939b1bf0ee0f9aa04879788f4
                           .group:0000000000000000 wm4.MKL25Z4.h.379.376a3f36380a1b2f1e4cdc95287bb342
                           .group:0000000000000000 wm4.MKL25Z4_features.h.84.30fd6c6f11c9d2ffea2189829de10275
                           .group:0000000000000000 wm4.fsl_common.h.55.f0a989f874fed9062f996a5c92215a0e
                           .group:0000000000000000 wm4.fsl_clock.h.61.86ace3515ab77fa85db71e2d42e7d189
                           .group:0000000000000000 wm4.fsl_common.h.162.37daaf5dee6e1f72e10ac988afa1643d
                           .group:0000000000000000 wm4.fsl_tsi_v4.h.48.7399f01061e3bb0fedfee43c8e5f8f3b

UNDEFINED SYMBOLS
__assertion_failed
