ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.Error_Handler,"ax",%progbits
  21              		.align	1
  22              		.global	Error_Handler
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	Error_Handler:
  28              	.LFB448:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  * @file main.c
   4:Core/Src/main.c ****  * @author johannes regnier
   5:Core/Src/main.c ****  * @brief MES MiniSynth - Main program body
   6:Core/Src/main.c ****  * @version 0.1
   7:Core/Src/main.c ****  * @date 2023-12-30
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * @copyright Copyright (c) 2023
  10:Core/Src/main.c ****  *
  11:Core/Src/main.c ****  */
  12:Core/Src/main.c **** /* USER CODE END Header */
  13:Core/Src/main.c **** 
  14:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  15:Core/Src/main.c **** #include "main.h"
  16:Core/Src/main.c **** #include "dma.h"
  17:Core/Src/main.c **** #include "i2c.h"
  18:Core/Src/main.c **** #include "i2s.h"
  19:Core/Src/main.c **** #include "spi.h"
  20:Core/Src/main.c **** #include "tim.h"
  21:Core/Src/main.c **** #include "gpio.h"
  22:Core/Src/main.c **** #include "adc.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** #include "MIDI_event.h"
  27:Core/Src/main.c **** #include "LCDController.h"
  28:Core/Src/main.c **** #include "st7789v.h"
  29:Core/Src/main.c **** #include "UI_LCD.h"
  30:Core/Src/main.c **** 
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 2


  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** extern USBH_HandleTypeDef hUSBHost; /* USB Host handle */
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** // volatile uint16_t current_count;
  53:Core/Src/main.c **** // volatile uint16_t former_count;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** // void MX_USB_HOST_Process(void);
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /**
  71:Core/Src/main.c ****  * @brief  The application entry point.
  72:Core/Src/main.c ****  * @retval int
  73:Core/Src/main.c ****  */
  74:Core/Src/main.c **** int main(void)
  75:Core/Src/main.c **** {
  76:Core/Src/main.c **** 	/* USER CODE BEGIN 1 */
  77:Core/Src/main.c **** 	/* USER CODE END 1 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** 	/* MCU Configuration--------------------------------------------------------*/
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** 	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  82:Core/Src/main.c **** 	HAL_Init();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** 	/* USER CODE BEGIN Init */
  85:Core/Src/main.c **** 	// current_count = 0;
  86:Core/Src/main.c ****   	// former_count = 0;
  87:Core/Src/main.c **** 	/* USER CODE END Init */
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 3


  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** 	/* Configure the system clock */
  90:Core/Src/main.c **** 	SystemClock_Config();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** 	/* USER CODE BEGIN SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** 	/* USER CODE END SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** 	/* Initialize all configured peripherals */
  97:Core/Src/main.c **** 	MX_GPIO_Init();
  98:Core/Src/main.c **** 	MX_ADC1_Init();
  99:Core/Src/main.c **** 	MX_ADC2_Init();
 100:Core/Src/main.c **** 	MX_ADC3_Init();
 101:Core/Src/main.c **** 	MX_DMA_Init();
 102:Core/Src/main.c **** 	MX_I2C1_Init();
 103:Core/Src/main.c **** 	MX_I2S3_Init();
 104:Core/Src/main.c **** 	MX_SPI1_Init();
 105:Core/Src/main.c **** 	MX_TIM3_Init();
 106:Core/Src/main.c **** 	// MX_USB_HOST_Init();
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** 	/* USER CODE BEGIN 2 */
 109:Core/Src/main.c **** 	SEGGER_RTT_WriteString(0, "SEGGER Real-Time-Terminal Sample\r\n");
 110:Core/Src/main.c **** 	SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0, SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** 	// Encoder timer Polling mode
 113:Core/Src/main.c ****   	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   	// Interrupt mode
 116:Core/Src/main.c **** 	// HAL_TIM_Encoder_Start_IT(&htim3,htim3.Channel);
 117:Core/Src/main.c **** 
 118:Core/Src/main.c **** 	/* Init LVGL Library and UI */
 119:Core/Src/main.c **** 	lv_init();
 120:Core/Src/main.c **** 	lv_port_disp_init();
 121:Core/Src/main.c **** 	UI_LCD_init();
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** 	/* Init Host Library */
 124:Core/Src/main.c **** 	USBH_Init(&hUSBHost, USBH_UserProcess_callback, 0);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** 	/* Add Supported Class */
 127:Core/Src/main.c **** 	USBH_RegisterClass(&hUSBHost, USBH_MIDI_CLASS);
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** 	/* Start Host Process */
 130:Core/Src/main.c **** 	USBH_Start(&hUSBHost);
 131:Core/Src/main.c **** 	
 132:Core/Src/main.c **** 	/* Initialize audio */
 133:Core/Src/main.c **** 	AUDIO_Init();
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** 	// ConsoleInit();
 136:Core/Src/main.c **** 
 137:Core/Src/main.c **** 	/* USER CODE END 2 */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c **** 	/* Infinite loop */
 140:Core/Src/main.c **** 	/* USER CODE BEGIN WHILE */
 141:Core/Src/main.c **** 	while (1)
 142:Core/Src/main.c **** 	{
 143:Core/Src/main.c **** 		/* USER CODE END WHILE */
 144:Core/Src/main.c **** 
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 4


 145:Core/Src/main.c **** 		/* USER CODE BEGIN 3 */
 146:Core/Src/main.c **** 		lv_timer_handler(); // to be added
 147:Core/Src/main.c **** 		UI_LCD_process();
 148:Core/Src/main.c **** 		MIDI_Application();
 149:Core/Src/main.c **** 		// ConsoleProcess();
 150:Core/Src/main.c **** 		/* USBH_Background Process */
 151:Core/Src/main.c **** 		USBH_Process(&hUSBHost);
 152:Core/Src/main.c **** 	}
 153:Core/Src/main.c **** 	/* USER CODE END 3 */
 154:Core/Src/main.c **** }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c **** /**
 157:Core/Src/main.c ****  * @brief System Clock Configuration
 158:Core/Src/main.c ****  * @retval None
 159:Core/Src/main.c ****  */
 160:Core/Src/main.c **** void SystemClock_Config(void)
 161:Core/Src/main.c **** {
 162:Core/Src/main.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 163:Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** 	/** Configure the main internal regulator output voltage
 166:Core/Src/main.c **** 	 */
 167:Core/Src/main.c **** 	__HAL_RCC_PWR_CLK_ENABLE();
 168:Core/Src/main.c **** 	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** 	/** Initializes the RCC Oscillators according to the specified parameters
 171:Core/Src/main.c **** 	 * in the RCC_OscInitTypeDef structure.
 172:Core/Src/main.c **** 	 */
 173:Core/Src/main.c **** 	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 174:Core/Src/main.c **** 	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 175:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 176:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 177:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLM = 8;
 178:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLN = 336;
 179:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 180:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLQ = 7;
 181:Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 182:Core/Src/main.c **** 	{
 183:Core/Src/main.c **** 		Error_Handler();
 184:Core/Src/main.c **** 	}
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB buses clocks
 187:Core/Src/main.c **** 	 */
 188:Core/Src/main.c **** 	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RC
 189:Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 190:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 191:Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 192:Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** 	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 195:Core/Src/main.c **** 	{
 196:Core/Src/main.c **** 		Error_Handler();
 197:Core/Src/main.c **** 	}
 198:Core/Src/main.c **** }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 201:Core/Src/main.c **** 
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 5


 202:Core/Src/main.c **** /* USER CODE END 4 */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** /**
 205:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 206:Core/Src/main.c ****  * @retval None
 207:Core/Src/main.c ****  */
 208:Core/Src/main.c **** void Error_Handler(void)
 209:Core/Src/main.c **** {
  29              		.loc 1 209 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 210:Core/Src/main.c **** 	/* USER CODE BEGIN Error_Handler_Debug */
 211:Core/Src/main.c **** 	/* User can add his own implementation to report the HAL error return state */
 212:Core/Src/main.c **** 	__disable_irq();
  35              		.loc 1 212 2 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 6


  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 7


  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 140 27 view .LVU2
  40              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 142 3 view .LVU3
  42              		.syntax unified
  43              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 8


  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 213:Core/Src/main.c **** 	while (1)
  51              		.loc 1 213 2 view .LVU4
 214:Core/Src/main.c **** 	{
 215:Core/Src/main.c **** 	}
  52              		.loc 1 215 2 view .LVU5
 213:Core/Src/main.c **** 	while (1)
  53              		.loc 1 213 8 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE448:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	SystemClock_Config:
  66              	.LFB447:
 161:Core/Src/main.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  67              		.loc 1 161 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 80
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71 0000 00B5     		push	{lr}
  72              		.cfi_def_cfa_offset 4
  73              		.cfi_offset 14, -4
  74 0002 95B0     		sub	sp, sp, #84
  75              		.cfi_def_cfa_offset 88
 162:Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  76              		.loc 1 162 2 view .LVU8
 162:Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  77              		.loc 1 162 21 is_stmt 0 view .LVU9
  78 0004 3022     		movs	r2, #48
  79 0006 0021     		movs	r1, #0
  80 0008 08A8     		add	r0, sp, #32
  81 000a FFF7FEFF 		bl	memset
  82              	.LVL0:
 163:Core/Src/main.c **** 
  83              		.loc 1 163 2 is_stmt 1 view .LVU10
 163:Core/Src/main.c **** 
  84              		.loc 1 163 21 is_stmt 0 view .LVU11
  85 000e 0023     		movs	r3, #0
  86 0010 0393     		str	r3, [sp, #12]
  87 0012 0493     		str	r3, [sp, #16]
  88 0014 0593     		str	r3, [sp, #20]
  89 0016 0693     		str	r3, [sp, #24]
  90 0018 0793     		str	r3, [sp, #28]
 167:Core/Src/main.c **** 	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  91              		.loc 1 167 2 is_stmt 1 view .LVU12
  92              	.LBB6:
 167:Core/Src/main.c **** 	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  93              		.loc 1 167 2 view .LVU13
  94 001a 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 9


 167:Core/Src/main.c **** 	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  95              		.loc 1 167 2 view .LVU14
  96 001c 214A     		ldr	r2, .L9
  97 001e 116C     		ldr	r1, [r2, #64]
  98 0020 41F08051 		orr	r1, r1, #268435456
  99 0024 1164     		str	r1, [r2, #64]
 167:Core/Src/main.c **** 	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 100              		.loc 1 167 2 view .LVU15
 101 0026 126C     		ldr	r2, [r2, #64]
 102 0028 02F08052 		and	r2, r2, #268435456
 103 002c 0192     		str	r2, [sp, #4]
 167:Core/Src/main.c **** 	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 104              		.loc 1 167 2 view .LVU16
 105 002e 019A     		ldr	r2, [sp, #4]
 106              	.LBE6:
 167:Core/Src/main.c **** 	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 107              		.loc 1 167 2 view .LVU17
 168:Core/Src/main.c **** 
 108              		.loc 1 168 2 view .LVU18
 109              	.LBB7:
 168:Core/Src/main.c **** 
 110              		.loc 1 168 2 view .LVU19
 111 0030 0293     		str	r3, [sp, #8]
 168:Core/Src/main.c **** 
 112              		.loc 1 168 2 view .LVU20
 113 0032 1D4B     		ldr	r3, .L9+4
 114 0034 1A68     		ldr	r2, [r3]
 115 0036 42F48042 		orr	r2, r2, #16384
 116 003a 1A60     		str	r2, [r3]
 168:Core/Src/main.c **** 
 117              		.loc 1 168 2 view .LVU21
 118 003c 1B68     		ldr	r3, [r3]
 119 003e 03F48043 		and	r3, r3, #16384
 120 0042 0293     		str	r3, [sp, #8]
 168:Core/Src/main.c **** 
 121              		.loc 1 168 2 view .LVU22
 122 0044 029B     		ldr	r3, [sp, #8]
 123              	.LBE7:
 168:Core/Src/main.c **** 
 124              		.loc 1 168 2 view .LVU23
 173:Core/Src/main.c **** 	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 125              		.loc 1 173 2 view .LVU24
 173:Core/Src/main.c **** 	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 126              		.loc 1 173 35 is_stmt 0 view .LVU25
 127 0046 0123     		movs	r3, #1
 128 0048 0893     		str	r3, [sp, #32]
 174:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 129              		.loc 1 174 2 is_stmt 1 view .LVU26
 174:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 130              		.loc 1 174 29 is_stmt 0 view .LVU27
 131 004a 4FF48033 		mov	r3, #65536
 132 004e 0993     		str	r3, [sp, #36]
 175:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 133              		.loc 1 175 2 is_stmt 1 view .LVU28
 175:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 134              		.loc 1 175 33 is_stmt 0 view .LVU29
 135 0050 0223     		movs	r3, #2
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 10


 136 0052 0E93     		str	r3, [sp, #56]
 176:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLM = 8;
 137              		.loc 1 176 2 is_stmt 1 view .LVU30
 176:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLM = 8;
 138              		.loc 1 176 34 is_stmt 0 view .LVU31
 139 0054 4FF48002 		mov	r2, #4194304
 140 0058 0F92     		str	r2, [sp, #60]
 177:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLN = 336;
 141              		.loc 1 177 2 is_stmt 1 view .LVU32
 177:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLN = 336;
 142              		.loc 1 177 29 is_stmt 0 view .LVU33
 143 005a 0822     		movs	r2, #8
 144 005c 1092     		str	r2, [sp, #64]
 178:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 145              		.loc 1 178 2 is_stmt 1 view .LVU34
 178:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 146              		.loc 1 178 29 is_stmt 0 view .LVU35
 147 005e 4FF4A872 		mov	r2, #336
 148 0062 1192     		str	r2, [sp, #68]
 179:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLQ = 7;
 149              		.loc 1 179 2 is_stmt 1 view .LVU36
 179:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLQ = 7;
 150              		.loc 1 179 29 is_stmt 0 view .LVU37
 151 0064 1293     		str	r3, [sp, #72]
 180:Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 152              		.loc 1 180 2 is_stmt 1 view .LVU38
 180:Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 153              		.loc 1 180 29 is_stmt 0 view .LVU39
 154 0066 0723     		movs	r3, #7
 155 0068 1393     		str	r3, [sp, #76]
 181:Core/Src/main.c **** 	{
 156              		.loc 1 181 2 is_stmt 1 view .LVU40
 181:Core/Src/main.c **** 	{
 157              		.loc 1 181 6 is_stmt 0 view .LVU41
 158 006a 08A8     		add	r0, sp, #32
 159 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 160              	.LVL1:
 181:Core/Src/main.c **** 	{
 161              		.loc 1 181 5 discriminator 1 view .LVU42
 162 0070 98B9     		cbnz	r0, .L7
 188:Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 163              		.loc 1 188 2 is_stmt 1 view .LVU43
 188:Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 164              		.loc 1 188 30 is_stmt 0 view .LVU44
 165 0072 0F23     		movs	r3, #15
 166 0074 0393     		str	r3, [sp, #12]
 189:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 167              		.loc 1 189 2 is_stmt 1 view .LVU45
 189:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 168              		.loc 1 189 33 is_stmt 0 view .LVU46
 169 0076 0223     		movs	r3, #2
 170 0078 0493     		str	r3, [sp, #16]
 190:Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 171              		.loc 1 190 2 is_stmt 1 view .LVU47
 190:Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 172              		.loc 1 190 34 is_stmt 0 view .LVU48
 173 007a 0023     		movs	r3, #0
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 11


 174 007c 0593     		str	r3, [sp, #20]
 191:Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 175              		.loc 1 191 2 is_stmt 1 view .LVU49
 191:Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 176              		.loc 1 191 35 is_stmt 0 view .LVU50
 177 007e 4FF4A053 		mov	r3, #5120
 178 0082 0693     		str	r3, [sp, #24]
 192:Core/Src/main.c **** 
 179              		.loc 1 192 2 is_stmt 1 view .LVU51
 192:Core/Src/main.c **** 
 180              		.loc 1 192 35 is_stmt 0 view .LVU52
 181 0084 4FF48053 		mov	r3, #4096
 182 0088 0793     		str	r3, [sp, #28]
 194:Core/Src/main.c **** 	{
 183              		.loc 1 194 2 is_stmt 1 view .LVU53
 194:Core/Src/main.c **** 	{
 184              		.loc 1 194 6 is_stmt 0 view .LVU54
 185 008a 0521     		movs	r1, #5
 186 008c 03A8     		add	r0, sp, #12
 187 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 188              	.LVL2:
 194:Core/Src/main.c **** 	{
 189              		.loc 1 194 5 discriminator 1 view .LVU55
 190 0092 20B9     		cbnz	r0, .L8
 198:Core/Src/main.c **** 
 191              		.loc 1 198 1 view .LVU56
 192 0094 15B0     		add	sp, sp, #84
 193              		.cfi_remember_state
 194              		.cfi_def_cfa_offset 4
 195              		@ sp needed
 196 0096 5DF804FB 		ldr	pc, [sp], #4
 197              	.L7:
 198              		.cfi_restore_state
 183:Core/Src/main.c **** 	}
 199              		.loc 1 183 3 is_stmt 1 view .LVU57
 200 009a FFF7FEFF 		bl	Error_Handler
 201              	.LVL3:
 202              	.L8:
 196:Core/Src/main.c **** 	}
 203              		.loc 1 196 3 view .LVU58
 204 009e FFF7FEFF 		bl	Error_Handler
 205              	.LVL4:
 206              	.L10:
 207 00a2 00BF     		.align	2
 208              	.L9:
 209 00a4 00380240 		.word	1073887232
 210 00a8 00700040 		.word	1073770496
 211              		.cfi_endproc
 212              	.LFE447:
 214              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 215              		.align	2
 216              	.LC0:
 217 0000 53454747 		.ascii	"SEGGER Real-Time-Terminal Sample\015\012\000"
 217      45522052 
 217      65616C2D 
 217      54696D65 
 217      2D546572 
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 12


 218              		.section	.text.main,"ax",%progbits
 219              		.align	1
 220              		.global	main
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	main:
 226              	.LFB446:
  75:Core/Src/main.c **** 	/* USER CODE BEGIN 1 */
 227              		.loc 1 75 1 view -0
 228              		.cfi_startproc
 229              		@ Volatile: function does not return.
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232 0000 00B5     		push	{lr}
 233              		.cfi_def_cfa_offset 4
 234              		.cfi_offset 14, -4
 235 0002 83B0     		sub	sp, sp, #12
 236              		.cfi_def_cfa_offset 16
  82:Core/Src/main.c **** 
 237              		.loc 1 82 2 view .LVU60
 238 0004 FFF7FEFF 		bl	HAL_Init
 239              	.LVL5:
  90:Core/Src/main.c **** 
 240              		.loc 1 90 2 view .LVU61
 241 0008 FFF7FEFF 		bl	SystemClock_Config
 242              	.LVL6:
  97:Core/Src/main.c **** 	MX_ADC1_Init();
 243              		.loc 1 97 2 view .LVU62
 244 000c FFF7FEFF 		bl	MX_GPIO_Init
 245              	.LVL7:
  98:Core/Src/main.c **** 	MX_ADC2_Init();
 246              		.loc 1 98 2 view .LVU63
 247 0010 FFF7FEFF 		bl	MX_ADC1_Init
 248              	.LVL8:
  99:Core/Src/main.c **** 	MX_ADC3_Init();
 249              		.loc 1 99 2 view .LVU64
 250 0014 FFF7FEFF 		bl	MX_ADC2_Init
 251              	.LVL9:
 100:Core/Src/main.c **** 	MX_DMA_Init();
 252              		.loc 1 100 2 view .LVU65
 253 0018 FFF7FEFF 		bl	MX_ADC3_Init
 254              	.LVL10:
 101:Core/Src/main.c **** 	MX_I2C1_Init();
 255              		.loc 1 101 2 view .LVU66
 256 001c FFF7FEFF 		bl	MX_DMA_Init
 257              	.LVL11:
 102:Core/Src/main.c **** 	MX_I2S3_Init();
 258              		.loc 1 102 2 view .LVU67
 259 0020 FFF7FEFF 		bl	MX_I2C1_Init
 260              	.LVL12:
 103:Core/Src/main.c **** 	MX_SPI1_Init();
 261              		.loc 1 103 2 view .LVU68
 262 0024 FFF7FEFF 		bl	MX_I2S3_Init
 263              	.LVL13:
 104:Core/Src/main.c **** 	MX_TIM3_Init();
 264              		.loc 1 104 2 view .LVU69
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 13


 265 0028 FFF7FEFF 		bl	MX_SPI1_Init
 266              	.LVL14:
 105:Core/Src/main.c **** 	// MX_USB_HOST_Init();
 267              		.loc 1 105 2 view .LVU70
 268 002c FFF7FEFF 		bl	MX_TIM3_Init
 269              	.LVL15:
 109:Core/Src/main.c **** 	SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0, SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 270              		.loc 1 109 2 view .LVU71
 271 0030 1749     		ldr	r1, .L14
 272 0032 0020     		movs	r0, #0
 273 0034 FFF7FEFF 		bl	SEGGER_RTT_WriteString
 274              	.LVL16:
 110:Core/Src/main.c **** 
 275              		.loc 1 110 2 view .LVU72
 276 0038 0024     		movs	r4, #0
 277 003a 0094     		str	r4, [sp]
 278 003c 2346     		mov	r3, r4
 279 003e 2246     		mov	r2, r4
 280 0040 2146     		mov	r1, r4
 281 0042 2046     		mov	r0, r4
 282 0044 FFF7FEFF 		bl	SEGGER_RTT_ConfigUpBuffer
 283              	.LVL17:
 113:Core/Src/main.c **** 
 284              		.loc 1 113 4 view .LVU73
 285 0048 3C21     		movs	r1, #60
 286 004a 1248     		ldr	r0, .L14+4
 287 004c FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 288              	.LVL18:
 119:Core/Src/main.c **** 	lv_port_disp_init();
 289              		.loc 1 119 2 view .LVU74
 290 0050 FFF7FEFF 		bl	lv_init
 291              	.LVL19:
 120:Core/Src/main.c **** 	UI_LCD_init();
 292              		.loc 1 120 2 view .LVU75
 293 0054 FFF7FEFF 		bl	lv_port_disp_init
 294              	.LVL20:
 121:Core/Src/main.c **** 
 295              		.loc 1 121 2 view .LVU76
 296 0058 FFF7FEFF 		bl	UI_LCD_init
 297              	.LVL21:
 124:Core/Src/main.c **** 
 298              		.loc 1 124 2 view .LVU77
 299 005c 0E4D     		ldr	r5, .L14+8
 300 005e 2246     		mov	r2, r4
 301 0060 0E49     		ldr	r1, .L14+12
 302 0062 2846     		mov	r0, r5
 303 0064 FFF7FEFF 		bl	USBH_Init
 304              	.LVL22:
 127:Core/Src/main.c **** 
 305              		.loc 1 127 2 view .LVU78
 306 0068 0D49     		ldr	r1, .L14+16
 307 006a 2846     		mov	r0, r5
 308 006c FFF7FEFF 		bl	USBH_RegisterClass
 309              	.LVL23:
 130:Core/Src/main.c **** 	
 310              		.loc 1 130 2 view .LVU79
 311 0070 2846     		mov	r0, r5
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 14


 312 0072 FFF7FEFF 		bl	USBH_Start
 313              	.LVL24:
 133:Core/Src/main.c **** 
 314              		.loc 1 133 2 view .LVU80
 315 0076 FFF7FEFF 		bl	AUDIO_Init
 316              	.LVL25:
 317              	.L12:
 141:Core/Src/main.c **** 	{
 318              		.loc 1 141 2 view .LVU81
 146:Core/Src/main.c **** 		UI_LCD_process();
 319              		.loc 1 146 3 view .LVU82
 320 007a FFF7FEFF 		bl	lv_timer_handler
 321              	.LVL26:
 147:Core/Src/main.c **** 		MIDI_Application();
 322              		.loc 1 147 3 view .LVU83
 323 007e FFF7FEFF 		bl	UI_LCD_process
 324              	.LVL27:
 148:Core/Src/main.c **** 		// ConsoleProcess();
 325              		.loc 1 148 3 view .LVU84
 326 0082 FFF7FEFF 		bl	MIDI_Application
 327              	.LVL28:
 151:Core/Src/main.c **** 	}
 328              		.loc 1 151 3 discriminator 1 view .LVU85
 329 0086 0448     		ldr	r0, .L14+8
 330 0088 FFF7FEFF 		bl	USBH_Process
 331              	.LVL29:
 141:Core/Src/main.c **** 	{
 332              		.loc 1 141 8 view .LVU86
 333 008c F5E7     		b	.L12
 334              	.L15:
 335 008e 00BF     		.align	2
 336              	.L14:
 337 0090 00000000 		.word	.LC0
 338 0094 00000000 		.word	htim3
 339 0098 00000000 		.word	hUSBHost
 340 009c 00000000 		.word	USBH_UserProcess_callback
 341 00a0 00000000 		.word	MIDI_Class
 342              		.cfi_endproc
 343              	.LFE446:
 345              		.text
 346              	.Letext0:
 347              		.file 3 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 348              		.file 4 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 349              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 350              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 351              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 352              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 353              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 354              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 355              		.file 11 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_def.h"
 356              		.file 12 "Core/Inc/usbh_MIDI.h"
 357              		.file 13 "Core/Inc/tim.h"
 358              		.file 14 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_core.h"
 359              		.file 15 "Core/Inc/UI_LCD.h"
 360              		.file 16 "Core/Inc/audio.h"
 361              		.file 17 "Core/Inc/MIDI_application.h"
 362              		.file 18 "Core/Inc/LCDController.h"
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 15


 363              		.file 19 "Drivers/lvgl/src/core/lv_obj.h"
 364              		.file 20 "Core/Inc/SEGGER_RTT.h"
 365              		.file 21 "Core/Inc/spi.h"
 366              		.file 22 "Core/Inc/i2s.h"
 367              		.file 23 "Core/Inc/i2c.h"
 368              		.file 24 "Core/Inc/dma.h"
 369              		.file 25 "Core/Inc/adc.h"
 370              		.file 26 "Core/Inc/gpio.h"
 371              		.file 27 "Drivers/lvgl/src/misc/lv_timer.h"
 372              		.file 28 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 373              		.file 29 "Core/Inc/MIDI_event.h"
 374              		.file 30 "<built-in>"
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s:21     .text.Error_Handler:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s:27     .text.Error_Handler:00000000 Error_Handler
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s:59     .text.SystemClock_Config:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s:65     .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s:209    .text.SystemClock_Config:000000a4 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s:215    .rodata.main.str1.4:00000000 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s:219    .text.main:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s:225    .text.main:00000000 main
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccR2fAmI.s:337    .text.main:00000090 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_ADC1_Init
MX_ADC2_Init
MX_ADC3_Init
MX_DMA_Init
MX_I2C1_Init
MX_I2S3_Init
MX_SPI1_Init
MX_TIM3_Init
SEGGER_RTT_WriteString
SEGGER_RTT_ConfigUpBuffer
HAL_TIM_Encoder_Start
lv_init
lv_port_disp_init
UI_LCD_init
USBH_Init
USBH_RegisterClass
USBH_Start
AUDIO_Init
lv_timer_handler
UI_LCD_process
MIDI_Application
USBH_Process
htim3
hUSBHost
USBH_UserProcess_callback
MIDI_Class
