--
--	Conversion of BalancingCube.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu May 04 08:45:36 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_75 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_81 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_72 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_7 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_71 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__RX_net_0 : bit;
SIGNAL tmpIO_0__RX_net_0 : bit;
TERMINAL tmpSIOVREF__RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RX_net_0 : bit;
SIGNAL tmpOE__TX_net_0 : bit;
SIGNAL tmpFB_0__TX_net_0 : bit;
SIGNAL tmpIO_0__TX_net_0 : bit;
TERMINAL tmpSIOVREF__TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX_net_0 : bit;
SIGNAL tmpOE__SCL_net_0 : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
SIGNAL Net_84 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_net_0 : bit;
SIGNAL tmpOE__SDA_net_0 : bit;
SIGNAL tmpFB_0__SDA_net_0 : bit;
SIGNAL Net_83 : bit;
TERMINAL tmpSIOVREF__SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_net_0 : bit;
SIGNAL \I2CM:sda_x_wire\ : bit;
SIGNAL \I2CM:Net_643_1\ : bit;
SIGNAL \I2CM:Net_697\ : bit;
SIGNAL \I2CM:bus_clk\ : bit;
SIGNAL \I2CM:Net_1109_0\ : bit;
SIGNAL \I2CM:Net_1109_1\ : bit;
SIGNAL \I2CM:Net_643_0\ : bit;
SIGNAL \I2CM:Net_643_2\ : bit;
SIGNAL \I2CM:scl_x_wire\ : bit;
SIGNAL \I2CM:Net_969\ : bit;
SIGNAL \I2CM:Net_968\ : bit;
SIGNAL \I2CM:udb_clk\ : bit;
SIGNAL Net_87 : bit;
SIGNAL \I2CM:Net_973\ : bit;
SIGNAL Net_88 : bit;
SIGNAL \I2CM:Net_974\ : bit;
SIGNAL \I2CM:scl_yfb\ : bit;
SIGNAL \I2CM:sda_yfb\ : bit;
SIGNAL \I2CM:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2CM:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2CM:timeout_clk\ : bit;
SIGNAL Net_93 : bit;
SIGNAL \I2CM:Net_975\ : bit;
SIGNAL Net_91 : bit;
SIGNAL Net_92 : bit;
SIGNAL tmpOE__accel_ISRPin_net_0 : bit;
SIGNAL tmpFB_0__accel_ISRPin_net_0 : bit;
SIGNAL tmpIO_0__accel_ISRPin_net_0 : bit;
TERMINAL tmpSIOVREF__accel_ISRPin_net_0 : bit;
TERMINAL Net_102 : bit;
SIGNAL Net_775 : bit;
SIGNAL Net_730 : bit;
SIGNAL Net_729 : bit;
SIGNAL Net_105 : bit;
TERMINAL Net_99 : bit;
TERMINAL Net_1537 : bit;
SIGNAL \fw1_PWM:PWMUDB:km_run\ : bit;
SIGNAL \fw1_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_444 : bit;
SIGNAL \fw1_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \fw1_PWM:PWMUDB:control_7\ : bit;
SIGNAL \fw1_PWM:PWMUDB:control_6\ : bit;
SIGNAL \fw1_PWM:PWMUDB:control_5\ : bit;
SIGNAL \fw1_PWM:PWMUDB:control_4\ : bit;
SIGNAL \fw1_PWM:PWMUDB:control_3\ : bit;
SIGNAL \fw1_PWM:PWMUDB:control_2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:control_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:control_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \fw1_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \fw1_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \fw1_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \fw1_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \fw1_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \fw1_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \fw1_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \fw1_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \fw1_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \fw1_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \fw1_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \fw1_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \fw1_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \fw1_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \fw1_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \fw1_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \fw1_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \fw1_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \fw1_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \fw1_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \fw1_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \fw1_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \fw1_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \fw1_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \fw1_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \fw1_PWM:PWMUDB:nc2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:nc3\ : bit;
SIGNAL \fw1_PWM:PWMUDB:nc1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:nc4\ : bit;
SIGNAL \fw1_PWM:PWMUDB:nc5\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:nc6\ : bit;
SIGNAL \fw1_PWM:PWMUDB:nc7\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \fw1_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \fw1_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \fw1_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \fw1_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw1_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw1_PWM:PWMUDB:compare1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:compare2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \fw1_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \fw1_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \fw1_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \fw1_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \fw1_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \fw1_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \fw1_PWM:Net_101\ : bit;
SIGNAL \fw1_PWM:Net_96\ : bit;
SIGNAL Net_2355 : bit;
SIGNAL Net_2570 : bit;
SIGNAL \fw1_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \fw1_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODIN5_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODIN5_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \fw1_PWM:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_5759 : bit;
SIGNAL Net_5753 : bit;
SIGNAL \fw1_PWM:Net_55\ : bit;
SIGNAL Net_5752 : bit;
SIGNAL \fw1_PWM:Net_113\ : bit;
SIGNAL \fw1_PWM:Net_107\ : bit;
SIGNAL \fw1_PWM:Net_114\ : bit;
SIGNAL \fw3_PWM:PWMUDB:km_run\ : bit;
SIGNAL \fw3_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \fw3_PWM:PWMUDB:control_7\ : bit;
SIGNAL \fw3_PWM:PWMUDB:control_6\ : bit;
SIGNAL \fw3_PWM:PWMUDB:control_5\ : bit;
SIGNAL \fw3_PWM:PWMUDB:control_4\ : bit;
SIGNAL \fw3_PWM:PWMUDB:control_3\ : bit;
SIGNAL \fw3_PWM:PWMUDB:control_2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:control_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:control_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \fw3_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \fw3_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \fw3_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \fw3_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \fw3_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \fw3_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \fw3_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \fw3_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \fw3_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \fw3_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \fw3_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \fw3_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \fw3_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \fw3_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \fw3_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \fw3_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \fw3_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \fw3_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \fw3_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \fw3_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \fw3_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \fw3_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \fw3_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \fw3_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \fw3_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \fw3_PWM:PWMUDB:nc2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:nc3\ : bit;
SIGNAL \fw3_PWM:PWMUDB:nc1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:nc4\ : bit;
SIGNAL \fw3_PWM:PWMUDB:nc5\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:nc6\ : bit;
SIGNAL \fw3_PWM:PWMUDB:nc7\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \fw3_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \fw3_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \fw3_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \fw3_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw3_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw3_PWM:PWMUDB:compare1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:compare2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \fw3_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \fw3_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \fw3_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \fw3_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \fw3_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \fw3_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \fw3_PWM:Net_101\ : bit;
SIGNAL \fw3_PWM:Net_96\ : bit;
SIGNAL Net_2587 : bit;
SIGNAL Net_2588 : bit;
SIGNAL \fw3_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \fw3_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODIN6_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODIN6_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \fw3_PWM:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_639 : bit;
SIGNAL Net_633 : bit;
SIGNAL \fw3_PWM:Net_55\ : bit;
SIGNAL Net_630 : bit;
SIGNAL \fw3_PWM:Net_113\ : bit;
SIGNAL \fw3_PWM:Net_107\ : bit;
SIGNAL \fw3_PWM:Net_114\ : bit;
SIGNAL \fw2_PWM:PWMUDB:km_run\ : bit;
SIGNAL \fw2_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \fw2_PWM:PWMUDB:control_7\ : bit;
SIGNAL \fw2_PWM:PWMUDB:control_6\ : bit;
SIGNAL \fw2_PWM:PWMUDB:control_5\ : bit;
SIGNAL \fw2_PWM:PWMUDB:control_4\ : bit;
SIGNAL \fw2_PWM:PWMUDB:control_3\ : bit;
SIGNAL \fw2_PWM:PWMUDB:control_2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:control_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:control_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \fw2_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \fw2_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \fw2_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \fw2_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \fw2_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \fw2_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \fw2_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \fw2_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \fw2_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \fw2_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \fw2_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \fw2_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \fw2_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \fw2_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \fw2_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \fw2_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \fw2_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \fw2_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \fw2_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \fw2_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \fw2_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \fw2_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \fw2_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \fw2_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \fw2_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \fw2_PWM:PWMUDB:nc2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:nc3\ : bit;
SIGNAL \fw2_PWM:PWMUDB:nc1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:nc4\ : bit;
SIGNAL \fw2_PWM:PWMUDB:nc5\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:nc6\ : bit;
SIGNAL \fw2_PWM:PWMUDB:nc7\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \fw2_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \fw2_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \fw2_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \fw2_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \fw2_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \fw2_PWM:PWMUDB:compare1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:compare2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \fw2_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \fw2_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \fw2_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \fw2_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \fw2_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \fw2_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \fw2_PWM:Net_101\ : bit;
SIGNAL \fw2_PWM:Net_96\ : bit;
SIGNAL Net_2584 : bit;
SIGNAL Net_2585 : bit;
SIGNAL \fw2_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \fw2_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODIN7_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODIN7_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \fw2_PWM:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_5770 : bit;
SIGNAL Net_5764 : bit;
SIGNAL \fw2_PWM:Net_55\ : bit;
SIGNAL Net_5763 : bit;
SIGNAL \fw2_PWM:Net_113\ : bit;
SIGNAL \fw2_PWM:Net_107\ : bit;
SIGNAL \fw2_PWM:Net_114\ : bit;
SIGNAL Net_728 : bit;
SIGNAL Net_679 : bit;
SIGNAL Net_12 : bit;
SIGNAL \accel_timer:Net_260\ : bit;
SIGNAL \accel_timer:Net_55\ : bit;
SIGNAL Net_652 : bit;
SIGNAL \accel_timer:Net_53\ : bit;
SIGNAL \accel_timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \accel_timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \accel_timer:TimerUDB:control_7\ : bit;
SIGNAL \accel_timer:TimerUDB:control_6\ : bit;
SIGNAL \accel_timer:TimerUDB:control_5\ : bit;
SIGNAL \accel_timer:TimerUDB:control_4\ : bit;
SIGNAL \accel_timer:TimerUDB:control_3\ : bit;
SIGNAL \accel_timer:TimerUDB:control_2\ : bit;
SIGNAL \accel_timer:TimerUDB:control_1\ : bit;
SIGNAL \accel_timer:TimerUDB:control_0\ : bit;
SIGNAL \accel_timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \accel_timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \accel_timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \accel_timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \accel_timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \accel_timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \accel_timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \accel_timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \accel_timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \accel_timer:TimerUDB:capture_last\ : bit;
SIGNAL \accel_timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \accel_timer:TimerUDB:timer_enable\ : bit;
SIGNAL \accel_timer:TimerUDB:run_mode\ : bit;
SIGNAL \accel_timer:TimerUDB:hwEnable\ : bit;
SIGNAL \accel_timer:TimerUDB:status_tc\ : bit;
SIGNAL \accel_timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \accel_timer:TimerUDB:per_zero\ : bit;
SIGNAL \accel_timer:TimerUDB:tc_i\ : bit;
SIGNAL \accel_timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \accel_timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \accel_timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_651 : bit;
SIGNAL \accel_timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \accel_timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \accel_timer:TimerUDB:trig_reg\ : bit;
SIGNAL \accel_timer:TimerUDB:status_6\ : bit;
SIGNAL \accel_timer:TimerUDB:status_5\ : bit;
SIGNAL \accel_timer:TimerUDB:status_4\ : bit;
SIGNAL \accel_timer:TimerUDB:status_0\ : bit;
SIGNAL \accel_timer:TimerUDB:status_1\ : bit;
SIGNAL \accel_timer:TimerUDB:status_2\ : bit;
SIGNAL \accel_timer:TimerUDB:fifo_full\ : bit;
SIGNAL \accel_timer:TimerUDB:status_3\ : bit;
SIGNAL \accel_timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \accel_timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \accel_timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \accel_timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \accel_timer:TimerUDB:zeros_3\ : bit;
SIGNAL \accel_timer:TimerUDB:zeros_2\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:nc0\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:nc3\ : bit;
SIGNAL \accel_timer:TimerUDB:nc4\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \accel_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \accel_timer:Net_102\ : bit;
SIGNAL \accel_timer:Net_266\ : bit;
TERMINAL Net_767 : bit;
TERMINAL Net_769 : bit;
SIGNAL tmpOE__fw2_RPM_ISRPin_net_0 : bit;
SIGNAL tmpFB_0__fw2_RPM_ISRPin_net_0 : bit;
SIGNAL tmpIO_0__fw2_RPM_ISRPin_net_0 : bit;
TERMINAL tmpSIOVREF__fw2_RPM_ISRPin_net_0 : bit;
SIGNAL tmpOE__fw1_pwm_servo_net_0 : bit;
SIGNAL tmpFB_0__fw1_pwm_servo_net_0 : bit;
SIGNAL tmpIO_0__fw1_pwm_servo_net_0 : bit;
TERMINAL tmpSIOVREF__fw1_pwm_servo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fw1_pwm_servo_net_0 : bit;
SIGNAL tmpOE__fw3_RPM_ISRPin_net_0 : bit;
SIGNAL tmpFB_0__fw3_RPM_ISRPin_net_0 : bit;
SIGNAL tmpIO_0__fw3_RPM_ISRPin_net_0 : bit;
TERMINAL tmpSIOVREF__fw3_RPM_ISRPin_net_0 : bit;
SIGNAL tmpOE__fw1_pwm_fw_net_0 : bit;
SIGNAL tmpFB_0__fw1_pwm_fw_net_0 : bit;
SIGNAL tmpIO_0__fw1_pwm_fw_net_0 : bit;
TERMINAL tmpSIOVREF__fw1_pwm_fw_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fw1_pwm_fw_net_0 : bit;
SIGNAL tmpOE__fw1_RPM_ISRPin_net_0 : bit;
SIGNAL tmpFB_0__fw1_RPM_ISRPin_net_0 : bit;
SIGNAL tmpIO_0__fw1_RPM_ISRPin_net_0 : bit;
TERMINAL tmpSIOVREF__fw1_RPM_ISRPin_net_0 : bit;
SIGNAL tmpOE__fw2_pwm_fw_net_0 : bit;
SIGNAL tmpFB_0__fw2_pwm_fw_net_0 : bit;
SIGNAL tmpIO_0__fw2_pwm_fw_net_0 : bit;
TERMINAL tmpSIOVREF__fw2_pwm_fw_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fw2_pwm_fw_net_0 : bit;
SIGNAL tmpOE__fw2_pwm_servo_net_0 : bit;
SIGNAL tmpFB_0__fw2_pwm_servo_net_0 : bit;
SIGNAL tmpIO_0__fw2_pwm_servo_net_0 : bit;
TERMINAL tmpSIOVREF__fw2_pwm_servo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fw2_pwm_servo_net_0 : bit;
SIGNAL tmpOE__fw3_pwm_fw_net_0 : bit;
SIGNAL tmpFB_0__fw3_pwm_fw_net_0 : bit;
SIGNAL tmpIO_0__fw3_pwm_fw_net_0 : bit;
TERMINAL tmpSIOVREF__fw3_pwm_fw_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fw3_pwm_fw_net_0 : bit;
SIGNAL tmpOE__fw3_pwm_servo_net_0 : bit;
SIGNAL tmpFB_0__fw3_pwm_servo_net_0 : bit;
SIGNAL tmpIO_0__fw3_pwm_servo_net_0 : bit;
TERMINAL tmpSIOVREF__fw3_pwm_servo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__fw3_pwm_servo_net_0 : bit;
SIGNAL tmpOE__RPM_LED_PIN_net_0 : bit;
SIGNAL tmpFB_0__RPM_LED_PIN_net_0 : bit;
SIGNAL tmpIO_0__RPM_LED_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__RPM_LED_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RPM_LED_PIN_net_0 : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_72D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \fw1_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \fw3_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \fw2_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \accel_timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \accel_timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \accel_timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \accel_timer:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_2 <= (not \UART:BUART:txn\);

zero <=  ('0') ;

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_72D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_7 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_7 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_7)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_7 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_7 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_7 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_7 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_7 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_7));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\fw1_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \fw1_PWM:PWMUDB:tc_i\);

\fw1_PWM:PWMUDB:dith_count_1\\D\ <= ((not \fw1_PWM:PWMUDB:dith_count_1\ and \fw1_PWM:PWMUDB:tc_i\ and \fw1_PWM:PWMUDB:dith_count_0\)
	OR (not \fw1_PWM:PWMUDB:dith_count_0\ and \fw1_PWM:PWMUDB:dith_count_1\)
	OR (not \fw1_PWM:PWMUDB:tc_i\ and \fw1_PWM:PWMUDB:dith_count_1\));

\fw1_PWM:PWMUDB:dith_count_0\\D\ <= ((not \fw1_PWM:PWMUDB:dith_count_0\ and \fw1_PWM:PWMUDB:tc_i\)
	OR (not \fw1_PWM:PWMUDB:tc_i\ and \fw1_PWM:PWMUDB:dith_count_0\));

\fw1_PWM:PWMUDB:tc_i_reg\\D\ <= ((\fw1_PWM:PWMUDB:runmode_enable\ and \fw1_PWM:PWMUDB:tc_i\));

\fw1_PWM:PWMUDB:pwm1_i\ <= ((not \fw1_PWM:PWMUDB:cmp1_less\ and \fw1_PWM:PWMUDB:runmode_enable\));

\fw1_PWM:PWMUDB:pwm2_i\ <= ((not \fw1_PWM:PWMUDB:cmp2_less\ and \fw1_PWM:PWMUDB:runmode_enable\));

\fw3_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \fw3_PWM:PWMUDB:tc_i\);

\fw3_PWM:PWMUDB:dith_count_1\\D\ <= ((not \fw3_PWM:PWMUDB:dith_count_1\ and \fw3_PWM:PWMUDB:tc_i\ and \fw3_PWM:PWMUDB:dith_count_0\)
	OR (not \fw3_PWM:PWMUDB:dith_count_0\ and \fw3_PWM:PWMUDB:dith_count_1\)
	OR (not \fw3_PWM:PWMUDB:tc_i\ and \fw3_PWM:PWMUDB:dith_count_1\));

\fw3_PWM:PWMUDB:dith_count_0\\D\ <= ((not \fw3_PWM:PWMUDB:dith_count_0\ and \fw3_PWM:PWMUDB:tc_i\)
	OR (not \fw3_PWM:PWMUDB:tc_i\ and \fw3_PWM:PWMUDB:dith_count_0\));

\fw3_PWM:PWMUDB:tc_i_reg\\D\ <= ((\fw3_PWM:PWMUDB:runmode_enable\ and \fw3_PWM:PWMUDB:tc_i\));

\fw3_PWM:PWMUDB:pwm1_i\ <= ((not \fw3_PWM:PWMUDB:cmp1_less\ and \fw3_PWM:PWMUDB:runmode_enable\));

\fw3_PWM:PWMUDB:pwm2_i\ <= ((not \fw3_PWM:PWMUDB:cmp2_less\ and \fw3_PWM:PWMUDB:runmode_enable\));

\fw2_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \fw2_PWM:PWMUDB:tc_i\);

\fw2_PWM:PWMUDB:dith_count_1\\D\ <= ((not \fw2_PWM:PWMUDB:dith_count_1\ and \fw2_PWM:PWMUDB:tc_i\ and \fw2_PWM:PWMUDB:dith_count_0\)
	OR (not \fw2_PWM:PWMUDB:dith_count_0\ and \fw2_PWM:PWMUDB:dith_count_1\)
	OR (not \fw2_PWM:PWMUDB:tc_i\ and \fw2_PWM:PWMUDB:dith_count_1\));

\fw2_PWM:PWMUDB:dith_count_0\\D\ <= ((not \fw2_PWM:PWMUDB:dith_count_0\ and \fw2_PWM:PWMUDB:tc_i\)
	OR (not \fw2_PWM:PWMUDB:tc_i\ and \fw2_PWM:PWMUDB:dith_count_0\));

\fw2_PWM:PWMUDB:tc_i_reg\\D\ <= ((\fw2_PWM:PWMUDB:runmode_enable\ and \fw2_PWM:PWMUDB:tc_i\));

\fw2_PWM:PWMUDB:pwm1_i\ <= ((not \fw2_PWM:PWMUDB:cmp1_less\ and \fw2_PWM:PWMUDB:runmode_enable\));

\fw2_PWM:PWMUDB:pwm2_i\ <= ((not \fw2_PWM:PWMUDB:cmp2_less\ and \fw2_PWM:PWMUDB:runmode_enable\));

\accel_timer:TimerUDB:status_tc\ <= ((\accel_timer:TimerUDB:control_7\ and \accel_timer:TimerUDB:per_zero\));

\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_81);
RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__RX_net_0),
		siovref=>(tmpSIOVREF__RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RX_net_0);
TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2,
		fb=>(tmpFB_0__TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_net_0),
		siovref=>(tmpSIOVREF__TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TX_net_0);
SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>Net_84,
		siovref=>(tmpSIOVREF__SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_net_0);
blueRX_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_81);
SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_net_0),
		analog=>(open),
		io=>Net_83,
		siovref=>(tmpSIOVREF__SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_net_0);
\I2CM:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2CM:Net_697\);
\I2CM:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2CM:bus_clk\,
		scl_in=>\I2CM:Net_1109_0\,
		sda_in=>\I2CM:Net_1109_1\,
		scl_out=>\I2CM:Net_643_0\,
		sda_out=>\I2CM:sda_x_wire\,
		interrupt=>\I2CM:Net_697\);
\I2CM:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2CM:bus_clk\,
		dig_domain_out=>open);
\I2CM:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2CM:Net_643_0\,
		oe=>one,
		y=>Net_84,
		yfb=>\I2CM:Net_1109_0\);
\I2CM:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2CM:sda_x_wire\,
		oe=>one,
		y=>Net_83,
		yfb=>\I2CM:Net_1109_1\);
accel_ISRPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__accel_ISRPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__accel_ISRPin_net_0),
		siovref=>(tmpSIOVREF__accel_ISRPin_net_0),
		annotation=>Net_102,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_775);
accel_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_775);
fw3_RPM_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_730);
fw2_RPM_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_729);
accelUP_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_105);
fw1_BB:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_99, Net_1537));
\fw1_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_444,
		enable=>one,
		clock_out=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\);
\fw1_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\fw1_PWM:PWMUDB:control_7\, \fw1_PWM:PWMUDB:control_6\, \fw1_PWM:PWMUDB:control_5\, \fw1_PWM:PWMUDB:control_4\,
			\fw1_PWM:PWMUDB:control_3\, \fw1_PWM:PWMUDB:control_2\, \fw1_PWM:PWMUDB:control_1\, \fw1_PWM:PWMUDB:control_0\));
\fw1_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\fw1_PWM:PWMUDB:tc_i\, \fw1_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\fw1_PWM:PWMUDB:nc2\,
		cl0=>\fw1_PWM:PWMUDB:nc3\,
		z0=>\fw1_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\fw1_PWM:PWMUDB:nc4\,
		cl1=>\fw1_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\fw1_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\fw1_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\fw1_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\fw1_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\fw1_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\fw1_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\fw1_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\fw1_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\fw1_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\fw1_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\fw1_PWM:PWMUDB:sP16:pwmdp:cap_1\, \fw1_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\fw1_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\fw1_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\fw1_PWM:PWMUDB:tc_i\, \fw1_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\fw1_PWM:PWMUDB:cmp1_eq\,
		cl0=>\fw1_PWM:PWMUDB:cmp1_less\,
		z0=>\fw1_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\fw1_PWM:PWMUDB:cmp2_eq\,
		cl1=>\fw1_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\fw1_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\fw1_PWM:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\fw1_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\fw1_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\fw1_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\fw1_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\fw1_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\fw1_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\fw1_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\fw1_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \fw1_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\fw1_PWM:PWMUDB:sP16:pwmdp:cap_1\, \fw1_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\fw1_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\fw1_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\fw3_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_444,
		enable=>one,
		clock_out=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\);
\fw3_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\fw3_PWM:PWMUDB:control_7\, \fw3_PWM:PWMUDB:control_6\, \fw3_PWM:PWMUDB:control_5\, \fw3_PWM:PWMUDB:control_4\,
			\fw3_PWM:PWMUDB:control_3\, \fw3_PWM:PWMUDB:control_2\, \fw3_PWM:PWMUDB:control_1\, \fw3_PWM:PWMUDB:control_0\));
\fw3_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\fw3_PWM:PWMUDB:tc_i\, \fw3_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\fw3_PWM:PWMUDB:nc2\,
		cl0=>\fw3_PWM:PWMUDB:nc3\,
		z0=>\fw3_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\fw3_PWM:PWMUDB:nc4\,
		cl1=>\fw3_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\fw3_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\fw3_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\fw3_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\fw3_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\fw3_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\fw3_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\fw3_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\fw3_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\fw3_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\fw3_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\fw3_PWM:PWMUDB:sP16:pwmdp:cap_1\, \fw3_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\fw3_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\fw3_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\fw3_PWM:PWMUDB:tc_i\, \fw3_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\fw3_PWM:PWMUDB:cmp1_eq\,
		cl0=>\fw3_PWM:PWMUDB:cmp1_less\,
		z0=>\fw3_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\fw3_PWM:PWMUDB:cmp2_eq\,
		cl1=>\fw3_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\fw3_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\fw3_PWM:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\fw3_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\fw3_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\fw3_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\fw3_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\fw3_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\fw3_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\fw3_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\fw3_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \fw3_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\fw3_PWM:PWMUDB:sP16:pwmdp:cap_1\, \fw3_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\fw3_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\fw3_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\fw2_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_444,
		enable=>one,
		clock_out=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\);
\fw2_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\fw2_PWM:PWMUDB:control_7\, \fw2_PWM:PWMUDB:control_6\, \fw2_PWM:PWMUDB:control_5\, \fw2_PWM:PWMUDB:control_4\,
			\fw2_PWM:PWMUDB:control_3\, \fw2_PWM:PWMUDB:control_2\, \fw2_PWM:PWMUDB:control_1\, \fw2_PWM:PWMUDB:control_0\));
\fw2_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\fw2_PWM:PWMUDB:tc_i\, \fw2_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\fw2_PWM:PWMUDB:nc2\,
		cl0=>\fw2_PWM:PWMUDB:nc3\,
		z0=>\fw2_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\fw2_PWM:PWMUDB:nc4\,
		cl1=>\fw2_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\fw2_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\fw2_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\fw2_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\fw2_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\fw2_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\fw2_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\fw2_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\fw2_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\fw2_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\fw2_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\fw2_PWM:PWMUDB:sP16:pwmdp:cap_1\, \fw2_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\fw2_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\fw2_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\fw2_PWM:PWMUDB:tc_i\, \fw2_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\fw2_PWM:PWMUDB:cmp1_eq\,
		cl0=>\fw2_PWM:PWMUDB:cmp1_less\,
		z0=>\fw2_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\fw2_PWM:PWMUDB:cmp2_eq\,
		cl1=>\fw2_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\fw2_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\fw2_PWM:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\fw2_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\fw2_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\fw2_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\fw2_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\fw2_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\fw2_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\fw2_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\fw2_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \fw2_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\fw2_PWM:PWMUDB:sP16:pwmdp:cap_1\, \fw2_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\fw2_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\fw2_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
flywheel_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"41a5c331-fe84-494d-a414-8808ceb99038",
		source_clock_id=>"",
		divisor=>0,
		period=>"2083333333.33333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_444,
		dig_domain_out=>open);
fw1_RPM_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_728);
accel_ThreshISR:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_99, Net_102));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_99);
accel_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"12911fe3-be5f-456e-b8a1-e92f4c1f21eb",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_679,
		dig_domain_out=>open);
\accel_timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_679,
		enable=>one,
		clock_out=>\accel_timer:TimerUDB:ClockOutFromEnBlock\);
\accel_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_679,
		enable=>one,
		clock_out=>\accel_timer:TimerUDB:Clk_Ctl_i\);
\accel_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\accel_timer:TimerUDB:Clk_Ctl_i\,
		control=>(\accel_timer:TimerUDB:control_7\, \accel_timer:TimerUDB:control_6\, \accel_timer:TimerUDB:control_5\, \accel_timer:TimerUDB:control_4\,
			\accel_timer:TimerUDB:control_3\, \accel_timer:TimerUDB:control_2\, \accel_timer:TimerUDB:control_1\, \accel_timer:TimerUDB:control_0\));
\accel_timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\accel_timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \accel_timer:TimerUDB:status_3\,
			\accel_timer:TimerUDB:status_2\, zero, \accel_timer:TimerUDB:status_tc\),
		interrupt=>Net_105);
\accel_timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\accel_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \accel_timer:TimerUDB:control_7\, \accel_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\accel_timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\accel_timer:TimerUDB:nc3\,
		f0_blk_stat=>\accel_timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\accel_timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\accel_timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\accel_timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\accel_timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\accel_timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \accel_timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\accel_timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \accel_timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\accel_timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \accel_timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\accel_timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \accel_timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\accel_timer:TimerUDB:sT16:timerdp:cap_1\, \accel_timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\accel_timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\accel_timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\accel_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \accel_timer:TimerUDB:control_7\, \accel_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\accel_timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\accel_timer:TimerUDB:status_3\,
		f0_blk_stat=>\accel_timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\accel_timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\accel_timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\accel_timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\accel_timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\accel_timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \accel_timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\accel_timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \accel_timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\accel_timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \accel_timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\accel_timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \accel_timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\accel_timer:TimerUDB:sT16:timerdp:cap_1\, \accel_timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\accel_timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
fw2_BB:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_99, Net_767));
fw3_BB:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_99, Net_769));
fw2_RPM_ISRPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"59b97c5f-5160-4f6e-a394-459e64592b16",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__fw2_RPM_ISRPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__fw2_RPM_ISRPin_net_0),
		siovref=>(tmpSIOVREF__fw2_RPM_ISRPin_net_0),
		annotation=>Net_767,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_729);
fw1_pwm_servo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2e612185-566e-41dd-91cd-d57da981ed86",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2570,
		fb=>(tmpFB_0__fw1_pwm_servo_net_0),
		analog=>(open),
		io=>(tmpIO_0__fw1_pwm_servo_net_0),
		siovref=>(tmpSIOVREF__fw1_pwm_servo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fw1_pwm_servo_net_0);
fw3_RPM_ISRPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b0567bc1-d1bd-453e-9797-10e7b1ec4ff2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__fw3_RPM_ISRPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__fw3_RPM_ISRPin_net_0),
		siovref=>(tmpSIOVREF__fw3_RPM_ISRPin_net_0),
		annotation=>Net_769,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_730);
fw1_pwm_fw:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2355,
		fb=>(tmpFB_0__fw1_pwm_fw_net_0),
		analog=>(open),
		io=>(tmpIO_0__fw1_pwm_fw_net_0),
		siovref=>(tmpSIOVREF__fw1_pwm_fw_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fw1_pwm_fw_net_0);
fw1_RPM_ISRPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"85cd9508-5e38-45fe-bc7f-a5fa89c2cbe8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__fw1_RPM_ISRPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__fw1_RPM_ISRPin_net_0),
		siovref=>(tmpSIOVREF__fw1_RPM_ISRPin_net_0),
		annotation=>Net_1537,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_728);
fw2_pwm_fw:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d4fe4036-d402-4aed-99b5-6e625c0d39db",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2584,
		fb=>(tmpFB_0__fw2_pwm_fw_net_0),
		analog=>(open),
		io=>(tmpIO_0__fw2_pwm_fw_net_0),
		siovref=>(tmpSIOVREF__fw2_pwm_fw_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fw2_pwm_fw_net_0);
fw2_pwm_servo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2354d304-7a58-4a5b-943f-b036e7b26b43",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2585,
		fb=>(tmpFB_0__fw2_pwm_servo_net_0),
		analog=>(open),
		io=>(tmpIO_0__fw2_pwm_servo_net_0),
		siovref=>(tmpSIOVREF__fw2_pwm_servo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fw2_pwm_servo_net_0);
fw3_pwm_fw:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"405d12cc-2612-4415-9427-09d445a644c4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2587,
		fb=>(tmpFB_0__fw3_pwm_fw_net_0),
		analog=>(open),
		io=>(tmpIO_0__fw3_pwm_fw_net_0),
		siovref=>(tmpSIOVREF__fw3_pwm_fw_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fw3_pwm_fw_net_0);
fw3_pwm_servo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b9fffa2b-49dd-4b9a-b273-1b307f30c4fb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2588,
		fb=>(tmpFB_0__fw3_pwm_servo_net_0),
		analog=>(open),
		io=>(tmpIO_0__fw3_pwm_servo_net_0),
		siovref=>(tmpSIOVREF__fw3_pwm_servo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__fw3_pwm_servo_net_0);
RPM_LED_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9bfc22e6-5887-4a0b-8355-73360e159180",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__RPM_LED_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__RPM_LED_PIN_net_0),
		siovref=>(tmpSIOVREF__RPM_LED_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RPM_LED_PIN_net_0);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_72:cy_dff
	PORT MAP(d=>Net_72D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_72);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
\fw1_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw1_PWM:PWMUDB:min_kill_reg\);
\fw1_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw1_PWM:PWMUDB:prevCapture\);
\fw1_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw1_PWM:PWMUDB:trig_last\);
\fw1_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\fw1_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw1_PWM:PWMUDB:runmode_enable\);
\fw1_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\fw1_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw1_PWM:PWMUDB:sc_kill_tmp\);
\fw1_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw1_PWM:PWMUDB:ltch_kill_reg\);
\fw1_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\fw1_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw1_PWM:PWMUDB:dith_count_1\);
\fw1_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\fw1_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw1_PWM:PWMUDB:dith_count_0\);
\fw1_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw1_PWM:PWMUDB:pwm_i_reg\);
\fw1_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\fw1_PWM:PWMUDB:pwm1_i\,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2355);
\fw1_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\fw1_PWM:PWMUDB:pwm2_i\,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2570);
\fw1_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\fw1_PWM:PWMUDB:tc_i_reg\\D\,
		clk=>\fw1_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw1_PWM:PWMUDB:tc_i_reg\);
\fw3_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw3_PWM:PWMUDB:min_kill_reg\);
\fw3_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw3_PWM:PWMUDB:prevCapture\);
\fw3_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw3_PWM:PWMUDB:trig_last\);
\fw3_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\fw3_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw3_PWM:PWMUDB:runmode_enable\);
\fw3_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\fw3_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw3_PWM:PWMUDB:sc_kill_tmp\);
\fw3_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw3_PWM:PWMUDB:ltch_kill_reg\);
\fw3_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\fw3_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw3_PWM:PWMUDB:dith_count_1\);
\fw3_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\fw3_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw3_PWM:PWMUDB:dith_count_0\);
\fw3_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw3_PWM:PWMUDB:pwm_i_reg\);
\fw3_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\fw3_PWM:PWMUDB:pwm1_i\,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2587);
\fw3_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\fw3_PWM:PWMUDB:pwm2_i\,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2588);
\fw3_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\fw3_PWM:PWMUDB:tc_i_reg\\D\,
		clk=>\fw3_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw3_PWM:PWMUDB:tc_i_reg\);
\fw2_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw2_PWM:PWMUDB:min_kill_reg\);
\fw2_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw2_PWM:PWMUDB:prevCapture\);
\fw2_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw2_PWM:PWMUDB:trig_last\);
\fw2_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\fw2_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw2_PWM:PWMUDB:runmode_enable\);
\fw2_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\fw2_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw2_PWM:PWMUDB:sc_kill_tmp\);
\fw2_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw2_PWM:PWMUDB:ltch_kill_reg\);
\fw2_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\fw2_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw2_PWM:PWMUDB:dith_count_1\);
\fw2_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\fw2_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw2_PWM:PWMUDB:dith_count_0\);
\fw2_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw2_PWM:PWMUDB:pwm_i_reg\);
\fw2_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\fw2_PWM:PWMUDB:pwm1_i\,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2584);
\fw2_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\fw2_PWM:PWMUDB:pwm2_i\,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2585);
\fw2_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\fw2_PWM:PWMUDB:tc_i_reg\\D\,
		clk=>\fw2_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\fw2_PWM:PWMUDB:tc_i_reg\);
\accel_timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\accel_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\accel_timer:TimerUDB:capture_last\);
\accel_timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\accel_timer:TimerUDB:status_tc\,
		clk=>\accel_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\accel_timer:TimerUDB:tc_reg_i\);
\accel_timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\accel_timer:TimerUDB:control_7\,
		clk=>\accel_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\accel_timer:TimerUDB:hwEnable_reg\);
\accel_timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\accel_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\accel_timer:TimerUDB:capture_out_reg_i\);

END R_T_L;
