
CanRotor_Mini.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df78  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000de8  0800e088  0800e088  0001e088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ee70  0800ee70  0001ee70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ee78  0800ee78  0001ee78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ee7c  0800ee7c  0001ee7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000688  20000000  0800ee80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000b84  20000688  0800f508  00020688  2**3
                  ALLOC
  8 ._user_heap_stack 00000100  2000120c  0800f508  0002120c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020688  2**0
                  CONTENTS, READONLY
 10 .debug_info   00037c4c  00000000  00000000  000206b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000053f8  00000000  00000000  000582fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000d927  00000000  00000000  0005d6f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ff8  00000000  00000000  0006b020  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000016b0  00000000  00000000  0006c018  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000c16b  00000000  00000000  0006d6c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000057a0  00000000  00000000  00079833  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0007efd3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000043f8  00000000  00000000  0007f050  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000014d  00000000  00000000  00083448  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000688 	.word	0x20000688
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e070 	.word	0x0800e070

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000068c 	.word	0x2000068c
 800014c:	0800e070 	.word	0x0800e070

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2f>:
 8000a80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a88:	bf24      	itt	cs
 8000a8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a92:	d90d      	bls.n	8000ab0 <__aeabi_d2f+0x30>
 8000a94:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa8:	bf08      	it	eq
 8000aaa:	f020 0001 	biceq.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab4:	d121      	bne.n	8000afa <__aeabi_d2f+0x7a>
 8000ab6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aba:	bfbc      	itt	lt
 8000abc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	4770      	bxlt	lr
 8000ac2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aca:	f1c2 0218 	rsb	r2, r2, #24
 8000ace:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad6:	fa20 f002 	lsr.w	r0, r0, r2
 8000ada:	bf18      	it	ne
 8000adc:	f040 0001 	orrne.w	r0, r0, #1
 8000ae0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aec:	ea40 000c 	orr.w	r0, r0, ip
 8000af0:	fa23 f302 	lsr.w	r3, r3, r2
 8000af4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af8:	e7cc      	b.n	8000a94 <__aeabi_d2f+0x14>
 8000afa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afe:	d107      	bne.n	8000b10 <__aeabi_d2f+0x90>
 8000b00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b04:	bf1e      	ittt	ne
 8000b06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0e:	4770      	bxne	lr
 8000b10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <__aeabi_frsub>:
 8000b20:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b24:	e002      	b.n	8000b2c <__addsf3>
 8000b26:	bf00      	nop

08000b28 <__aeabi_fsub>:
 8000b28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b2c <__addsf3>:
 8000b2c:	0042      	lsls	r2, r0, #1
 8000b2e:	bf1f      	itttt	ne
 8000b30:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b34:	ea92 0f03 	teqne	r2, r3
 8000b38:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b3c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b40:	d06a      	beq.n	8000c18 <__addsf3+0xec>
 8000b42:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b46:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b4a:	bfc1      	itttt	gt
 8000b4c:	18d2      	addgt	r2, r2, r3
 8000b4e:	4041      	eorgt	r1, r0
 8000b50:	4048      	eorgt	r0, r1
 8000b52:	4041      	eorgt	r1, r0
 8000b54:	bfb8      	it	lt
 8000b56:	425b      	neglt	r3, r3
 8000b58:	2b19      	cmp	r3, #25
 8000b5a:	bf88      	it	hi
 8000b5c:	4770      	bxhi	lr
 8000b5e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b66:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b6a:	bf18      	it	ne
 8000b6c:	4240      	negne	r0, r0
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b76:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b7a:	bf18      	it	ne
 8000b7c:	4249      	negne	r1, r1
 8000b7e:	ea92 0f03 	teq	r2, r3
 8000b82:	d03f      	beq.n	8000c04 <__addsf3+0xd8>
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	fa41 fc03 	asr.w	ip, r1, r3
 8000b8c:	eb10 000c 	adds.w	r0, r0, ip
 8000b90:	f1c3 0320 	rsb	r3, r3, #32
 8000b94:	fa01 f103 	lsl.w	r1, r1, r3
 8000b98:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b9c:	d502      	bpl.n	8000ba4 <__addsf3+0x78>
 8000b9e:	4249      	negs	r1, r1
 8000ba0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ba4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba8:	d313      	bcc.n	8000bd2 <__addsf3+0xa6>
 8000baa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bae:	d306      	bcc.n	8000bbe <__addsf3+0x92>
 8000bb0:	0840      	lsrs	r0, r0, #1
 8000bb2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bb6:	f102 0201 	add.w	r2, r2, #1
 8000bba:	2afe      	cmp	r2, #254	; 0xfe
 8000bbc:	d251      	bcs.n	8000c62 <__addsf3+0x136>
 8000bbe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bc6:	bf08      	it	eq
 8000bc8:	f020 0001 	biceq.w	r0, r0, #1
 8000bcc:	ea40 0003 	orr.w	r0, r0, r3
 8000bd0:	4770      	bx	lr
 8000bd2:	0049      	lsls	r1, r1, #1
 8000bd4:	eb40 0000 	adc.w	r0, r0, r0
 8000bd8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bdc:	f1a2 0201 	sub.w	r2, r2, #1
 8000be0:	d1ed      	bne.n	8000bbe <__addsf3+0x92>
 8000be2:	fab0 fc80 	clz	ip, r0
 8000be6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bea:	ebb2 020c 	subs.w	r2, r2, ip
 8000bee:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bf2:	bfaa      	itet	ge
 8000bf4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf8:	4252      	neglt	r2, r2
 8000bfa:	4318      	orrge	r0, r3
 8000bfc:	bfbc      	itt	lt
 8000bfe:	40d0      	lsrlt	r0, r2
 8000c00:	4318      	orrlt	r0, r3
 8000c02:	4770      	bx	lr
 8000c04:	f092 0f00 	teq	r2, #0
 8000c08:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c0c:	bf06      	itte	eq
 8000c0e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c12:	3201      	addeq	r2, #1
 8000c14:	3b01      	subne	r3, #1
 8000c16:	e7b5      	b.n	8000b84 <__addsf3+0x58>
 8000c18:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c20:	bf18      	it	ne
 8000c22:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c26:	d021      	beq.n	8000c6c <__addsf3+0x140>
 8000c28:	ea92 0f03 	teq	r2, r3
 8000c2c:	d004      	beq.n	8000c38 <__addsf3+0x10c>
 8000c2e:	f092 0f00 	teq	r2, #0
 8000c32:	bf08      	it	eq
 8000c34:	4608      	moveq	r0, r1
 8000c36:	4770      	bx	lr
 8000c38:	ea90 0f01 	teq	r0, r1
 8000c3c:	bf1c      	itt	ne
 8000c3e:	2000      	movne	r0, #0
 8000c40:	4770      	bxne	lr
 8000c42:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c46:	d104      	bne.n	8000c52 <__addsf3+0x126>
 8000c48:	0040      	lsls	r0, r0, #1
 8000c4a:	bf28      	it	cs
 8000c4c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c50:	4770      	bx	lr
 8000c52:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c56:	bf3c      	itt	cc
 8000c58:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c5c:	4770      	bxcc	lr
 8000c5e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c62:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c6a:	4770      	bx	lr
 8000c6c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c70:	bf16      	itet	ne
 8000c72:	4608      	movne	r0, r1
 8000c74:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c78:	4601      	movne	r1, r0
 8000c7a:	0242      	lsls	r2, r0, #9
 8000c7c:	bf06      	itte	eq
 8000c7e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c82:	ea90 0f01 	teqeq	r0, r1
 8000c86:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_ui2f>:
 8000c8c:	f04f 0300 	mov.w	r3, #0
 8000c90:	e004      	b.n	8000c9c <__aeabi_i2f+0x8>
 8000c92:	bf00      	nop

08000c94 <__aeabi_i2f>:
 8000c94:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c98:	bf48      	it	mi
 8000c9a:	4240      	negmi	r0, r0
 8000c9c:	ea5f 0c00 	movs.w	ip, r0
 8000ca0:	bf08      	it	eq
 8000ca2:	4770      	bxeq	lr
 8000ca4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca8:	4601      	mov	r1, r0
 8000caa:	f04f 0000 	mov.w	r0, #0
 8000cae:	e01c      	b.n	8000cea <__aeabi_l2f+0x2a>

08000cb0 <__aeabi_ul2f>:
 8000cb0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb4:	bf08      	it	eq
 8000cb6:	4770      	bxeq	lr
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e00a      	b.n	8000cd4 <__aeabi_l2f+0x14>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_l2f>:
 8000cc0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc4:	bf08      	it	eq
 8000cc6:	4770      	bxeq	lr
 8000cc8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ccc:	d502      	bpl.n	8000cd4 <__aeabi_l2f+0x14>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	ea5f 0c01 	movs.w	ip, r1
 8000cd8:	bf02      	ittt	eq
 8000cda:	4684      	moveq	ip, r0
 8000cdc:	4601      	moveq	r1, r0
 8000cde:	2000      	moveq	r0, #0
 8000ce0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000ce4:	bf08      	it	eq
 8000ce6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cee:	fabc f28c 	clz	r2, ip
 8000cf2:	3a08      	subs	r2, #8
 8000cf4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf8:	db10      	blt.n	8000d1c <__aeabi_l2f+0x5c>
 8000cfa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cfe:	4463      	add	r3, ip
 8000d00:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d04:	f1c2 0220 	rsb	r2, r2, #32
 8000d08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d10:	eb43 0002 	adc.w	r0, r3, r2
 8000d14:	bf08      	it	eq
 8000d16:	f020 0001 	biceq.w	r0, r0, #1
 8000d1a:	4770      	bx	lr
 8000d1c:	f102 0220 	add.w	r2, r2, #32
 8000d20:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d2c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_fmul>:
 8000d3c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d44:	bf1e      	ittt	ne
 8000d46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d4a:	ea92 0f0c 	teqne	r2, ip
 8000d4e:	ea93 0f0c 	teqne	r3, ip
 8000d52:	d06f      	beq.n	8000e34 <__aeabi_fmul+0xf8>
 8000d54:	441a      	add	r2, r3
 8000d56:	ea80 0c01 	eor.w	ip, r0, r1
 8000d5a:	0240      	lsls	r0, r0, #9
 8000d5c:	bf18      	it	ne
 8000d5e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d62:	d01e      	beq.n	8000da2 <__aeabi_fmul+0x66>
 8000d64:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d68:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d6c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d70:	fba0 3101 	umull	r3, r1, r0, r1
 8000d74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d78:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d7c:	bf3e      	ittt	cc
 8000d7e:	0049      	lslcc	r1, r1, #1
 8000d80:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d84:	005b      	lslcc	r3, r3, #1
 8000d86:	ea40 0001 	orr.w	r0, r0, r1
 8000d8a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d8e:	2afd      	cmp	r2, #253	; 0xfd
 8000d90:	d81d      	bhi.n	8000dce <__aeabi_fmul+0x92>
 8000d92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9a:	bf08      	it	eq
 8000d9c:	f020 0001 	biceq.w	r0, r0, #1
 8000da0:	4770      	bx	lr
 8000da2:	f090 0f00 	teq	r0, #0
 8000da6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000daa:	bf08      	it	eq
 8000dac:	0249      	lsleq	r1, r1, #9
 8000dae:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000db6:	3a7f      	subs	r2, #127	; 0x7f
 8000db8:	bfc2      	ittt	gt
 8000dba:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dbe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dc2:	4770      	bxgt	lr
 8000dc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	3a01      	subs	r2, #1
 8000dce:	dc5d      	bgt.n	8000e8c <__aeabi_fmul+0x150>
 8000dd0:	f112 0f19 	cmn.w	r2, #25
 8000dd4:	bfdc      	itt	le
 8000dd6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dda:	4770      	bxle	lr
 8000ddc:	f1c2 0200 	rsb	r2, r2, #0
 8000de0:	0041      	lsls	r1, r0, #1
 8000de2:	fa21 f102 	lsr.w	r1, r1, r2
 8000de6:	f1c2 0220 	rsb	r2, r2, #32
 8000dea:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dee:	ea5f 0031 	movs.w	r0, r1, rrx
 8000df2:	f140 0000 	adc.w	r0, r0, #0
 8000df6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dfa:	bf08      	it	eq
 8000dfc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e00:	4770      	bx	lr
 8000e02:	f092 0f00 	teq	r2, #0
 8000e06:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0040      	lsleq	r0, r0, #1
 8000e0e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e12:	3a01      	subeq	r2, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fmul+0xce>
 8000e16:	ea40 000c 	orr.w	r0, r0, ip
 8000e1a:	f093 0f00 	teq	r3, #0
 8000e1e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e22:	bf02      	ittt	eq
 8000e24:	0049      	lsleq	r1, r1, #1
 8000e26:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e2a:	3b01      	subeq	r3, #1
 8000e2c:	d0f9      	beq.n	8000e22 <__aeabi_fmul+0xe6>
 8000e2e:	ea41 010c 	orr.w	r1, r1, ip
 8000e32:	e78f      	b.n	8000d54 <__aeabi_fmul+0x18>
 8000e34:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e38:	ea92 0f0c 	teq	r2, ip
 8000e3c:	bf18      	it	ne
 8000e3e:	ea93 0f0c 	teqne	r3, ip
 8000e42:	d00a      	beq.n	8000e5a <__aeabi_fmul+0x11e>
 8000e44:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e48:	bf18      	it	ne
 8000e4a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e4e:	d1d8      	bne.n	8000e02 <__aeabi_fmul+0xc6>
 8000e50:	ea80 0001 	eor.w	r0, r0, r1
 8000e54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e58:	4770      	bx	lr
 8000e5a:	f090 0f00 	teq	r0, #0
 8000e5e:	bf17      	itett	ne
 8000e60:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e64:	4608      	moveq	r0, r1
 8000e66:	f091 0f00 	teqne	r1, #0
 8000e6a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e6e:	d014      	beq.n	8000e9a <__aeabi_fmul+0x15e>
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	d101      	bne.n	8000e7a <__aeabi_fmul+0x13e>
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	d10f      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e7a:	ea93 0f0c 	teq	r3, ip
 8000e7e:	d103      	bne.n	8000e88 <__aeabi_fmul+0x14c>
 8000e80:	024b      	lsls	r3, r1, #9
 8000e82:	bf18      	it	ne
 8000e84:	4608      	movne	r0, r1
 8000e86:	d108      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e98:	4770      	bx	lr
 8000e9a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_fdiv>:
 8000ea4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eac:	bf1e      	ittt	ne
 8000eae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eb2:	ea92 0f0c 	teqne	r2, ip
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d069      	beq.n	8000f90 <__aeabi_fdiv+0xec>
 8000ebc:	eba2 0203 	sub.w	r2, r2, r3
 8000ec0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ec4:	0249      	lsls	r1, r1, #9
 8000ec6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eca:	d037      	beq.n	8000f3c <__aeabi_fdiv+0x98>
 8000ecc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ed4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000edc:	428b      	cmp	r3, r1
 8000ede:	bf38      	it	cc
 8000ee0:	005b      	lslcc	r3, r3, #1
 8000ee2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ee6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eea:	428b      	cmp	r3, r1
 8000eec:	bf24      	itt	cs
 8000eee:	1a5b      	subcs	r3, r3, r1
 8000ef0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ef4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef8:	bf24      	itt	cs
 8000efa:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000efe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f02:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f06:	bf24      	itt	cs
 8000f08:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f10:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f1a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	bf18      	it	ne
 8000f22:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f26:	d1e0      	bne.n	8000eea <__aeabi_fdiv+0x46>
 8000f28:	2afd      	cmp	r2, #253	; 0xfd
 8000f2a:	f63f af50 	bhi.w	8000dce <__aeabi_fmul+0x92>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f34:	bf08      	it	eq
 8000f36:	f020 0001 	biceq.w	r0, r0, #1
 8000f3a:	4770      	bx	lr
 8000f3c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f40:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f44:	327f      	adds	r2, #127	; 0x7f
 8000f46:	bfc2      	ittt	gt
 8000f48:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f4c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f50:	4770      	bxgt	lr
 8000f52:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f56:	f04f 0300 	mov.w	r3, #0
 8000f5a:	3a01      	subs	r2, #1
 8000f5c:	e737      	b.n	8000dce <__aeabi_fmul+0x92>
 8000f5e:	f092 0f00 	teq	r2, #0
 8000f62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f66:	bf02      	ittt	eq
 8000f68:	0040      	lsleq	r0, r0, #1
 8000f6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f6e:	3a01      	subeq	r2, #1
 8000f70:	d0f9      	beq.n	8000f66 <__aeabi_fdiv+0xc2>
 8000f72:	ea40 000c 	orr.w	r0, r0, ip
 8000f76:	f093 0f00 	teq	r3, #0
 8000f7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f7e:	bf02      	ittt	eq
 8000f80:	0049      	lsleq	r1, r1, #1
 8000f82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f86:	3b01      	subeq	r3, #1
 8000f88:	d0f9      	beq.n	8000f7e <__aeabi_fdiv+0xda>
 8000f8a:	ea41 010c 	orr.w	r1, r1, ip
 8000f8e:	e795      	b.n	8000ebc <__aeabi_fdiv+0x18>
 8000f90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f94:	ea92 0f0c 	teq	r2, ip
 8000f98:	d108      	bne.n	8000fac <__aeabi_fdiv+0x108>
 8000f9a:	0242      	lsls	r2, r0, #9
 8000f9c:	f47f af7d 	bne.w	8000e9a <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	f47f af70 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e776      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fac:	ea93 0f0c 	teq	r3, ip
 8000fb0:	d104      	bne.n	8000fbc <__aeabi_fdiv+0x118>
 8000fb2:	024b      	lsls	r3, r1, #9
 8000fb4:	f43f af4c 	beq.w	8000e50 <__aeabi_fmul+0x114>
 8000fb8:	4608      	mov	r0, r1
 8000fba:	e76e      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fbc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc0:	bf18      	it	ne
 8000fc2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	d1ca      	bne.n	8000f5e <__aeabi_fdiv+0xba>
 8000fc8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fcc:	f47f af5c 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fd0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fd4:	f47f af3c 	bne.w	8000e50 <__aeabi_fmul+0x114>
 8000fd8:	e75f      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fda:	bf00      	nop

08000fdc <__gesf2>:
 8000fdc:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe0:	e006      	b.n	8000ff0 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__lesf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	e002      	b.n	8000ff0 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__cmpsf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ff4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ffc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001000:	bf18      	it	ne
 8001002:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001006:	d011      	beq.n	800102c <__cmpsf2+0x40>
 8001008:	b001      	add	sp, #4
 800100a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800100e:	bf18      	it	ne
 8001010:	ea90 0f01 	teqne	r0, r1
 8001014:	bf58      	it	pl
 8001016:	ebb2 0003 	subspl.w	r0, r2, r3
 800101a:	bf88      	it	hi
 800101c:	17c8      	asrhi	r0, r1, #31
 800101e:	bf38      	it	cc
 8001020:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001024:	bf18      	it	ne
 8001026:	f040 0001 	orrne.w	r0, r0, #1
 800102a:	4770      	bx	lr
 800102c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001030:	d102      	bne.n	8001038 <__cmpsf2+0x4c>
 8001032:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001036:	d105      	bne.n	8001044 <__cmpsf2+0x58>
 8001038:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800103c:	d1e4      	bne.n	8001008 <__cmpsf2+0x1c>
 800103e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001042:	d0e1      	beq.n	8001008 <__cmpsf2+0x1c>
 8001044:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <__aeabi_cfrcmple>:
 800104c:	4684      	mov	ip, r0
 800104e:	4608      	mov	r0, r1
 8001050:	4661      	mov	r1, ip
 8001052:	e7ff      	b.n	8001054 <__aeabi_cfcmpeq>

08001054 <__aeabi_cfcmpeq>:
 8001054:	b50f      	push	{r0, r1, r2, r3, lr}
 8001056:	f7ff ffc9 	bl	8000fec <__cmpsf2>
 800105a:	2800      	cmp	r0, #0
 800105c:	bf48      	it	mi
 800105e:	f110 0f00 	cmnmi.w	r0, #0
 8001062:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001064 <__aeabi_fcmpeq>:
 8001064:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001068:	f7ff fff4 	bl	8001054 <__aeabi_cfcmpeq>
 800106c:	bf0c      	ite	eq
 800106e:	2001      	moveq	r0, #1
 8001070:	2000      	movne	r0, #0
 8001072:	f85d fb08 	ldr.w	pc, [sp], #8
 8001076:	bf00      	nop

08001078 <__aeabi_fcmplt>:
 8001078:	f84d ed08 	str.w	lr, [sp, #-8]!
 800107c:	f7ff ffea 	bl	8001054 <__aeabi_cfcmpeq>
 8001080:	bf34      	ite	cc
 8001082:	2001      	movcc	r0, #1
 8001084:	2000      	movcs	r0, #0
 8001086:	f85d fb08 	ldr.w	pc, [sp], #8
 800108a:	bf00      	nop

0800108c <__aeabi_fcmple>:
 800108c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001090:	f7ff ffe0 	bl	8001054 <__aeabi_cfcmpeq>
 8001094:	bf94      	ite	ls
 8001096:	2001      	movls	r0, #1
 8001098:	2000      	movhi	r0, #0
 800109a:	f85d fb08 	ldr.w	pc, [sp], #8
 800109e:	bf00      	nop

080010a0 <__aeabi_fcmpge>:
 80010a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a4:	f7ff ffd2 	bl	800104c <__aeabi_cfrcmple>
 80010a8:	bf94      	ite	ls
 80010aa:	2001      	movls	r0, #1
 80010ac:	2000      	movhi	r0, #0
 80010ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b2:	bf00      	nop

080010b4 <__aeabi_fcmpgt>:
 80010b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b8:	f7ff ffc8 	bl	800104c <__aeabi_cfrcmple>
 80010bc:	bf34      	ite	cc
 80010be:	2001      	movcc	r0, #1
 80010c0:	2000      	movcs	r0, #0
 80010c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c6:	bf00      	nop

080010c8 <__aeabi_fcmpun>:
 80010c8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010cc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010d4:	d102      	bne.n	80010dc <__aeabi_fcmpun+0x14>
 80010d6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010da:	d108      	bne.n	80010ee <__aeabi_fcmpun+0x26>
 80010dc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e0:	d102      	bne.n	80010e8 <__aeabi_fcmpun+0x20>
 80010e2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010e6:	d102      	bne.n	80010ee <__aeabi_fcmpun+0x26>
 80010e8:	f04f 0000 	mov.w	r0, #0
 80010ec:	4770      	bx	lr
 80010ee:	f04f 0001 	mov.w	r0, #1
 80010f2:	4770      	bx	lr

080010f4 <__aeabi_f2iz>:
 80010f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010fc:	d30f      	bcc.n	800111e <__aeabi_f2iz+0x2a>
 80010fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001102:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001106:	d90d      	bls.n	8001124 <__aeabi_f2iz+0x30>
 8001108:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800110c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001110:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001114:	fa23 f002 	lsr.w	r0, r3, r2
 8001118:	bf18      	it	ne
 800111a:	4240      	negne	r0, r0
 800111c:	4770      	bx	lr
 800111e:	f04f 0000 	mov.w	r0, #0
 8001122:	4770      	bx	lr
 8001124:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001128:	d101      	bne.n	800112e <__aeabi_f2iz+0x3a>
 800112a:	0242      	lsls	r2, r0, #9
 800112c:	d105      	bne.n	800113a <__aeabi_f2iz+0x46>
 800112e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001132:	bf08      	it	eq
 8001134:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr

08001140 <__aeabi_f2uiz>:
 8001140:	0042      	lsls	r2, r0, #1
 8001142:	d20e      	bcs.n	8001162 <__aeabi_f2uiz+0x22>
 8001144:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001148:	d30b      	bcc.n	8001162 <__aeabi_f2uiz+0x22>
 800114a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800114e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001152:	d409      	bmi.n	8001168 <__aeabi_f2uiz+0x28>
 8001154:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001158:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800115c:	fa23 f002 	lsr.w	r0, r3, r2
 8001160:	4770      	bx	lr
 8001162:	f04f 0000 	mov.w	r0, #0
 8001166:	4770      	bx	lr
 8001168:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800116c:	d101      	bne.n	8001172 <__aeabi_f2uiz+0x32>
 800116e:	0242      	lsls	r2, r0, #9
 8001170:	d102      	bne.n	8001178 <__aeabi_f2uiz+0x38>
 8001172:	f04f 30ff 	mov.w	r0, #4294967295
 8001176:	4770      	bx	lr
 8001178:	f04f 0000 	mov.w	r0, #0
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop

08001180 <__aeabi_uldivmod>:
 8001180:	b953      	cbnz	r3, 8001198 <__aeabi_uldivmod+0x18>
 8001182:	b94a      	cbnz	r2, 8001198 <__aeabi_uldivmod+0x18>
 8001184:	2900      	cmp	r1, #0
 8001186:	bf08      	it	eq
 8001188:	2800      	cmpeq	r0, #0
 800118a:	bf1c      	itt	ne
 800118c:	f04f 31ff 	movne.w	r1, #4294967295
 8001190:	f04f 30ff 	movne.w	r0, #4294967295
 8001194:	f000 b97a 	b.w	800148c <__aeabi_idiv0>
 8001198:	f1ad 0c08 	sub.w	ip, sp, #8
 800119c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011a0:	f000 f806 	bl	80011b0 <__udivmoddi4>
 80011a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011ac:	b004      	add	sp, #16
 80011ae:	4770      	bx	lr

080011b0 <__udivmoddi4>:
 80011b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011b4:	468c      	mov	ip, r1
 80011b6:	460e      	mov	r6, r1
 80011b8:	4604      	mov	r4, r0
 80011ba:	9d08      	ldr	r5, [sp, #32]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d150      	bne.n	8001262 <__udivmoddi4+0xb2>
 80011c0:	428a      	cmp	r2, r1
 80011c2:	4617      	mov	r7, r2
 80011c4:	d96c      	bls.n	80012a0 <__udivmoddi4+0xf0>
 80011c6:	fab2 fe82 	clz	lr, r2
 80011ca:	f1be 0f00 	cmp.w	lr, #0
 80011ce:	d00b      	beq.n	80011e8 <__udivmoddi4+0x38>
 80011d0:	f1ce 0c20 	rsb	ip, lr, #32
 80011d4:	fa01 f60e 	lsl.w	r6, r1, lr
 80011d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80011dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80011e0:	ea4c 0c06 	orr.w	ip, ip, r6
 80011e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80011e8:	0c3a      	lsrs	r2, r7, #16
 80011ea:	fbbc f9f2 	udiv	r9, ip, r2
 80011ee:	b2bb      	uxth	r3, r7
 80011f0:	fb02 cc19 	mls	ip, r2, r9, ip
 80011f4:	fb09 fa03 	mul.w	sl, r9, r3
 80011f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80011fc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8001200:	45b2      	cmp	sl, r6
 8001202:	d90a      	bls.n	800121a <__udivmoddi4+0x6a>
 8001204:	19f6      	adds	r6, r6, r7
 8001206:	f109 31ff 	add.w	r1, r9, #4294967295
 800120a:	f080 8125 	bcs.w	8001458 <__udivmoddi4+0x2a8>
 800120e:	45b2      	cmp	sl, r6
 8001210:	f240 8122 	bls.w	8001458 <__udivmoddi4+0x2a8>
 8001214:	f1a9 0902 	sub.w	r9, r9, #2
 8001218:	443e      	add	r6, r7
 800121a:	eba6 060a 	sub.w	r6, r6, sl
 800121e:	fbb6 f0f2 	udiv	r0, r6, r2
 8001222:	fb02 6610 	mls	r6, r2, r0, r6
 8001226:	fb00 f303 	mul.w	r3, r0, r3
 800122a:	b2a4      	uxth	r4, r4
 800122c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001230:	42a3      	cmp	r3, r4
 8001232:	d909      	bls.n	8001248 <__udivmoddi4+0x98>
 8001234:	19e4      	adds	r4, r4, r7
 8001236:	f100 32ff 	add.w	r2, r0, #4294967295
 800123a:	f080 810b 	bcs.w	8001454 <__udivmoddi4+0x2a4>
 800123e:	42a3      	cmp	r3, r4
 8001240:	f240 8108 	bls.w	8001454 <__udivmoddi4+0x2a4>
 8001244:	3802      	subs	r0, #2
 8001246:	443c      	add	r4, r7
 8001248:	2100      	movs	r1, #0
 800124a:	1ae4      	subs	r4, r4, r3
 800124c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001250:	2d00      	cmp	r5, #0
 8001252:	d062      	beq.n	800131a <__udivmoddi4+0x16a>
 8001254:	2300      	movs	r3, #0
 8001256:	fa24 f40e 	lsr.w	r4, r4, lr
 800125a:	602c      	str	r4, [r5, #0]
 800125c:	606b      	str	r3, [r5, #4]
 800125e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001262:	428b      	cmp	r3, r1
 8001264:	d907      	bls.n	8001276 <__udivmoddi4+0xc6>
 8001266:	2d00      	cmp	r5, #0
 8001268:	d055      	beq.n	8001316 <__udivmoddi4+0x166>
 800126a:	2100      	movs	r1, #0
 800126c:	e885 0041 	stmia.w	r5, {r0, r6}
 8001270:	4608      	mov	r0, r1
 8001272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001276:	fab3 f183 	clz	r1, r3
 800127a:	2900      	cmp	r1, #0
 800127c:	f040 808f 	bne.w	800139e <__udivmoddi4+0x1ee>
 8001280:	42b3      	cmp	r3, r6
 8001282:	d302      	bcc.n	800128a <__udivmoddi4+0xda>
 8001284:	4282      	cmp	r2, r0
 8001286:	f200 80fc 	bhi.w	8001482 <__udivmoddi4+0x2d2>
 800128a:	1a84      	subs	r4, r0, r2
 800128c:	eb66 0603 	sbc.w	r6, r6, r3
 8001290:	2001      	movs	r0, #1
 8001292:	46b4      	mov	ip, r6
 8001294:	2d00      	cmp	r5, #0
 8001296:	d040      	beq.n	800131a <__udivmoddi4+0x16a>
 8001298:	e885 1010 	stmia.w	r5, {r4, ip}
 800129c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012a0:	b912      	cbnz	r2, 80012a8 <__udivmoddi4+0xf8>
 80012a2:	2701      	movs	r7, #1
 80012a4:	fbb7 f7f2 	udiv	r7, r7, r2
 80012a8:	fab7 fe87 	clz	lr, r7
 80012ac:	f1be 0f00 	cmp.w	lr, #0
 80012b0:	d135      	bne.n	800131e <__udivmoddi4+0x16e>
 80012b2:	2101      	movs	r1, #1
 80012b4:	1bf6      	subs	r6, r6, r7
 80012b6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80012ba:	fa1f f887 	uxth.w	r8, r7
 80012be:	fbb6 f2fc 	udiv	r2, r6, ip
 80012c2:	fb0c 6612 	mls	r6, ip, r2, r6
 80012c6:	fb08 f002 	mul.w	r0, r8, r2
 80012ca:	0c23      	lsrs	r3, r4, #16
 80012cc:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 80012d0:	42b0      	cmp	r0, r6
 80012d2:	d907      	bls.n	80012e4 <__udivmoddi4+0x134>
 80012d4:	19f6      	adds	r6, r6, r7
 80012d6:	f102 33ff 	add.w	r3, r2, #4294967295
 80012da:	d202      	bcs.n	80012e2 <__udivmoddi4+0x132>
 80012dc:	42b0      	cmp	r0, r6
 80012de:	f200 80d2 	bhi.w	8001486 <__udivmoddi4+0x2d6>
 80012e2:	461a      	mov	r2, r3
 80012e4:	1a36      	subs	r6, r6, r0
 80012e6:	fbb6 f0fc 	udiv	r0, r6, ip
 80012ea:	fb0c 6610 	mls	r6, ip, r0, r6
 80012ee:	fb08 f800 	mul.w	r8, r8, r0
 80012f2:	b2a3      	uxth	r3, r4
 80012f4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 80012f8:	45a0      	cmp	r8, r4
 80012fa:	d907      	bls.n	800130c <__udivmoddi4+0x15c>
 80012fc:	19e4      	adds	r4, r4, r7
 80012fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8001302:	d202      	bcs.n	800130a <__udivmoddi4+0x15a>
 8001304:	45a0      	cmp	r8, r4
 8001306:	f200 80b9 	bhi.w	800147c <__udivmoddi4+0x2cc>
 800130a:	4618      	mov	r0, r3
 800130c:	eba4 0408 	sub.w	r4, r4, r8
 8001310:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001314:	e79c      	b.n	8001250 <__udivmoddi4+0xa0>
 8001316:	4629      	mov	r1, r5
 8001318:	4628      	mov	r0, r5
 800131a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800131e:	fa07 f70e 	lsl.w	r7, r7, lr
 8001322:	f1ce 0320 	rsb	r3, lr, #32
 8001326:	fa26 f203 	lsr.w	r2, r6, r3
 800132a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800132e:	fbb2 f1fc 	udiv	r1, r2, ip
 8001332:	fa1f f887 	uxth.w	r8, r7
 8001336:	fb0c 2211 	mls	r2, ip, r1, r2
 800133a:	fa06 f60e 	lsl.w	r6, r6, lr
 800133e:	fa20 f303 	lsr.w	r3, r0, r3
 8001342:	fb01 f908 	mul.w	r9, r1, r8
 8001346:	4333      	orrs	r3, r6
 8001348:	0c1e      	lsrs	r6, r3, #16
 800134a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800134e:	45b1      	cmp	r9, r6
 8001350:	fa00 f40e 	lsl.w	r4, r0, lr
 8001354:	d909      	bls.n	800136a <__udivmoddi4+0x1ba>
 8001356:	19f6      	adds	r6, r6, r7
 8001358:	f101 32ff 	add.w	r2, r1, #4294967295
 800135c:	f080 808c 	bcs.w	8001478 <__udivmoddi4+0x2c8>
 8001360:	45b1      	cmp	r9, r6
 8001362:	f240 8089 	bls.w	8001478 <__udivmoddi4+0x2c8>
 8001366:	3902      	subs	r1, #2
 8001368:	443e      	add	r6, r7
 800136a:	eba6 0609 	sub.w	r6, r6, r9
 800136e:	fbb6 f0fc 	udiv	r0, r6, ip
 8001372:	fb0c 6210 	mls	r2, ip, r0, r6
 8001376:	fb00 f908 	mul.w	r9, r0, r8
 800137a:	b29e      	uxth	r6, r3
 800137c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8001380:	45b1      	cmp	r9, r6
 8001382:	d907      	bls.n	8001394 <__udivmoddi4+0x1e4>
 8001384:	19f6      	adds	r6, r6, r7
 8001386:	f100 33ff 	add.w	r3, r0, #4294967295
 800138a:	d271      	bcs.n	8001470 <__udivmoddi4+0x2c0>
 800138c:	45b1      	cmp	r9, r6
 800138e:	d96f      	bls.n	8001470 <__udivmoddi4+0x2c0>
 8001390:	3802      	subs	r0, #2
 8001392:	443e      	add	r6, r7
 8001394:	eba6 0609 	sub.w	r6, r6, r9
 8001398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800139c:	e78f      	b.n	80012be <__udivmoddi4+0x10e>
 800139e:	f1c1 0720 	rsb	r7, r1, #32
 80013a2:	fa22 f807 	lsr.w	r8, r2, r7
 80013a6:	408b      	lsls	r3, r1
 80013a8:	ea48 0303 	orr.w	r3, r8, r3
 80013ac:	fa26 f407 	lsr.w	r4, r6, r7
 80013b0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80013b4:	fbb4 f9fe 	udiv	r9, r4, lr
 80013b8:	fa1f fc83 	uxth.w	ip, r3
 80013bc:	fb0e 4419 	mls	r4, lr, r9, r4
 80013c0:	408e      	lsls	r6, r1
 80013c2:	fa20 f807 	lsr.w	r8, r0, r7
 80013c6:	fb09 fa0c 	mul.w	sl, r9, ip
 80013ca:	ea48 0806 	orr.w	r8, r8, r6
 80013ce:	ea4f 4618 	mov.w	r6, r8, lsr #16
 80013d2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 80013d6:	45a2      	cmp	sl, r4
 80013d8:	fa02 f201 	lsl.w	r2, r2, r1
 80013dc:	fa00 f601 	lsl.w	r6, r0, r1
 80013e0:	d908      	bls.n	80013f4 <__udivmoddi4+0x244>
 80013e2:	18e4      	adds	r4, r4, r3
 80013e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80013e8:	d244      	bcs.n	8001474 <__udivmoddi4+0x2c4>
 80013ea:	45a2      	cmp	sl, r4
 80013ec:	d942      	bls.n	8001474 <__udivmoddi4+0x2c4>
 80013ee:	f1a9 0902 	sub.w	r9, r9, #2
 80013f2:	441c      	add	r4, r3
 80013f4:	eba4 040a 	sub.w	r4, r4, sl
 80013f8:	fbb4 f0fe 	udiv	r0, r4, lr
 80013fc:	fb0e 4410 	mls	r4, lr, r0, r4
 8001400:	fb00 fc0c 	mul.w	ip, r0, ip
 8001404:	fa1f f888 	uxth.w	r8, r8
 8001408:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800140c:	45a4      	cmp	ip, r4
 800140e:	d907      	bls.n	8001420 <__udivmoddi4+0x270>
 8001410:	18e4      	adds	r4, r4, r3
 8001412:	f100 3eff 	add.w	lr, r0, #4294967295
 8001416:	d229      	bcs.n	800146c <__udivmoddi4+0x2bc>
 8001418:	45a4      	cmp	ip, r4
 800141a:	d927      	bls.n	800146c <__udivmoddi4+0x2bc>
 800141c:	3802      	subs	r0, #2
 800141e:	441c      	add	r4, r3
 8001420:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001424:	fba0 8902 	umull	r8, r9, r0, r2
 8001428:	eba4 0c0c 	sub.w	ip, r4, ip
 800142c:	45cc      	cmp	ip, r9
 800142e:	46c2      	mov	sl, r8
 8001430:	46ce      	mov	lr, r9
 8001432:	d315      	bcc.n	8001460 <__udivmoddi4+0x2b0>
 8001434:	d012      	beq.n	800145c <__udivmoddi4+0x2ac>
 8001436:	b155      	cbz	r5, 800144e <__udivmoddi4+0x29e>
 8001438:	ebb6 030a 	subs.w	r3, r6, sl
 800143c:	eb6c 060e 	sbc.w	r6, ip, lr
 8001440:	fa06 f707 	lsl.w	r7, r6, r7
 8001444:	40cb      	lsrs	r3, r1
 8001446:	431f      	orrs	r7, r3
 8001448:	40ce      	lsrs	r6, r1
 800144a:	602f      	str	r7, [r5, #0]
 800144c:	606e      	str	r6, [r5, #4]
 800144e:	2100      	movs	r1, #0
 8001450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001454:	4610      	mov	r0, r2
 8001456:	e6f7      	b.n	8001248 <__udivmoddi4+0x98>
 8001458:	4689      	mov	r9, r1
 800145a:	e6de      	b.n	800121a <__udivmoddi4+0x6a>
 800145c:	4546      	cmp	r6, r8
 800145e:	d2ea      	bcs.n	8001436 <__udivmoddi4+0x286>
 8001460:	ebb8 0a02 	subs.w	sl, r8, r2
 8001464:	eb69 0e03 	sbc.w	lr, r9, r3
 8001468:	3801      	subs	r0, #1
 800146a:	e7e4      	b.n	8001436 <__udivmoddi4+0x286>
 800146c:	4670      	mov	r0, lr
 800146e:	e7d7      	b.n	8001420 <__udivmoddi4+0x270>
 8001470:	4618      	mov	r0, r3
 8001472:	e78f      	b.n	8001394 <__udivmoddi4+0x1e4>
 8001474:	4681      	mov	r9, r0
 8001476:	e7bd      	b.n	80013f4 <__udivmoddi4+0x244>
 8001478:	4611      	mov	r1, r2
 800147a:	e776      	b.n	800136a <__udivmoddi4+0x1ba>
 800147c:	3802      	subs	r0, #2
 800147e:	443c      	add	r4, r7
 8001480:	e744      	b.n	800130c <__udivmoddi4+0x15c>
 8001482:	4608      	mov	r0, r1
 8001484:	e706      	b.n	8001294 <__udivmoddi4+0xe4>
 8001486:	3a02      	subs	r2, #2
 8001488:	443e      	add	r6, r7
 800148a:	e72b      	b.n	80012e4 <__udivmoddi4+0x134>

0800148c <__aeabi_idiv0>:
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001490:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001492:	4b0e      	ldr	r3, [pc, #56]	; (80014cc <HAL_InitTick+0x3c>)
{
 8001494:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001496:	7818      	ldrb	r0, [r3, #0]
 8001498:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800149c:	fbb3 f3f0 	udiv	r3, r3, r0
 80014a0:	4a0b      	ldr	r2, [pc, #44]	; (80014d0 <HAL_InitTick+0x40>)
 80014a2:	6810      	ldr	r0, [r2, #0]
 80014a4:	fbb0 f0f3 	udiv	r0, r0, r3
 80014a8:	f000 fb00 	bl	8001aac <HAL_SYSTICK_Config>
 80014ac:	4604      	mov	r4, r0
 80014ae:	b958      	cbnz	r0, 80014c8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014b0:	2d0f      	cmp	r5, #15
 80014b2:	d809      	bhi.n	80014c8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014b4:	4602      	mov	r2, r0
 80014b6:	4629      	mov	r1, r5
 80014b8:	f04f 30ff 	mov.w	r0, #4294967295
 80014bc:	f000 fab6 	bl	8001a2c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014c0:	4b04      	ldr	r3, [pc, #16]	; (80014d4 <HAL_InitTick+0x44>)
 80014c2:	4620      	mov	r0, r4
 80014c4:	601d      	str	r5, [r3, #0]
 80014c6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80014c8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80014ca:	bd38      	pop	{r3, r4, r5, pc}
 80014cc:	20000000 	.word	0x20000000
 80014d0:	20000010 	.word	0x20000010
 80014d4:	20000004 	.word	0x20000004

080014d8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014d8:	4a07      	ldr	r2, [pc, #28]	; (80014f8 <HAL_Init+0x20>)
{
 80014da:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014dc:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014de:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014e0:	f043 0310 	orr.w	r3, r3, #16
 80014e4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e6:	f000 fa8f 	bl	8001a08 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f7ff ffd0 	bl	8001490 <HAL_InitTick>
  HAL_MspInit();
 80014f0:	f006 fe34 	bl	800815c <HAL_MspInit>
}
 80014f4:	2000      	movs	r0, #0
 80014f6:	bd08      	pop	{r3, pc}
 80014f8:	40022000 	.word	0x40022000

080014fc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80014fc:	4a03      	ldr	r2, [pc, #12]	; (800150c <HAL_IncTick+0x10>)
 80014fe:	4b04      	ldr	r3, [pc, #16]	; (8001510 <HAL_IncTick+0x14>)
 8001500:	6811      	ldr	r1, [r2, #0]
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	440b      	add	r3, r1
 8001506:	6013      	str	r3, [r2, #0]
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	20000930 	.word	0x20000930
 8001510:	20000000 	.word	0x20000000

08001514 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001514:	4b01      	ldr	r3, [pc, #4]	; (800151c <HAL_GetTick+0x8>)
 8001516:	6818      	ldr	r0, [r3, #0]
}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20000930 	.word	0x20000930

08001520 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001520:	b538      	push	{r3, r4, r5, lr}
 8001522:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001524:	f7ff fff6 	bl	8001514 <HAL_GetTick>
 8001528:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800152a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800152c:	bf1e      	ittt	ne
 800152e:	4b04      	ldrne	r3, [pc, #16]	; (8001540 <HAL_Delay+0x20>)
 8001530:	781b      	ldrbne	r3, [r3, #0]
 8001532:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001534:	f7ff ffee 	bl	8001514 <HAL_GetTick>
 8001538:	1b40      	subs	r0, r0, r5
 800153a:	4284      	cmp	r4, r0
 800153c:	d8fa      	bhi.n	8001534 <HAL_Delay+0x14>
  {
  }
}
 800153e:	bd38      	pop	{r3, r4, r5, pc}
 8001540:	20000000 	.word	0x20000000

08001544 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001544:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001546:	2600      	movs	r6, #0
{
 8001548:	4604      	mov	r4, r0
 800154a:	460d      	mov	r5, r1
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800154c:	9601      	str	r6, [sp, #4]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800154e:	f7ff ffe1 	bl	8001514 <HAL_GetTick>
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001552:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001554:	4607      	mov	r7, r0
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	05d2      	lsls	r2, r2, #23
 800155a:	d508      	bpl.n	800156e <HAL_ADC_PollForConversion+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
    
    return HAL_ERROR;
 800155c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800155e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 8001560:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001564:	f043 0320 	orr.w	r3, r3, #32
 8001568:	62a3      	str	r3, [r4, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 800156a:	b003      	add	sp, #12
 800156c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	05d6      	lsls	r6, r2, #23
 8001572:	d403      	bmi.n	800157c <HAL_ADC_PollForConversion+0x38>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001576:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 800157a:	d03b      	beq.n	80015f4 <HAL_ADC_PollForConversion+0xb0>
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800157c:	4b3a      	ldr	r3, [pc, #232]	; (8001668 <HAL_ADC_PollForConversion+0x124>)
 800157e:	2002      	movs	r0, #2
 8001580:	681e      	ldr	r6, [r3, #0]
 8001582:	f001 fe55 	bl	8003230 <HAL_RCCEx_GetPeriphCLKFreq>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001586:	6823      	ldr	r3, [r4, #0]
 8001588:	4a38      	ldr	r2, [pc, #224]	; (800166c <HAL_ADC_PollForConversion+0x128>)
 800158a:	6919      	ldr	r1, [r3, #16]
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800158c:	fbb6 f0f0 	udiv	r0, r6, r0
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001590:	4211      	tst	r1, r2
 8001592:	4a37      	ldr	r2, [pc, #220]	; (8001670 <HAL_ADC_PollForConversion+0x12c>)
 8001594:	d14f      	bne.n	8001636 <HAL_ADC_PollForConversion+0xf2>
 8001596:	68de      	ldr	r6, [r3, #12]
 8001598:	4936      	ldr	r1, [pc, #216]	; (8001674 <HAL_ADC_PollForConversion+0x130>)
 800159a:	420e      	tst	r6, r1
 800159c:	d14b      	bne.n	8001636 <HAL_ADC_PollForConversion+0xf2>
 800159e:	6919      	ldr	r1, [r3, #16]
 80015a0:	4211      	tst	r1, r2
 80015a2:	d159      	bne.n	8001658 <HAL_ADC_PollForConversion+0x114>
 80015a4:	68da      	ldr	r2, [r3, #12]
 80015a6:	4b34      	ldr	r3, [pc, #208]	; (8001678 <HAL_ADC_PollForConversion+0x134>)
 80015a8:	421a      	tst	r2, r3
 80015aa:	bf14      	ite	ne
 80015ac:	2329      	movne	r3, #41	; 0x29
 80015ae:	2314      	moveq	r3, #20
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80015b0:	fb00 f603 	mul.w	r6, r0, r3
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80015b4:	9b01      	ldr	r3, [sp, #4]
 80015b6:	429e      	cmp	r6, r3
 80015b8:	d920      	bls.n	80015fc <HAL_ADC_PollForConversion+0xb8>
      if(Timeout != HAL_MAX_DELAY)
 80015ba:	1c6b      	adds	r3, r5, #1
 80015bc:	d005      	beq.n	80015ca <HAL_ADC_PollForConversion+0x86>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80015be:	b15d      	cbz	r5, 80015d8 <HAL_ADC_PollForConversion+0x94>
 80015c0:	f7ff ffa8 	bl	8001514 <HAL_GetTick>
 80015c4:	1bc0      	subs	r0, r0, r7
 80015c6:	4285      	cmp	r5, r0
 80015c8:	d306      	bcc.n	80015d8 <HAL_ADC_PollForConversion+0x94>
      Conversion_Timeout_CPU_cycles ++;
 80015ca:	9b01      	ldr	r3, [sp, #4]
 80015cc:	3301      	adds	r3, #1
 80015ce:	9301      	str	r3, [sp, #4]
 80015d0:	e7f0      	b.n	80015b4 <HAL_ADC_PollForConversion+0x70>
      if(Timeout != HAL_MAX_DELAY)
 80015d2:	1c68      	adds	r0, r5, #1
 80015d4:	d00f      	beq.n	80015f6 <HAL_ADC_PollForConversion+0xb2>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80015d6:	b945      	cbnz	r5, 80015ea <HAL_ADC_PollForConversion+0xa6>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80015d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
 80015da:	2003      	movs	r0, #3
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80015dc:	f043 0304 	orr.w	r3, r3, #4
 80015e0:	62a3      	str	r3, [r4, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 80015e2:	2300      	movs	r3, #0
 80015e4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_TIMEOUT;
 80015e8:	e7bf      	b.n	800156a <HAL_ADC_PollForConversion+0x26>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80015ea:	f7ff ff93 	bl	8001514 <HAL_GetTick>
 80015ee:	1bc0      	subs	r0, r0, r7
 80015f0:	4285      	cmp	r5, r0
 80015f2:	d3f1      	bcc.n	80015d8 <HAL_ADC_PollForConversion+0x94>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80015f4:	6822      	ldr	r2, [r4, #0]
 80015f6:	6813      	ldr	r3, [r2, #0]
 80015f8:	0799      	lsls	r1, r3, #30
 80015fa:	d5ea      	bpl.n	80015d2 <HAL_ADC_PollForConversion+0x8e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80015fc:	f06f 0312 	mvn.w	r3, #18
 8001600:	6822      	ldr	r2, [r4, #0]
 8001602:	6013      	str	r3, [r2, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001604:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001606:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800160a:	62a3      	str	r3, [r4, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800160c:	6893      	ldr	r3, [r2, #8]
 800160e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001612:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001616:	d125      	bne.n	8001664 <HAL_ADC_PollForConversion+0x120>
 8001618:	68e3      	ldr	r3, [r4, #12]
 800161a:	bb1b      	cbnz	r3, 8001664 <HAL_ADC_PollForConversion+0x120>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800161c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800161e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001622:	62a3      	str	r3, [r4, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001624:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001626:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 800162a:	d11b      	bne.n	8001664 <HAL_ADC_PollForConversion+0x120>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800162c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800162e:	f043 0301 	orr.w	r3, r3, #1
 8001632:	62a3      	str	r3, [r4, #40]	; 0x28
 8001634:	e799      	b.n	800156a <HAL_ADC_PollForConversion+0x26>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001636:	6919      	ldr	r1, [r3, #16]
 8001638:	4211      	tst	r1, r2
 800163a:	d103      	bne.n	8001644 <HAL_ADC_PollForConversion+0x100>
 800163c:	68d9      	ldr	r1, [r3, #12]
 800163e:	4a0e      	ldr	r2, [pc, #56]	; (8001678 <HAL_ADC_PollForConversion+0x134>)
 8001640:	4211      	tst	r1, r2
 8001642:	d00b      	beq.n	800165c <HAL_ADC_PollForConversion+0x118>
 8001644:	6919      	ldr	r1, [r3, #16]
 8001646:	4a0d      	ldr	r2, [pc, #52]	; (800167c <HAL_ADC_PollForConversion+0x138>)
 8001648:	4211      	tst	r1, r2
 800164a:	d109      	bne.n	8001660 <HAL_ADC_PollForConversion+0x11c>
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	4213      	tst	r3, r2
 8001650:	bf14      	ite	ne
 8001652:	23fc      	movne	r3, #252	; 0xfc
 8001654:	2354      	moveq	r3, #84	; 0x54
 8001656:	e7ab      	b.n	80015b0 <HAL_ADC_PollForConversion+0x6c>
 8001658:	2329      	movs	r3, #41	; 0x29
 800165a:	e7a9      	b.n	80015b0 <HAL_ADC_PollForConversion+0x6c>
 800165c:	2354      	movs	r3, #84	; 0x54
 800165e:	e7a7      	b.n	80015b0 <HAL_ADC_PollForConversion+0x6c>
 8001660:	23fc      	movs	r3, #252	; 0xfc
 8001662:	e7a5      	b.n	80015b0 <HAL_ADC_PollForConversion+0x6c>
  return HAL_OK;
 8001664:	2000      	movs	r0, #0
 8001666:	e780      	b.n	800156a <HAL_ADC_PollForConversion+0x26>
 8001668:	20000010 	.word	0x20000010
 800166c:	24924924 	.word	0x24924924
 8001670:	12492492 	.word	0x12492492
 8001674:	00924924 	.word	0x00924924
 8001678:	00492492 	.word	0x00492492
 800167c:	00249249 	.word	0x00249249

08001680 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001680:	6803      	ldr	r3, [r0, #0]
 8001682:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001684:	4770      	bx	lr
	...

08001688 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8001688:	2300      	movs	r3, #0
{ 
 800168a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 800168c:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800168e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001692:	2b01      	cmp	r3, #1
 8001694:	d074      	beq.n	8001780 <HAL_ADC_ConfigChannel+0xf8>
 8001696:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001698:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 800169a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800169e:	2d06      	cmp	r5, #6
 80016a0:	6802      	ldr	r2, [r0, #0]
 80016a2:	ea4f 0385 	mov.w	r3, r5, lsl #2
 80016a6:	680c      	ldr	r4, [r1, #0]
 80016a8:	d825      	bhi.n	80016f6 <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80016aa:	442b      	add	r3, r5
 80016ac:	251f      	movs	r5, #31
 80016ae:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80016b0:	3b05      	subs	r3, #5
 80016b2:	409d      	lsls	r5, r3
 80016b4:	ea26 0505 	bic.w	r5, r6, r5
 80016b8:	fa04 f303 	lsl.w	r3, r4, r3
 80016bc:	432b      	orrs	r3, r5
 80016be:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80016c0:	2c09      	cmp	r4, #9
 80016c2:	ea4f 0344 	mov.w	r3, r4, lsl #1
 80016c6:	688d      	ldr	r5, [r1, #8]
 80016c8:	d92f      	bls.n	800172a <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80016ca:	2607      	movs	r6, #7
 80016cc:	4423      	add	r3, r4
 80016ce:	68d1      	ldr	r1, [r2, #12]
 80016d0:	3b1e      	subs	r3, #30
 80016d2:	409e      	lsls	r6, r3
 80016d4:	ea21 0106 	bic.w	r1, r1, r6
 80016d8:	fa05 f303 	lsl.w	r3, r5, r3
 80016dc:	430b      	orrs	r3, r1
 80016de:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80016e0:	f1a4 0310 	sub.w	r3, r4, #16
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d92b      	bls.n	8001740 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016e8:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016ea:	2200      	movs	r2, #0
 80016ec:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	b002      	add	sp, #8
 80016f4:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80016f6:	2d0c      	cmp	r5, #12
 80016f8:	d80b      	bhi.n	8001712 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80016fa:	442b      	add	r3, r5
 80016fc:	251f      	movs	r5, #31
 80016fe:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8001700:	3b23      	subs	r3, #35	; 0x23
 8001702:	409d      	lsls	r5, r3
 8001704:	ea26 0505 	bic.w	r5, r6, r5
 8001708:	fa04 f303 	lsl.w	r3, r4, r3
 800170c:	432b      	orrs	r3, r5
 800170e:	6313      	str	r3, [r2, #48]	; 0x30
 8001710:	e7d6      	b.n	80016c0 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001712:	442b      	add	r3, r5
 8001714:	251f      	movs	r5, #31
 8001716:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8001718:	3b41      	subs	r3, #65	; 0x41
 800171a:	409d      	lsls	r5, r3
 800171c:	ea26 0505 	bic.w	r5, r6, r5
 8001720:	fa04 f303 	lsl.w	r3, r4, r3
 8001724:	432b      	orrs	r3, r5
 8001726:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001728:	e7ca      	b.n	80016c0 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800172a:	2607      	movs	r6, #7
 800172c:	6911      	ldr	r1, [r2, #16]
 800172e:	4423      	add	r3, r4
 8001730:	409e      	lsls	r6, r3
 8001732:	ea21 0106 	bic.w	r1, r1, r6
 8001736:	fa05 f303 	lsl.w	r3, r5, r3
 800173a:	430b      	orrs	r3, r1
 800173c:	6113      	str	r3, [r2, #16]
 800173e:	e7cf      	b.n	80016e0 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8001740:	4b10      	ldr	r3, [pc, #64]	; (8001784 <HAL_ADC_ConfigChannel+0xfc>)
 8001742:	429a      	cmp	r2, r3
 8001744:	d116      	bne.n	8001774 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001746:	6893      	ldr	r3, [r2, #8]
 8001748:	021b      	lsls	r3, r3, #8
 800174a:	d4cd      	bmi.n	80016e8 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800174c:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800174e:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001750:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001754:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001756:	d1c7      	bne.n	80016e8 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001758:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <HAL_ADC_ConfigChannel+0x100>)
 800175a:	4a0c      	ldr	r2, [pc, #48]	; (800178c <HAL_ADC_ConfigChannel+0x104>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001762:	230a      	movs	r3, #10
 8001764:	4353      	muls	r3, r2
            wait_loop_index--;
 8001766:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001768:	9b01      	ldr	r3, [sp, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0bc      	beq.n	80016e8 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 800176e:	9b01      	ldr	r3, [sp, #4]
 8001770:	3b01      	subs	r3, #1
 8001772:	e7f8      	b.n	8001766 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001774:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001776:	f043 0320 	orr.w	r3, r3, #32
 800177a:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e7b4      	b.n	80016ea <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8001780:	2302      	movs	r3, #2
 8001782:	e7b5      	b.n	80016f0 <HAL_ADC_ConfigChannel+0x68>
 8001784:	40012400 	.word	0x40012400
 8001788:	20000010 	.word	0x20000010
 800178c:	000f4240 	.word	0x000f4240

08001790 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8001790:	2300      	movs	r3, #0
{
 8001792:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8001794:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001796:	6803      	ldr	r3, [r0, #0]
{
 8001798:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800179a:	689a      	ldr	r2, [r3, #8]
 800179c:	07d2      	lsls	r2, r2, #31
 800179e:	d502      	bpl.n	80017a6 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80017a0:	2000      	movs	r0, #0
}
 80017a2:	b002      	add	sp, #8
 80017a4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80017a6:	689a      	ldr	r2, [r3, #8]
 80017a8:	f042 0201 	orr.w	r2, r2, #1
 80017ac:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <ADC_Enable+0x68>)
 80017b0:	4a12      	ldr	r2, [pc, #72]	; (80017fc <ADC_Enable+0x6c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80017b8:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80017ba:	9b01      	ldr	r3, [sp, #4]
 80017bc:	b9c3      	cbnz	r3, 80017f0 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80017be:	f7ff fea9 	bl	8001514 <HAL_GetTick>
 80017c2:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80017c4:	6823      	ldr	r3, [r4, #0]
 80017c6:	689d      	ldr	r5, [r3, #8]
 80017c8:	f015 0501 	ands.w	r5, r5, #1
 80017cc:	d1e8      	bne.n	80017a0 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80017ce:	f7ff fea1 	bl	8001514 <HAL_GetTick>
 80017d2:	1b80      	subs	r0, r0, r6
 80017d4:	2802      	cmp	r0, #2
 80017d6:	d9f5      	bls.n	80017c4 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80017da:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017de:	f043 0310 	orr.w	r3, r3, #16
 80017e2:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 80017e6:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80017ee:	e7d8      	b.n	80017a2 <ADC_Enable+0x12>
      wait_loop_index--;
 80017f0:	9b01      	ldr	r3, [sp, #4]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	e7e0      	b.n	80017b8 <ADC_Enable+0x28>
 80017f6:	bf00      	nop
 80017f8:	20000010 	.word	0x20000010
 80017fc:	000f4240 	.word	0x000f4240

08001800 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8001800:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8001804:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8001806:	2b01      	cmp	r3, #1
{
 8001808:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800180a:	d054      	beq.n	80018b6 <HAL_ADC_Start+0xb6>
 800180c:	2301      	movs	r3, #1
 800180e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8001812:	f7ff ffbd 	bl	8001790 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8001816:	2800      	cmp	r0, #0
 8001818:	d149      	bne.n	80018ae <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 800181a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800181c:	4a27      	ldr	r2, [pc, #156]	; (80018bc <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 800181e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001822:	f023 0301 	bic.w	r3, r3, #1
 8001826:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800182a:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800182c:	6823      	ldr	r3, [r4, #0]
 800182e:	4293      	cmp	r3, r2
 8001830:	d104      	bne.n	800183c <HAL_ADC_Start+0x3c>
 8001832:	4923      	ldr	r1, [pc, #140]	; (80018c0 <HAL_ADC_Start+0xc0>)
 8001834:	684a      	ldr	r2, [r1, #4]
 8001836:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800183a:	d12e      	bne.n	800189a <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800183c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800183e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001842:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001844:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001846:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001848:	bf41      	itttt	mi
 800184a:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 800184c:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8001850:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8001854:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001856:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001858:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800185c:	bf1c      	itt	ne
 800185e:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8001860:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001864:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8001866:	2200      	movs	r2, #0
 8001868:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800186c:	f06f 0202 	mvn.w	r2, #2
 8001870:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001878:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800187c:	d113      	bne.n	80018a6 <HAL_ADC_Start+0xa6>
 800187e:	4a0f      	ldr	r2, [pc, #60]	; (80018bc <HAL_ADC_Start+0xbc>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d105      	bne.n	8001890 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001884:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8001888:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800188a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800188e:	d10a      	bne.n	80018a6 <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800189a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800189c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80018a0:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80018a2:	684a      	ldr	r2, [r1, #4]
 80018a4:	e7cf      	b.n	8001846 <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80018a6:	689a      	ldr	r2, [r3, #8]
 80018a8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80018ac:	e7f3      	b.n	8001896 <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 80018ae:	2300      	movs	r3, #0
 80018b0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80018b4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80018b6:	2002      	movs	r0, #2
}
 80018b8:	bd10      	pop	{r4, pc}
 80018ba:	bf00      	nop
 80018bc:	40012800 	.word	0x40012800
 80018c0:	40012400 	.word	0x40012400

080018c4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80018c4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80018c6:	6803      	ldr	r3, [r0, #0]
{
 80018c8:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80018ca:	689a      	ldr	r2, [r3, #8]
 80018cc:	07d2      	lsls	r2, r2, #31
 80018ce:	d401      	bmi.n	80018d4 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80018d0:	2000      	movs	r0, #0
 80018d2:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80018d4:	689a      	ldr	r2, [r3, #8]
 80018d6:	f022 0201 	bic.w	r2, r2, #1
 80018da:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80018dc:	f7ff fe1a 	bl	8001514 <HAL_GetTick>
 80018e0:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80018e2:	6823      	ldr	r3, [r4, #0]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	07db      	lsls	r3, r3, #31
 80018e8:	d5f2      	bpl.n	80018d0 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80018ea:	f7ff fe13 	bl	8001514 <HAL_GetTick>
 80018ee:	1b40      	subs	r0, r0, r5
 80018f0:	2802      	cmp	r0, #2
 80018f2:	d9f6      	bls.n	80018e2 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018f6:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018f8:	f043 0310 	orr.w	r3, r3, #16
 80018fc:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018fe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001906:	bd38      	pop	{r3, r4, r5, pc}

08001908 <HAL_ADC_Init>:
{
 8001908:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800190a:	4604      	mov	r4, r0
 800190c:	2800      	cmp	r0, #0
 800190e:	d071      	beq.n	80019f4 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001910:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001912:	b923      	cbnz	r3, 800191e <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8001914:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001916:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800191a:	f006 fc41 	bl	80081a0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800191e:	4620      	mov	r0, r4
 8001920:	f7ff ffd0 	bl	80018c4 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001924:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001926:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800192a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800192c:	d164      	bne.n	80019f8 <HAL_ADC_Init+0xf0>
 800192e:	2800      	cmp	r0, #0
 8001930:	d162      	bne.n	80019f8 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001932:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8001934:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001938:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800193a:	f023 0302 	bic.w	r3, r3, #2
 800193e:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001942:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001944:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8001946:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8001948:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800194a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800194e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001952:	d038      	beq.n	80019c6 <HAL_ADC_Init+0xbe>
 8001954:	2901      	cmp	r1, #1
 8001956:	bf14      	ite	ne
 8001958:	4606      	movne	r6, r0
 800195a:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800195e:	6965      	ldr	r5, [r4, #20]
 8001960:	2d01      	cmp	r5, #1
 8001962:	d107      	bne.n	8001974 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001964:	2b00      	cmp	r3, #0
 8001966:	d130      	bne.n	80019ca <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001968:	69a3      	ldr	r3, [r4, #24]
 800196a:	3b01      	subs	r3, #1
 800196c:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8001970:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8001974:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001976:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 800197a:	685d      	ldr	r5, [r3, #4]
 800197c:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8001980:	ea45 0506 	orr.w	r5, r5, r6
 8001984:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001986:	689e      	ldr	r6, [r3, #8]
 8001988:	4d1d      	ldr	r5, [pc, #116]	; (8001a00 <HAL_ADC_Init+0xf8>)
 800198a:	ea05 0506 	and.w	r5, r5, r6
 800198e:	ea45 0502 	orr.w	r5, r5, r2
 8001992:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001994:	d001      	beq.n	800199a <HAL_ADC_Init+0x92>
 8001996:	2901      	cmp	r1, #1
 8001998:	d120      	bne.n	80019dc <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800199a:	6921      	ldr	r1, [r4, #16]
 800199c:	3901      	subs	r1, #1
 800199e:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80019a0:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80019a2:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80019a6:	4329      	orrs	r1, r5
 80019a8:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80019aa:	6899      	ldr	r1, [r3, #8]
 80019ac:	4b15      	ldr	r3, [pc, #84]	; (8001a04 <HAL_ADC_Init+0xfc>)
 80019ae:	400b      	ands	r3, r1
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d115      	bne.n	80019e0 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 80019b4:	2300      	movs	r3, #0
 80019b6:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80019b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80019ba:	f023 0303 	bic.w	r3, r3, #3
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	62a3      	str	r3, [r4, #40]	; 0x28
 80019c4:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80019c6:	460e      	mov	r6, r1
 80019c8:	e7c9      	b.n	800195e <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80019cc:	f043 0320 	orr.w	r3, r3, #32
 80019d0:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019d4:	f043 0301 	orr.w	r3, r3, #1
 80019d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80019da:	e7cb      	b.n	8001974 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 80019dc:	2100      	movs	r1, #0
 80019de:	e7df      	b.n	80019a0 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 80019e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80019e2:	f023 0312 	bic.w	r3, r3, #18
 80019e6:	f043 0310 	orr.w	r3, r3, #16
 80019ea:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80019f4:	2001      	movs	r0, #1
}
 80019f6:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019f8:	f043 0310 	orr.w	r3, r3, #16
 80019fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80019fe:	e7f9      	b.n	80019f4 <HAL_ADC_Init+0xec>
 8001a00:	ffe1f7fd 	.word	0xffe1f7fd
 8001a04:	ff1f0efe 	.word	0xff1f0efe

08001a08 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a08:	4a07      	ldr	r2, [pc, #28]	; (8001a28 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001a0a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a0c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001a0e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a12:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a16:	041b      	lsls	r3, r3, #16
 8001a18:	0c1b      	lsrs	r3, r3, #16
 8001a1a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001a22:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001a24:	60d3      	str	r3, [r2, #12]
 8001a26:	4770      	bx	lr
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a2c:	4b17      	ldr	r3, [pc, #92]	; (8001a8c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a2e:	b530      	push	{r4, r5, lr}
 8001a30:	68dc      	ldr	r4, [r3, #12]
 8001a32:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a36:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a3a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a3c:	2b04      	cmp	r3, #4
 8001a3e:	bf28      	it	cs
 8001a40:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a42:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a44:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a48:	bf98      	it	ls
 8001a4a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a4c:	fa05 f303 	lsl.w	r3, r5, r3
 8001a50:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a54:	bf88      	it	hi
 8001a56:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a58:	4019      	ands	r1, r3
 8001a5a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a5c:	fa05 f404 	lsl.w	r4, r5, r4
 8001a60:	3c01      	subs	r4, #1
 8001a62:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001a64:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a66:	ea42 0201 	orr.w	r2, r2, r1
 8001a6a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a6e:	bfaf      	iteee	ge
 8001a70:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a74:	4b06      	ldrlt	r3, [pc, #24]	; (8001a90 <HAL_NVIC_SetPriority+0x64>)
 8001a76:	f000 000f 	andlt.w	r0, r0, #15
 8001a7a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7c:	bfa5      	ittet	ge
 8001a7e:	b2d2      	uxtbge	r2, r2
 8001a80:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a84:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a86:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001a8a:	bd30      	pop	{r4, r5, pc}
 8001a8c:	e000ed00 	.word	0xe000ed00
 8001a90:	e000ed14 	.word	0xe000ed14

08001a94 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001a94:	2301      	movs	r3, #1
 8001a96:	0942      	lsrs	r2, r0, #5
 8001a98:	f000 001f 	and.w	r0, r0, #31
 8001a9c:	fa03 f000 	lsl.w	r0, r3, r0
 8001aa0:	4b01      	ldr	r3, [pc, #4]	; (8001aa8 <HAL_NVIC_EnableIRQ+0x14>)
 8001aa2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001aa6:	4770      	bx	lr
 8001aa8:	e000e100 	.word	0xe000e100

08001aac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aac:	3801      	subs	r0, #1
 8001aae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001ab2:	d20a      	bcs.n	8001aca <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab4:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab8:	4a06      	ldr	r2, [pc, #24]	; (8001ad4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aba:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001abc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ac0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ac2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ac4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001aca:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000e010 	.word	0xe000e010
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001ad8:	4b04      	ldr	r3, [pc, #16]	; (8001aec <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001ada:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	bf0c      	ite	eq
 8001ae0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001ae4:	f022 0204 	bicne.w	r2, r2, #4
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	4770      	bx	lr
 8001aec:	e000e010 	.word	0xe000e010

08001af0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001af0:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001af2:	f005 ffad 	bl	8007a50 <HAL_SYSTICK_Callback>
 8001af6:	bd08      	pop	{r3, pc}

08001af8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001af8:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001afa:	b350      	cbz	r0, 8001b52 <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001afc:	2214      	movs	r2, #20
 8001afe:	6801      	ldr	r1, [r0, #0]
 8001b00:	4b15      	ldr	r3, [pc, #84]	; (8001b58 <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b02:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b04:	440b      	add	r3, r1
 8001b06:	fbb3 f3f2 	udiv	r3, r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001b0e:	4b13      	ldr	r3, [pc, #76]	; (8001b5c <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 8001b10:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8001b12:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8001b14:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b16:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8001b1a:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b1c:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b1e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b22:	4323      	orrs	r3, r4
 8001b24:	6904      	ldr	r4, [r0, #16]
 8001b26:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b28:	6944      	ldr	r4, [r0, #20]
 8001b2a:	4323      	orrs	r3, r4
 8001b2c:	6984      	ldr	r4, [r0, #24]
 8001b2e:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b30:	69c4      	ldr	r4, [r0, #28]
 8001b32:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001b34:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b36:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b38:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 8001b3a:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001b3c:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 8001b40:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001b42:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001b44:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001b46:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b48:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b4a:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 8001b4e:	4618      	mov	r0, r3
 8001b50:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001b52:	2001      	movs	r0, #1
}
 8001b54:	bd10      	pop	{r4, pc}
 8001b56:	bf00      	nop
 8001b58:	bffdfff8 	.word	0xbffdfff8
 8001b5c:	40020000 	.word	0x40020000

08001b60 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b60:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b62:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001b66:	2c01      	cmp	r4, #1
 8001b68:	d035      	beq.n	8001bd6 <HAL_DMA_Start_IT+0x76>
 8001b6a:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b6c:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8001b70:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b74:	42a5      	cmp	r5, r4
 8001b76:	f04f 0600 	mov.w	r6, #0
 8001b7a:	f04f 0402 	mov.w	r4, #2
 8001b7e:	d128      	bne.n	8001bd2 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b80:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001b84:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b86:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001b88:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b8a:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8001b8c:	f026 0601 	bic.w	r6, r6, #1
 8001b90:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b92:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8001b94:	40bd      	lsls	r5, r7
 8001b96:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b98:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b9a:	6843      	ldr	r3, [r0, #4]
 8001b9c:	6805      	ldr	r5, [r0, #0]
 8001b9e:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8001ba0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001ba2:	bf0b      	itete	eq
 8001ba4:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001ba6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001ba8:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001baa:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001bac:	b14b      	cbz	r3, 8001bc2 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bae:	6823      	ldr	r3, [r4, #0]
 8001bb0:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001bb4:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001bb6:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bb8:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	602b      	str	r3, [r5, #0]
 8001bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001bc2:	6823      	ldr	r3, [r4, #0]
 8001bc4:	f023 0304 	bic.w	r3, r3, #4
 8001bc8:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001bca:	6823      	ldr	r3, [r4, #0]
 8001bcc:	f043 030a 	orr.w	r3, r3, #10
 8001bd0:	e7f0      	b.n	8001bb4 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8001bd2:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8001bd6:	2002      	movs	r0, #2
}
 8001bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001bdc <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001bdc:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8001be0:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d003      	beq.n	8001bee <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001be6:	2304      	movs	r3, #4
 8001be8:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001bea:	2001      	movs	r0, #1
 8001bec:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bee:	6803      	ldr	r3, [r0, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	f022 020e 	bic.w	r2, r2, #14
 8001bf6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	f022 0201 	bic.w	r2, r2, #1
 8001bfe:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c00:	4a18      	ldr	r2, [pc, #96]	; (8001c64 <HAL_DMA_Abort_IT+0x88>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d01f      	beq.n	8001c46 <HAL_DMA_Abort_IT+0x6a>
 8001c06:	3214      	adds	r2, #20
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d01e      	beq.n	8001c4a <HAL_DMA_Abort_IT+0x6e>
 8001c0c:	3214      	adds	r2, #20
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d01d      	beq.n	8001c4e <HAL_DMA_Abort_IT+0x72>
 8001c12:	3214      	adds	r2, #20
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d01d      	beq.n	8001c54 <HAL_DMA_Abort_IT+0x78>
 8001c18:	3214      	adds	r2, #20
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d01d      	beq.n	8001c5a <HAL_DMA_Abort_IT+0x7e>
 8001c1e:	3214      	adds	r2, #20
 8001c20:	4293      	cmp	r3, r2
 8001c22:	bf0c      	ite	eq
 8001c24:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001c28:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001c2c:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8001c2e:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c30:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001c32:	2301      	movs	r3, #1
 8001c34:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8001c38:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001c3a:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001c3e:	b17b      	cbz	r3, 8001c60 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8001c40:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001c42:	4620      	mov	r0, r4
 8001c44:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c46:	2301      	movs	r3, #1
 8001c48:	e7f0      	b.n	8001c2c <HAL_DMA_Abort_IT+0x50>
 8001c4a:	2310      	movs	r3, #16
 8001c4c:	e7ee      	b.n	8001c2c <HAL_DMA_Abort_IT+0x50>
 8001c4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c52:	e7eb      	b.n	8001c2c <HAL_DMA_Abort_IT+0x50>
 8001c54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c58:	e7e8      	b.n	8001c2c <HAL_DMA_Abort_IT+0x50>
 8001c5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c5e:	e7e5      	b.n	8001c2c <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001c60:	4618      	mov	r0, r3
}
 8001c62:	bd10      	pop	{r4, pc}
 8001c64:	40020008 	.word	0x40020008
 8001c68:	40020000 	.word	0x40020000

08001c6c <HAL_DMA_IRQHandler>:
{
 8001c6c:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c6e:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c70:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c72:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c74:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001c76:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c78:	4095      	lsls	r5, r2
 8001c7a:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001c7c:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c7e:	d032      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0x7a>
 8001c80:	074d      	lsls	r5, r1, #29
 8001c82:	d530      	bpl.n	8001ce6 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c88:	bf5e      	ittt	pl
 8001c8a:	681a      	ldrpl	r2, [r3, #0]
 8001c8c:	f022 0204 	bicpl.w	r2, r2, #4
 8001c90:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c92:	4a3e      	ldr	r2, [pc, #248]	; (8001d8c <HAL_DMA_IRQHandler+0x120>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d019      	beq.n	8001ccc <HAL_DMA_IRQHandler+0x60>
 8001c98:	3214      	adds	r2, #20
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d018      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0x64>
 8001c9e:	3214      	adds	r2, #20
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d017      	beq.n	8001cd4 <HAL_DMA_IRQHandler+0x68>
 8001ca4:	3214      	adds	r2, #20
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d017      	beq.n	8001cda <HAL_DMA_IRQHandler+0x6e>
 8001caa:	3214      	adds	r2, #20
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d017      	beq.n	8001ce0 <HAL_DMA_IRQHandler+0x74>
 8001cb0:	3214      	adds	r2, #20
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	bf0c      	ite	eq
 8001cb6:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8001cba:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8001cbe:	4a34      	ldr	r2, [pc, #208]	; (8001d90 <HAL_DMA_IRQHandler+0x124>)
 8001cc0:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001cc2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d05e      	beq.n	8001d86 <HAL_DMA_IRQHandler+0x11a>
}
 8001cc8:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001cca:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001ccc:	2304      	movs	r3, #4
 8001cce:	e7f6      	b.n	8001cbe <HAL_DMA_IRQHandler+0x52>
 8001cd0:	2340      	movs	r3, #64	; 0x40
 8001cd2:	e7f4      	b.n	8001cbe <HAL_DMA_IRQHandler+0x52>
 8001cd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cd8:	e7f1      	b.n	8001cbe <HAL_DMA_IRQHandler+0x52>
 8001cda:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001cde:	e7ee      	b.n	8001cbe <HAL_DMA_IRQHandler+0x52>
 8001ce0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ce4:	e7eb      	b.n	8001cbe <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001ce6:	2502      	movs	r5, #2
 8001ce8:	4095      	lsls	r5, r2
 8001cea:	4225      	tst	r5, r4
 8001cec:	d035      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xee>
 8001cee:	078d      	lsls	r5, r1, #30
 8001cf0:	d533      	bpl.n	8001d5a <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	0694      	lsls	r4, r2, #26
 8001cf6:	d406      	bmi.n	8001d06 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	f022 020a 	bic.w	r2, r2, #10
 8001cfe:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001d00:	2201      	movs	r2, #1
 8001d02:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d06:	4a21      	ldr	r2, [pc, #132]	; (8001d8c <HAL_DMA_IRQHandler+0x120>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d019      	beq.n	8001d40 <HAL_DMA_IRQHandler+0xd4>
 8001d0c:	3214      	adds	r2, #20
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d018      	beq.n	8001d44 <HAL_DMA_IRQHandler+0xd8>
 8001d12:	3214      	adds	r2, #20
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d017      	beq.n	8001d48 <HAL_DMA_IRQHandler+0xdc>
 8001d18:	3214      	adds	r2, #20
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d017      	beq.n	8001d4e <HAL_DMA_IRQHandler+0xe2>
 8001d1e:	3214      	adds	r2, #20
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d017      	beq.n	8001d54 <HAL_DMA_IRQHandler+0xe8>
 8001d24:	3214      	adds	r2, #20
 8001d26:	4293      	cmp	r3, r2
 8001d28:	bf0c      	ite	eq
 8001d2a:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001d2e:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001d32:	4a17      	ldr	r2, [pc, #92]	; (8001d90 <HAL_DMA_IRQHandler+0x124>)
 8001d34:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001d36:	2300      	movs	r3, #0
 8001d38:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001d3c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001d3e:	e7c1      	b.n	8001cc4 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d40:	2302      	movs	r3, #2
 8001d42:	e7f6      	b.n	8001d32 <HAL_DMA_IRQHandler+0xc6>
 8001d44:	2320      	movs	r3, #32
 8001d46:	e7f4      	b.n	8001d32 <HAL_DMA_IRQHandler+0xc6>
 8001d48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d4c:	e7f1      	b.n	8001d32 <HAL_DMA_IRQHandler+0xc6>
 8001d4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d52:	e7ee      	b.n	8001d32 <HAL_DMA_IRQHandler+0xc6>
 8001d54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d58:	e7eb      	b.n	8001d32 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d5a:	2508      	movs	r5, #8
 8001d5c:	4095      	lsls	r5, r2
 8001d5e:	4225      	tst	r5, r4
 8001d60:	d011      	beq.n	8001d86 <HAL_DMA_IRQHandler+0x11a>
 8001d62:	0709      	lsls	r1, r1, #28
 8001d64:	d50f      	bpl.n	8001d86 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d66:	6819      	ldr	r1, [r3, #0]
 8001d68:	f021 010e 	bic.w	r1, r1, #14
 8001d6c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d6e:	2301      	movs	r3, #1
 8001d70:	fa03 f202 	lsl.w	r2, r3, r2
 8001d74:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d76:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001d78:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001d82:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001d84:	e79e      	b.n	8001cc4 <HAL_DMA_IRQHandler+0x58>
}
 8001d86:	bc70      	pop	{r4, r5, r6}
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	40020008 	.word	0x40020008
 8001d90:	40020000 	.word	0x40020000

08001d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001d98:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001d9a:	4616      	mov	r6, r2
 8001d9c:	4b65      	ldr	r3, [pc, #404]	; (8001f34 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d9e:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001f44 <HAL_GPIO_Init+0x1b0>
 8001da2:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001f48 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8001da6:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001daa:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001dac:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001db0:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001db4:	45a0      	cmp	r8, r4
 8001db6:	d17f      	bne.n	8001eb8 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001db8:	684d      	ldr	r5, [r1, #4]
 8001dba:	2d12      	cmp	r5, #18
 8001dbc:	f000 80af 	beq.w	8001f1e <HAL_GPIO_Init+0x18a>
 8001dc0:	f200 8088 	bhi.w	8001ed4 <HAL_GPIO_Init+0x140>
 8001dc4:	2d02      	cmp	r5, #2
 8001dc6:	f000 80a7 	beq.w	8001f18 <HAL_GPIO_Init+0x184>
 8001dca:	d87c      	bhi.n	8001ec6 <HAL_GPIO_Init+0x132>
 8001dcc:	2d00      	cmp	r5, #0
 8001dce:	f000 808e 	beq.w	8001eee <HAL_GPIO_Init+0x15a>
 8001dd2:	2d01      	cmp	r5, #1
 8001dd4:	f000 809e 	beq.w	8001f14 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dd8:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ddc:	2cff      	cmp	r4, #255	; 0xff
 8001dde:	bf93      	iteet	ls
 8001de0:	4682      	movls	sl, r0
 8001de2:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001de6:	3d08      	subhi	r5, #8
 8001de8:	f8d0 b000 	ldrls.w	fp, [r0]
 8001dec:	bf92      	itee	ls
 8001dee:	00b5      	lslls	r5, r6, #2
 8001df0:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001df4:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001df6:	fa09 f805 	lsl.w	r8, r9, r5
 8001dfa:	ea2b 0808 	bic.w	r8, fp, r8
 8001dfe:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e02:	bf88      	it	hi
 8001e04:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e08:	ea48 0505 	orr.w	r5, r8, r5
 8001e0c:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e10:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001e14:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001e18:	d04e      	beq.n	8001eb8 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e1a:	4d47      	ldr	r5, [pc, #284]	; (8001f38 <HAL_GPIO_Init+0x1a4>)
 8001e1c:	4f46      	ldr	r7, [pc, #280]	; (8001f38 <HAL_GPIO_Init+0x1a4>)
 8001e1e:	69ad      	ldr	r5, [r5, #24]
 8001e20:	f026 0803 	bic.w	r8, r6, #3
 8001e24:	f045 0501 	orr.w	r5, r5, #1
 8001e28:	61bd      	str	r5, [r7, #24]
 8001e2a:	69bd      	ldr	r5, [r7, #24]
 8001e2c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001e30:	f005 0501 	and.w	r5, r5, #1
 8001e34:	9501      	str	r5, [sp, #4]
 8001e36:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001e3a:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e3e:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001e40:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8001e44:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001e48:	fa09 f90b 	lsl.w	r9, r9, fp
 8001e4c:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e50:	4d3a      	ldr	r5, [pc, #232]	; (8001f3c <HAL_GPIO_Init+0x1a8>)
 8001e52:	42a8      	cmp	r0, r5
 8001e54:	d068      	beq.n	8001f28 <HAL_GPIO_Init+0x194>
 8001e56:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e5a:	42a8      	cmp	r0, r5
 8001e5c:	d066      	beq.n	8001f2c <HAL_GPIO_Init+0x198>
 8001e5e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e62:	42a8      	cmp	r0, r5
 8001e64:	d064      	beq.n	8001f30 <HAL_GPIO_Init+0x19c>
 8001e66:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e6a:	42a8      	cmp	r0, r5
 8001e6c:	bf0c      	ite	eq
 8001e6e:	2503      	moveq	r5, #3
 8001e70:	2504      	movne	r5, #4
 8001e72:	fa05 f50b 	lsl.w	r5, r5, fp
 8001e76:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001e7a:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e7e:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e80:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001e84:	bf14      	ite	ne
 8001e86:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e88:	43a5      	biceq	r5, r4
 8001e8a:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e8c:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e8e:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001e92:	bf14      	ite	ne
 8001e94:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e96:	43a5      	biceq	r5, r4
 8001e98:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e9a:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e9c:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ea0:	bf14      	ite	ne
 8001ea2:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ea4:	43a5      	biceq	r5, r4
 8001ea6:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ea8:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eaa:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001eae:	bf14      	ite	ne
 8001eb0:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001eb2:	ea25 0404 	biceq.w	r4, r5, r4
 8001eb6:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001eb8:	3601      	adds	r6, #1
 8001eba:	2e10      	cmp	r6, #16
 8001ebc:	f47f af73 	bne.w	8001da6 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001ec0:	b003      	add	sp, #12
 8001ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001ec6:	2d03      	cmp	r5, #3
 8001ec8:	d022      	beq.n	8001f10 <HAL_GPIO_Init+0x17c>
 8001eca:	2d11      	cmp	r5, #17
 8001ecc:	d184      	bne.n	8001dd8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ece:	68ca      	ldr	r2, [r1, #12]
 8001ed0:	3204      	adds	r2, #4
          break;
 8001ed2:	e781      	b.n	8001dd8 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001ed4:	4f1a      	ldr	r7, [pc, #104]	; (8001f40 <HAL_GPIO_Init+0x1ac>)
 8001ed6:	42bd      	cmp	r5, r7
 8001ed8:	d009      	beq.n	8001eee <HAL_GPIO_Init+0x15a>
 8001eda:	d812      	bhi.n	8001f02 <HAL_GPIO_Init+0x16e>
 8001edc:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001f4c <HAL_GPIO_Init+0x1b8>
 8001ee0:	454d      	cmp	r5, r9
 8001ee2:	d004      	beq.n	8001eee <HAL_GPIO_Init+0x15a>
 8001ee4:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001ee8:	454d      	cmp	r5, r9
 8001eea:	f47f af75 	bne.w	8001dd8 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001eee:	688a      	ldr	r2, [r1, #8]
 8001ef0:	b1c2      	cbz	r2, 8001f24 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ef2:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001ef4:	bf0c      	ite	eq
 8001ef6:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001efa:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001efe:	2208      	movs	r2, #8
 8001f00:	e76a      	b.n	8001dd8 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001f02:	4575      	cmp	r5, lr
 8001f04:	d0f3      	beq.n	8001eee <HAL_GPIO_Init+0x15a>
 8001f06:	4565      	cmp	r5, ip
 8001f08:	d0f1      	beq.n	8001eee <HAL_GPIO_Init+0x15a>
 8001f0a:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001f50 <HAL_GPIO_Init+0x1bc>
 8001f0e:	e7eb      	b.n	8001ee8 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f10:	2200      	movs	r2, #0
 8001f12:	e761      	b.n	8001dd8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f14:	68ca      	ldr	r2, [r1, #12]
          break;
 8001f16:	e75f      	b.n	8001dd8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f18:	68ca      	ldr	r2, [r1, #12]
 8001f1a:	3208      	adds	r2, #8
          break;
 8001f1c:	e75c      	b.n	8001dd8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f1e:	68ca      	ldr	r2, [r1, #12]
 8001f20:	320c      	adds	r2, #12
          break;
 8001f22:	e759      	b.n	8001dd8 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f24:	2204      	movs	r2, #4
 8001f26:	e757      	b.n	8001dd8 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f28:	2500      	movs	r5, #0
 8001f2a:	e7a2      	b.n	8001e72 <HAL_GPIO_Init+0xde>
 8001f2c:	2501      	movs	r5, #1
 8001f2e:	e7a0      	b.n	8001e72 <HAL_GPIO_Init+0xde>
 8001f30:	2502      	movs	r5, #2
 8001f32:	e79e      	b.n	8001e72 <HAL_GPIO_Init+0xde>
 8001f34:	40010400 	.word	0x40010400
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	40010800 	.word	0x40010800
 8001f40:	10210000 	.word	0x10210000
 8001f44:	10310000 	.word	0x10310000
 8001f48:	10320000 	.word	0x10320000
 8001f4c:	10110000 	.word	0x10110000
 8001f50:	10220000 	.word	0x10220000

08001f54 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f54:	b10a      	cbz	r2, 8001f5a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f56:	6101      	str	r1, [r0, #16]
 8001f58:	4770      	bx	lr
 8001f5a:	0409      	lsls	r1, r1, #16
 8001f5c:	e7fb      	b.n	8001f56 <HAL_GPIO_WritePin+0x2>

08001f5e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001f5e:	68c3      	ldr	r3, [r0, #12]
 8001f60:	4059      	eors	r1, r3
 8001f62:	60c1      	str	r1, [r0, #12]
 8001f64:	4770      	bx	lr

08001f66 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f66:	6802      	ldr	r2, [r0, #0]
 8001f68:	6953      	ldr	r3, [r2, #20]
 8001f6a:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001f6e:	d00d      	beq.n	8001f8c <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f70:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001f74:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001f76:	2304      	movs	r3, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8001f78:	2220      	movs	r2, #32
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001f7a:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f80:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8001f84:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8001f88:	2001      	movs	r0, #1
 8001f8a:	4770      	bx	lr
  }
  return HAL_OK;
 8001f8c:	4618      	mov	r0, r3
}
 8001f8e:	4770      	bx	lr

08001f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f94:	4604      	mov	r4, r0
 8001f96:	4617      	mov	r7, r2
 8001f98:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f9a:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001f9e:	b28e      	uxth	r6, r1
 8001fa0:	6825      	ldr	r5, [r4, #0]
 8001fa2:	f1b8 0f01 	cmp.w	r8, #1
 8001fa6:	bf0c      	ite	eq
 8001fa8:	696b      	ldreq	r3, [r5, #20]
 8001faa:	69ab      	ldrne	r3, [r5, #24]
 8001fac:	ea36 0303 	bics.w	r3, r6, r3
 8001fb0:	bf14      	ite	ne
 8001fb2:	2001      	movne	r0, #1
 8001fb4:	2000      	moveq	r0, #0
 8001fb6:	b908      	cbnz	r0, 8001fbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8001fb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001fbc:	696b      	ldr	r3, [r5, #20]
 8001fbe:	055a      	lsls	r2, r3, #21
 8001fc0:	d512      	bpl.n	8001fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001fc2:	682b      	ldr	r3, [r5, #0]
      hi2c->State= HAL_I2C_STATE_READY;
 8001fc4:	2220      	movs	r2, #32
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001fc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fca:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fcc:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001fd0:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8001fd6:	2300      	movs	r3, #0
      return HAL_ERROR;
 8001fd8:	2001      	movs	r0, #1
      hi2c->PreviousState = I2C_STATE_NONE;
 8001fda:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8001fdc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8001fe0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001fe4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001fe8:	1c7b      	adds	r3, r7, #1
 8001fea:	d0d9      	beq.n	8001fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001fec:	b94f      	cbnz	r7, 8002002 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001fee:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001ff0:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001ff2:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001ff4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001ff8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001ffc:	2003      	movs	r0, #3
 8001ffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002002:	f7ff fa87 	bl	8001514 <HAL_GetTick>
 8002006:	eba0 0009 	sub.w	r0, r0, r9
 800200a:	4287      	cmp	r7, r0
 800200c:	d2c8      	bcs.n	8001fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 800200e:	e7ee      	b.n	8001fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08002010 <I2C_WaitOnFlagUntilTimeout>:
{
 8002010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002014:	4604      	mov	r4, r0
 8002016:	4690      	mov	r8, r2
 8002018:	461f      	mov	r7, r3
 800201a:	9e08      	ldr	r6, [sp, #32]
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800201c:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8002020:	b28d      	uxth	r5, r1
 8002022:	6823      	ldr	r3, [r4, #0]
 8002024:	f1b9 0f01 	cmp.w	r9, #1
 8002028:	bf0c      	ite	eq
 800202a:	695b      	ldreq	r3, [r3, #20]
 800202c:	699b      	ldrne	r3, [r3, #24]
 800202e:	ea35 0303 	bics.w	r3, r5, r3
 8002032:	bf0c      	ite	eq
 8002034:	2301      	moveq	r3, #1
 8002036:	2300      	movne	r3, #0
 8002038:	4543      	cmp	r3, r8
 800203a:	d002      	beq.n	8002042 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 800203c:	2000      	movs	r0, #0
}
 800203e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002042:	1c7b      	adds	r3, r7, #1
 8002044:	d0ed      	beq.n	8002022 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002046:	b95f      	cbnz	r7, 8002060 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002048:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 800204a:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800204c:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 800204e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8002052:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8002056:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002058:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800205c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002060:	f7ff fa58 	bl	8001514 <HAL_GetTick>
 8002064:	1b80      	subs	r0, r0, r6
 8002066:	4287      	cmp	r7, r0
 8002068:	d2db      	bcs.n	8002022 <I2C_WaitOnFlagUntilTimeout+0x12>
 800206a:	e7ed      	b.n	8002048 <I2C_WaitOnFlagUntilTimeout+0x38>

0800206c <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 800206c:	b570      	push	{r4, r5, r6, lr}
 800206e:	4604      	mov	r4, r0
 8002070:	460d      	mov	r5, r1
 8002072:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002074:	6823      	ldr	r3, [r4, #0]
 8002076:	695b      	ldr	r3, [r3, #20]
 8002078:	061b      	lsls	r3, r3, #24
 800207a:	d501      	bpl.n	8002080 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 800207c:	2000      	movs	r0, #0
 800207e:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002080:	4620      	mov	r0, r4
 8002082:	f7ff ff70 	bl	8001f66 <I2C_IsAcknowledgeFailed>
 8002086:	b9a8      	cbnz	r0, 80020b4 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8002088:	1c6a      	adds	r2, r5, #1
 800208a:	d0f3      	beq.n	8002074 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800208c:	b965      	cbnz	r5, 80020a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800208e:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8002090:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002092:	f043 0320 	orr.w	r3, r3, #32
 8002096:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8002098:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 800209a:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 800209c:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 800209e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80020a2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 80020a6:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80020a8:	f7ff fa34 	bl	8001514 <HAL_GetTick>
 80020ac:	1b80      	subs	r0, r0, r6
 80020ae:	4285      	cmp	r5, r0
 80020b0:	d2e0      	bcs.n	8002074 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 80020b2:	e7ec      	b.n	800208e <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 80020b4:	2001      	movs	r0, #1
}
 80020b6:	bd70      	pop	{r4, r5, r6, pc}

080020b8 <I2C_RequestMemoryWrite>:
{
 80020b8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80020bc:	4615      	mov	r5, r2
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80020be:	6802      	ldr	r2, [r0, #0]
{
 80020c0:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80020c2:	6813      	ldr	r3, [r2, #0]
{
 80020c4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80020c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ca:	6013      	str	r3, [r2, #0]
{
 80020cc:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020ce:	9600      	str	r6, [sp, #0]
 80020d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80020d2:	2200      	movs	r2, #0
 80020d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 80020d8:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020da:	f7ff ff99 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 80020de:	b968      	cbnz	r0, 80020fc <I2C_RequestMemoryWrite+0x44>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80020e0:	6823      	ldr	r3, [r4, #0]
 80020e2:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 80020e6:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80020e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80020ea:	4633      	mov	r3, r6
 80020ec:	491a      	ldr	r1, [pc, #104]	; (8002158 <I2C_RequestMemoryWrite+0xa0>)
 80020ee:	4620      	mov	r0, r4
 80020f0:	f7ff ff4e 	bl	8001f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020f4:	b130      	cbz	r0, 8002104 <I2C_RequestMemoryWrite+0x4c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020f8:	2b04      	cmp	r3, #4
 80020fa:	d018      	beq.n	800212e <I2C_RequestMemoryWrite+0x76>
      return HAL_TIMEOUT;
 80020fc:	2003      	movs	r0, #3
}
 80020fe:	b004      	add	sp, #16
 8002100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002104:	6823      	ldr	r3, [r4, #0]
 8002106:	9003      	str	r0, [sp, #12]
 8002108:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800210a:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800210c:	9203      	str	r2, [sp, #12]
 800210e:	699b      	ldr	r3, [r3, #24]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002110:	4632      	mov	r2, r6
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002112:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002114:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002116:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002118:	f7ff ffa8 	bl	800206c <I2C_WaitOnTXEFlagUntilTimeout>
 800211c:	b148      	cbz	r0, 8002132 <I2C_RequestMemoryWrite+0x7a>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800211e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002120:	2b04      	cmp	r3, #4
 8002122:	d1eb      	bne.n	80020fc <I2C_RequestMemoryWrite+0x44>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002124:	6822      	ldr	r2, [r4, #0]
 8002126:	6813      	ldr	r3, [r2, #0]
 8002128:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800212c:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 800212e:	2001      	movs	r0, #1
 8002130:	e7e5      	b.n	80020fe <I2C_RequestMemoryWrite+0x46>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002132:	f1b8 0f01 	cmp.w	r8, #1
 8002136:	6823      	ldr	r3, [r4, #0]
 8002138:	d102      	bne.n	8002140 <I2C_RequestMemoryWrite+0x88>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800213a:	b2ed      	uxtb	r5, r5
 800213c:	611d      	str	r5, [r3, #16]
 800213e:	e7de      	b.n	80020fe <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002140:	0a2a      	lsrs	r2, r5, #8
 8002142:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002144:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002146:	4632      	mov	r2, r6
 8002148:	4620      	mov	r0, r4
 800214a:	f7ff ff8f 	bl	800206c <I2C_WaitOnTXEFlagUntilTimeout>
 800214e:	2800      	cmp	r0, #0
 8002150:	d1e5      	bne.n	800211e <I2C_RequestMemoryWrite+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002152:	6823      	ldr	r3, [r4, #0]
 8002154:	e7f1      	b.n	800213a <I2C_RequestMemoryWrite+0x82>
 8002156:	bf00      	nop
 8002158:	00010002 	.word	0x00010002

0800215c <I2C_RequestMemoryRead>:
{
 800215c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8002160:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002162:	6803      	ldr	r3, [r0, #0]
{
 8002164:	4616      	mov	r6, r2
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002166:	681a      	ldr	r2, [r3, #0]
{
 8002168:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800216a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800216e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002170:	681a      	ldr	r2, [r3, #0]
{
 8002172:	460f      	mov	r7, r1
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002174:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002178:	601a      	str	r2, [r3, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800217a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800217e:	9500      	str	r5, [sp, #0]
 8002180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002182:	2200      	movs	r2, #0
{
 8002184:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002186:	f7ff ff43 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 800218a:	b980      	cbnz	r0, 80021ae <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800218c:	6823      	ldr	r3, [r4, #0]
 800218e:	b2ff      	uxtb	r7, r7
 8002190:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8002194:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002196:	492d      	ldr	r1, [pc, #180]	; (800224c <I2C_RequestMemoryRead+0xf0>)
 8002198:	462b      	mov	r3, r5
 800219a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800219c:	4620      	mov	r0, r4
 800219e:	f7ff fef7 	bl	8001f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021a2:	b140      	cbz	r0, 80021b6 <I2C_RequestMemoryRead+0x5a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	d101      	bne.n	80021ae <I2C_RequestMemoryRead+0x52>
      return HAL_ERROR;
 80021aa:	2001      	movs	r0, #1
 80021ac:	e000      	b.n	80021b0 <I2C_RequestMemoryRead+0x54>
      return HAL_TIMEOUT;
 80021ae:	2003      	movs	r0, #3
}
 80021b0:	b004      	add	sp, #16
 80021b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021b6:	6823      	ldr	r3, [r4, #0]
 80021b8:	9003      	str	r0, [sp, #12]
 80021ba:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021bc:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021be:	9203      	str	r2, [sp, #12]
 80021c0:	699b      	ldr	r3, [r3, #24]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021c2:	462a      	mov	r2, r5
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021c4:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021c6:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021c8:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021ca:	f7ff ff4f 	bl	800206c <I2C_WaitOnTXEFlagUntilTimeout>
 80021ce:	b140      	cbz	r0, 80021e2 <I2C_RequestMemoryRead+0x86>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021d2:	2b04      	cmp	r3, #4
 80021d4:	d1eb      	bne.n	80021ae <I2C_RequestMemoryRead+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80021d6:	6822      	ldr	r2, [r4, #0]
 80021d8:	6813      	ldr	r3, [r2, #0]
 80021da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021de:	6013      	str	r3, [r2, #0]
 80021e0:	e7e3      	b.n	80021aa <I2C_RequestMemoryRead+0x4e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80021e2:	f1b8 0f01 	cmp.w	r8, #1
 80021e6:	6823      	ldr	r3, [r4, #0]
 80021e8:	d124      	bne.n	8002234 <I2C_RequestMemoryRead+0xd8>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80021ea:	b2f6      	uxtb	r6, r6
 80021ec:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021ee:	462a      	mov	r2, r5
 80021f0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80021f2:	4620      	mov	r0, r4
 80021f4:	f7ff ff3a 	bl	800206c <I2C_WaitOnTXEFlagUntilTimeout>
 80021f8:	4602      	mov	r2, r0
 80021fa:	2800      	cmp	r0, #0
 80021fc:	d1e8      	bne.n	80021d0 <I2C_RequestMemoryRead+0x74>
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80021fe:	6821      	ldr	r1, [r4, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002200:	4620      	mov	r0, r4
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002202:	680b      	ldr	r3, [r1, #0]
 8002204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002208:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800220a:	9500      	str	r5, [sp, #0]
 800220c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800220e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002212:	f7ff fefd 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 8002216:	2800      	cmp	r0, #0
 8002218:	d1c9      	bne.n	80021ae <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800221a:	6823      	ldr	r3, [r4, #0]
 800221c:	f047 0701 	orr.w	r7, r7, #1
 8002220:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002222:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002224:	462b      	mov	r3, r5
 8002226:	4909      	ldr	r1, [pc, #36]	; (800224c <I2C_RequestMemoryRead+0xf0>)
 8002228:	4620      	mov	r0, r4
 800222a:	f7ff feb1 	bl	8001f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800222e:	2800      	cmp	r0, #0
 8002230:	d1b8      	bne.n	80021a4 <I2C_RequestMemoryRead+0x48>
 8002232:	e7bd      	b.n	80021b0 <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002234:	0a32      	lsrs	r2, r6, #8
 8002236:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002238:	990a      	ldr	r1, [sp, #40]	; 0x28
 800223a:	462a      	mov	r2, r5
 800223c:	4620      	mov	r0, r4
 800223e:	f7ff ff15 	bl	800206c <I2C_WaitOnTXEFlagUntilTimeout>
 8002242:	2800      	cmp	r0, #0
 8002244:	d1c4      	bne.n	80021d0 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002246:	6823      	ldr	r3, [r4, #0]
 8002248:	e7cf      	b.n	80021ea <I2C_RequestMemoryRead+0x8e>
 800224a:	bf00      	nop
 800224c:	00010002 	.word	0x00010002

08002250 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8002250:	b570      	push	{r4, r5, r6, lr}
 8002252:	4604      	mov	r4, r0
 8002254:	460d      	mov	r5, r1
 8002256:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002258:	6820      	ldr	r0, [r4, #0]
 800225a:	6943      	ldr	r3, [r0, #20]
 800225c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8002260:	d001      	beq.n	8002266 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8002262:	2000      	movs	r0, #0
}
 8002264:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002266:	6942      	ldr	r2, [r0, #20]
 8002268:	06d2      	lsls	r2, r2, #27
 800226a:	d50b      	bpl.n	8002284 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800226c:	f06f 0210 	mvn.w	r2, #16
 8002270:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8002272:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002274:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002276:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 800227a:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 800227c:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 800227e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8002282:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002284:	b95d      	cbnz	r5, 800229e <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002286:	6c23      	ldr	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002288:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800228a:	f043 0320 	orr.w	r3, r3, #32
 800228e:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8002290:	2320      	movs	r3, #32
 8002292:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8002296:	2300      	movs	r3, #0
 8002298:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 800229c:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800229e:	f7ff f939 	bl	8001514 <HAL_GetTick>
 80022a2:	1b80      	subs	r0, r0, r6
 80022a4:	4285      	cmp	r5, r0
 80022a6:	d2d7      	bcs.n	8002258 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 80022a8:	e7ed      	b.n	8002286 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

080022aa <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 80022aa:	b570      	push	{r4, r5, r6, lr}
 80022ac:	4604      	mov	r4, r0
 80022ae:	460d      	mov	r5, r1
 80022b0:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80022b2:	6823      	ldr	r3, [r4, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	075b      	lsls	r3, r3, #29
 80022b8:	d501      	bpl.n	80022be <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 80022ba:	2000      	movs	r0, #0
 80022bc:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80022be:	4620      	mov	r0, r4
 80022c0:	f7ff fe51 	bl	8001f66 <I2C_IsAcknowledgeFailed>
 80022c4:	b9a8      	cbnz	r0, 80022f2 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 80022c6:	1c6a      	adds	r2, r5, #1
 80022c8:	d0f3      	beq.n	80022b2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80022ca:	b965      	cbnz	r5, 80022e6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 80022ce:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022d0:	f043 0320 	orr.w	r3, r3, #32
 80022d4:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80022d6:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 80022d8:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 80022da:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80022dc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80022e0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 80022e4:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80022e6:	f7ff f915 	bl	8001514 <HAL_GetTick>
 80022ea:	1b80      	subs	r0, r0, r6
 80022ec:	4285      	cmp	r5, r0
 80022ee:	d2e0      	bcs.n	80022b2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 80022f0:	e7ec      	b.n	80022cc <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 80022f2:	2001      	movs	r0, #1
}
 80022f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080022f8 <HAL_I2C_Init>:
{
 80022f8:	b538      	push	{r3, r4, r5, lr}
  if(hi2c == NULL)
 80022fa:	4604      	mov	r4, r0
 80022fc:	b908      	cbnz	r0, 8002302 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 80022fe:	2001      	movs	r0, #1
 8002300:	bd38      	pop	{r3, r4, r5, pc}
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8002302:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002306:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800230a:	b91b      	cbnz	r3, 8002314 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 800230c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002310:	f005 ff74 	bl	80081fc <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002314:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8002316:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002318:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800231c:	6813      	ldr	r3, [r2, #0]
 800231e:	f023 0301 	bic.w	r3, r3, #1
 8002322:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002324:	f000 feec 	bl	8003100 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002328:	6863      	ldr	r3, [r4, #4]
 800232a:	4a2f      	ldr	r2, [pc, #188]	; (80023e8 <HAL_I2C_Init+0xf0>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d830      	bhi.n	8002392 <HAL_I2C_Init+0x9a>
 8002330:	4a2e      	ldr	r2, [pc, #184]	; (80023ec <HAL_I2C_Init+0xf4>)
 8002332:	4290      	cmp	r0, r2
 8002334:	d9e3      	bls.n	80022fe <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8002336:	4a2e      	ldr	r2, [pc, #184]	; (80023f0 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->CR2 = freqrange;
 8002338:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 800233a:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 800233e:	604a      	str	r2, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002340:	3201      	adds	r2, #1
 8002342:	620a      	str	r2, [r1, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002344:	4a28      	ldr	r2, [pc, #160]	; (80023e8 <HAL_I2C_Init+0xf0>)
 8002346:	3801      	subs	r0, #1
 8002348:	4293      	cmp	r3, r2
 800234a:	d832      	bhi.n	80023b2 <HAL_I2C_Init+0xba>
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002352:	1c43      	adds	r3, r0, #1
 8002354:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002358:	2b04      	cmp	r3, #4
 800235a:	bf38      	it	cc
 800235c:	2304      	movcc	r3, #4
 800235e:	61cb      	str	r3, [r1, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002360:	6a22      	ldr	r2, [r4, #32]
 8002362:	69e3      	ldr	r3, [r4, #28]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002364:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002366:	4313      	orrs	r3, r2
 8002368:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800236a:	68e2      	ldr	r2, [r4, #12]
 800236c:	6923      	ldr	r3, [r4, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8002372:	69a2      	ldr	r2, [r4, #24]
 8002374:	6963      	ldr	r3, [r4, #20]
 8002376:	4313      	orrs	r3, r2
 8002378:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 800237a:	680b      	ldr	r3, [r1, #0]
 800237c:	f043 0301 	orr.w	r3, r3, #1
 8002380:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8002382:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002384:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002386:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800238a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800238c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8002390:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002392:	4a18      	ldr	r2, [pc, #96]	; (80023f4 <HAL_I2C_Init+0xfc>)
 8002394:	4290      	cmp	r0, r2
 8002396:	d9b2      	bls.n	80022fe <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8002398:	4d15      	ldr	r5, [pc, #84]	; (80023f0 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800239a:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 800239e:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 80023a2:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80023a4:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 80023a6:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80023a8:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 80023ac:	fbb2 f2f5 	udiv	r2, r2, r5
 80023b0:	e7c6      	b.n	8002340 <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80023b2:	68a2      	ldr	r2, [r4, #8]
 80023b4:	b952      	cbnz	r2, 80023cc <HAL_I2C_Init+0xd4>
 80023b6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80023ba:	fbb0 f0f3 	udiv	r0, r0, r3
 80023be:	1c43      	adds	r3, r0, #1
 80023c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c4:	b16b      	cbz	r3, 80023e2 <HAL_I2C_Init+0xea>
 80023c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023ca:	e7c8      	b.n	800235e <HAL_I2C_Init+0x66>
 80023cc:	2219      	movs	r2, #25
 80023ce:	4353      	muls	r3, r2
 80023d0:	fbb0 f0f3 	udiv	r0, r0, r3
 80023d4:	1c43      	adds	r3, r0, #1
 80023d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023da:	b113      	cbz	r3, 80023e2 <HAL_I2C_Init+0xea>
 80023dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023e0:	e7bd      	b.n	800235e <HAL_I2C_Init+0x66>
 80023e2:	2301      	movs	r3, #1
 80023e4:	e7bb      	b.n	800235e <HAL_I2C_Init+0x66>
 80023e6:	bf00      	nop
 80023e8:	000186a0 	.word	0x000186a0
 80023ec:	001e847f 	.word	0x001e847f
 80023f0:	000f4240 	.word	0x000f4240
 80023f4:	003d08ff 	.word	0x003d08ff

080023f8 <HAL_I2C_Master_Transmit>:
{
 80023f8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80023fc:	4604      	mov	r4, r0
 80023fe:	461f      	mov	r7, r3
 8002400:	460d      	mov	r5, r1
 8002402:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8002404:	f7ff f886 	bl	8001514 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002408:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 800240c:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 800240e:	2b20      	cmp	r3, #32
 8002410:	d004      	beq.n	800241c <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8002412:	2502      	movs	r5, #2
}
 8002414:	4628      	mov	r0, r5
 8002416:	b004      	add	sp, #16
 8002418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800241c:	9000      	str	r0, [sp, #0]
 800241e:	2319      	movs	r3, #25
 8002420:	2201      	movs	r2, #1
 8002422:	495d      	ldr	r1, [pc, #372]	; (8002598 <HAL_I2C_Master_Transmit+0x1a0>)
 8002424:	4620      	mov	r0, r4
 8002426:	f7ff fdf3 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 800242a:	2800      	cmp	r0, #0
 800242c:	d1f1      	bne.n	8002412 <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 800242e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002432:	2b01      	cmp	r3, #1
 8002434:	d0ed      	beq.n	8002412 <HAL_I2C_Master_Transmit+0x1a>
 8002436:	2301      	movs	r3, #1
 8002438:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800243c:	6823      	ldr	r3, [r4, #0]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002442:	bf5e      	ittt	pl
 8002444:	681a      	ldrpl	r2, [r3, #0]
 8002446:	f042 0201 	orrpl.w	r2, r2, #1
 800244a:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002452:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002454:	2221      	movs	r2, #33	; 0x21
 8002456:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800245a:	2210      	movs	r2, #16
 800245c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002460:	2200      	movs	r2, #0
 8002462:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002464:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8002468:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800246a:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800246c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 800246e:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8002472:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002474:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002476:	2a04      	cmp	r2, #4
 8002478:	d004      	beq.n	8002484 <HAL_I2C_Master_Transmit+0x8c>
 800247a:	2a01      	cmp	r2, #1
 800247c:	d002      	beq.n	8002484 <HAL_I2C_Master_Transmit+0x8c>
 800247e:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002482:	d104      	bne.n	800248e <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800248a:	601a      	str	r2, [r3, #0]
 800248c:	e002      	b.n	8002494 <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800248e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002490:	2a12      	cmp	r2, #18
 8002492:	d0f7      	beq.n	8002484 <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002494:	9600      	str	r6, [sp, #0]
 8002496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002498:	2200      	movs	r2, #0
 800249a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800249e:	4620      	mov	r0, r4
 80024a0:	f7ff fdb6 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 80024a4:	bb28      	cbnz	r0, 80024f2 <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024a6:	6923      	ldr	r3, [r4, #16]
 80024a8:	6822      	ldr	r2, [r4, #0]
 80024aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024ae:	d112      	bne.n	80024d6 <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80024b0:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80024b4:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024b6:	4633      	mov	r3, r6
 80024b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80024ba:	4938      	ldr	r1, [pc, #224]	; (800259c <HAL_I2C_Master_Transmit+0x1a4>)
 80024bc:	4620      	mov	r0, r4
 80024be:	f7ff fd67 	bl	8001f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024c2:	4605      	mov	r5, r0
 80024c4:	b9a0      	cbnz	r0, 80024f0 <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024c6:	6823      	ldr	r3, [r4, #0]
 80024c8:	9003      	str	r0, [sp, #12]
 80024ca:	695a      	ldr	r2, [r3, #20]
 80024cc:	9203      	str	r2, [sp, #12]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	9303      	str	r3, [sp, #12]
 80024d2:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 80024d4:	e050      	b.n	8002578 <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80024d6:	11eb      	asrs	r3, r5, #7
 80024d8:	f003 0306 	and.w	r3, r3, #6
 80024dc:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80024e0:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80024e2:	492f      	ldr	r1, [pc, #188]	; (80025a0 <HAL_I2C_Master_Transmit+0x1a8>)
 80024e4:	4633      	mov	r3, r6
 80024e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80024e8:	4620      	mov	r0, r4
 80024ea:	f7ff fd51 	bl	8001f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024ee:	b148      	cbz	r0, 8002504 <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80024f4:	2b04      	cmp	r3, #4
 80024f6:	f04f 0300 	mov.w	r3, #0
 80024fa:	d107      	bne.n	800250c <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 80024fc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8002500:	2501      	movs	r5, #1
 8002502:	e787      	b.n	8002414 <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002504:	6823      	ldr	r3, [r4, #0]
 8002506:	b2ed      	uxtb	r5, r5
 8002508:	611d      	str	r5, [r3, #16]
 800250a:	e7d4      	b.n	80024b6 <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 800250c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8002510:	2503      	movs	r5, #3
 8002512:	e77f      	b.n	8002414 <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002514:	4632      	mov	r2, r6
 8002516:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002518:	4620      	mov	r0, r4
 800251a:	f7ff fda7 	bl	800206c <I2C_WaitOnTXEFlagUntilTimeout>
 800251e:	b140      	cbz	r0, 8002532 <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002520:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002522:	2b04      	cmp	r3, #4
 8002524:	d1f4      	bne.n	8002510 <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002526:	6822      	ldr	r2, [r4, #0]
 8002528:	6813      	ldr	r3, [r2, #0]
 800252a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800252e:	6013      	str	r3, [r2, #0]
 8002530:	e7e6      	b.n	8002500 <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002532:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002534:	6820      	ldr	r0, [r4, #0]
 8002536:	1c4b      	adds	r3, r1, #1
 8002538:	6263      	str	r3, [r4, #36]	; 0x24
 800253a:	780b      	ldrb	r3, [r1, #0]
      hi2c->XferSize--;
 800253c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800253e:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8002540:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002542:	3b01      	subs	r3, #1
 8002544:	b29b      	uxth	r3, r3
 8002546:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002548:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 800254a:	1e53      	subs	r3, r2, #1
 800254c:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800254e:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8002550:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002552:	d50a      	bpl.n	800256a <HAL_I2C_Master_Transmit+0x172>
 8002554:	b14b      	cbz	r3, 800256a <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002556:	1c8b      	adds	r3, r1, #2
 8002558:	6263      	str	r3, [r4, #36]	; 0x24
 800255a:	784b      	ldrb	r3, [r1, #1]
        hi2c->XferSize--;
 800255c:	3a02      	subs	r2, #2
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800255e:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 8002560:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8002562:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8002564:	3b01      	subs	r3, #1
 8002566:	b29b      	uxth	r3, r3
 8002568:	8563      	strh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800256a:	4632      	mov	r2, r6
 800256c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800256e:	4620      	mov	r0, r4
 8002570:	f7ff fe9b 	bl	80022aa <I2C_WaitOnBTFFlagUntilTimeout>
 8002574:	2800      	cmp	r0, #0
 8002576:	d1d3      	bne.n	8002520 <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 8002578:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1ca      	bne.n	8002514 <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800257e:	6821      	ldr	r1, [r4, #0]
 8002580:	680a      	ldr	r2, [r1, #0]
 8002582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002586:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002588:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 800258a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 800258e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002592:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8002596:	e73d      	b.n	8002414 <HAL_I2C_Master_Transmit+0x1c>
 8002598:	00100002 	.word	0x00100002
 800259c:	00010002 	.word	0x00010002
 80025a0:	00010008 	.word	0x00010008

080025a4 <HAL_I2C_Master_Receive>:
{
 80025a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80025a8:	4604      	mov	r4, r0
 80025aa:	b089      	sub	sp, #36	; 0x24
 80025ac:	4698      	mov	r8, r3
 80025ae:	460d      	mov	r5, r1
 80025b0:	4691      	mov	r9, r2
 80025b2:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 80025b4:	f7fe ffae 	bl	8001514 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 80025b8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 80025bc:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 80025be:	2b20      	cmp	r3, #32
 80025c0:	d004      	beq.n	80025cc <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 80025c2:	2502      	movs	r5, #2
}
 80025c4:	4628      	mov	r0, r5
 80025c6:	b009      	add	sp, #36	; 0x24
 80025c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025cc:	9000      	str	r0, [sp, #0]
 80025ce:	2319      	movs	r3, #25
 80025d0:	2201      	movs	r2, #1
 80025d2:	49a2      	ldr	r1, [pc, #648]	; (800285c <HAL_I2C_Master_Receive+0x2b8>)
 80025d4:	4620      	mov	r0, r4
 80025d6:	f7ff fd1b 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 80025da:	2800      	cmp	r0, #0
 80025dc:	d1f1      	bne.n	80025c2 <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 80025de:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d0ed      	beq.n	80025c2 <HAL_I2C_Master_Receive+0x1e>
 80025e6:	2301      	movs	r3, #1
 80025e8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025ec:	6823      	ldr	r3, [r4, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 80025f2:	bf5e      	ittt	pl
 80025f4:	681a      	ldrpl	r2, [r3, #0]
 80025f6:	f042 0201 	orrpl.w	r2, r2, #1
 80025fa:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002602:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002604:	2222      	movs	r2, #34	; 0x22
 8002606:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800260a:	2210      	movs	r2, #16
 800260c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002610:	2200      	movs	r2, #0
 8002612:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002614:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8002618:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800261c:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800261e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8002620:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8002624:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002626:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002628:	6819      	ldr	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800262a:	2a04      	cmp	r2, #4
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800262c:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8002630:	6019      	str	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002632:	d004      	beq.n	800263e <HAL_I2C_Master_Receive+0x9a>
 8002634:	2a01      	cmp	r2, #1
 8002636:	d002      	beq.n	800263e <HAL_I2C_Master_Receive+0x9a>
 8002638:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800263c:	d104      	bne.n	8002648 <HAL_I2C_Master_Receive+0xa4>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	e002      	b.n	800264e <HAL_I2C_Master_Receive+0xaa>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002648:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800264a:	2a11      	cmp	r2, #17
 800264c:	d0f7      	beq.n	800263e <HAL_I2C_Master_Receive+0x9a>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800264e:	9600      	str	r6, [sp, #0]
 8002650:	463b      	mov	r3, r7
 8002652:	2200      	movs	r2, #0
 8002654:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002658:	4620      	mov	r0, r4
 800265a:	f7ff fcd9 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 800265e:	2800      	cmp	r0, #0
 8002660:	d14d      	bne.n	80026fe <HAL_I2C_Master_Receive+0x15a>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002662:	6923      	ldr	r3, [r4, #16]
 8002664:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002668:	6823      	ldr	r3, [r4, #0]
 800266a:	d139      	bne.n	80026e0 <HAL_I2C_Master_Receive+0x13c>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800266c:	f045 0501 	orr.w	r5, r5, #1
 8002670:	b2ed      	uxtb	r5, r5
 8002672:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002674:	4633      	mov	r3, r6
 8002676:	463a      	mov	r2, r7
 8002678:	4979      	ldr	r1, [pc, #484]	; (8002860 <HAL_I2C_Master_Receive+0x2bc>)
 800267a:	4620      	mov	r0, r4
 800267c:	f7ff fc88 	bl	8001f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002680:	4605      	mov	r5, r0
 8002682:	2800      	cmp	r0, #0
 8002684:	d13a      	bne.n	80026fc <HAL_I2C_Master_Receive+0x158>
    if(hi2c->XferSize == 0U)
 8002686:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002688:	6823      	ldr	r3, [r4, #0]
 800268a:	2a00      	cmp	r2, #0
 800268c:	d069      	beq.n	8002762 <HAL_I2C_Master_Receive+0x1be>
    else if(hi2c->XferSize == 1U)
 800268e:	2a01      	cmp	r2, #1
 8002690:	d17a      	bne.n	8002788 <HAL_I2C_Master_Receive+0x1e4>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002698:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800269a:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800269c:	6823      	ldr	r3, [r4, #0]
 800269e:	9504      	str	r5, [sp, #16]
 80026a0:	695a      	ldr	r2, [r3, #20]
 80026a2:	9204      	str	r2, [sp, #16]
 80026a4:	699a      	ldr	r2, [r3, #24]
 80026a6:	9204      	str	r2, [sp, #16]
 80026a8:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80026b0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80026b2:	b662      	cpsie	i
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026b4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002868 <HAL_I2C_Master_Receive+0x2c4>
    while(hi2c->XferSize > 0U)
 80026b8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d05b      	beq.n	8002776 <HAL_I2C_Master_Receive+0x1d2>
      if(hi2c->XferSize <= 3U)
 80026be:	2b03      	cmp	r3, #3
 80026c0:	f200 80d4 	bhi.w	800286c <HAL_I2C_Master_Receive+0x2c8>
        if(hi2c->XferSize == 1U)
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d17b      	bne.n	80027c0 <HAL_I2C_Master_Receive+0x21c>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80026c8:	4632      	mov	r2, r6
 80026ca:	4639      	mov	r1, r7
 80026cc:	4620      	mov	r0, r4
 80026ce:	f7ff fdbf 	bl	8002250 <I2C_WaitOnRXNEFlagUntilTimeout>
 80026d2:	2800      	cmp	r0, #0
 80026d4:	f000 8093 	beq.w	80027fe <HAL_I2C_Master_Receive+0x25a>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80026d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80026da:	2b20      	cmp	r3, #32
 80026dc:	d116      	bne.n	800270c <HAL_I2C_Master_Receive+0x168>
 80026de:	e03e      	b.n	800275e <HAL_I2C_Master_Receive+0x1ba>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026e0:	ea4f 18e5 	mov.w	r8, r5, asr #7
 80026e4:	f008 0806 	and.w	r8, r8, #6
 80026e8:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 80026ec:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026ee:	495d      	ldr	r1, [pc, #372]	; (8002864 <HAL_I2C_Master_Receive+0x2c0>)
 80026f0:	4633      	mov	r3, r6
 80026f2:	463a      	mov	r2, r7
 80026f4:	4620      	mov	r0, r4
 80026f6:	f7ff fc4b 	bl	8001f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026fa:	b148      	cbz	r0, 8002710 <HAL_I2C_Master_Receive+0x16c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002700:	2b04      	cmp	r3, #4
 8002702:	f04f 0300 	mov.w	r3, #0
 8002706:	d128      	bne.n	800275a <HAL_I2C_Master_Receive+0x1b6>
        __HAL_UNLOCK(hi2c);
 8002708:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 800270c:	2501      	movs	r5, #1
 800270e:	e759      	b.n	80025c4 <HAL_I2C_Master_Receive+0x20>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002710:	6823      	ldr	r3, [r4, #0]
 8002712:	b2ed      	uxtb	r5, r5
 8002714:	611d      	str	r5, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002716:	463a      	mov	r2, r7
 8002718:	4633      	mov	r3, r6
 800271a:	4951      	ldr	r1, [pc, #324]	; (8002860 <HAL_I2C_Master_Receive+0x2bc>)
 800271c:	4620      	mov	r0, r4
 800271e:	f7ff fc37 	bl	8001f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002722:	4602      	mov	r2, r0
 8002724:	2800      	cmp	r0, #0
 8002726:	d1e9      	bne.n	80026fc <HAL_I2C_Master_Receive+0x158>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002728:	6823      	ldr	r3, [r4, #0]
 800272a:	9007      	str	r0, [sp, #28]
 800272c:	6959      	ldr	r1, [r3, #20]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800272e:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002730:	9107      	str	r1, [sp, #28]
 8002732:	6999      	ldr	r1, [r3, #24]
 8002734:	9107      	str	r1, [sp, #28]
 8002736:	9907      	ldr	r1, [sp, #28]
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002738:	6819      	ldr	r1, [r3, #0]
 800273a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800273e:	6019      	str	r1, [r3, #0]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002740:	9600      	str	r6, [sp, #0]
 8002742:	463b      	mov	r3, r7
 8002744:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002748:	f7ff fc62 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 800274c:	2800      	cmp	r0, #0
 800274e:	d1d6      	bne.n	80026fe <HAL_I2C_Master_Receive+0x15a>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002750:	6822      	ldr	r2, [r4, #0]
 8002752:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8002756:	6113      	str	r3, [r2, #16]
 8002758:	e78c      	b.n	8002674 <HAL_I2C_Master_Receive+0xd0>
        __HAL_UNLOCK(hi2c);
 800275a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_TIMEOUT;
 800275e:	2503      	movs	r5, #3
 8002760:	e730      	b.n	80025c4 <HAL_I2C_Master_Receive+0x20>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002762:	9503      	str	r5, [sp, #12]
 8002764:	695a      	ldr	r2, [r3, #20]
 8002766:	9203      	str	r2, [sp, #12]
 8002768:	699a      	ldr	r2, [r3, #24]
 800276a:	9203      	str	r2, [sp, #12]
 800276c:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002774:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002776:	2320      	movs	r3, #32
 8002778:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800277c:	2300      	movs	r3, #0
 800277e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002782:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8002786:	e71d      	b.n	80025c4 <HAL_I2C_Master_Receive+0x20>
    else if(hi2c->XferSize == 2U)
 8002788:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 800278a:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 800278c:	d10e      	bne.n	80027ac <HAL_I2C_Master_Receive+0x208>
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 800278e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002792:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002794:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002796:	6823      	ldr	r3, [r4, #0]
 8002798:	9505      	str	r5, [sp, #20]
 800279a:	695a      	ldr	r2, [r3, #20]
 800279c:	9205      	str	r2, [sp, #20]
 800279e:	699a      	ldr	r2, [r3, #24]
 80027a0:	9205      	str	r2, [sp, #20]
 80027a2:	9a05      	ldr	r2, [sp, #20]
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027aa:	e781      	b.n	80026b0 <HAL_I2C_Master_Receive+0x10c>
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80027ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80027b0:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027b2:	9506      	str	r5, [sp, #24]
 80027b4:	695a      	ldr	r2, [r3, #20]
 80027b6:	9206      	str	r2, [sp, #24]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	9306      	str	r3, [sp, #24]
 80027bc:	9b06      	ldr	r3, [sp, #24]
 80027be:	e779      	b.n	80026b4 <HAL_I2C_Master_Receive+0x110>
        else if(hi2c->XferSize == 2U)
 80027c0:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027c2:	9600      	str	r6, [sp, #0]
 80027c4:	463b      	mov	r3, r7
 80027c6:	f04f 0200 	mov.w	r2, #0
 80027ca:	4641      	mov	r1, r8
 80027cc:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 80027ce:	d124      	bne.n	800281a <HAL_I2C_Master_Receive+0x276>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027d0:	f7ff fc1e 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 80027d4:	2800      	cmp	r0, #0
 80027d6:	d1c2      	bne.n	800275e <HAL_I2C_Master_Receive+0x1ba>
 80027d8:	b672      	cpsid	i
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80027da:	6823      	ldr	r3, [r4, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027e2:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80027e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	1c51      	adds	r1, r2, #1
 80027ea:	6261      	str	r1, [r4, #36]	; 0x24
 80027ec:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 80027ee:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80027f0:	3b01      	subs	r3, #1
 80027f2:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80027f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b29b      	uxth	r3, r3
 80027fa:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80027fc:	b662      	cpsie	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80027fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002800:	1c5a      	adds	r2, r3, #1
 8002802:	6262      	str	r2, [r4, #36]	; 0x24
 8002804:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002806:	6912      	ldr	r2, [r2, #16]
 8002808:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800280a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800280c:	3b01      	subs	r3, #1
 800280e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002810:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002812:	3b01      	subs	r3, #1
 8002814:	b29b      	uxth	r3, r3
 8002816:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002818:	e74e      	b.n	80026b8 <HAL_I2C_Master_Receive+0x114>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800281a:	f7ff fbf9 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 800281e:	4602      	mov	r2, r0
 8002820:	2800      	cmp	r0, #0
 8002822:	d19c      	bne.n	800275e <HAL_I2C_Master_Receive+0x1ba>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002824:	6821      	ldr	r1, [r4, #0]
 8002826:	680b      	ldr	r3, [r1, #0]
 8002828:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800282c:	600b      	str	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800282e:	b672      	cpsid	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002830:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002832:	4620      	mov	r0, r4
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002834:	1c59      	adds	r1, r3, #1
 8002836:	6261      	str	r1, [r4, #36]	; 0x24
 8002838:	6821      	ldr	r1, [r4, #0]
 800283a:	6909      	ldr	r1, [r1, #16]
 800283c:	7019      	strb	r1, [r3, #0]
          hi2c->XferSize--;
 800283e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002840:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8002842:	3b01      	subs	r3, #1
 8002844:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002846:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002848:	4641      	mov	r1, r8
          hi2c->XferCount--;
 800284a:	3b01      	subs	r3, #1
 800284c:	b29b      	uxth	r3, r3
 800284e:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002850:	463b      	mov	r3, r7
 8002852:	f7ff fbdd 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 8002856:	2800      	cmp	r0, #0
 8002858:	d0bf      	beq.n	80027da <HAL_I2C_Master_Receive+0x236>
 800285a:	e780      	b.n	800275e <HAL_I2C_Master_Receive+0x1ba>
 800285c:	00100002 	.word	0x00100002
 8002860:	00010002 	.word	0x00010002
 8002864:	00010008 	.word	0x00010008
 8002868:	00010004 	.word	0x00010004
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800286c:	4632      	mov	r2, r6
 800286e:	4639      	mov	r1, r7
 8002870:	4620      	mov	r0, r4
 8002872:	f7ff fced 	bl	8002250 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002876:	2800      	cmp	r0, #0
 8002878:	f47f af2e 	bne.w	80026d8 <HAL_I2C_Master_Receive+0x134>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800287c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800287e:	1c5a      	adds	r2, r3, #1
 8002880:	6262      	str	r2, [r4, #36]	; 0x24
 8002882:	6822      	ldr	r2, [r4, #0]
 8002884:	6912      	ldr	r2, [r2, #16]
 8002886:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002888:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800288a:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 800288c:	3b01      	subs	r3, #1
 800288e:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8002890:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002892:	3b01      	subs	r3, #1
 8002894:	b29b      	uxth	r3, r3
 8002896:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002898:	6953      	ldr	r3, [r2, #20]
 800289a:	075b      	lsls	r3, r3, #29
 800289c:	f57f af0c 	bpl.w	80026b8 <HAL_I2C_Master_Receive+0x114>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80028a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028a2:	1c59      	adds	r1, r3, #1
 80028a4:	6261      	str	r1, [r4, #36]	; 0x24
 80028a6:	e7ae      	b.n	8002806 <HAL_I2C_Master_Receive+0x262>

080028a8 <HAL_I2C_Mem_Write>:
{
 80028a8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80028ac:	4604      	mov	r4, r0
 80028ae:	469a      	mov	sl, r3
 80028b0:	4688      	mov	r8, r1
 80028b2:	4691      	mov	r9, r2
 80028b4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  tickstart = HAL_GetTick();
 80028b6:	f7fe fe2d 	bl	8001514 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 80028ba:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 80028be:	4605      	mov	r5, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 80028c0:	2b20      	cmp	r3, #32
 80028c2:	d003      	beq.n	80028cc <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 80028c4:	2002      	movs	r0, #2
}
 80028c6:	b002      	add	sp, #8
 80028c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028cc:	9000      	str	r0, [sp, #0]
 80028ce:	2319      	movs	r3, #25
 80028d0:	2201      	movs	r2, #1
 80028d2:	493e      	ldr	r1, [pc, #248]	; (80029cc <HAL_I2C_Mem_Write+0x124>)
 80028d4:	4620      	mov	r0, r4
 80028d6:	f7ff fb9b 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 80028da:	2800      	cmp	r0, #0
 80028dc:	d1f2      	bne.n	80028c4 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 80028de:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d0ee      	beq.n	80028c4 <HAL_I2C_Mem_Write+0x1c>
 80028e6:	2301      	movs	r3, #1
 80028e8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028ec:	6823      	ldr	r3, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028ee:	2700      	movs	r7, #0
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028f0:	681a      	ldr	r2, [r3, #0]
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028f2:	4641      	mov	r1, r8
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028f4:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 80028f6:	bf58      	it	pl
 80028f8:	681a      	ldrpl	r2, [r3, #0]
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028fa:	4620      	mov	r0, r4
      __HAL_I2C_ENABLE(hi2c);
 80028fc:	bf5c      	itt	pl
 80028fe:	f042 0201 	orrpl.w	r2, r2, #1
 8002902:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800290a:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800290c:	2321      	movs	r3, #33	; 0x21
 800290e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002912:	2340      	movs	r3, #64	; 0x40
 8002914:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8002918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800291a:	6427      	str	r7, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 800291c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 800291e:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002922:	9501      	str	r5, [sp, #4]
    hi2c->XferCount   = Size;
 8002924:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002926:	4b2a      	ldr	r3, [pc, #168]	; (80029d0 <HAL_I2C_Mem_Write+0x128>)
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002928:	9600      	str	r6, [sp, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800292a:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800292c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800292e:	464a      	mov	r2, r9
    hi2c->XferSize    = hi2c->XferCount;
 8002930:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002932:	4653      	mov	r3, sl
 8002934:	f7ff fbc0 	bl	80020b8 <I2C_RequestMemoryWrite>
 8002938:	2800      	cmp	r0, #0
 800293a:	d02a      	beq.n	8002992 <HAL_I2C_Mem_Write+0xea>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800293c:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800293e:	f884 703c 	strb.w	r7, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002942:	2b04      	cmp	r3, #4
 8002944:	d107      	bne.n	8002956 <HAL_I2C_Mem_Write+0xae>
        return HAL_ERROR;
 8002946:	2001      	movs	r0, #1
 8002948:	e7bd      	b.n	80028c6 <HAL_I2C_Mem_Write+0x1e>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800294a:	f7ff fb8f 	bl	800206c <I2C_WaitOnTXEFlagUntilTimeout>
 800294e:	b120      	cbz	r0, 800295a <HAL_I2C_Mem_Write+0xb2>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002950:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002952:	2b04      	cmp	r3, #4
 8002954:	d034      	beq.n	80029c0 <HAL_I2C_Mem_Write+0x118>
          return HAL_TIMEOUT;
 8002956:	2003      	movs	r0, #3
 8002958:	e7b5      	b.n	80028c6 <HAL_I2C_Mem_Write+0x1e>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800295a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800295c:	6827      	ldr	r7, [r4, #0]
 800295e:	1c4b      	adds	r3, r1, #1
 8002960:	6263      	str	r3, [r4, #36]	; 0x24
 8002962:	780b      	ldrb	r3, [r1, #0]
      hi2c->XferSize--;
 8002964:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002966:	613b      	str	r3, [r7, #16]
      hi2c->XferCount--;
 8002968:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800296a:	1e50      	subs	r0, r2, #1
      hi2c->XferCount--;
 800296c:	3b01      	subs	r3, #1
 800296e:	b29b      	uxth	r3, r3
 8002970:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002972:	697b      	ldr	r3, [r7, #20]
      hi2c->XferSize--;
 8002974:	b280      	uxth	r0, r0
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002976:	075b      	lsls	r3, r3, #29
      hi2c->XferSize--;
 8002978:	8520      	strh	r0, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800297a:	d50a      	bpl.n	8002992 <HAL_I2C_Mem_Write+0xea>
 800297c:	b148      	cbz	r0, 8002992 <HAL_I2C_Mem_Write+0xea>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800297e:	1c8b      	adds	r3, r1, #2
 8002980:	6263      	str	r3, [r4, #36]	; 0x24
 8002982:	784b      	ldrb	r3, [r1, #1]
        hi2c->XferSize--;
 8002984:	3a02      	subs	r2, #2
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002986:	613b      	str	r3, [r7, #16]
        hi2c->XferCount--;
 8002988:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 800298a:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 800298c:	3b01      	subs	r3, #1
 800298e:	b29b      	uxth	r3, r3
 8002990:	8563      	strh	r3, [r4, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8002992:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002994:	462a      	mov	r2, r5
 8002996:	4631      	mov	r1, r6
 8002998:	4620      	mov	r0, r4
    while(hi2c->XferSize > 0U)
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1d5      	bne.n	800294a <HAL_I2C_Mem_Write+0xa2>
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800299e:	f7ff fc84 	bl	80022aa <I2C_WaitOnBTFFlagUntilTimeout>
 80029a2:	2800      	cmp	r0, #0
 80029a4:	d1d4      	bne.n	8002950 <HAL_I2C_Mem_Write+0xa8>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80029a6:	6822      	ldr	r2, [r4, #0]
 80029a8:	6813      	ldr	r3, [r2, #0]
 80029aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029ae:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80029b0:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 80029b2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 80029b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ba:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 80029be:	e782      	b.n	80028c6 <HAL_I2C_Mem_Write+0x1e>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80029c0:	6822      	ldr	r2, [r4, #0]
 80029c2:	6813      	ldr	r3, [r2, #0]
 80029c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029c8:	6013      	str	r3, [r2, #0]
 80029ca:	e7bc      	b.n	8002946 <HAL_I2C_Mem_Write+0x9e>
 80029cc:	00100002 	.word	0x00100002
 80029d0:	ffff0000 	.word	0xffff0000

080029d4 <HAL_I2C_Mem_Read>:
{
 80029d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029d8:	4604      	mov	r4, r0
 80029da:	b086      	sub	sp, #24
 80029dc:	469a      	mov	sl, r3
 80029de:	460d      	mov	r5, r1
 80029e0:	4691      	mov	r9, r2
 80029e2:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 80029e4:	f7fe fd96 	bl	8001514 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 80029e8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 80029ec:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 80029ee:	2b20      	cmp	r3, #32
 80029f0:	d004      	beq.n	80029fc <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 80029f2:	2502      	movs	r5, #2
}
 80029f4:	4628      	mov	r0, r5
 80029f6:	b006      	add	sp, #24
 80029f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029fc:	9000      	str	r0, [sp, #0]
 80029fe:	2319      	movs	r3, #25
 8002a00:	2201      	movs	r2, #1
 8002a02:	4981      	ldr	r1, [pc, #516]	; (8002c08 <HAL_I2C_Mem_Read+0x234>)
 8002a04:	4620      	mov	r0, r4
 8002a06:	f7ff fb03 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 8002a0a:	2800      	cmp	r0, #0
 8002a0c:	d1f1      	bne.n	80029f2 <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8002a0e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d0ed      	beq.n	80029f2 <HAL_I2C_Mem_Read+0x1e>
 8002a16:	2301      	movs	r3, #1
 8002a18:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a1c:	6823      	ldr	r3, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a1e:	f04f 0800 	mov.w	r8, #0
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a22:	681a      	ldr	r2, [r3, #0]
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a24:	4629      	mov	r1, r5
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a26:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002a28:	bf58      	it	pl
 8002a2a:	681a      	ldrpl	r2, [r3, #0]
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a2c:	4620      	mov	r0, r4
      __HAL_I2C_ENABLE(hi2c);
 8002a2e:	bf5c      	itt	pl
 8002a30:	f042 0201 	orrpl.w	r2, r2, #1
 8002a34:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a3c:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a3e:	2322      	movs	r3, #34	; 0x22
 8002a40:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a44:	2340      	movs	r3, #64	; 0x40
 8002a46:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8002a4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a4c:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8002a50:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a52:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a56:	9601      	str	r6, [sp, #4]
    hi2c->XferCount   = Size;
 8002a58:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a5a:	4b6c      	ldr	r3, [pc, #432]	; (8002c0c <HAL_I2C_Mem_Read+0x238>)
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a5c:	9700      	str	r7, [sp, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a5e:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002a60:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a62:	464a      	mov	r2, r9
    hi2c->XferSize    = hi2c->XferCount;
 8002a64:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a66:	4653      	mov	r3, sl
 8002a68:	f7ff fb78 	bl	800215c <I2C_RequestMemoryRead>
 8002a6c:	4605      	mov	r5, r0
 8002a6e:	b130      	cbz	r0, 8002a7e <HAL_I2C_Mem_Read+0xaa>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a70:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002a72:	f884 803c 	strb.w	r8, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d13d      	bne.n	8002af6 <HAL_I2C_Mem_Read+0x122>
              return HAL_ERROR;
 8002a7a:	2501      	movs	r5, #1
 8002a7c:	e7ba      	b.n	80029f4 <HAL_I2C_Mem_Read+0x20>
    if(hi2c->XferSize == 0U)
 8002a7e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002a80:	6823      	ldr	r3, [r4, #0]
 8002a82:	b992      	cbnz	r2, 8002aaa <HAL_I2C_Mem_Read+0xd6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a84:	9002      	str	r0, [sp, #8]
 8002a86:	695a      	ldr	r2, [r3, #20]
 8002a88:	9202      	str	r2, [sp, #8]
 8002a8a:	699a      	ldr	r2, [r3, #24]
 8002a8c:	9202      	str	r2, [sp, #8]
 8002a8e:	9a02      	ldr	r2, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a96:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002a98:	2320      	movs	r3, #32
 8002a9a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002aa4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8002aa8:	e7a4      	b.n	80029f4 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 1U)
 8002aaa:	2a01      	cmp	r2, #1
 8002aac:	d125      	bne.n	8002afa <HAL_I2C_Mem_Read+0x126>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ab8:	6823      	ldr	r3, [r4, #0]
 8002aba:	9003      	str	r0, [sp, #12]
 8002abc:	695a      	ldr	r2, [r3, #20]
 8002abe:	9203      	str	r2, [sp, #12]
 8002ac0:	699a      	ldr	r2, [r3, #24]
 8002ac2:	9203      	str	r2, [sp, #12]
 8002ac4:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002acc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ace:	b662      	cpsie	i
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ad0:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8002c10 <HAL_I2C_Mem_Read+0x23c>
    while(hi2c->XferSize > 0U)
 8002ad4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0de      	beq.n	8002a98 <HAL_I2C_Mem_Read+0xc4>
      if(hi2c->XferSize <= 3U)
 8002ada:	2b03      	cmp	r3, #3
 8002adc:	d877      	bhi.n	8002bce <HAL_I2C_Mem_Read+0x1fa>
        if(hi2c->XferSize== 1U)
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d127      	bne.n	8002b32 <HAL_I2C_Mem_Read+0x15e>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002ae2:	4632      	mov	r2, r6
 8002ae4:	4639      	mov	r1, r7
 8002ae6:	4620      	mov	r0, r4
 8002ae8:	f7ff fbb2 	bl	8002250 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002aec:	2800      	cmp	r0, #0
 8002aee:	d03f      	beq.n	8002b70 <HAL_I2C_Mem_Read+0x19c>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002af0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002af2:	2b20      	cmp	r3, #32
 8002af4:	d1c1      	bne.n	8002a7a <HAL_I2C_Mem_Read+0xa6>
              return HAL_TIMEOUT;
 8002af6:	2503      	movs	r5, #3
 8002af8:	e77c      	b.n	80029f4 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 2U)
 8002afa:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002afc:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 8002afe:	d10e      	bne.n	8002b1e <HAL_I2C_Mem_Read+0x14a>
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002b00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b04:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002b06:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b08:	6823      	ldr	r3, [r4, #0]
 8002b0a:	9004      	str	r0, [sp, #16]
 8002b0c:	695a      	ldr	r2, [r3, #20]
 8002b0e:	9204      	str	r2, [sp, #16]
 8002b10:	699a      	ldr	r2, [r3, #24]
 8002b12:	9204      	str	r2, [sp, #16]
 8002b14:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b1c:	e7d6      	b.n	8002acc <HAL_I2C_Mem_Read+0xf8>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b22:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b24:	9005      	str	r0, [sp, #20]
 8002b26:	695a      	ldr	r2, [r3, #20]
 8002b28:	9205      	str	r2, [sp, #20]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	9305      	str	r3, [sp, #20]
 8002b2e:	9b05      	ldr	r3, [sp, #20]
 8002b30:	e7ce      	b.n	8002ad0 <HAL_I2C_Mem_Read+0xfc>
        else if(hi2c->XferSize == 2U)
 8002b32:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b34:	9600      	str	r6, [sp, #0]
 8002b36:	463b      	mov	r3, r7
 8002b38:	f04f 0200 	mov.w	r2, #0
 8002b3c:	4641      	mov	r1, r8
 8002b3e:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8002b40:	d124      	bne.n	8002b8c <HAL_I2C_Mem_Read+0x1b8>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b42:	f7ff fa65 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 8002b46:	2800      	cmp	r0, #0
 8002b48:	d1d5      	bne.n	8002af6 <HAL_I2C_Mem_Read+0x122>
 8002b4a:	b672      	cpsid	i
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002b4c:	6823      	ldr	r3, [r4, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b54:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b56:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	1c51      	adds	r1, r2, #1
 8002b5c:	6261      	str	r1, [r4, #36]	; 0x24
 8002b5e:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8002b60:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002b62:	3b01      	subs	r3, #1
 8002b64:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002b66:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002b6e:	b662      	cpsie	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b72:	1c5a      	adds	r2, r3, #1
 8002b74:	6262      	str	r2, [r4, #36]	; 0x24
 8002b76:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b78:	6912      	ldr	r2, [r2, #16]
 8002b7a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002b7c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002b82:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002b84:	3b01      	subs	r3, #1
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002b8a:	e7a3      	b.n	8002ad4 <HAL_I2C_Mem_Read+0x100>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b8c:	f7ff fa40 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 8002b90:	4602      	mov	r2, r0
 8002b92:	2800      	cmp	r0, #0
 8002b94:	d1af      	bne.n	8002af6 <HAL_I2C_Mem_Read+0x122>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002b96:	6821      	ldr	r1, [r4, #0]
 8002b98:	680b      	ldr	r3, [r1, #0]
 8002b9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b9e:	600b      	str	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ba0:	b672      	cpsid	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002ba2:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ba4:	4620      	mov	r0, r4
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002ba6:	1c59      	adds	r1, r3, #1
 8002ba8:	6261      	str	r1, [r4, #36]	; 0x24
 8002baa:	6821      	ldr	r1, [r4, #0]
 8002bac:	6909      	ldr	r1, [r1, #16]
 8002bae:	7019      	strb	r1, [r3, #0]
          hi2c->XferSize--;
 8002bb0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bb2:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002bb8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bba:	4641      	mov	r1, r8
          hi2c->XferCount--;
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bc2:	463b      	mov	r3, r7
 8002bc4:	f7ff fa24 	bl	8002010 <I2C_WaitOnFlagUntilTimeout>
 8002bc8:	2800      	cmp	r0, #0
 8002bca:	d0bf      	beq.n	8002b4c <HAL_I2C_Mem_Read+0x178>
 8002bcc:	e793      	b.n	8002af6 <HAL_I2C_Mem_Read+0x122>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bce:	4632      	mov	r2, r6
 8002bd0:	4639      	mov	r1, r7
 8002bd2:	4620      	mov	r0, r4
 8002bd4:	f7ff fb3c 	bl	8002250 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bd8:	2800      	cmp	r0, #0
 8002bda:	d189      	bne.n	8002af0 <HAL_I2C_Mem_Read+0x11c>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002bdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	6262      	str	r2, [r4, #36]	; 0x24
 8002be2:	6822      	ldr	r2, [r4, #0]
 8002be4:	6912      	ldr	r2, [r2, #16]
 8002be6:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002be8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002bea:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8002bec:	3b01      	subs	r3, #1
 8002bee:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8002bf0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002bf8:	6953      	ldr	r3, [r2, #20]
 8002bfa:	075b      	lsls	r3, r3, #29
 8002bfc:	f57f af6a 	bpl.w	8002ad4 <HAL_I2C_Mem_Read+0x100>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002c00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c02:	1c59      	adds	r1, r3, #1
 8002c04:	6261      	str	r1, [r4, #36]	; 0x24
 8002c06:	e7b7      	b.n	8002b78 <HAL_I2C_Mem_Read+0x1a4>
 8002c08:	00100002 	.word	0x00100002
 8002c0c:	ffff0000 	.word	0xffff0000
 8002c10:	00010004 	.word	0x00010004

08002c14 <HAL_I2C_GetState>:
  return hi2c->State;
 8002c14:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8002c18:	4770      	bx	lr
	...

08002c1c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c1c:	6803      	ldr	r3, [r0, #0]
{
 8002c1e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c22:	07db      	lsls	r3, r3, #31
{
 8002c24:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c26:	d410      	bmi.n	8002c4a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c28:	682b      	ldr	r3, [r5, #0]
 8002c2a:	079f      	lsls	r7, r3, #30
 8002c2c:	d45e      	bmi.n	8002cec <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c2e:	682b      	ldr	r3, [r5, #0]
 8002c30:	0719      	lsls	r1, r3, #28
 8002c32:	f100 8095 	bmi.w	8002d60 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c36:	682b      	ldr	r3, [r5, #0]
 8002c38:	075a      	lsls	r2, r3, #29
 8002c3a:	f100 80bf 	bmi.w	8002dbc <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c3e:	69ea      	ldr	r2, [r5, #28]
 8002c40:	2a00      	cmp	r2, #0
 8002c42:	f040 812d 	bne.w	8002ea0 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8002c46:	2000      	movs	r0, #0
 8002c48:	e014      	b.n	8002c74 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002c4a:	4c90      	ldr	r4, [pc, #576]	; (8002e8c <HAL_RCC_OscConfig+0x270>)
 8002c4c:	6863      	ldr	r3, [r4, #4]
 8002c4e:	f003 030c 	and.w	r3, r3, #12
 8002c52:	2b04      	cmp	r3, #4
 8002c54:	d007      	beq.n	8002c66 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c56:	6863      	ldr	r3, [r4, #4]
 8002c58:	f003 030c 	and.w	r3, r3, #12
 8002c5c:	2b08      	cmp	r3, #8
 8002c5e:	d10c      	bne.n	8002c7a <HAL_RCC_OscConfig+0x5e>
 8002c60:	6863      	ldr	r3, [r4, #4]
 8002c62:	03de      	lsls	r6, r3, #15
 8002c64:	d509      	bpl.n	8002c7a <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	039c      	lsls	r4, r3, #14
 8002c6a:	d5dd      	bpl.n	8002c28 <HAL_RCC_OscConfig+0xc>
 8002c6c:	686b      	ldr	r3, [r5, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1da      	bne.n	8002c28 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002c72:	2001      	movs	r0, #1
}
 8002c74:	b002      	add	sp, #8
 8002c76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c7a:	686b      	ldr	r3, [r5, #4]
 8002c7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c80:	d110      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x88>
 8002c82:	6823      	ldr	r3, [r4, #0]
 8002c84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c88:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002c8a:	f7fe fc43 	bl	8001514 <HAL_GetTick>
 8002c8e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c90:	6823      	ldr	r3, [r4, #0]
 8002c92:	0398      	lsls	r0, r3, #14
 8002c94:	d4c8      	bmi.n	8002c28 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c96:	f7fe fc3d 	bl	8001514 <HAL_GetTick>
 8002c9a:	1b80      	subs	r0, r0, r6
 8002c9c:	2864      	cmp	r0, #100	; 0x64
 8002c9e:	d9f7      	bls.n	8002c90 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8002ca0:	2003      	movs	r0, #3
 8002ca2:	e7e7      	b.n	8002c74 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ca4:	b99b      	cbnz	r3, 8002cce <HAL_RCC_OscConfig+0xb2>
 8002ca6:	6823      	ldr	r3, [r4, #0]
 8002ca8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cac:	6023      	str	r3, [r4, #0]
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cb4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002cb6:	f7fe fc2d 	bl	8001514 <HAL_GetTick>
 8002cba:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cbc:	6823      	ldr	r3, [r4, #0]
 8002cbe:	0399      	lsls	r1, r3, #14
 8002cc0:	d5b2      	bpl.n	8002c28 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cc2:	f7fe fc27 	bl	8001514 <HAL_GetTick>
 8002cc6:	1b80      	subs	r0, r0, r6
 8002cc8:	2864      	cmp	r0, #100	; 0x64
 8002cca:	d9f7      	bls.n	8002cbc <HAL_RCC_OscConfig+0xa0>
 8002ccc:	e7e8      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cd2:	6823      	ldr	r3, [r4, #0]
 8002cd4:	d103      	bne.n	8002cde <HAL_RCC_OscConfig+0xc2>
 8002cd6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cda:	6023      	str	r3, [r4, #0]
 8002cdc:	e7d1      	b.n	8002c82 <HAL_RCC_OscConfig+0x66>
 8002cde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ce2:	6023      	str	r3, [r4, #0]
 8002ce4:	6823      	ldr	r3, [r4, #0]
 8002ce6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cea:	e7cd      	b.n	8002c88 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002cec:	4c67      	ldr	r4, [pc, #412]	; (8002e8c <HAL_RCC_OscConfig+0x270>)
 8002cee:	6863      	ldr	r3, [r4, #4]
 8002cf0:	f013 0f0c 	tst.w	r3, #12
 8002cf4:	d007      	beq.n	8002d06 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002cf6:	6863      	ldr	r3, [r4, #4]
 8002cf8:	f003 030c 	and.w	r3, r3, #12
 8002cfc:	2b08      	cmp	r3, #8
 8002cfe:	d110      	bne.n	8002d22 <HAL_RCC_OscConfig+0x106>
 8002d00:	6863      	ldr	r3, [r4, #4]
 8002d02:	03da      	lsls	r2, r3, #15
 8002d04:	d40d      	bmi.n	8002d22 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	079b      	lsls	r3, r3, #30
 8002d0a:	d502      	bpl.n	8002d12 <HAL_RCC_OscConfig+0xf6>
 8002d0c:	692b      	ldr	r3, [r5, #16]
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d1af      	bne.n	8002c72 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d12:	6823      	ldr	r3, [r4, #0]
 8002d14:	696a      	ldr	r2, [r5, #20]
 8002d16:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002d1a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002d1e:	6023      	str	r3, [r4, #0]
 8002d20:	e785      	b.n	8002c2e <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d22:	692a      	ldr	r2, [r5, #16]
 8002d24:	4b5a      	ldr	r3, [pc, #360]	; (8002e90 <HAL_RCC_OscConfig+0x274>)
 8002d26:	b16a      	cbz	r2, 8002d44 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8002d28:	2201      	movs	r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d2c:	f7fe fbf2 	bl	8001514 <HAL_GetTick>
 8002d30:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d32:	6823      	ldr	r3, [r4, #0]
 8002d34:	079f      	lsls	r7, r3, #30
 8002d36:	d4ec      	bmi.n	8002d12 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d38:	f7fe fbec 	bl	8001514 <HAL_GetTick>
 8002d3c:	1b80      	subs	r0, r0, r6
 8002d3e:	2802      	cmp	r0, #2
 8002d40:	d9f7      	bls.n	8002d32 <HAL_RCC_OscConfig+0x116>
 8002d42:	e7ad      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8002d44:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d46:	f7fe fbe5 	bl	8001514 <HAL_GetTick>
 8002d4a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d4c:	6823      	ldr	r3, [r4, #0]
 8002d4e:	0798      	lsls	r0, r3, #30
 8002d50:	f57f af6d 	bpl.w	8002c2e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d54:	f7fe fbde 	bl	8001514 <HAL_GetTick>
 8002d58:	1b80      	subs	r0, r0, r6
 8002d5a:	2802      	cmp	r0, #2
 8002d5c:	d9f6      	bls.n	8002d4c <HAL_RCC_OscConfig+0x130>
 8002d5e:	e79f      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d60:	69aa      	ldr	r2, [r5, #24]
 8002d62:	4c4a      	ldr	r4, [pc, #296]	; (8002e8c <HAL_RCC_OscConfig+0x270>)
 8002d64:	4b4b      	ldr	r3, [pc, #300]	; (8002e94 <HAL_RCC_OscConfig+0x278>)
 8002d66:	b1da      	cbz	r2, 8002da0 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8002d68:	2201      	movs	r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002d6c:	f7fe fbd2 	bl	8001514 <HAL_GetTick>
 8002d70:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d74:	079b      	lsls	r3, r3, #30
 8002d76:	d50d      	bpl.n	8002d94 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d78:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002d7c:	4b46      	ldr	r3, [pc, #280]	; (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	fbb3 f3f2 	udiv	r3, r3, r2
 8002d84:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8002d86:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8002d88:	9b01      	ldr	r3, [sp, #4]
 8002d8a:	1e5a      	subs	r2, r3, #1
 8002d8c:	9201      	str	r2, [sp, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f9      	bne.n	8002d86 <HAL_RCC_OscConfig+0x16a>
 8002d92:	e750      	b.n	8002c36 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d94:	f7fe fbbe 	bl	8001514 <HAL_GetTick>
 8002d98:	1b80      	subs	r0, r0, r6
 8002d9a:	2802      	cmp	r0, #2
 8002d9c:	d9e9      	bls.n	8002d72 <HAL_RCC_OscConfig+0x156>
 8002d9e:	e77f      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8002da0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002da2:	f7fe fbb7 	bl	8001514 <HAL_GetTick>
 8002da6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002da8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002daa:	079f      	lsls	r7, r3, #30
 8002dac:	f57f af43 	bpl.w	8002c36 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002db0:	f7fe fbb0 	bl	8001514 <HAL_GetTick>
 8002db4:	1b80      	subs	r0, r0, r6
 8002db6:	2802      	cmp	r0, #2
 8002db8:	d9f6      	bls.n	8002da8 <HAL_RCC_OscConfig+0x18c>
 8002dba:	e771      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dbc:	4c33      	ldr	r4, [pc, #204]	; (8002e8c <HAL_RCC_OscConfig+0x270>)
 8002dbe:	69e3      	ldr	r3, [r4, #28]
 8002dc0:	00d8      	lsls	r0, r3, #3
 8002dc2:	d424      	bmi.n	8002e0e <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8002dc4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dc6:	69e3      	ldr	r3, [r4, #28]
 8002dc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dcc:	61e3      	str	r3, [r4, #28]
 8002dce:	69e3      	ldr	r3, [r4, #28]
 8002dd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd8:	4e30      	ldr	r6, [pc, #192]	; (8002e9c <HAL_RCC_OscConfig+0x280>)
 8002dda:	6833      	ldr	r3, [r6, #0]
 8002ddc:	05d9      	lsls	r1, r3, #23
 8002dde:	d518      	bpl.n	8002e12 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002de0:	68eb      	ldr	r3, [r5, #12]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d126      	bne.n	8002e34 <HAL_RCC_OscConfig+0x218>
 8002de6:	6a23      	ldr	r3, [r4, #32]
 8002de8:	f043 0301 	orr.w	r3, r3, #1
 8002dec:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002dee:	f7fe fb91 	bl	8001514 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002df2:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002df6:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002df8:	6a23      	ldr	r3, [r4, #32]
 8002dfa:	079b      	lsls	r3, r3, #30
 8002dfc:	d53f      	bpl.n	8002e7e <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8002dfe:	2f00      	cmp	r7, #0
 8002e00:	f43f af1d 	beq.w	8002c3e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e04:	69e3      	ldr	r3, [r4, #28]
 8002e06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e0a:	61e3      	str	r3, [r4, #28]
 8002e0c:	e717      	b.n	8002c3e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8002e0e:	2700      	movs	r7, #0
 8002e10:	e7e2      	b.n	8002dd8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e12:	6833      	ldr	r3, [r6, #0]
 8002e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e18:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002e1a:	f7fe fb7b 	bl	8001514 <HAL_GetTick>
 8002e1e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e20:	6833      	ldr	r3, [r6, #0]
 8002e22:	05da      	lsls	r2, r3, #23
 8002e24:	d4dc      	bmi.n	8002de0 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e26:	f7fe fb75 	bl	8001514 <HAL_GetTick>
 8002e2a:	eba0 0008 	sub.w	r0, r0, r8
 8002e2e:	2864      	cmp	r0, #100	; 0x64
 8002e30:	d9f6      	bls.n	8002e20 <HAL_RCC_OscConfig+0x204>
 8002e32:	e735      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e34:	b9ab      	cbnz	r3, 8002e62 <HAL_RCC_OscConfig+0x246>
 8002e36:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e38:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e3c:	f023 0301 	bic.w	r3, r3, #1
 8002e40:	6223      	str	r3, [r4, #32]
 8002e42:	6a23      	ldr	r3, [r4, #32]
 8002e44:	f023 0304 	bic.w	r3, r3, #4
 8002e48:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002e4a:	f7fe fb63 	bl	8001514 <HAL_GetTick>
 8002e4e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e50:	6a23      	ldr	r3, [r4, #32]
 8002e52:	0798      	lsls	r0, r3, #30
 8002e54:	d5d3      	bpl.n	8002dfe <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e56:	f7fe fb5d 	bl	8001514 <HAL_GetTick>
 8002e5a:	1b80      	subs	r0, r0, r6
 8002e5c:	4540      	cmp	r0, r8
 8002e5e:	d9f7      	bls.n	8002e50 <HAL_RCC_OscConfig+0x234>
 8002e60:	e71e      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e62:	2b05      	cmp	r3, #5
 8002e64:	6a23      	ldr	r3, [r4, #32]
 8002e66:	d103      	bne.n	8002e70 <HAL_RCC_OscConfig+0x254>
 8002e68:	f043 0304 	orr.w	r3, r3, #4
 8002e6c:	6223      	str	r3, [r4, #32]
 8002e6e:	e7ba      	b.n	8002de6 <HAL_RCC_OscConfig+0x1ca>
 8002e70:	f023 0301 	bic.w	r3, r3, #1
 8002e74:	6223      	str	r3, [r4, #32]
 8002e76:	6a23      	ldr	r3, [r4, #32]
 8002e78:	f023 0304 	bic.w	r3, r3, #4
 8002e7c:	e7b6      	b.n	8002dec <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e7e:	f7fe fb49 	bl	8001514 <HAL_GetTick>
 8002e82:	eba0 0008 	sub.w	r0, r0, r8
 8002e86:	42b0      	cmp	r0, r6
 8002e88:	d9b6      	bls.n	8002df8 <HAL_RCC_OscConfig+0x1dc>
 8002e8a:	e709      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
 8002e8c:	40021000 	.word	0x40021000
 8002e90:	42420000 	.word	0x42420000
 8002e94:	42420480 	.word	0x42420480
 8002e98:	20000010 	.word	0x20000010
 8002e9c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ea0:	4c22      	ldr	r4, [pc, #136]	; (8002f2c <HAL_RCC_OscConfig+0x310>)
 8002ea2:	6863      	ldr	r3, [r4, #4]
 8002ea4:	f003 030c 	and.w	r3, r3, #12
 8002ea8:	2b08      	cmp	r3, #8
 8002eaa:	f43f aee2 	beq.w	8002c72 <HAL_RCC_OscConfig+0x56>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	4e1f      	ldr	r6, [pc, #124]	; (8002f30 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eb2:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002eb4:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eb6:	d12b      	bne.n	8002f10 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8002eb8:	f7fe fb2c 	bl	8001514 <HAL_GetTick>
 8002ebc:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ebe:	6823      	ldr	r3, [r4, #0]
 8002ec0:	0199      	lsls	r1, r3, #6
 8002ec2:	d41f      	bmi.n	8002f04 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ec4:	6a2b      	ldr	r3, [r5, #32]
 8002ec6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eca:	d105      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ecc:	6862      	ldr	r2, [r4, #4]
 8002ece:	68a9      	ldr	r1, [r5, #8]
 8002ed0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ed8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002eda:	6862      	ldr	r2, [r4, #4]
 8002edc:	430b      	orrs	r3, r1
 8002ede:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002eea:	f7fe fb13 	bl	8001514 <HAL_GetTick>
 8002eee:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	019a      	lsls	r2, r3, #6
 8002ef4:	f53f aea7 	bmi.w	8002c46 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ef8:	f7fe fb0c 	bl	8001514 <HAL_GetTick>
 8002efc:	1b40      	subs	r0, r0, r5
 8002efe:	2802      	cmp	r0, #2
 8002f00:	d9f6      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x2d4>
 8002f02:	e6cd      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f04:	f7fe fb06 	bl	8001514 <HAL_GetTick>
 8002f08:	1bc0      	subs	r0, r0, r7
 8002f0a:	2802      	cmp	r0, #2
 8002f0c:	d9d7      	bls.n	8002ebe <HAL_RCC_OscConfig+0x2a2>
 8002f0e:	e6c7      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8002f10:	f7fe fb00 	bl	8001514 <HAL_GetTick>
 8002f14:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f16:	6823      	ldr	r3, [r4, #0]
 8002f18:	019b      	lsls	r3, r3, #6
 8002f1a:	f57f ae94 	bpl.w	8002c46 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f1e:	f7fe faf9 	bl	8001514 <HAL_GetTick>
 8002f22:	1b40      	subs	r0, r0, r5
 8002f24:	2802      	cmp	r0, #2
 8002f26:	d9f6      	bls.n	8002f16 <HAL_RCC_OscConfig+0x2fa>
 8002f28:	e6ba      	b.n	8002ca0 <HAL_RCC_OscConfig+0x84>
 8002f2a:	bf00      	nop
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	42420060 	.word	0x42420060

08002f34 <HAL_RCC_GetSysClockFreq>:
{
 8002f34:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002f36:	4b19      	ldr	r3, [pc, #100]	; (8002f9c <HAL_RCC_GetSysClockFreq+0x68>)
{
 8002f38:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002f3a:	ac02      	add	r4, sp, #8
 8002f3c:	f103 0510 	add.w	r5, r3, #16
 8002f40:	4622      	mov	r2, r4
 8002f42:	6818      	ldr	r0, [r3, #0]
 8002f44:	6859      	ldr	r1, [r3, #4]
 8002f46:	3308      	adds	r3, #8
 8002f48:	c203      	stmia	r2!, {r0, r1}
 8002f4a:	42ab      	cmp	r3, r5
 8002f4c:	4614      	mov	r4, r2
 8002f4e:	d1f7      	bne.n	8002f40 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f50:	2301      	movs	r3, #1
 8002f52:	f88d 3004 	strb.w	r3, [sp, #4]
 8002f56:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8002f58:	4911      	ldr	r1, [pc, #68]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f5a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8002f5e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002f60:	f003 020c 	and.w	r2, r3, #12
 8002f64:	2a08      	cmp	r2, #8
 8002f66:	d117      	bne.n	8002f98 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f68:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002f6c:	a806      	add	r0, sp, #24
 8002f6e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f70:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f72:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f76:	d50c      	bpl.n	8002f92 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f78:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f7a:	480a      	ldr	r0, [pc, #40]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f7c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f80:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f82:	aa06      	add	r2, sp, #24
 8002f84:	4413      	add	r3, r2
 8002f86:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f8a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8002f8e:	b007      	add	sp, #28
 8002f90:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f92:	4805      	ldr	r0, [pc, #20]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x74>)
 8002f94:	4350      	muls	r0, r2
 8002f96:	e7fa      	b.n	8002f8e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8002f98:	4802      	ldr	r0, [pc, #8]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8002f9a:	e7f8      	b.n	8002f8e <HAL_RCC_GetSysClockFreq+0x5a>
 8002f9c:	0800e088 	.word	0x0800e088
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	007a1200 	.word	0x007a1200
 8002fa8:	003d0900 	.word	0x003d0900

08002fac <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002fac:	4a4d      	ldr	r2, [pc, #308]	; (80030e4 <HAL_RCC_ClockConfig+0x138>)
{
 8002fae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002fb2:	6813      	ldr	r3, [r2, #0]
{
 8002fb4:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002fb6:	f003 0307 	and.w	r3, r3, #7
 8002fba:	428b      	cmp	r3, r1
{
 8002fbc:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002fbe:	d328      	bcc.n	8003012 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fc0:	682a      	ldr	r2, [r5, #0]
 8002fc2:	0791      	lsls	r1, r2, #30
 8002fc4:	d432      	bmi.n	800302c <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fc6:	07d2      	lsls	r2, r2, #31
 8002fc8:	d438      	bmi.n	800303c <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002fca:	4a46      	ldr	r2, [pc, #280]	; (80030e4 <HAL_RCC_ClockConfig+0x138>)
 8002fcc:	6813      	ldr	r3, [r2, #0]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	429e      	cmp	r6, r3
 8002fd4:	d373      	bcc.n	80030be <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd6:	682a      	ldr	r2, [r5, #0]
 8002fd8:	4c43      	ldr	r4, [pc, #268]	; (80030e8 <HAL_RCC_ClockConfig+0x13c>)
 8002fda:	f012 0f04 	tst.w	r2, #4
 8002fde:	d179      	bne.n	80030d4 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fe0:	0713      	lsls	r3, r2, #28
 8002fe2:	d506      	bpl.n	8002ff2 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002fe4:	6863      	ldr	r3, [r4, #4]
 8002fe6:	692a      	ldr	r2, [r5, #16]
 8002fe8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002fec:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002ff0:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ff2:	f7ff ff9f 	bl	8002f34 <HAL_RCC_GetSysClockFreq>
 8002ff6:	6863      	ldr	r3, [r4, #4]
 8002ff8:	4a3c      	ldr	r2, [pc, #240]	; (80030ec <HAL_RCC_ClockConfig+0x140>)
 8002ffa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002ffe:	5cd3      	ldrb	r3, [r2, r3]
 8003000:	40d8      	lsrs	r0, r3
 8003002:	4b3b      	ldr	r3, [pc, #236]	; (80030f0 <HAL_RCC_ClockConfig+0x144>)
 8003004:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003006:	2000      	movs	r0, #0
 8003008:	f7fe fa42 	bl	8001490 <HAL_InitTick>
  return HAL_OK;
 800300c:	2000      	movs	r0, #0
}
 800300e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003012:	6813      	ldr	r3, [r2, #0]
 8003014:	f023 0307 	bic.w	r3, r3, #7
 8003018:	430b      	orrs	r3, r1
 800301a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800301c:	6813      	ldr	r3, [r2, #0]
 800301e:	f003 0307 	and.w	r3, r3, #7
 8003022:	4299      	cmp	r1, r3
 8003024:	d0cc      	beq.n	8002fc0 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8003026:	2001      	movs	r0, #1
 8003028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800302c:	492e      	ldr	r1, [pc, #184]	; (80030e8 <HAL_RCC_ClockConfig+0x13c>)
 800302e:	68a8      	ldr	r0, [r5, #8]
 8003030:	684b      	ldr	r3, [r1, #4]
 8003032:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003036:	4303      	orrs	r3, r0
 8003038:	604b      	str	r3, [r1, #4]
 800303a:	e7c4      	b.n	8002fc6 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800303c:	686a      	ldr	r2, [r5, #4]
 800303e:	4c2a      	ldr	r4, [pc, #168]	; (80030e8 <HAL_RCC_ClockConfig+0x13c>)
 8003040:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003042:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003044:	d11c      	bne.n	8003080 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003046:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800304a:	d0ec      	beq.n	8003026 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800304c:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800304e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003052:	f023 0303 	bic.w	r3, r3, #3
 8003056:	4313      	orrs	r3, r2
 8003058:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800305a:	f7fe fa5b 	bl	8001514 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800305e:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8003060:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003062:	2b01      	cmp	r3, #1
 8003064:	d114      	bne.n	8003090 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003066:	6863      	ldr	r3, [r4, #4]
 8003068:	f003 030c 	and.w	r3, r3, #12
 800306c:	2b04      	cmp	r3, #4
 800306e:	d0ac      	beq.n	8002fca <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003070:	f7fe fa50 	bl	8001514 <HAL_GetTick>
 8003074:	1bc0      	subs	r0, r0, r7
 8003076:	4540      	cmp	r0, r8
 8003078:	d9f5      	bls.n	8003066 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 800307a:	2003      	movs	r0, #3
 800307c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003080:	2a02      	cmp	r2, #2
 8003082:	d102      	bne.n	800308a <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003084:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003088:	e7df      	b.n	800304a <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800308a:	f013 0f02 	tst.w	r3, #2
 800308e:	e7dc      	b.n	800304a <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003090:	2b02      	cmp	r3, #2
 8003092:	d10f      	bne.n	80030b4 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003094:	6863      	ldr	r3, [r4, #4]
 8003096:	f003 030c 	and.w	r3, r3, #12
 800309a:	2b08      	cmp	r3, #8
 800309c:	d095      	beq.n	8002fca <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800309e:	f7fe fa39 	bl	8001514 <HAL_GetTick>
 80030a2:	1bc0      	subs	r0, r0, r7
 80030a4:	4540      	cmp	r0, r8
 80030a6:	d9f5      	bls.n	8003094 <HAL_RCC_ClockConfig+0xe8>
 80030a8:	e7e7      	b.n	800307a <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030aa:	f7fe fa33 	bl	8001514 <HAL_GetTick>
 80030ae:	1bc0      	subs	r0, r0, r7
 80030b0:	4540      	cmp	r0, r8
 80030b2:	d8e2      	bhi.n	800307a <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80030b4:	6863      	ldr	r3, [r4, #4]
 80030b6:	f013 0f0c 	tst.w	r3, #12
 80030ba:	d1f6      	bne.n	80030aa <HAL_RCC_ClockConfig+0xfe>
 80030bc:	e785      	b.n	8002fca <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030be:	6813      	ldr	r3, [r2, #0]
 80030c0:	f023 0307 	bic.w	r3, r3, #7
 80030c4:	4333      	orrs	r3, r6
 80030c6:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80030c8:	6813      	ldr	r3, [r2, #0]
 80030ca:	f003 0307 	and.w	r3, r3, #7
 80030ce:	429e      	cmp	r6, r3
 80030d0:	d1a9      	bne.n	8003026 <HAL_RCC_ClockConfig+0x7a>
 80030d2:	e780      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030d4:	6863      	ldr	r3, [r4, #4]
 80030d6:	68e9      	ldr	r1, [r5, #12]
 80030d8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80030dc:	430b      	orrs	r3, r1
 80030de:	6063      	str	r3, [r4, #4]
 80030e0:	e77e      	b.n	8002fe0 <HAL_RCC_ClockConfig+0x34>
 80030e2:	bf00      	nop
 80030e4:	40022000 	.word	0x40022000
 80030e8:	40021000 	.word	0x40021000
 80030ec:	0800e949 	.word	0x0800e949
 80030f0:	20000010 	.word	0x20000010

080030f4 <HAL_RCC_GetHCLKFreq>:
}
 80030f4:	4b01      	ldr	r3, [pc, #4]	; (80030fc <HAL_RCC_GetHCLKFreq+0x8>)
 80030f6:	6818      	ldr	r0, [r3, #0]
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	20000010 	.word	0x20000010

08003100 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003100:	4b04      	ldr	r3, [pc, #16]	; (8003114 <HAL_RCC_GetPCLK1Freq+0x14>)
 8003102:	4a05      	ldr	r2, [pc, #20]	; (8003118 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800310a:	5cd3      	ldrb	r3, [r2, r3]
 800310c:	4a03      	ldr	r2, [pc, #12]	; (800311c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800310e:	6810      	ldr	r0, [r2, #0]
}    
 8003110:	40d8      	lsrs	r0, r3
 8003112:	4770      	bx	lr
 8003114:	40021000 	.word	0x40021000
 8003118:	0800e959 	.word	0x0800e959
 800311c:	20000010 	.word	0x20000010

08003120 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003120:	4b04      	ldr	r3, [pc, #16]	; (8003134 <HAL_RCC_GetPCLK2Freq+0x14>)
 8003122:	4a05      	ldr	r2, [pc, #20]	; (8003138 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800312a:	5cd3      	ldrb	r3, [r2, r3]
 800312c:	4a03      	ldr	r2, [pc, #12]	; (800313c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800312e:	6810      	ldr	r0, [r2, #0]
} 
 8003130:	40d8      	lsrs	r0, r3
 8003132:	4770      	bx	lr
 8003134:	40021000 	.word	0x40021000
 8003138:	0800e959 	.word	0x0800e959
 800313c:	20000010 	.word	0x20000010

08003140 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003140:	6803      	ldr	r3, [r0, #0]
{
 8003142:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003146:	07d9      	lsls	r1, r3, #31
{
 8003148:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800314a:	d520      	bpl.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800314c:	4c35      	ldr	r4, [pc, #212]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800314e:	69e3      	ldr	r3, [r4, #28]
 8003150:	00da      	lsls	r2, r3, #3
 8003152:	d432      	bmi.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8003154:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8003156:	69e3      	ldr	r3, [r4, #28]
 8003158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800315c:	61e3      	str	r3, [r4, #28]
 800315e:	69e3      	ldr	r3, [r4, #28]
 8003160:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003164:	9301      	str	r3, [sp, #4]
 8003166:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003168:	4e2f      	ldr	r6, [pc, #188]	; (8003228 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800316a:	6833      	ldr	r3, [r6, #0]
 800316c:	05db      	lsls	r3, r3, #23
 800316e:	d526      	bpl.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003170:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003172:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003176:	d136      	bne.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003178:	6a23      	ldr	r3, [r4, #32]
 800317a:	686a      	ldr	r2, [r5, #4]
 800317c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003180:	4313      	orrs	r3, r2
 8003182:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003184:	b11f      	cbz	r7, 800318e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003186:	69e3      	ldr	r3, [r4, #28]
 8003188:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800318c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800318e:	6828      	ldr	r0, [r5, #0]
 8003190:	0783      	lsls	r3, r0, #30
 8003192:	d506      	bpl.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003194:	4a23      	ldr	r2, [pc, #140]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8003196:	68a9      	ldr	r1, [r5, #8]
 8003198:	6853      	ldr	r3, [r2, #4]
 800319a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800319e:	430b      	orrs	r3, r1
 80031a0:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80031a2:	f010 0010 	ands.w	r0, r0, #16
 80031a6:	d01b      	beq.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031a8:	4a1e      	ldr	r2, [pc, #120]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80031aa:	68e9      	ldr	r1, [r5, #12]
 80031ac:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80031ae:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031b0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80031b4:	430b      	orrs	r3, r1
 80031b6:	6053      	str	r3, [r2, #4]
 80031b8:	e012      	b.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 80031ba:	2700      	movs	r7, #0
 80031bc:	e7d4      	b.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031be:	6833      	ldr	r3, [r6, #0]
 80031c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031c4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80031c6:	f7fe f9a5 	bl	8001514 <HAL_GetTick>
 80031ca:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031cc:	6833      	ldr	r3, [r6, #0]
 80031ce:	05d8      	lsls	r0, r3, #23
 80031d0:	d4ce      	bmi.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031d2:	f7fe f99f 	bl	8001514 <HAL_GetTick>
 80031d6:	eba0 0008 	sub.w	r0, r0, r8
 80031da:	2864      	cmp	r0, #100	; 0x64
 80031dc:	d9f6      	bls.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80031de:	2003      	movs	r0, #3
}
 80031e0:	b002      	add	sp, #8
 80031e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80031e6:	686a      	ldr	r2, [r5, #4]
 80031e8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d0c3      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80031f0:	2001      	movs	r0, #1
 80031f2:	4a0e      	ldr	r2, [pc, #56]	; (800322c <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80031f4:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80031f6:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80031f8:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80031fa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80031fe:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8003200:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003202:	07d9      	lsls	r1, r3, #31
 8003204:	d5b8      	bpl.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8003206:	f7fe f985 	bl	8001514 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800320a:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800320e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003210:	6a23      	ldr	r3, [r4, #32]
 8003212:	079a      	lsls	r2, r3, #30
 8003214:	d4b0      	bmi.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003216:	f7fe f97d 	bl	8001514 <HAL_GetTick>
 800321a:	1b80      	subs	r0, r0, r6
 800321c:	4540      	cmp	r0, r8
 800321e:	d9f7      	bls.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8003220:	e7dd      	b.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8003222:	bf00      	nop
 8003224:	40021000 	.word	0x40021000
 8003228:	40007000 	.word	0x40007000
 800322c:	42420440 	.word	0x42420440

08003230 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003230:	b570      	push	{r4, r5, r6, lr}
 8003232:	4604      	mov	r4, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003234:	4b35      	ldr	r3, [pc, #212]	; (800330c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
{
 8003236:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003238:	ad02      	add	r5, sp, #8
 800323a:	f103 0610 	add.w	r6, r3, #16
 800323e:	462a      	mov	r2, r5
 8003240:	6818      	ldr	r0, [r3, #0]
 8003242:	6859      	ldr	r1, [r3, #4]
 8003244:	3308      	adds	r3, #8
 8003246:	c203      	stmia	r2!, {r0, r1}
 8003248:	42b3      	cmp	r3, r6
 800324a:	4615      	mov	r5, r2
 800324c:	d1f7      	bne.n	800323e <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800324e:	2301      	movs	r3, #1
 8003250:	f88d 3004 	strb.w	r3, [sp, #4]
 8003254:	2302      	movs	r3, #2
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8003256:	429c      	cmp	r4, r3
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003258:	f88d 3005 	strb.w	r3, [sp, #5]
  switch (PeriphClk)
 800325c:	d047      	beq.n	80032ee <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
 800325e:	2c10      	cmp	r4, #16
 8003260:	d017      	beq.n	8003292 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8003262:	2c01      	cmp	r4, #1
 8003264:	d14f      	bne.n	8003306 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003266:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 800326a:	4a29      	ldr	r2, [pc, #164]	; (8003310 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 800326c:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800326e:	4019      	ands	r1, r3
 8003270:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8003274:	d044      	beq.n	8003300 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800327a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800327e:	d12d      	bne.n	80032dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
      {
        frequency = LSI_VALUE;
 8003280:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003284:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8003286:	f013 0f02 	tst.w	r3, #2
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
      {
        frequency = HSE_VALUE / 128U;
 800328a:	bf08      	it	eq
 800328c:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return(frequency);
}
 800328e:	b006      	add	sp, #24
 8003290:	bd70      	pop	{r4, r5, r6, pc}
      temp_reg = RCC->CFGR;
 8003292:	4b1f      	ldr	r3, [pc, #124]	; (8003310 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8003294:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8003296:	6818      	ldr	r0, [r3, #0]
 8003298:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 800329c:	d0f7      	beq.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800329e:	f3c1 4283 	ubfx	r2, r1, #18, #4
 80032a2:	a806      	add	r0, sp, #24
 80032a4:	4402      	add	r2, r0
 80032a6:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032aa:	03ca      	lsls	r2, r1, #15
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032ac:	bf41      	itttt	mi
 80032ae:	685a      	ldrmi	r2, [r3, #4]
 80032b0:	a906      	addmi	r1, sp, #24
 80032b2:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 80032b6:	1852      	addmi	r2, r2, r1
 80032b8:	bf44      	itt	mi
 80032ba:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80032be:	4a15      	ldrmi	r2, [pc, #84]	; (8003314 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80032c0:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80032c2:	bf4c      	ite	mi
 80032c4:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032c8:	4a13      	ldrpl	r2, [pc, #76]	; (8003318 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80032ca:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032cc:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80032d0:	d4dd      	bmi.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          frequency = (pllclk * 2) / 3;
 80032d2:	2303      	movs	r3, #3
 80032d4:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80032d6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80032da:	e7d8      	b.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80032dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032e0:	d111      	bne.n	8003306 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80032e2:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 80032e4:	f24f 4024 	movw	r0, #62500	; 0xf424
 80032e8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80032ec:	e7cd      	b.n	800328a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80032ee:	f7ff ff17 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 80032f2:	4b07      	ldr	r3, [pc, #28]	; (8003310 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f3c3 3381 	ubfx	r3, r3, #14, #2
 80032fa:	3301      	adds	r3, #1
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	e7ea      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
        frequency = LSE_VALUE;
 8003300:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003304:	e7c3      	b.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        frequency = 0U;
 8003306:	2000      	movs	r0, #0
 8003308:	e7c1      	b.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 800330a:	bf00      	nop
 800330c:	0800e098 	.word	0x0800e098
 8003310:	40021000 	.word	0x40021000
 8003314:	007a1200 	.word	0x007a1200
 8003318:	003d0900 	.word	0x003d0900

0800331c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800331c:	6a03      	ldr	r3, [r0, #32]
{
 800331e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003320:	f023 0301 	bic.w	r3, r3, #1
 8003324:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003326:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003328:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800332a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800332c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800332e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003332:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003334:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003336:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800333a:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800333c:	4d0a      	ldr	r5, [pc, #40]	; (8003368 <TIM_OC1_SetConfig+0x4c>)
 800333e:	42a8      	cmp	r0, r5
 8003340:	d10b      	bne.n	800335a <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003342:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003344:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003348:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800334a:	698e      	ldr	r6, [r1, #24]
 800334c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800334e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003352:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003354:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003358:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800335a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800335c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800335e:	684a      	ldr	r2, [r1, #4]
 8003360:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003362:	6203      	str	r3, [r0, #32]
 8003364:	bd70      	pop	{r4, r5, r6, pc}
 8003366:	bf00      	nop
 8003368:	40012c00 	.word	0x40012c00

0800336c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800336c:	6a03      	ldr	r3, [r0, #32]
{
 800336e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003370:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003374:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003376:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003378:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800337a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800337c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800337e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003382:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003384:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003386:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800338a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800338e:	4d0b      	ldr	r5, [pc, #44]	; (80033bc <TIM_OC3_SetConfig+0x50>)
 8003390:	42a8      	cmp	r0, r5
 8003392:	d10d      	bne.n	80033b0 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003394:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003396:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800339a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800339e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033a0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033a2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033a6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80033a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033ac:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033b0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033b2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80033b4:	684a      	ldr	r2, [r1, #4]
 80033b6:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033b8:	6203      	str	r3, [r0, #32]
 80033ba:	bd70      	pop	{r4, r5, r6, pc}
 80033bc:	40012c00 	.word	0x40012c00

080033c0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033c0:	6a03      	ldr	r3, [r0, #32]
{
 80033c2:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80033c8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ca:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033cc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033ce:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033d0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033d2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033d6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033da:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80033dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033e0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80033e4:	4d06      	ldr	r5, [pc, #24]	; (8003400 <TIM_OC4_SetConfig+0x40>)
 80033e6:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80033e8:	bf02      	ittt	eq
 80033ea:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033ec:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80033f0:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033f4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033f6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033f8:	684a      	ldr	r2, [r1, #4]
 80033fa:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033fc:	6203      	str	r3, [r0, #32]
 80033fe:	bd30      	pop	{r4, r5, pc}
 8003400:	40012c00 	.word	0x40012c00

08003404 <HAL_TIM_PWM_MspInit>:
 8003404:	4770      	bx	lr

08003406 <HAL_TIM_IC_MspInit>:
 8003406:	4770      	bx	lr

08003408 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003408:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800340c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800340e:	2b01      	cmp	r3, #1
 8003410:	f04f 0302 	mov.w	r3, #2
 8003414:	d01c      	beq.n	8003450 <HAL_TIM_ConfigClockSource+0x48>
 8003416:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003418:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800341c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 800341e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003422:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003424:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003428:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800342c:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800342e:	680a      	ldr	r2, [r1, #0]
 8003430:	2a40      	cmp	r2, #64	; 0x40
 8003432:	d079      	beq.n	8003528 <HAL_TIM_ConfigClockSource+0x120>
 8003434:	d819      	bhi.n	800346a <HAL_TIM_ConfigClockSource+0x62>
 8003436:	2a10      	cmp	r2, #16
 8003438:	f000 8093 	beq.w	8003562 <HAL_TIM_ConfigClockSource+0x15a>
 800343c:	d80a      	bhi.n	8003454 <HAL_TIM_ConfigClockSource+0x4c>
 800343e:	2a00      	cmp	r2, #0
 8003440:	f000 8089 	beq.w	8003556 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8003444:	2301      	movs	r3, #1
 8003446:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800344a:	2300      	movs	r3, #0
 800344c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003450:	4618      	mov	r0, r3
}
 8003452:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003454:	2a20      	cmp	r2, #32
 8003456:	f000 808a 	beq.w	800356e <HAL_TIM_ConfigClockSource+0x166>
 800345a:	2a30      	cmp	r2, #48	; 0x30
 800345c:	d1f2      	bne.n	8003444 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800345e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003460:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003464:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8003468:	e036      	b.n	80034d8 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800346a:	2a70      	cmp	r2, #112	; 0x70
 800346c:	d036      	beq.n	80034dc <HAL_TIM_ConfigClockSource+0xd4>
 800346e:	d81b      	bhi.n	80034a8 <HAL_TIM_ConfigClockSource+0xa0>
 8003470:	2a50      	cmp	r2, #80	; 0x50
 8003472:	d042      	beq.n	80034fa <HAL_TIM_ConfigClockSource+0xf2>
 8003474:	2a60      	cmp	r2, #96	; 0x60
 8003476:	d1e5      	bne.n	8003444 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003478:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800347a:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800347c:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003480:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003482:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003484:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8003486:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003488:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800348c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003490:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003494:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003498:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800349a:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800349c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800349e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80034a2:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80034a6:	e017      	b.n	80034d8 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80034a8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80034ac:	d011      	beq.n	80034d2 <HAL_TIM_ConfigClockSource+0xca>
 80034ae:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80034b2:	d1c7      	bne.n	8003444 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034b4:	688a      	ldr	r2, [r1, #8]
 80034b6:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80034b8:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034ba:	68c9      	ldr	r1, [r1, #12]
 80034bc:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034be:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034c2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80034c6:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034c8:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034ca:	689a      	ldr	r2, [r3, #8]
 80034cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034d0:	e002      	b.n	80034d8 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80034d2:	689a      	ldr	r2, [r3, #8]
 80034d4:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80034d8:	609a      	str	r2, [r3, #8]
 80034da:	e7b3      	b.n	8003444 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034dc:	688a      	ldr	r2, [r1, #8]
 80034de:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80034e0:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034e2:	68c9      	ldr	r1, [r1, #12]
 80034e4:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034e6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034ea:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80034ee:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80034f0:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80034f2:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034f4:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 80034f8:	e7ee      	b.n	80034d8 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034fa:	684c      	ldr	r4, [r1, #4]
 80034fc:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80034fe:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003500:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003502:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003506:	f025 0501 	bic.w	r5, r5, #1
 800350a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800350c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800350e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003510:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003514:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003518:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800351a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800351c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800351e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003522:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8003526:	e7d7      	b.n	80034d8 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003528:	684c      	ldr	r4, [r1, #4]
 800352a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800352c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800352e:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003530:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003534:	f025 0501 	bic.w	r5, r5, #1
 8003538:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800353a:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800353c:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800353e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003542:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003548:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800354a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800354c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003550:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8003554:	e7c0      	b.n	80034d8 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8003556:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003558:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800355c:	f042 0207 	orr.w	r2, r2, #7
 8003560:	e7ba      	b.n	80034d8 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8003562:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003564:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003568:	f042 0217 	orr.w	r2, r2, #23
 800356c:	e7b4      	b.n	80034d8 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800356e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003570:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003574:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8003578:	e7ae      	b.n	80034d8 <HAL_TIM_ConfigClockSource+0xd0>

0800357a <HAL_TIM_OC_DelayElapsedCallback>:
 800357a:	4770      	bx	lr

0800357c <HAL_TIM_PWM_PulseFinishedCallback>:
 800357c:	4770      	bx	lr

0800357e <HAL_TIM_TriggerCallback>:
 800357e:	4770      	bx	lr

08003580 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003580:	6803      	ldr	r3, [r0, #0]
{
 8003582:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003584:	691a      	ldr	r2, [r3, #16]
{
 8003586:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003588:	0791      	lsls	r1, r2, #30
 800358a:	d50e      	bpl.n	80035aa <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800358c:	68da      	ldr	r2, [r3, #12]
 800358e:	0792      	lsls	r2, r2, #30
 8003590:	d50b      	bpl.n	80035aa <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003592:	f06f 0202 	mvn.w	r2, #2
 8003596:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003598:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800359a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800359c:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800359e:	079b      	lsls	r3, r3, #30
 80035a0:	d077      	beq.n	8003692 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80035a2:	f002 f9b3 	bl	800590c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035a6:	2300      	movs	r3, #0
 80035a8:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80035aa:	6823      	ldr	r3, [r4, #0]
 80035ac:	691a      	ldr	r2, [r3, #16]
 80035ae:	0750      	lsls	r0, r2, #29
 80035b0:	d510      	bpl.n	80035d4 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	0751      	lsls	r1, r2, #29
 80035b6:	d50d      	bpl.n	80035d4 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80035b8:	f06f 0204 	mvn.w	r2, #4
 80035bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035be:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035c0:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035c2:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035c4:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80035c8:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035ca:	d068      	beq.n	800369e <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80035cc:	f002 f99e 	bl	800590c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035d0:	2300      	movs	r3, #0
 80035d2:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035d4:	6823      	ldr	r3, [r4, #0]
 80035d6:	691a      	ldr	r2, [r3, #16]
 80035d8:	0712      	lsls	r2, r2, #28
 80035da:	d50f      	bpl.n	80035fc <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80035dc:	68da      	ldr	r2, [r3, #12]
 80035de:	0710      	lsls	r0, r2, #28
 80035e0:	d50c      	bpl.n	80035fc <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035e2:	f06f 0208 	mvn.w	r2, #8
 80035e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035e8:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035ea:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035ec:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035ee:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80035f0:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035f2:	d05a      	beq.n	80036aa <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80035f4:	f002 f98a 	bl	800590c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035f8:	2300      	movs	r3, #0
 80035fa:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035fc:	6823      	ldr	r3, [r4, #0]
 80035fe:	691a      	ldr	r2, [r3, #16]
 8003600:	06d2      	lsls	r2, r2, #27
 8003602:	d510      	bpl.n	8003626 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003604:	68da      	ldr	r2, [r3, #12]
 8003606:	06d0      	lsls	r0, r2, #27
 8003608:	d50d      	bpl.n	8003626 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800360a:	f06f 0210 	mvn.w	r2, #16
 800360e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003610:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003612:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003614:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003616:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800361a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800361c:	d04b      	beq.n	80036b6 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800361e:	f002 f975 	bl	800590c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003622:	2300      	movs	r3, #0
 8003624:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003626:	6823      	ldr	r3, [r4, #0]
 8003628:	691a      	ldr	r2, [r3, #16]
 800362a:	07d1      	lsls	r1, r2, #31
 800362c:	d508      	bpl.n	8003640 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800362e:	68da      	ldr	r2, [r3, #12]
 8003630:	07d2      	lsls	r2, r2, #31
 8003632:	d505      	bpl.n	8003640 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003634:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8003638:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800363a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800363c:	f004 fd8c 	bl	8008158 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003640:	6823      	ldr	r3, [r4, #0]
 8003642:	691a      	ldr	r2, [r3, #16]
 8003644:	0610      	lsls	r0, r2, #24
 8003646:	d508      	bpl.n	800365a <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003648:	68da      	ldr	r2, [r3, #12]
 800364a:	0611      	lsls	r1, r2, #24
 800364c:	d505      	bpl.n	800365a <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800364e:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8003652:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003654:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003656:	f000 fa6c 	bl	8003b32 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800365a:	6823      	ldr	r3, [r4, #0]
 800365c:	691a      	ldr	r2, [r3, #16]
 800365e:	0652      	lsls	r2, r2, #25
 8003660:	d508      	bpl.n	8003674 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003662:	68da      	ldr	r2, [r3, #12]
 8003664:	0650      	lsls	r0, r2, #25
 8003666:	d505      	bpl.n	8003674 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003668:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800366c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800366e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003670:	f7ff ff85 	bl	800357e <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003674:	6823      	ldr	r3, [r4, #0]
 8003676:	691a      	ldr	r2, [r3, #16]
 8003678:	0691      	lsls	r1, r2, #26
 800367a:	d522      	bpl.n	80036c2 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800367c:	68da      	ldr	r2, [r3, #12]
 800367e:	0692      	lsls	r2, r2, #26
 8003680:	d51f      	bpl.n	80036c2 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003682:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8003686:	4620      	mov	r0, r4
}
 8003688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800368c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800368e:	f000 ba4f 	b.w	8003b30 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003692:	f7ff ff72 	bl	800357a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003696:	4620      	mov	r0, r4
 8003698:	f7ff ff70 	bl	800357c <HAL_TIM_PWM_PulseFinishedCallback>
 800369c:	e783      	b.n	80035a6 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800369e:	f7ff ff6c 	bl	800357a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036a2:	4620      	mov	r0, r4
 80036a4:	f7ff ff6a 	bl	800357c <HAL_TIM_PWM_PulseFinishedCallback>
 80036a8:	e792      	b.n	80035d0 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036aa:	f7ff ff66 	bl	800357a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036ae:	4620      	mov	r0, r4
 80036b0:	f7ff ff64 	bl	800357c <HAL_TIM_PWM_PulseFinishedCallback>
 80036b4:	e7a0      	b.n	80035f8 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036b6:	f7ff ff60 	bl	800357a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036ba:	4620      	mov	r0, r4
 80036bc:	f7ff ff5e 	bl	800357c <HAL_TIM_PWM_PulseFinishedCallback>
 80036c0:	e7af      	b.n	8003622 <HAL_TIM_IRQHandler+0xa2>
 80036c2:	bd10      	pop	{r4, pc}

080036c4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036c4:	4a1a      	ldr	r2, [pc, #104]	; (8003730 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80036c6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036c8:	4290      	cmp	r0, r2
 80036ca:	d00a      	beq.n	80036e2 <TIM_Base_SetConfig+0x1e>
 80036cc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80036d0:	d007      	beq.n	80036e2 <TIM_Base_SetConfig+0x1e>
 80036d2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80036d6:	4290      	cmp	r0, r2
 80036d8:	d003      	beq.n	80036e2 <TIM_Base_SetConfig+0x1e>
 80036da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80036de:	4290      	cmp	r0, r2
 80036e0:	d115      	bne.n	800370e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80036e2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80036e8:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036ea:	4a11      	ldr	r2, [pc, #68]	; (8003730 <TIM_Base_SetConfig+0x6c>)
 80036ec:	4290      	cmp	r0, r2
 80036ee:	d00a      	beq.n	8003706 <TIM_Base_SetConfig+0x42>
 80036f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80036f4:	d007      	beq.n	8003706 <TIM_Base_SetConfig+0x42>
 80036f6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80036fa:	4290      	cmp	r0, r2
 80036fc:	d003      	beq.n	8003706 <TIM_Base_SetConfig+0x42>
 80036fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003702:	4290      	cmp	r0, r2
 8003704:	d103      	bne.n	800370e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003706:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003708:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800370c:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800370e:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8003710:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8003714:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003716:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003718:	688b      	ldr	r3, [r1, #8]
 800371a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800371c:	680b      	ldr	r3, [r1, #0]
 800371e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003720:	4b03      	ldr	r3, [pc, #12]	; (8003730 <TIM_Base_SetConfig+0x6c>)
 8003722:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8003724:	bf04      	itt	eq
 8003726:	690b      	ldreq	r3, [r1, #16]
 8003728:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800372a:	2301      	movs	r3, #1
 800372c:	6143      	str	r3, [r0, #20]
 800372e:	4770      	bx	lr
 8003730:	40012c00 	.word	0x40012c00

08003734 <HAL_TIM_Base_Init>:
{
 8003734:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003736:	4604      	mov	r4, r0
 8003738:	b1a0      	cbz	r0, 8003764 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800373a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800373e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003742:	b91b      	cbnz	r3, 800374c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003744:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003748:	f004 fd8a 	bl	8008260 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800374c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800374e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8003750:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003754:	1d21      	adds	r1, r4, #4
 8003756:	f7ff ffb5 	bl	80036c4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800375a:	2301      	movs	r3, #1
  return HAL_OK;
 800375c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800375e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003762:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003764:	2001      	movs	r0, #1
}
 8003766:	bd10      	pop	{r4, pc}

08003768 <HAL_TIM_PWM_Init>:
{
 8003768:	b510      	push	{r4, lr}
  if(htim == NULL)
 800376a:	4604      	mov	r4, r0
 800376c:	b1a0      	cbz	r0, 8003798 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800376e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003772:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003776:	b91b      	cbnz	r3, 8003780 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003778:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800377c:	f7ff fe42 	bl	8003404 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003780:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003782:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8003784:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003788:	1d21      	adds	r1, r4, #4
 800378a:	f7ff ff9b 	bl	80036c4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800378e:	2301      	movs	r3, #1
  return HAL_OK;
 8003790:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8003792:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003796:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003798:	2001      	movs	r0, #1
}
 800379a:	bd10      	pop	{r4, pc}

0800379c <HAL_TIM_IC_Init>:
{
 800379c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800379e:	4604      	mov	r4, r0
 80037a0:	b1a0      	cbz	r0, 80037cc <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80037a2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80037a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80037aa:	b91b      	cbnz	r3, 80037b4 <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80037ac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 80037b0:	f7ff fe29 	bl	8003406 <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80037b4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037b6:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80037b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037bc:	1d21      	adds	r1, r4, #4
 80037be:	f7ff ff81 	bl	80036c4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80037c2:	2301      	movs	r3, #1
  return HAL_OK;
 80037c4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80037c6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80037ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80037cc:	2001      	movs	r0, #1
}
 80037ce:	bd10      	pop	{r4, pc}

080037d0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037d0:	6a03      	ldr	r3, [r0, #32]
{
 80037d2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037d4:	f023 0310 	bic.w	r3, r3, #16
 80037d8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80037da:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80037dc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80037de:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037e0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037e2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037e6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037ea:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80037ec:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037f0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037f4:	4d0b      	ldr	r5, [pc, #44]	; (8003824 <TIM_OC2_SetConfig+0x54>)
 80037f6:	42a8      	cmp	r0, r5
 80037f8:	d10d      	bne.n	8003816 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037fa:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80037fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003800:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8003804:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8003806:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003808:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800380c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800380e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8003812:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003816:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003818:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800381a:	684a      	ldr	r2, [r1, #4]
 800381c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800381e:	6203      	str	r3, [r0, #32]
 8003820:	bd70      	pop	{r4, r5, r6, pc}
 8003822:	bf00      	nop
 8003824:	40012c00 	.word	0x40012c00

08003828 <HAL_TIM_PWM_ConfigChannel>:
{
 8003828:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800382a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800382e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003830:	2b01      	cmp	r3, #1
 8003832:	f04f 0002 	mov.w	r0, #2
 8003836:	d025      	beq.n	8003884 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8003838:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800383a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 800383e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8003842:	2a0c      	cmp	r2, #12
 8003844:	d818      	bhi.n	8003878 <HAL_TIM_PWM_ConfigChannel+0x50>
 8003846:	e8df f002 	tbb	[pc, r2]
 800384a:	1707      	.short	0x1707
 800384c:	171e1717 	.word	0x171e1717
 8003850:	172f1717 	.word	0x172f1717
 8003854:	1717      	.short	0x1717
 8003856:	40          	.byte	0x40
 8003857:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003858:	6820      	ldr	r0, [r4, #0]
 800385a:	f7ff fd5f 	bl	800331c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800385e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003860:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003862:	699a      	ldr	r2, [r3, #24]
 8003864:	f042 0208 	orr.w	r2, r2, #8
 8003868:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800386a:	699a      	ldr	r2, [r3, #24]
 800386c:	f022 0204 	bic.w	r2, r2, #4
 8003870:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003872:	699a      	ldr	r2, [r3, #24]
 8003874:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003876:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003878:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800387a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800387c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003880:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003884:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003886:	6820      	ldr	r0, [r4, #0]
 8003888:	f7ff ffa2 	bl	80037d0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800388c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800388e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003890:	699a      	ldr	r2, [r3, #24]
 8003892:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003898:	699a      	ldr	r2, [r3, #24]
 800389a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800389e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80038a0:	699a      	ldr	r2, [r3, #24]
 80038a2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80038a6:	e7e6      	b.n	8003876 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038a8:	6820      	ldr	r0, [r4, #0]
 80038aa:	f7ff fd5f 	bl	800336c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80038ae:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038b0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80038b2:	69da      	ldr	r2, [r3, #28]
 80038b4:	f042 0208 	orr.w	r2, r2, #8
 80038b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038ba:	69da      	ldr	r2, [r3, #28]
 80038bc:	f022 0204 	bic.w	r2, r2, #4
 80038c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038c2:	69da      	ldr	r2, [r3, #28]
 80038c4:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80038c6:	61da      	str	r2, [r3, #28]
    break;
 80038c8:	e7d6      	b.n	8003878 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038ca:	6820      	ldr	r0, [r4, #0]
 80038cc:	f7ff fd78 	bl	80033c0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038d0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80038d2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038d4:	69da      	ldr	r2, [r3, #28]
 80038d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038dc:	69da      	ldr	r2, [r3, #28]
 80038de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80038e4:	69da      	ldr	r2, [r3, #28]
 80038e6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80038ea:	e7ec      	b.n	80038c6 <HAL_TIM_PWM_ConfigChannel+0x9e>

080038ec <TIM_TI1_SetConfig>:
{
 80038ec:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038ee:	6a04      	ldr	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80038f0:	4e12      	ldr	r6, [pc, #72]	; (800393c <TIM_TI1_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038f2:	f024 0401 	bic.w	r4, r4, #1
 80038f6:	6204      	str	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80038f8:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 80038fa:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80038fc:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80038fe:	d00a      	beq.n	8003916 <TIM_TI1_SetConfig+0x2a>
 8003900:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003904:	d007      	beq.n	8003916 <TIM_TI1_SetConfig+0x2a>
 8003906:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800390a:	42b0      	cmp	r0, r6
 800390c:	d003      	beq.n	8003916 <TIM_TI1_SetConfig+0x2a>
 800390e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003912:	42b0      	cmp	r0, r6
 8003914:	d10f      	bne.n	8003936 <TIM_TI1_SetConfig+0x4a>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003916:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800391a:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800391c:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800391e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003922:	b2db      	uxtb	r3, r3
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003924:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003928:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800392c:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800392e:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8003930:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003932:	6201      	str	r1, [r0, #32]
}
 8003934:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003936:	f044 0201 	orr.w	r2, r4, #1
 800393a:	e7ef      	b.n	800391c <TIM_TI1_SetConfig+0x30>
 800393c:	40012c00 	.word	0x40012c00

08003940 <HAL_TIM_IC_ConfigChannel>:
{
 8003940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003942:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003946:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003948:	2b01      	cmp	r3, #1
{
 800394a:	460d      	mov	r5, r1
 800394c:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8003950:	d019      	beq.n	8003986 <HAL_TIM_IC_ConfigChannel+0x46>
 8003952:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003954:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8003958:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 800395c:	b9a2      	cbnz	r2, 8003988 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 800395e:	68cb      	ldr	r3, [r1, #12]
 8003960:	6820      	ldr	r0, [r4, #0]
 8003962:	c906      	ldmia	r1, {r1, r2}
 8003964:	f7ff ffc2 	bl	80038ec <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003968:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800396a:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800396c:	699a      	ldr	r2, [r3, #24]
 800396e:	f022 020c 	bic.w	r2, r2, #12
 8003972:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003974:	699a      	ldr	r2, [r3, #24]
 8003976:	430a      	orrs	r2, r1
 8003978:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 800397a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800397c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800397e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003982:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 8003988:	2a04      	cmp	r2, #4
 800398a:	688e      	ldr	r6, [r1, #8]
 800398c:	6823      	ldr	r3, [r4, #0]
 800398e:	c982      	ldmia	r1, {r1, r7}
 8003990:	68e8      	ldr	r0, [r5, #12]
 8003992:	d11f      	bne.n	80039d4 <HAL_TIM_IC_ConfigChannel+0x94>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003994:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003996:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003998:	f022 0210 	bic.w	r2, r2, #16
 800399c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800399e:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 80039a0:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80039a2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80039a6:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80039aa:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039ac:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80039b0:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80039b2:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80039b4:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039b8:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80039bc:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 80039be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039c0:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80039c2:	699a      	ldr	r2, [r3, #24]
 80039c4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80039c8:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80039ca:	699a      	ldr	r2, [r3, #24]
 80039cc:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 80039d0:	619e      	str	r6, [r3, #24]
 80039d2:	e7d2      	b.n	800397a <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 80039d4:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80039d6:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 80039d8:	d11c      	bne.n	8003a14 <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80039da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039de:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80039e0:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80039e2:	0100      	lsls	r0, r0, #4
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80039e4:	f022 0203 	bic.w	r2, r2, #3
  tmpccer = TIMx->CCER;
 80039e8:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= TIM_ICSelection;
 80039ea:	433a      	orrs	r2, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80039ec:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80039ee:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80039f2:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80039f4:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80039f6:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80039fa:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80039fe:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 8003a00:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003a02:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003a04:	69da      	ldr	r2, [r3, #28]
 8003a06:	f022 020c 	bic.w	r2, r2, #12
 8003a0a:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003a0c:	69da      	ldr	r2, [r3, #28]
 8003a0e:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003a10:	61de      	str	r6, [r3, #28]
 8003a12:	e7b2      	b.n	800397a <HAL_TIM_IC_ConfigChannel+0x3a>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a14:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a18:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a1a:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a1c:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003a1e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccer = TIMx->CCER;
 8003a22:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003a24:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003a28:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a2c:	b280      	uxth	r0, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003a2e:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a30:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003a32:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
  tmpccer &= ~TIM_CCER_CC4P;
 8003a36:	f425 5200 	bic.w	r2, r5, #8192	; 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003a3a:	4311      	orrs	r1, r2
  TIMx->CCMR2 = tmpccmr2;
 8003a3c:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003a3e:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003a40:	69da      	ldr	r2, [r3, #28]
 8003a42:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003a46:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003a48:	69da      	ldr	r2, [r3, #28]
 8003a4a:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8003a4e:	e7df      	b.n	8003a10 <HAL_TIM_IC_ConfigChannel+0xd0>

08003a50 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a50:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8003a52:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003a54:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8003a56:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003a58:	ea23 0304 	bic.w	r3, r3, r4
 8003a5c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8003a5e:	6a03      	ldr	r3, [r0, #32]
 8003a60:	408a      	lsls	r2, r1
 8003a62:	431a      	orrs	r2, r3
 8003a64:	6202      	str	r2, [r0, #32]
 8003a66:	bd10      	pop	{r4, pc}

08003a68 <HAL_TIM_PWM_Start>:
{
 8003a68:	b510      	push	{r4, lr}
 8003a6a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	6800      	ldr	r0, [r0, #0]
 8003a70:	f7ff ffee 	bl	8003a50 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a74:	6823      	ldr	r3, [r4, #0]
 8003a76:	4a06      	ldr	r2, [pc, #24]	; (8003a90 <HAL_TIM_PWM_Start+0x28>)
}
 8003a78:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a7a:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8003a7c:	bf02      	ittt	eq
 8003a7e:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8003a80:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8003a84:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	f042 0201 	orr.w	r2, r2, #1
 8003a8c:	601a      	str	r2, [r3, #0]
}
 8003a8e:	bd10      	pop	{r4, pc}
 8003a90:	40012c00 	.word	0x40012c00

08003a94 <HAL_TIM_IC_Start_IT>:
{
 8003a94:	b510      	push	{r4, lr}
 8003a96:	4604      	mov	r4, r0
  switch (Channel)
 8003a98:	290c      	cmp	r1, #12
 8003a9a:	d80d      	bhi.n	8003ab8 <HAL_TIM_IC_Start_IT+0x24>
 8003a9c:	e8df f001 	tbb	[pc, r1]
 8003aa0:	0c0c0c07 	.word	0x0c0c0c07
 8003aa4:	0c0c0c17 	.word	0x0c0c0c17
 8003aa8:	0c0c0c1c 	.word	0x0c0c0c1c
 8003aac:	21          	.byte	0x21
 8003aad:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003aae:	6802      	ldr	r2, [r0, #0]
 8003ab0:	68d3      	ldr	r3, [r2, #12]
 8003ab2:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003ab6:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ab8:	6820      	ldr	r0, [r4, #0]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f7ff ffc8 	bl	8003a50 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8003ac0:	6822      	ldr	r2, [r4, #0]
}
 8003ac2:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8003ac4:	6813      	ldr	r3, [r2, #0]
 8003ac6:	f043 0301 	orr.w	r3, r3, #1
 8003aca:	6013      	str	r3, [r2, #0]
}
 8003acc:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003ace:	6802      	ldr	r2, [r0, #0]
 8003ad0:	68d3      	ldr	r3, [r2, #12]
 8003ad2:	f043 0304 	orr.w	r3, r3, #4
 8003ad6:	e7ee      	b.n	8003ab6 <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003ad8:	6802      	ldr	r2, [r0, #0]
 8003ada:	68d3      	ldr	r3, [r2, #12]
 8003adc:	f043 0308 	orr.w	r3, r3, #8
 8003ae0:	e7e9      	b.n	8003ab6 <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003ae2:	6802      	ldr	r2, [r0, #0]
 8003ae4:	68d3      	ldr	r3, [r2, #12]
 8003ae6:	f043 0310 	orr.w	r3, r3, #16
 8003aea:	e7e4      	b.n	8003ab6 <HAL_TIM_IC_Start_IT+0x22>

08003aec <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8003aec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003af0:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	f04f 0302 	mov.w	r3, #2
 8003af8:	d018      	beq.n	8003b2c <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8003afa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003afe:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8003b00:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003b02:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003b04:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003b06:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b0a:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8003b0c:	685a      	ldr	r2, [r3, #4]
 8003b0e:	4322      	orrs	r2, r4
 8003b10:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003b12:	689a      	ldr	r2, [r3, #8]
 8003b14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b18:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003b1a:	689a      	ldr	r2, [r3, #8]
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b26:	2300      	movs	r3, #0
 8003b28:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003b2c:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003b2e:	bd10      	pop	{r4, pc}

08003b30 <HAL_TIMEx_CommutationCallback>:
 8003b30:	4770      	bx	lr

08003b32 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b32:	4770      	bx	lr

08003b34 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b34:	6803      	ldr	r3, [r0, #0]
 8003b36:	68da      	ldr	r2, [r3, #12]
 8003b38:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003b3c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b3e:	695a      	ldr	r2, [r3, #20]
 8003b40:	f022 0201 	bic.w	r2, r2, #1
 8003b44:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b46:	2320      	movs	r3, #32
 8003b48:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8003b4c:	4770      	bx	lr
	...

08003b50 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b54:	6805      	ldr	r5, [r0, #0]
 8003b56:	68c2      	ldr	r2, [r0, #12]
 8003b58:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b5a:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b5c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b60:	4313      	orrs	r3, r2
 8003b62:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b64:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8003b66:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b68:	430b      	orrs	r3, r1
 8003b6a:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8003b6c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8003b70:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b74:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8003b76:	4313      	orrs	r3, r2
 8003b78:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b7a:	696b      	ldr	r3, [r5, #20]
 8003b7c:	6982      	ldr	r2, [r0, #24]
 8003b7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b82:	4313      	orrs	r3, r2
 8003b84:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003b86:	4b40      	ldr	r3, [pc, #256]	; (8003c88 <UART_SetConfig+0x138>)
{
 8003b88:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8003b8a:	429d      	cmp	r5, r3
 8003b8c:	f04f 0419 	mov.w	r4, #25
 8003b90:	d146      	bne.n	8003c20 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003b92:	f7ff fac5 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 8003b96:	fb04 f300 	mul.w	r3, r4, r0
 8003b9a:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8003b9e:	f04f 0864 	mov.w	r8, #100	; 0x64
 8003ba2:	00b6      	lsls	r6, r6, #2
 8003ba4:	fbb3 f3f6 	udiv	r3, r3, r6
 8003ba8:	fbb3 f3f8 	udiv	r3, r3, r8
 8003bac:	011e      	lsls	r6, r3, #4
 8003bae:	f7ff fab7 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 8003bb2:	4360      	muls	r0, r4
 8003bb4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	fbb0 f7f3 	udiv	r7, r0, r3
 8003bbe:	f7ff faaf 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 8003bc2:	4360      	muls	r0, r4
 8003bc4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bce:	fbb3 f3f8 	udiv	r3, r3, r8
 8003bd2:	fb08 7313 	mls	r3, r8, r3, r7
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	3332      	adds	r3, #50	; 0x32
 8003bda:	fbb3 f3f8 	udiv	r3, r3, r8
 8003bde:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8003be2:	f7ff fa9d 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 8003be6:	4360      	muls	r0, r4
 8003be8:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8003bec:	0092      	lsls	r2, r2, #2
 8003bee:	fbb0 faf2 	udiv	sl, r0, r2
 8003bf2:	f7ff fa95 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003bf6:	4360      	muls	r0, r4
 8003bf8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c02:	fbb3 f3f8 	udiv	r3, r3, r8
 8003c06:	fb08 a313 	mls	r3, r8, r3, sl
 8003c0a:	011b      	lsls	r3, r3, #4
 8003c0c:	3332      	adds	r3, #50	; 0x32
 8003c0e:	fbb3 f3f8 	udiv	r3, r3, r8
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	433b      	orrs	r3, r7
 8003c18:	4433      	add	r3, r6
 8003c1a:	60ab      	str	r3, [r5, #8]
 8003c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c20:	f7ff fa6e 	bl	8003100 <HAL_RCC_GetPCLK1Freq>
 8003c24:	fb04 f300 	mul.w	r3, r4, r0
 8003c28:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8003c2c:	f04f 0864 	mov.w	r8, #100	; 0x64
 8003c30:	00b6      	lsls	r6, r6, #2
 8003c32:	fbb3 f3f6 	udiv	r3, r3, r6
 8003c36:	fbb3 f3f8 	udiv	r3, r3, r8
 8003c3a:	011e      	lsls	r6, r3, #4
 8003c3c:	f7ff fa60 	bl	8003100 <HAL_RCC_GetPCLK1Freq>
 8003c40:	4360      	muls	r0, r4
 8003c42:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	fbb0 f7f3 	udiv	r7, r0, r3
 8003c4c:	f7ff fa58 	bl	8003100 <HAL_RCC_GetPCLK1Freq>
 8003c50:	4360      	muls	r0, r4
 8003c52:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c5c:	fbb3 f3f8 	udiv	r3, r3, r8
 8003c60:	fb08 7313 	mls	r3, r8, r3, r7
 8003c64:	011b      	lsls	r3, r3, #4
 8003c66:	3332      	adds	r3, #50	; 0x32
 8003c68:	fbb3 f3f8 	udiv	r3, r3, r8
 8003c6c:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8003c70:	f7ff fa46 	bl	8003100 <HAL_RCC_GetPCLK1Freq>
 8003c74:	4360      	muls	r0, r4
 8003c76:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8003c7a:	0092      	lsls	r2, r2, #2
 8003c7c:	fbb0 faf2 	udiv	sl, r0, r2
 8003c80:	f7ff fa3e 	bl	8003100 <HAL_RCC_GetPCLK1Freq>
 8003c84:	e7b7      	b.n	8003bf6 <UART_SetConfig+0xa6>
 8003c86:	bf00      	nop
 8003c88:	40013800 	.word	0x40013800

08003c8c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8003c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c8e:	4604      	mov	r4, r0
 8003c90:	460e      	mov	r6, r1
 8003c92:	4617      	mov	r7, r2
 8003c94:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003c96:	6821      	ldr	r1, [r4, #0]
 8003c98:	680b      	ldr	r3, [r1, #0]
 8003c9a:	ea36 0303 	bics.w	r3, r6, r3
 8003c9e:	d101      	bne.n	8003ca4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8003ca0:	2000      	movs	r0, #0
}
 8003ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003ca4:	1c6b      	adds	r3, r5, #1
 8003ca6:	d0f7      	beq.n	8003c98 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003ca8:	b995      	cbnz	r5, 8003cd0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003caa:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8003cac:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cae:	68da      	ldr	r2, [r3, #12]
 8003cb0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003cb4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cb6:	695a      	ldr	r2, [r3, #20]
 8003cb8:	f022 0201 	bic.w	r2, r2, #1
 8003cbc:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003cbe:	2320      	movs	r3, #32
 8003cc0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003cc4:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8003cc8:	2300      	movs	r3, #0
 8003cca:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8003cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003cd0:	f7fd fc20 	bl	8001514 <HAL_GetTick>
 8003cd4:	1bc0      	subs	r0, r0, r7
 8003cd6:	4285      	cmp	r5, r0
 8003cd8:	d2dd      	bcs.n	8003c96 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8003cda:	e7e6      	b.n	8003caa <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08003cdc <HAL_UART_Init>:
{
 8003cdc:	b510      	push	{r4, lr}
  if(huart == NULL)
 8003cde:	4604      	mov	r4, r0
 8003ce0:	b340      	cbz	r0, 8003d34 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8003ce2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003ce6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003cea:	b91b      	cbnz	r3, 8003cf4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003cec:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003cf0:	f004 fb5c 	bl	80083ac <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003cf4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8003cf6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003cf8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003cfc:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8003cfe:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8003d00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d04:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003d06:	f7ff ff23 	bl	8003b50 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d0a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d0c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d0e:	691a      	ldr	r2, [r3, #16]
 8003d10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d16:	695a      	ldr	r2, [r3, #20]
 8003d18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d1c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d24:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8003d26:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d28:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003d2a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003d2e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8003d32:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003d34:	2001      	movs	r0, #1
}
 8003d36:	bd10      	pop	{r4, pc}

08003d38 <HAL_UART_Transmit>:
{
 8003d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d3c:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8003d3e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8003d42:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8003d44:	2b20      	cmp	r3, #32
{
 8003d46:	460d      	mov	r5, r1
 8003d48:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8003d4a:	d14e      	bne.n	8003dea <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8003d4c:	2900      	cmp	r1, #0
 8003d4e:	d049      	beq.n	8003de4 <HAL_UART_Transmit+0xac>
 8003d50:	2a00      	cmp	r2, #0
 8003d52:	d047      	beq.n	8003de4 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8003d54:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d046      	beq.n	8003dea <HAL_UART_Transmit+0xb2>
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d62:	2300      	movs	r3, #0
 8003d64:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d66:	2321      	movs	r3, #33	; 0x21
 8003d68:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8003d6c:	f7fd fbd2 	bl	8001514 <HAL_GetTick>
 8003d70:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8003d72:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d76:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8003d7a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	b96b      	cbnz	r3, 8003d9c <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d80:	463b      	mov	r3, r7
 8003d82:	4632      	mov	r2, r6
 8003d84:	2140      	movs	r1, #64	; 0x40
 8003d86:	4620      	mov	r0, r4
 8003d88:	f7ff ff80 	bl	8003c8c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003d8c:	b9a8      	cbnz	r0, 8003dba <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8003d8e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8003d90:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8003d94:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8003d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8003d9c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d9e:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003da6:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003da8:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dae:	4620      	mov	r0, r4
 8003db0:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003db2:	d10e      	bne.n	8003dd2 <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003db4:	f7ff ff6a 	bl	8003c8c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003db8:	b110      	cbz	r0, 8003dc0 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8003dba:	2003      	movs	r0, #3
 8003dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003dc0:	882b      	ldrh	r3, [r5, #0]
 8003dc2:	6822      	ldr	r2, [r4, #0]
 8003dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dc8:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003dca:	6923      	ldr	r3, [r4, #16]
 8003dcc:	b943      	cbnz	r3, 8003de0 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8003dce:	3502      	adds	r5, #2
 8003dd0:	e7d3      	b.n	8003d7a <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dd2:	f7ff ff5b 	bl	8003c8c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003dd6:	2800      	cmp	r0, #0
 8003dd8:	d1ef      	bne.n	8003dba <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003dda:	6823      	ldr	r3, [r4, #0]
 8003ddc:	782a      	ldrb	r2, [r5, #0]
 8003dde:	605a      	str	r2, [r3, #4]
 8003de0:	3501      	adds	r5, #1
 8003de2:	e7ca      	b.n	8003d7a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8003de4:	2001      	movs	r0, #1
 8003de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003dea:	2002      	movs	r0, #2
}
 8003dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003df0 <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 8003df0:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003df4:	2b20      	cmp	r3, #32
 8003df6:	d118      	bne.n	8003e2a <HAL_UART_Transmit_IT+0x3a>
    if((pData == NULL) || (Size == 0U)) 
 8003df8:	b1a9      	cbz	r1, 8003e26 <HAL_UART_Transmit_IT+0x36>
 8003dfa:	b1a2      	cbz	r2, 8003e26 <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 8003dfc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d012      	beq.n	8003e2a <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 8003e04:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->TxXferSize = Size;
 8003e06:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e08:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e0a:	2221      	movs	r2, #33	; 0x21
    huart->pTxBuffPtr = pData;
 8003e0c:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003e0e:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e10:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e12:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003e16:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 8003e18:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003e1c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e20:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8003e22:	4618      	mov	r0, r3
 8003e24:	4770      	bx	lr
      return HAL_ERROR;
 8003e26:	2001      	movs	r0, #1
 8003e28:	4770      	bx	lr
    return HAL_BUSY;
 8003e2a:	2002      	movs	r0, #2
}
 8003e2c:	4770      	bx	lr
	...

08003e30 <HAL_UART_Transmit_DMA>:
{
 8003e30:	b538      	push	{r3, r4, r5, lr}
 8003e32:	4604      	mov	r4, r0
 8003e34:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8003e36:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8003e3a:	2a20      	cmp	r2, #32
 8003e3c:	d12a      	bne.n	8003e94 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 8003e3e:	b339      	cbz	r1, 8003e90 <HAL_UART_Transmit_DMA+0x60>
 8003e40:	b333      	cbz	r3, 8003e90 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8003e42:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8003e46:	2a01      	cmp	r2, #1
 8003e48:	d024      	beq.n	8003e94 <HAL_UART_Transmit_DMA+0x64>
 8003e4a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e4c:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8003e4e:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e52:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8003e54:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003e56:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e58:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e5a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003e5e:	4a0e      	ldr	r2, [pc, #56]	; (8003e98 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8003e60:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8003e62:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003e64:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003e66:	4a0d      	ldr	r2, [pc, #52]	; (8003e9c <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 8003e68:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003e6a:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003e6c:	4a0c      	ldr	r2, [pc, #48]	; (8003ea0 <HAL_UART_Transmit_DMA+0x70>)
 8003e6e:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003e70:	6822      	ldr	r2, [r4, #0]
 8003e72:	3204      	adds	r2, #4
 8003e74:	f7fd fe74 	bl	8001b60 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003e78:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e7c:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 8003e7e:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003e80:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003e82:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8003e84:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003e88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e8c:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8003e8e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8003e90:	2001      	movs	r0, #1
 8003e92:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8003e94:	2002      	movs	r0, #2
}
 8003e96:	bd38      	pop	{r3, r4, r5, pc}
 8003e98:	08003f37 	.word	0x08003f37
 8003e9c:	08003f65 	.word	0x08003f65
 8003ea0:	08004031 	.word	0x08004031

08003ea4 <HAL_UART_Receive_DMA>:
{
 8003ea4:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8003ea6:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
{
 8003eaa:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_READY) 
 8003eac:	2a20      	cmp	r2, #32
{
 8003eae:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 8003eb0:	d138      	bne.n	8003f24 <HAL_UART_Receive_DMA+0x80>
    if((pData == NULL) || (Size == 0U))
 8003eb2:	2900      	cmp	r1, #0
 8003eb4:	d034      	beq.n	8003f20 <HAL_UART_Receive_DMA+0x7c>
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d032      	beq.n	8003f20 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 8003eba:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8003ebe:	2a01      	cmp	r2, #1
 8003ec0:	d030      	beq.n	8003f24 <HAL_UART_Receive_DMA+0x80>
 8003ec2:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ec4:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8003ec6:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003eca:	2222      	movs	r2, #34	; 0x22
    huart->pRxBuffPtr = pData;
 8003ecc:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8003ece:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed0:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ed2:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003ed6:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8003ed8:	4a13      	ldr	r2, [pc, #76]	; (8003f28 <HAL_UART_Receive_DMA+0x84>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8003eda:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003edc:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003ede:	4a13      	ldr	r2, [pc, #76]	; (8003f2c <HAL_UART_Receive_DMA+0x88>)
    huart->hdmarx->XferAbortCallback = NULL;
 8003ee0:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003ee2:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003ee4:	4a12      	ldr	r2, [pc, #72]	; (8003f30 <HAL_UART_Receive_DMA+0x8c>)
 8003ee6:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8003ee8:	460a      	mov	r2, r1
 8003eea:	1d31      	adds	r1, r6, #4
 8003eec:	f7fd fe38 	bl	8001b60 <HAL_DMA_Start_IT>
    return HAL_OK;
 8003ef0:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_OREFLAG(huart);
 8003ef2:	682b      	ldr	r3, [r5, #0]
 8003ef4:	9401      	str	r4, [sp, #4]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	9201      	str	r2, [sp, #4]
 8003efa:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 8003efc:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 8003f00:	9201      	str	r2, [sp, #4]
 8003f02:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f04:	68da      	ldr	r2, [r3, #12]
 8003f06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f0a:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f0c:	695a      	ldr	r2, [r3, #20]
 8003f0e:	f042 0201 	orr.w	r2, r2, #1
 8003f12:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f14:	695a      	ldr	r2, [r3, #20]
 8003f16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f1a:	615a      	str	r2, [r3, #20]
}
 8003f1c:	b002      	add	sp, #8
 8003f1e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003f20:	2001      	movs	r0, #1
 8003f22:	e7fb      	b.n	8003f1c <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 8003f24:	2002      	movs	r0, #2
 8003f26:	e7f9      	b.n	8003f1c <HAL_UART_Receive_DMA+0x78>
 8003f28:	08003f6f 	.word	0x08003f6f
 8003f2c:	08004025 	.word	0x08004025
 8003f30:	08004031 	.word	0x08004031

08003f34 <HAL_UART_TxCpltCallback>:
 8003f34:	4770      	bx	lr

08003f36 <UART_DMATransmitCplt>:
{
 8003f36:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f38:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f3a:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f013 0320 	ands.w	r3, r3, #32
 8003f42:	d10a      	bne.n	8003f5a <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 8003f44:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003f46:	6813      	ldr	r3, [r2, #0]
 8003f48:	695a      	ldr	r2, [r3, #20]
 8003f4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f4e:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003f50:	68da      	ldr	r2, [r3, #12]
 8003f52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f56:	60da      	str	r2, [r3, #12]
 8003f58:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	f7ff ffea 	bl	8003f34 <HAL_UART_TxCpltCallback>
 8003f60:	bd08      	pop	{r3, pc}

08003f62 <HAL_UART_TxHalfCpltCallback>:
 8003f62:	4770      	bx	lr

08003f64 <UART_DMATxHalfCplt>:
{
 8003f64:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8003f66:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8003f68:	f7ff fffb 	bl	8003f62 <HAL_UART_TxHalfCpltCallback>
 8003f6c:	bd08      	pop	{r3, pc}

08003f6e <UART_DMAReceiveCplt>:
{
 8003f6e:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f70:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f72:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f013 0320 	ands.w	r3, r3, #32
 8003f7a:	d110      	bne.n	8003f9e <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 8003f7c:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f7e:	6813      	ldr	r3, [r2, #0]
 8003f80:	68d9      	ldr	r1, [r3, #12]
 8003f82:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003f86:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f88:	6959      	ldr	r1, [r3, #20]
 8003f8a:	f021 0101 	bic.w	r1, r1, #1
 8003f8e:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f90:	6959      	ldr	r1, [r3, #20]
 8003f92:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8003f96:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8003f98:	2320      	movs	r3, #32
 8003f9a:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	f003 f892 	bl	80070c8 <HAL_UART_RxCpltCallback>
 8003fa4:	bd08      	pop	{r3, pc}

08003fa6 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003fa6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8003faa:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003fac:	2b22      	cmp	r3, #34	; 0x22
 8003fae:	d136      	bne.n	800401e <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003fb0:	6883      	ldr	r3, [r0, #8]
 8003fb2:	6901      	ldr	r1, [r0, #16]
 8003fb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fb8:	6802      	ldr	r2, [r0, #0]
 8003fba:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003fbc:	d123      	bne.n	8004006 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003fbe:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003fc0:	b9e9      	cbnz	r1, 8003ffe <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003fc2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fc6:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8003fca:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8003fcc:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8003fce:	3c01      	subs	r4, #1
 8003fd0:	b2a4      	uxth	r4, r4
 8003fd2:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8003fd4:	b98c      	cbnz	r4, 8003ffa <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003fd6:	6803      	ldr	r3, [r0, #0]
 8003fd8:	68da      	ldr	r2, [r3, #12]
 8003fda:	f022 0220 	bic.w	r2, r2, #32
 8003fde:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003fe0:	68da      	ldr	r2, [r3, #12]
 8003fe2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fe6:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003fe8:	695a      	ldr	r2, [r3, #20]
 8003fea:	f022 0201 	bic.w	r2, r2, #1
 8003fee:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003ff0:	2320      	movs	r3, #32
 8003ff2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8003ff6:	f003 f867 	bl	80070c8 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8003ffa:	2000      	movs	r0, #0
}
 8003ffc:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003ffe:	b2d2      	uxtb	r2, r2
 8004000:	f823 2b01 	strh.w	r2, [r3], #1
 8004004:	e7e1      	b.n	8003fca <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004006:	b921      	cbnz	r1, 8004012 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004008:	1c59      	adds	r1, r3, #1
 800400a:	6852      	ldr	r2, [r2, #4]
 800400c:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800400e:	701a      	strb	r2, [r3, #0]
 8004010:	e7dc      	b.n	8003fcc <UART_Receive_IT+0x26>
 8004012:	6852      	ldr	r2, [r2, #4]
 8004014:	1c59      	adds	r1, r3, #1
 8004016:	6281      	str	r1, [r0, #40]	; 0x28
 8004018:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800401c:	e7f7      	b.n	800400e <UART_Receive_IT+0x68>
    return HAL_BUSY;
 800401e:	2002      	movs	r0, #2
 8004020:	bd10      	pop	{r4, pc}

08004022 <HAL_UART_RxHalfCpltCallback>:
 8004022:	4770      	bx	lr

08004024 <UART_DMARxHalfCplt>:
{
 8004024:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8004026:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8004028:	f7ff fffb 	bl	8004022 <HAL_UART_RxHalfCpltCallback>
 800402c:	bd08      	pop	{r3, pc}

0800402e <HAL_UART_ErrorCallback>:
 800402e:	4770      	bx	lr

08004030 <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004030:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 8004032:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004034:	680b      	ldr	r3, [r1, #0]
 8004036:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004038:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 800403c:	2821      	cmp	r0, #33	; 0x21
 800403e:	d10a      	bne.n	8004056 <UART_DMAError+0x26>
 8004040:	0612      	lsls	r2, r2, #24
 8004042:	d508      	bpl.n	8004056 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8004044:	2200      	movs	r2, #0
 8004046:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004048:	68da      	ldr	r2, [r3, #12]
 800404a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800404e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8004050:	2220      	movs	r2, #32
 8004052:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8004056:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004058:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 800405c:	2a22      	cmp	r2, #34	; 0x22
 800405e:	d106      	bne.n	800406e <UART_DMAError+0x3e>
 8004060:	065b      	lsls	r3, r3, #25
 8004062:	d504      	bpl.n	800406e <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8004064:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8004066:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 8004068:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800406a:	f7ff fd63 	bl	8003b34 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800406e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8004070:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004072:	f043 0310 	orr.w	r3, r3, #16
 8004076:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8004078:	f7ff ffd9 	bl	800402e <HAL_UART_ErrorCallback>
 800407c:	bd08      	pop	{r3, pc}
	...

08004080 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004080:	6803      	ldr	r3, [r0, #0]
{
 8004082:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004084:	681a      	ldr	r2, [r3, #0]
{
 8004086:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8004088:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800408a:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800408c:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 800408e:	d107      	bne.n	80040a0 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004090:	0696      	lsls	r6, r2, #26
 8004092:	d55a      	bpl.n	800414a <HAL_UART_IRQHandler+0xca>
 8004094:	068d      	lsls	r5, r1, #26
 8004096:	d558      	bpl.n	800414a <HAL_UART_IRQHandler+0xca>
}
 8004098:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800409c:	f7ff bf83 	b.w	8003fa6 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040a0:	f015 0501 	ands.w	r5, r5, #1
 80040a4:	d102      	bne.n	80040ac <HAL_UART_IRQHandler+0x2c>
 80040a6:	f411 7f90 	tst.w	r1, #288	; 0x120
 80040aa:	d04e      	beq.n	800414a <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040ac:	07d3      	lsls	r3, r2, #31
 80040ae:	d505      	bpl.n	80040bc <HAL_UART_IRQHandler+0x3c>
 80040b0:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040b2:	bf42      	ittt	mi
 80040b4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80040b6:	f043 0301 	orrmi.w	r3, r3, #1
 80040ba:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040bc:	0750      	lsls	r0, r2, #29
 80040be:	d504      	bpl.n	80040ca <HAL_UART_IRQHandler+0x4a>
 80040c0:	b11d      	cbz	r5, 80040ca <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040c2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80040c4:	f043 0302 	orr.w	r3, r3, #2
 80040c8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040ca:	0793      	lsls	r3, r2, #30
 80040cc:	d504      	bpl.n	80040d8 <HAL_UART_IRQHandler+0x58>
 80040ce:	b11d      	cbz	r5, 80040d8 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80040d2:	f043 0304 	orr.w	r3, r3, #4
 80040d6:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040d8:	0716      	lsls	r6, r2, #28
 80040da:	d504      	bpl.n	80040e6 <HAL_UART_IRQHandler+0x66>
 80040dc:	b11d      	cbz	r5, 80040e6 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80040e0:	f043 0308 	orr.w	r3, r3, #8
 80040e4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d066      	beq.n	80041ba <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040ec:	0695      	lsls	r5, r2, #26
 80040ee:	d504      	bpl.n	80040fa <HAL_UART_IRQHandler+0x7a>
 80040f0:	0688      	lsls	r0, r1, #26
 80040f2:	d502      	bpl.n	80040fa <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80040f4:	4620      	mov	r0, r4
 80040f6:	f7ff ff56 	bl	8003fa6 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80040fa:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80040fc:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80040fe:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004100:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004102:	0711      	lsls	r1, r2, #28
 8004104:	d402      	bmi.n	800410c <HAL_UART_IRQHandler+0x8c>
 8004106:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800410a:	d01a      	beq.n	8004142 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 800410c:	f7ff fd12 	bl	8003b34 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004110:	6823      	ldr	r3, [r4, #0]
 8004112:	695a      	ldr	r2, [r3, #20]
 8004114:	0652      	lsls	r2, r2, #25
 8004116:	d510      	bpl.n	800413a <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004118:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800411a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800411c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004120:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8004122:	b150      	cbz	r0, 800413a <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004124:	4b25      	ldr	r3, [pc, #148]	; (80041bc <HAL_UART_IRQHandler+0x13c>)
 8004126:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004128:	f7fd fd58 	bl	8001bdc <HAL_DMA_Abort_IT>
 800412c:	2800      	cmp	r0, #0
 800412e:	d044      	beq.n	80041ba <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004130:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8004132:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004136:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004138:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800413a:	4620      	mov	r0, r4
 800413c:	f7ff ff77 	bl	800402e <HAL_UART_ErrorCallback>
 8004140:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8004142:	f7ff ff74 	bl	800402e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004146:	63e5      	str	r5, [r4, #60]	; 0x3c
 8004148:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800414a:	0616      	lsls	r6, r2, #24
 800414c:	d527      	bpl.n	800419e <HAL_UART_IRQHandler+0x11e>
 800414e:	060d      	lsls	r5, r1, #24
 8004150:	d525      	bpl.n	800419e <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004152:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8004156:	2a21      	cmp	r2, #33	; 0x21
 8004158:	d12f      	bne.n	80041ba <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800415a:	68a2      	ldr	r2, [r4, #8]
 800415c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8004160:	6a22      	ldr	r2, [r4, #32]
 8004162:	d117      	bne.n	8004194 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004164:	8811      	ldrh	r1, [r2, #0]
 8004166:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800416a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800416c:	6921      	ldr	r1, [r4, #16]
 800416e:	b979      	cbnz	r1, 8004190 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8004170:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8004172:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8004174:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8004176:	3a01      	subs	r2, #1
 8004178:	b292      	uxth	r2, r2
 800417a:	84e2      	strh	r2, [r4, #38]	; 0x26
 800417c:	b9ea      	cbnz	r2, 80041ba <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800417e:	68da      	ldr	r2, [r3, #12]
 8004180:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004184:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004186:	68da      	ldr	r2, [r3, #12]
 8004188:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800418c:	60da      	str	r2, [r3, #12]
 800418e:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8004190:	3201      	adds	r2, #1
 8004192:	e7ee      	b.n	8004172 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004194:	1c51      	adds	r1, r2, #1
 8004196:	6221      	str	r1, [r4, #32]
 8004198:	7812      	ldrb	r2, [r2, #0]
 800419a:	605a      	str	r2, [r3, #4]
 800419c:	e7ea      	b.n	8004174 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800419e:	0650      	lsls	r0, r2, #25
 80041a0:	d50b      	bpl.n	80041ba <HAL_UART_IRQHandler+0x13a>
 80041a2:	064a      	lsls	r2, r1, #25
 80041a4:	d509      	bpl.n	80041ba <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80041a6:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80041a8:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80041aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041ae:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80041b0:	2320      	movs	r3, #32
 80041b2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80041b6:	f7ff febd 	bl	8003f34 <HAL_UART_TxCpltCallback>
 80041ba:	bd70      	pop	{r4, r5, r6, pc}
 80041bc:	080041c1 	.word	0x080041c1

080041c0 <UART_DMAAbortOnError>:
{
 80041c0:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80041c2:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041c4:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80041c6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80041c8:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80041ca:	f7ff ff30 	bl	800402e <HAL_UART_ErrorCallback>
 80041ce:	bd08      	pop	{r3, pc}

080041d0 <write_2>:
}

/**
 * Write sequence of n bytes from offset
 */
void write_2(unsigned int address, uint8_t *data, int offset, int n) {
 80041d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t *adr = data+offset;
    HAL_I2C_Mem_Write(&hi2c2, EEPROM_ADDRESS, address, ADDRESS_SIZE, adr, n, 1000);
 80041d2:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
    uint8_t *adr = data+offset;
 80041d6:	440a      	add	r2, r1
    HAL_I2C_Mem_Write(&hi2c2, EEPROM_ADDRESS, address, ADDRESS_SIZE, adr, n, 1000);
 80041d8:	b29b      	uxth	r3, r3
 80041da:	9301      	str	r3, [sp, #4]
 80041dc:	9200      	str	r2, [sp, #0]
 80041de:	9402      	str	r4, [sp, #8]
 80041e0:	b282      	uxth	r2, r0
 80041e2:	2302      	movs	r3, #2
 80041e4:	21a0      	movs	r1, #160	; 0xa0
 80041e6:	4804      	ldr	r0, [pc, #16]	; (80041f8 <write_2+0x28>)
 80041e8:	f7fe fb5e 	bl	80028a8 <HAL_I2C_Mem_Write>
    HAL_Delay(10);
 80041ec:	200a      	movs	r0, #10
}
 80041ee:	b004      	add	sp, #16
 80041f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_Delay(10);
 80041f4:	f7fd b994 	b.w	8001520 <HAL_Delay>
 80041f8:	20000fa4 	.word	0x20000fa4

080041fc <write_1>:
void write_1(unsigned int address, uint8_t *data, int n) {
 80041fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004200:	4606      	mov	r6, r0
 8004202:	4688      	mov	r8, r1
 8004204:	4615      	mov	r5, r2
  int offD = 0;         // current offset in data pointer
 8004206:	2700      	movs	r7, #0
  while (c > 0) {
 8004208:	2d00      	cmp	r5, #0
 800420a:	dc01      	bgt.n	8004210 <write_1+0x14>
}
 800420c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    nc = min(min(c, 30), PAGE_SIZE - offP);
 8004210:	2d1e      	cmp	r5, #30
 8004212:	462b      	mov	r3, r5
 8004214:	bfa8      	it	ge
 8004216:	231e      	movge	r3, #30
    offP = address % PAGE_SIZE;
 8004218:	f006 043f 	and.w	r4, r6, #63	; 0x3f
    nc = min(min(c, 30), PAGE_SIZE - offP);
 800421c:	f1c4 0440 	rsb	r4, r4, #64	; 0x40
 8004220:	429c      	cmp	r4, r3
 8004222:	bfa8      	it	ge
 8004224:	461c      	movge	r4, r3
    write_2(address, data, offD, nc);
 8004226:	463a      	mov	r2, r7
 8004228:	4630      	mov	r0, r6
 800422a:	4623      	mov	r3, r4
 800422c:	4641      	mov	r1, r8
 800422e:	f7ff ffcf 	bl	80041d0 <write_2>
    c-=nc;
 8004232:	1b2d      	subs	r5, r5, r4
    offD+=nc;
 8004234:	4427      	add	r7, r4
    address+=nc;
 8004236:	4426      	add	r6, r4
 8004238:	e7e6      	b.n	8004208 <write_1+0xc>

0800423a <writeFloat>:
void writeFloat(unsigned int address, float data) {
 800423a:	b507      	push	{r0, r1, r2, lr}
 800423c:	ab02      	add	r3, sp, #8
 800423e:	f843 1d04 	str.w	r1, [r3, #-4]!
  write_1(address, (uint8_t*)&data, 4);
 8004242:	2204      	movs	r2, #4
 8004244:	4619      	mov	r1, r3
 8004246:	f7ff ffd9 	bl	80041fc <write_1>
}
 800424a:	b003      	add	sp, #12
 800424c:	f85d fb04 	ldr.w	pc, [sp], #4

08004250 <read_2>:


/**
 * Read sequence of n bytes to offset
 */
void read_2(unsigned int address, uint8_t *data, int offset, int n) {
 8004250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004254:	b098      	sub	sp, #96	; 0x60
  int r = 0;
  uint8_t pData[80];
  memset(&pData[0], n, sizeof(pData));
 8004256:	ad04      	add	r5, sp, #16
void read_2(unsigned int address, uint8_t *data, int offset, int n) {
 8004258:	4680      	mov	r8, r0
 800425a:	460e      	mov	r6, r1
 800425c:	4617      	mov	r7, r2
  memset(&pData[0], n, sizeof(pData));
 800425e:	4619      	mov	r1, r3
 8004260:	2250      	movs	r2, #80	; 0x50
 8004262:	4628      	mov	r0, r5
void read_2(unsigned int address, uint8_t *data, int offset, int n) {
 8004264:	461c      	mov	r4, r3
  memset(&pData[0], n, sizeof(pData));
 8004266:	f004 fa34 	bl	80086d2 <memset>
  HAL_I2C_Mem_Read(&hi2c2, EEPROM_ADDRESS, address, ADDRESS_SIZE, pData, n, 1000);
 800426a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800426e:	9302      	str	r3, [sp, #8]
 8004270:	b2a3      	uxth	r3, r4
 8004272:	9301      	str	r3, [sp, #4]
 8004274:	9500      	str	r5, [sp, #0]
 8004276:	2302      	movs	r3, #2
 8004278:	fa1f f288 	uxth.w	r2, r8
 800427c:	21a0      	movs	r1, #160	; 0xa0
 800427e:	4807      	ldr	r0, [pc, #28]	; (800429c <read_2+0x4c>)
 8004280:	f7fe fba8 	bl	80029d4 <HAL_I2C_Mem_Read>
  int r = 0;
 8004284:	2300      	movs	r3, #0
  while (r<n) {
    data[offset+r] = pData[r];
 8004286:	443e      	add	r6, r7
  while (r<n) {
 8004288:	42a3      	cmp	r3, r4
 800428a:	db02      	blt.n	8004292 <read_2+0x42>
    r++;
  }
}
 800428c:	b018      	add	sp, #96	; 0x60
 800428e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    data[offset+r] = pData[r];
 8004292:	5cea      	ldrb	r2, [r5, r3]
 8004294:	54f2      	strb	r2, [r6, r3]
    r++;
 8004296:	3301      	adds	r3, #1
 8004298:	e7f6      	b.n	8004288 <read_2+0x38>
 800429a:	bf00      	nop
 800429c:	20000fa4 	.word	0x20000fa4

080042a0 <read_1>:
void read_1(unsigned int address, uint8_t *data, int n) {
 80042a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042a4:	4607      	mov	r7, r0
 80042a6:	4688      	mov	r8, r1
 80042a8:	4614      	mov	r4, r2
  int offD = 0;
 80042aa:	2600      	movs	r6, #0
  while (c > 0) {
 80042ac:	2c00      	cmp	r4, #0
 80042ae:	dc01      	bgt.n	80042b4 <read_1+0x14>
}
 80042b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042b4:	2c20      	cmp	r4, #32
 80042b6:	4625      	mov	r5, r4
 80042b8:	bfa8      	it	ge
 80042ba:	2520      	movge	r5, #32
    read_2(address, data, offD, nc);
 80042bc:	4632      	mov	r2, r6
 80042be:	4638      	mov	r0, r7
 80042c0:	462b      	mov	r3, r5
 80042c2:	4641      	mov	r1, r8
 80042c4:	f7ff ffc4 	bl	8004250 <read_2>
    address+=nc;
 80042c8:	442f      	add	r7, r5
    offD+=nc;
 80042ca:	442e      	add	r6, r5
    c-=nc;
 80042cc:	1b64      	subs	r4, r4, r5
 80042ce:	e7ed      	b.n	80042ac <read_1+0xc>

080042d0 <readFloat>:
float readFloat(unsigned int address) {
 80042d0:	b510      	push	{r4, lr}
  read_1(address, _b, 4);
 80042d2:	4c03      	ldr	r4, [pc, #12]	; (80042e0 <readFloat+0x10>)
 80042d4:	2204      	movs	r2, #4
 80042d6:	4621      	mov	r1, r4
 80042d8:	f7ff ffe2 	bl	80042a0 <read_1>
  return *(float*)&_b[0];
 80042dc:	6820      	ldr	r0, [r4, #0]
}
 80042de:	bd10      	pop	{r4, pc}
 80042e0:	20000944 	.word	0x20000944

080042e4 <EEPROM_Init>:
{
 80042e4:	b538      	push	{r3, r4, r5, lr}
 80042e6:	2400      	movs	r4, #0
 80042e8:	4d09      	ldr	r5, [pc, #36]	; (8004310 <EEPROM_Init+0x2c>)
     pid.kp[i] = readFloat( 0 + (4*i));
 80042ea:	4620      	mov	r0, r4
 80042ec:	f7ff fff0 	bl	80042d0 <readFloat>
 80042f0:	f845 0f04 	str.w	r0, [r5, #4]!
     pid.ki[i] = readFloat(12 + (4*i));
 80042f4:	f104 000c 	add.w	r0, r4, #12
 80042f8:	f7ff ffea 	bl	80042d0 <readFloat>
 80042fc:	6268      	str	r0, [r5, #36]	; 0x24
     pid.kd[i] = readFloat(24 + (4*i));
 80042fe:	f104 0018 	add.w	r0, r4, #24
 8004302:	f7ff ffe5 	bl	80042d0 <readFloat>
 8004306:	3404      	adds	r4, #4
   for(int i = 0; i < 3; i++){
 8004308:	2c0c      	cmp	r4, #12
     pid.kd[i] = readFloat(24 + (4*i));
 800430a:	64a8      	str	r0, [r5, #72]	; 0x48
   for(int i = 0; i < 3; i++){
 800430c:	d1ed      	bne.n	80042ea <EEPROM_Init+0x6>
}
 800430e:	bd38      	pop	{r3, r4, r5, pc}
 8004310:	20000a5c 	.word	0x20000a5c

08004314 <gps_Init>:

void USART2_TX(unsigned char data){while(!(USART2->SR&0x40)); USART2->DR=data;}
void USART2_TX_str(char *str){while(*str){USART2_TX(*str++);}}

void gps_Init(void)
{
 8004314:	4770      	bx	lr
	...

08004318 <I2C_ByteWrite>:
//#include "I2C.h"
#include "Board.h"

void I2C_ByteWrite(uint8_t DevAddress, uint8_t MemAddress, uint8_t bitStart, uint8_t length, uint8_t data)
{
 8004318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	// 00011100 mask byte
	// 10101111 original value (sample)
	// 10100011 original & ~mask
	// 10101011 masked | value
	uint8_t tmp;
	HAL_I2C_Mem_Read(&hi2c2, DevAddress, MemAddress, 1, &tmp, 1, 1);
 800431c:	2601      	movs	r6, #1
{
 800431e:	4692      	mov	sl, r2
 8004320:	461c      	mov	r4, r3
 8004322:	b086      	sub	sp, #24
	HAL_I2C_Mem_Read(&hi2c2, DevAddress, MemAddress, 1, &tmp, 1, 1);
 8004324:	4f16      	ldr	r7, [pc, #88]	; (8004380 <I2C_ByteWrite+0x68>)
 8004326:	f10d 0517 	add.w	r5, sp, #23
 800432a:	4680      	mov	r8, r0
 800432c:	4689      	mov	r9, r1
 800432e:	4633      	mov	r3, r6
 8004330:	460a      	mov	r2, r1
 8004332:	9602      	str	r6, [sp, #8]
 8004334:	4601      	mov	r1, r0
 8004336:	9601      	str	r6, [sp, #4]
 8004338:	9500      	str	r5, [sp, #0]
 800433a:	4638      	mov	r0, r7
 800433c:	f7fe fb4a 	bl	80029d4 <HAL_I2C_Mem_Read>
	uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 8004340:	ebaa 0304 	sub.w	r3, sl, r4
 8004344:	199a      	adds	r2, r3, r6
 8004346:	fa06 f404 	lsl.w	r4, r6, r4
	data <<= (bitStart - length + 1); // shift data into correct position
 800434a:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
	uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 800434e:	3c01      	subs	r4, #1
 8004350:	4094      	lsls	r4, r2
	data <<= (bitStart - length + 1); // shift data into correct position
 8004352:	4093      	lsls	r3, r2
	data &= mask; // zero all non-important bits in data
	tmp &= ~(mask); // zero all important bits in existing byte
 8004354:	f89d 2017 	ldrb.w	r2, [sp, #23]
	data <<= (bitStart - length + 1); // shift data into correct position
 8004358:	b2db      	uxtb	r3, r3
	tmp &= ~(mask); // zero all important bits in existing byte
 800435a:	ea22 0204 	bic.w	r2, r2, r4
	data &= mask; // zero all non-important bits in data
 800435e:	401c      	ands	r4, r3
	tmp |= data; // combine data with existing byte
	HAL_I2C_Mem_Write(&hi2c2, DevAddress, MemAddress, 1, &tmp, 1, 10);
 8004360:	230a      	movs	r3, #10
	tmp |= data; // combine data with existing byte
 8004362:	4314      	orrs	r4, r2
	HAL_I2C_Mem_Write(&hi2c2, DevAddress, MemAddress, 1, &tmp, 1, 10);
 8004364:	9302      	str	r3, [sp, #8]
 8004366:	e88d 0060 	stmia.w	sp, {r5, r6}
 800436a:	4633      	mov	r3, r6
 800436c:	464a      	mov	r2, r9
 800436e:	4641      	mov	r1, r8
 8004370:	4638      	mov	r0, r7
	tmp |= data; // combine data with existing byte
 8004372:	f88d 4017 	strb.w	r4, [sp, #23]
	HAL_I2C_Mem_Write(&hi2c2, DevAddress, MemAddress, 1, &tmp, 1, 10);
 8004376:	f7fe fa97 	bl	80028a8 <HAL_I2C_Mem_Write>
}
 800437a:	b006      	add	sp, #24
 800437c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004380:	20000fa4 	.word	0x20000fa4

08004384 <I2C_ByteRead>:
//	tmp >>= (bitStart - length + 1);
//	*data = tmp;
//}

void I2C_ByteRead(uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004384:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Read(&hi2c2, DevAddress, MemAddress, MemAddSize, pData, Size, 1);
 8004386:	2401      	movs	r4, #1
 8004388:	9402      	str	r4, [sp, #8]
 800438a:	f8bd 4018 	ldrh.w	r4, [sp, #24]
 800438e:	e88d 0018 	stmia.w	sp, {r3, r4}
 8004392:	4613      	mov	r3, r2
 8004394:	460a      	mov	r2, r1
 8004396:	4601      	mov	r1, r0
 8004398:	4802      	ldr	r0, [pc, #8]	; (80043a4 <I2C_ByteRead+0x20>)
 800439a:	f7fe fb1b 	bl	80029d4 <HAL_I2C_Mem_Read>
}
 800439e:	b004      	add	sp, #16
 80043a0:	bd10      	pop	{r4, pc}
 80043a2:	bf00      	nop
 80043a4:	20000fa4 	.word	0x20000fa4

080043a8 <I2C_Write>:
	HAL_I2C_Mem_Read(&hi2c2, DevAddress, MemAddress, 1, &tmp, 1, 1);
	*data = tmp & (1 << bitNum);
}

void I2C_Write(uint16_t DevAddress, uint8_t data, uint16_t Size)
{
 80043a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
  HAL_StatusTypeDef state;
  uint32_t ErrorCode;

  if(HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY){
 80043ac:	4c1e      	ldr	r4, [pc, #120]	; (8004428 <I2C_Write+0x80>)
{
 80043ae:	4605      	mov	r5, r0
  if(HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY){
 80043b0:	4620      	mov	r0, r4
{
 80043b2:	4616      	mov	r6, r2
 80043b4:	f88d 100f 	strb.w	r1, [sp, #15]
  if(HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY){
 80043b8:	f7fe fc2c 	bl	8002c14 <HAL_I2C_GetState>
 80043bc:	2820      	cmp	r0, #32
 80043be:	d111      	bne.n	80043e4 <I2C_Write+0x3c>

  state = HAL_I2C_Master_Transmit(&hi2c2, DevAddress, &data, Size, 1000);
 80043c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043c4:	4629      	mov	r1, r5
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	4620      	mov	r0, r4
 80043ca:	4633      	mov	r3, r6
 80043cc:	f10d 020f 	add.w	r2, sp, #15
 80043d0:	f7fe f812 	bl	80023f8 <HAL_I2C_Master_Transmit>
 80043d4:	4605      	mov	r5, r0
  ErrorCode = hi2c2.ErrorCode;
 80043d6:	6c27      	ldr	r7, [r4, #64]	; 0x40
   while(state)
   {
     sprintf(Buf, "MS5611_Tx_Error : %d, %ld\r\n", state, ErrorCode);
 80043d8:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8004434 <I2C_Write+0x8c>
 80043dc:	4c13      	ldr	r4, [pc, #76]	; (800442c <I2C_Write+0x84>)
     HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80043de:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8004438 <I2C_Write+0x90>
   while(state)
 80043e2:	b915      	cbnz	r5, 80043ea <I2C_Write+0x42>
       HAL_Delay(4);
     }
   }
  }
  //while(HAL_I2C_Master_Transmit(&hi2c2, DevAddress, &data, Size, 1) != HAL_OK);
}
 80043e4:	b004      	add	sp, #16
 80043e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     sprintf(Buf, "MS5611_Tx_Error : %d, %ld\r\n", state, ErrorCode);
 80043ea:	463b      	mov	r3, r7
 80043ec:	462a      	mov	r2, r5
 80043ee:	4641      	mov	r1, r8
 80043f0:	4620      	mov	r0, r4
 80043f2:	f004 f977 	bl	80086e4 <sprintf>
     HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80043f6:	4620      	mov	r0, r4
 80043f8:	f7fb feaa 	bl	8000150 <strlen>
 80043fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004400:	b282      	uxth	r2, r0
 8004402:	4621      	mov	r1, r4
 8004404:	4648      	mov	r0, r9
 8004406:	f7ff fc97 	bl	8003d38 <HAL_UART_Transmit>
       Error.error = 2;
 800440a:	f04f 0a02 	mov.w	sl, #2
     while (Error.error !=0)
 800440e:	4e08      	ldr	r6, [pc, #32]	; (8004430 <I2C_Write+0x88>)
 8004410:	7833      	ldrb	r3, [r6, #0]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0e5      	beq.n	80043e2 <I2C_Write+0x3a>
       Error.error = 2;
 8004416:	f886 a000 	strb.w	sl, [r6]
       error_signal();
 800441a:	f000 fcc7 	bl	8004dac <error_signal>
       HAL_Delay(4);
 800441e:	2004      	movs	r0, #4
 8004420:	f7fd f87e 	bl	8001520 <HAL_Delay>
 8004424:	e7f4      	b.n	8004410 <I2C_Write+0x68>
 8004426:	bf00      	nop
 8004428:	20000fa4 	.word	0x20000fa4
 800442c:	20000e78 	.word	0x20000e78
 8004430:	20001174 	.word	0x20001174
 8004434:	0800e0c4 	.word	0x0800e0c4
 8004438:	200011bc 	.word	0x200011bc

0800443c <I2C_Read>:

void I2C_Read(uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800443c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  HAL_StatusTypeDef state;
  uint32_t ErrorCode;

  if(HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY){
 8004440:	4c1d      	ldr	r4, [pc, #116]	; (80044b8 <I2C_Read+0x7c>)
{
 8004442:	4605      	mov	r5, r0
  if(HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY){
 8004444:	4620      	mov	r0, r4
{
 8004446:	460e      	mov	r6, r1
 8004448:	4617      	mov	r7, r2
  if(HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY){
 800444a:	f7fe fbe3 	bl	8002c14 <HAL_I2C_GetState>
 800444e:	2820      	cmp	r0, #32
 8004450:	d110      	bne.n	8004474 <I2C_Read+0x38>

  state = HAL_I2C_Master_Receive(&hi2c2, DevAddress, pData, Size, 1000);
 8004452:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004456:	4629      	mov	r1, r5
 8004458:	9300      	str	r3, [sp, #0]
 800445a:	4620      	mov	r0, r4
 800445c:	463b      	mov	r3, r7
 800445e:	4632      	mov	r2, r6
 8004460:	f7fe f8a0 	bl	80025a4 <HAL_I2C_Master_Receive>
 8004464:	4605      	mov	r5, r0
  ErrorCode = hi2c2.ErrorCode;
 8004466:	6c27      	ldr	r7, [r4, #64]	; 0x40
    while(state)
    {
      sprintf(Buf, "MS5611_Rx_Error : %d, %ld\r\n", state, ErrorCode);
 8004468:	f8df 8058 	ldr.w	r8, [pc, #88]	; 80044c4 <I2C_Read+0x88>
 800446c:	4c13      	ldr	r4, [pc, #76]	; (80044bc <I2C_Read+0x80>)
      HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 800446e:	f8df 9058 	ldr.w	r9, [pc, #88]	; 80044c8 <I2C_Read+0x8c>
    while(state)
 8004472:	b915      	cbnz	r5, 800447a <I2C_Read+0x3e>
        HAL_Delay(4);
      }
    }
  }
  //while(HAL_I2C_Master_Receive(&hi2c2, DevAddress, pData, Size, 1) != HAL_OK);
}
 8004474:	b002      	add	sp, #8
 8004476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      sprintf(Buf, "MS5611_Rx_Error : %d, %ld\r\n", state, ErrorCode);
 800447a:	463b      	mov	r3, r7
 800447c:	462a      	mov	r2, r5
 800447e:	4641      	mov	r1, r8
 8004480:	4620      	mov	r0, r4
 8004482:	f004 f92f 	bl	80086e4 <sprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8004486:	4620      	mov	r0, r4
 8004488:	f7fb fe62 	bl	8000150 <strlen>
 800448c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004490:	b282      	uxth	r2, r0
 8004492:	4621      	mov	r1, r4
 8004494:	4648      	mov	r0, r9
 8004496:	f7ff fc4f 	bl	8003d38 <HAL_UART_Transmit>
        Error.error = 3;
 800449a:	f04f 0a03 	mov.w	sl, #3
      while (Error.error !=0)
 800449e:	4e08      	ldr	r6, [pc, #32]	; (80044c0 <I2C_Read+0x84>)
 80044a0:	7833      	ldrb	r3, [r6, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d0e5      	beq.n	8004472 <I2C_Read+0x36>
        Error.error = 3;
 80044a6:	f886 a000 	strb.w	sl, [r6]
        error_signal();
 80044aa:	f000 fc7f 	bl	8004dac <error_signal>
        HAL_Delay(4);
 80044ae:	2004      	movs	r0, #4
 80044b0:	f7fd f836 	bl	8001520 <HAL_Delay>
 80044b4:	e7f4      	b.n	80044a0 <I2C_Read+0x64>
 80044b6:	bf00      	nop
 80044b8:	20000fa4 	.word	0x20000fa4
 80044bc:	20000e78 	.word	0x20000e78
 80044c0:	20001174 	.word	0x20001174
 80044c4:	0800e0a8 	.word	0x0800e0a8
 80044c8:	200011bc 	.word	0x200011bc

080044cc <invSqrt>:
/* Calculate 1/sqrt(x) with magic number support */
//static float oneOverSqrt(float x) {
//    return 1.0f / (float) sqrt(x);
//}

float invSqrt(float x) {
 80044cc:	b570      	push	{r4, r5, r6, lr}
 80044ce:	4606      	mov	r6, r0
	float halfx = 0.5f * x;
 80044d0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80044d4:	f7fc fc32 	bl	8000d3c <__aeabi_fmul>
	float y = x;
	long i = *(long*)&y;
	i = 0x5f3759df - (i>>1);
	y = *(float*)&i;
 80044d8:	4c11      	ldr	r4, [pc, #68]	; (8004520 <invSqrt+0x54>)
	float halfx = 0.5f * x;
 80044da:	4605      	mov	r5, r0
	y = *(float*)&i;
 80044dc:	eba4 0466 	sub.w	r4, r4, r6, asr #1
	y = y * (1.5f - (halfx * y * y));
 80044e0:	4621      	mov	r1, r4
 80044e2:	f7fc fc2b 	bl	8000d3c <__aeabi_fmul>
 80044e6:	4621      	mov	r1, r4
 80044e8:	f7fc fc28 	bl	8000d3c <__aeabi_fmul>
 80044ec:	4601      	mov	r1, r0
 80044ee:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 80044f2:	f7fc fb19 	bl	8000b28 <__aeabi_fsub>
 80044f6:	4621      	mov	r1, r4
 80044f8:	f7fc fc20 	bl	8000d3c <__aeabi_fmul>
 80044fc:	4604      	mov	r4, r0
	y = y * (1.5f - (halfx * y * y));
 80044fe:	4601      	mov	r1, r0
 8004500:	4628      	mov	r0, r5
 8004502:	f7fc fc1b 	bl	8000d3c <__aeabi_fmul>
 8004506:	4621      	mov	r1, r4
 8004508:	f7fc fc18 	bl	8000d3c <__aeabi_fmul>
 800450c:	4601      	mov	r1, r0
 800450e:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 8004512:	f7fc fb09 	bl	8000b28 <__aeabi_fsub>
 8004516:	4621      	mov	r1, r4
 8004518:	f7fc fc10 	bl	8000d3c <__aeabi_fmul>
	return y;
}
 800451c:	bd70      	pop	{r4, r5, r6, pc}
 800451e:	bf00      	nop
 8004520:	5f3759df 	.word	0x5f3759df
 8004524:	00000000 	.word	0x00000000

08004528 <calculateAngles>:
//   float tmp = *(float*)&i;
//   return tmp * (1.69000231f - 0.714158168f * x * tmp * tmp);
//}


void calculateAngles(TM_AHRSIMU_t* AHRSIMU) {
 8004528:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    AHRSIMU->Roll = (float) atan2f(AHRSIMU->_q0 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q1 * AHRSIMU->_q1 - AHRSIMU->_q2 * AHRSIMU->_q2);
 800452c:	6986      	ldr	r6, [r0, #24]
void calculateAngles(TM_AHRSIMU_t* AHRSIMU) {
 800452e:	4604      	mov	r4, r0
    AHRSIMU->Roll = (float) atan2f(AHRSIMU->_q0 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q1 * AHRSIMU->_q1 - AHRSIMU->_q2 * AHRSIMU->_q2);
 8004530:	69c5      	ldr	r5, [r0, #28]
 8004532:	4631      	mov	r1, r6
 8004534:	4630      	mov	r0, r6
 8004536:	f7fc fc01 	bl	8000d3c <__aeabi_fmul>
 800453a:	4601      	mov	r1, r0
 800453c:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8004540:	f7fc faf2 	bl	8000b28 <__aeabi_fsub>
 8004544:	4629      	mov	r1, r5
 8004546:	4607      	mov	r7, r0
 8004548:	4628      	mov	r0, r5
 800454a:	f7fc fbf7 	bl	8000d3c <__aeabi_fmul>
 800454e:	4601      	mov	r1, r0
 8004550:	4638      	mov	r0, r7
 8004552:	f7fc fae9 	bl	8000b28 <__aeabi_fsub>
 8004556:	6961      	ldr	r1, [r4, #20]
 8004558:	4607      	mov	r7, r0
 800455a:	4630      	mov	r0, r6
 800455c:	f7fc fbee 	bl	8000d3c <__aeabi_fmul>
 8004560:	6a21      	ldr	r1, [r4, #32]
 8004562:	4606      	mov	r6, r0
 8004564:	4628      	mov	r0, r5
 8004566:	f7fc fbe9 	bl	8000d3c <__aeabi_fmul>
 800456a:	4601      	mov	r1, r0
 800456c:	4630      	mov	r0, r6
 800456e:	f7fc fadd 	bl	8000b2c <__addsf3>
 8004572:	4639      	mov	r1, r7
 8004574:	f007 faca 	bl	800bb0c <atan2f>
    AHRSIMU->Pitch = (float) asinf(-2.0f * (AHRSIMU->_q1 * AHRSIMU->_q3 - AHRSIMU->_q0 * AHRSIMU->_q2));
 8004578:	6a21      	ldr	r1, [r4, #32]
    AHRSIMU->Roll = (float) atan2f(AHRSIMU->_q0 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q1 * AHRSIMU->_q1 - AHRSIMU->_q2 * AHRSIMU->_q2);
 800457a:	6020      	str	r0, [r4, #0]
    AHRSIMU->Pitch = (float) asinf(-2.0f * (AHRSIMU->_q1 * AHRSIMU->_q3 - AHRSIMU->_q0 * AHRSIMU->_q2));
 800457c:	69a0      	ldr	r0, [r4, #24]
 800457e:	f7fc fbdd 	bl	8000d3c <__aeabi_fmul>
 8004582:	69e1      	ldr	r1, [r4, #28]
 8004584:	4605      	mov	r5, r0
 8004586:	6960      	ldr	r0, [r4, #20]
 8004588:	f7fc fbd8 	bl	8000d3c <__aeabi_fmul>
 800458c:	4601      	mov	r1, r0
 800458e:	4628      	mov	r0, r5
 8004590:	f7fc faca 	bl	8000b28 <__aeabi_fsub>
 8004594:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8004598:	f7fc fbd0 	bl	8000d3c <__aeabi_fmul>
 800459c:	f007 fa68 	bl	800ba70 <asinf>
    AHRSIMU->Yaw = (float) atan2f(AHRSIMU->_q1 * AHRSIMU->_q2 + AHRSIMU->_q0 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q2 * AHRSIMU->_q2 - AHRSIMU->_q3 * AHRSIMU->_q3);
 80045a0:	69e6      	ldr	r6, [r4, #28]
    AHRSIMU->Pitch = (float) asinf(-2.0f * (AHRSIMU->_q1 * AHRSIMU->_q3 - AHRSIMU->_q0 * AHRSIMU->_q2));
 80045a2:	6060      	str	r0, [r4, #4]
    AHRSIMU->Yaw = (float) atan2f(AHRSIMU->_q1 * AHRSIMU->_q2 + AHRSIMU->_q0 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q2 * AHRSIMU->_q2 - AHRSIMU->_q3 * AHRSIMU->_q3);
 80045a4:	4631      	mov	r1, r6
 80045a6:	4630      	mov	r0, r6
 80045a8:	f7fc fbc8 	bl	8000d3c <__aeabi_fmul>
 80045ac:	4601      	mov	r1, r0
 80045ae:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80045b2:	f7fc fab9 	bl	8000b28 <__aeabi_fsub>
 80045b6:	6a25      	ldr	r5, [r4, #32]
 80045b8:	4607      	mov	r7, r0
 80045ba:	4629      	mov	r1, r5
 80045bc:	4628      	mov	r0, r5
 80045be:	f7fc fbbd 	bl	8000d3c <__aeabi_fmul>
 80045c2:	4601      	mov	r1, r0
 80045c4:	4638      	mov	r0, r7
 80045c6:	f7fc faaf 	bl	8000b28 <__aeabi_fsub>
 80045ca:	69a1      	ldr	r1, [r4, #24]
 80045cc:	4607      	mov	r7, r0
 80045ce:	4630      	mov	r0, r6
 80045d0:	f7fc fbb4 	bl	8000d3c <__aeabi_fmul>
 80045d4:	6961      	ldr	r1, [r4, #20]
 80045d6:	4606      	mov	r6, r0
 80045d8:	4628      	mov	r0, r5
 80045da:	f7fc fbaf 	bl	8000d3c <__aeabi_fmul>
 80045de:	4601      	mov	r1, r0
 80045e0:	4630      	mov	r0, r6
 80045e2:	f7fc faa3 	bl	8000b2c <__addsf3>
 80045e6:	4639      	mov	r1, r7
 80045e8:	f007 fa90 	bl	800bb0c <atan2f>

    /* Calculate degrees and remove inclination */
    AHRSIMU->Roll *= R2D;
 80045ec:	4980      	ldr	r1, [pc, #512]	; (80047f0 <calculateAngles+0x2c8>)
    AHRSIMU->Yaw = (float) atan2f(AHRSIMU->_q1 * AHRSIMU->_q2 + AHRSIMU->_q0 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q2 * AHRSIMU->_q2 - AHRSIMU->_q3 * AHRSIMU->_q3);
 80045ee:	4605      	mov	r5, r0
    AHRSIMU->Roll *= R2D;
 80045f0:	6820      	ldr	r0, [r4, #0]
 80045f2:	f7fc fba3 	bl	8000d3c <__aeabi_fmul>
    AHRSIMU->Pitch *= R2D;
 80045f6:	497e      	ldr	r1, [pc, #504]	; (80047f0 <calculateAngles+0x2c8>)
    AHRSIMU->Roll *= R2D;
 80045f8:	6020      	str	r0, [r4, #0]
 80045fa:	4682      	mov	sl, r0
    AHRSIMU->Pitch *= R2D;
 80045fc:	6860      	ldr	r0, [r4, #4]
 80045fe:	f7fc fb9d 	bl	8000d3c <__aeabi_fmul>
    AHRSIMU->Yaw = -(AHRSIMU->Yaw) * R2D - AHRSIMU->Inclination;
 8004602:	497b      	ldr	r1, [pc, #492]	; (80047f0 <calculateAngles+0x2c8>)
    AHRSIMU->Pitch *= R2D;
 8004604:	6060      	str	r0, [r4, #4]
 8004606:	4607      	mov	r7, r0
    AHRSIMU->Yaw = -(AHRSIMU->Yaw) * R2D - AHRSIMU->Inclination;
 8004608:	f105 4000 	add.w	r0, r5, #2147483648	; 0x80000000
 800460c:	f7fc fb96 	bl	8000d3c <__aeabi_fmul>
 8004610:	68e1      	ldr	r1, [r4, #12]
 8004612:	f7fc fa89 	bl	8000b28 <__aeabi_fsub>

    /* Check values because of inclination */
    if (AHRSIMU->Yaw < -180) {
 8004616:	4977      	ldr	r1, [pc, #476]	; (80047f4 <calculateAngles+0x2cc>)
    AHRSIMU->Yaw = -(AHRSIMU->Yaw) * R2D - AHRSIMU->Inclination;
 8004618:	4605      	mov	r5, r0
    if (AHRSIMU->Yaw < -180) {
 800461a:	f7fc fd2d 	bl	8001078 <__aeabi_fcmplt>
 800461e:	b148      	cbz	r0, 8004634 <calculateAngles+0x10c>
        AHRSIMU->Yaw = 180.0f - (-180.0f - AHRSIMU->Yaw);
 8004620:	4629      	mov	r1, r5
 8004622:	4874      	ldr	r0, [pc, #464]	; (80047f4 <calculateAngles+0x2cc>)
 8004624:	f7fc fa80 	bl	8000b28 <__aeabi_fsub>
 8004628:	4601      	mov	r1, r0
 800462a:	4873      	ldr	r0, [pc, #460]	; (80047f8 <calculateAngles+0x2d0>)
    } else if (AHRSIMU->Yaw > 180) {
        AHRSIMU->Yaw = -180.0f - (180.0f - AHRSIMU->Yaw);
 800462c:	f7fc fa7c 	bl	8000b28 <__aeabi_fsub>
 8004630:	60a0      	str	r0, [r4, #8]
 8004632:	e007      	b.n	8004644 <calculateAngles+0x11c>
    } else if (AHRSIMU->Yaw > 180) {
 8004634:	4970      	ldr	r1, [pc, #448]	; (80047f8 <calculateAngles+0x2d0>)
 8004636:	4628      	mov	r0, r5
 8004638:	f7fc fd3c 	bl	80010b4 <__aeabi_fcmpgt>
 800463c:	2800      	cmp	r0, #0
 800463e:	f040 80c4 	bne.w	80047ca <calculateAngles+0x2a2>
    AHRSIMU->Yaw = -(AHRSIMU->Yaw) * R2D - AHRSIMU->Inclination;
 8004642:	60a5      	str	r5, [r4, #8]
//  AHRSIMU->Roll  = (0.96 * Pre_IMU[ROLL]  ) + ((0.04) * AHRSIMU->Roll);
//	AHRSIMU->Pitch = (0.96 * Pre_IMU[PITCH] ) + ((0.04) * AHRSIMU->Pitch);
//	AHRSIMU->Yaw   = (0.96 * Pre_IMU[YAW]   ) + ((0.04) * AHRSIMU->Yaw);
		

  AHRSIMU->Roll  = (0.95 * (Pre_IMU[ROLL]  + (imu.gyroRaw[ROLL] * 0.004)))  + (0.05 * AHRSIMU->Roll);
 8004644:	4d6d      	ldr	r5, [pc, #436]	; (80047fc <calculateAngles+0x2d4>)
 8004646:	4e6e      	ldr	r6, [pc, #440]	; (8004800 <calculateAngles+0x2d8>)
 8004648:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800464a:	f7fb feed 	bl	8000428 <__aeabi_f2d>
 800464e:	a362      	add	r3, pc, #392	; (adr r3, 80047d8 <calculateAngles+0x2b0>)
 8004650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004654:	f7fb ff3c 	bl	80004d0 <__aeabi_dmul>
 8004658:	4680      	mov	r8, r0
 800465a:	6830      	ldr	r0, [r6, #0]
 800465c:	4689      	mov	r9, r1
 800465e:	f7fb fee3 	bl	8000428 <__aeabi_f2d>
 8004662:	4602      	mov	r2, r0
 8004664:	460b      	mov	r3, r1
 8004666:	4640      	mov	r0, r8
 8004668:	4649      	mov	r1, r9
 800466a:	f7fb fd7f 	bl	800016c <__adddf3>
 800466e:	a35c      	add	r3, pc, #368	; (adr r3, 80047e0 <calculateAngles+0x2b8>)
 8004670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004674:	f7fb ff2c 	bl	80004d0 <__aeabi_dmul>
 8004678:	4680      	mov	r8, r0
 800467a:	4650      	mov	r0, sl
 800467c:	4689      	mov	r9, r1
 800467e:	f7fb fed3 	bl	8000428 <__aeabi_f2d>
 8004682:	a359      	add	r3, pc, #356	; (adr r3, 80047e8 <calculateAngles+0x2c0>)
 8004684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004688:	f7fb ff22 	bl	80004d0 <__aeabi_dmul>
 800468c:	4602      	mov	r2, r0
 800468e:	460b      	mov	r3, r1
 8004690:	4640      	mov	r0, r8
 8004692:	4649      	mov	r1, r9
 8004694:	f7fb fd6a 	bl	800016c <__adddf3>
 8004698:	f7fc f9f2 	bl	8000a80 <__aeabi_d2f>
 800469c:	4682      	mov	sl, r0
 800469e:	6020      	str	r0, [r4, #0]
  AHRSIMU->Pitch = (0.95 * (Pre_IMU[PITCH] + (imu.gyroRaw[PITCH] * 0.004))) + (0.05 * AHRSIMU->Pitch);
 80046a0:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 80046a2:	f7fb fec1 	bl	8000428 <__aeabi_f2d>
 80046a6:	a34c      	add	r3, pc, #304	; (adr r3, 80047d8 <calculateAngles+0x2b0>)
 80046a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ac:	f7fb ff10 	bl	80004d0 <__aeabi_dmul>
 80046b0:	4680      	mov	r8, r0
 80046b2:	6870      	ldr	r0, [r6, #4]
 80046b4:	4689      	mov	r9, r1
 80046b6:	f7fb feb7 	bl	8000428 <__aeabi_f2d>
 80046ba:	4602      	mov	r2, r0
 80046bc:	460b      	mov	r3, r1
 80046be:	4640      	mov	r0, r8
 80046c0:	4649      	mov	r1, r9
 80046c2:	f7fb fd53 	bl	800016c <__adddf3>
 80046c6:	a346      	add	r3, pc, #280	; (adr r3, 80047e0 <calculateAngles+0x2b8>)
 80046c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046cc:	f7fb ff00 	bl	80004d0 <__aeabi_dmul>
 80046d0:	4680      	mov	r8, r0
 80046d2:	4638      	mov	r0, r7
 80046d4:	4689      	mov	r9, r1
 80046d6:	f7fb fea7 	bl	8000428 <__aeabi_f2d>
 80046da:	a343      	add	r3, pc, #268	; (adr r3, 80047e8 <calculateAngles+0x2c0>)
 80046dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e0:	f7fb fef6 	bl	80004d0 <__aeabi_dmul>
 80046e4:	4602      	mov	r2, r0
 80046e6:	460b      	mov	r3, r1
 80046e8:	4640      	mov	r0, r8
 80046ea:	4649      	mov	r1, r9
 80046ec:	f7fb fd3e 	bl	800016c <__adddf3>
 80046f0:	f7fc f9c6 	bl	8000a80 <__aeabi_d2f>
 80046f4:	4683      	mov	fp, r0
 80046f6:	6060      	str	r0, [r4, #4]
  AHRSIMU->Yaw   = (0.95 * (Pre_IMU[YAW]   + (imu.gyroRaw[YAW] * 0.004)))   + (0.05 * AHRSIMU->Yaw);
 80046f8:	68b0      	ldr	r0, [r6, #8]
 80046fa:	f7fb fe95 	bl	8000428 <__aeabi_f2d>
 80046fe:	6bef      	ldr	r7, [r5, #60]	; 0x3c
 8004700:	4680      	mov	r8, r0
 8004702:	4638      	mov	r0, r7
 8004704:	4689      	mov	r9, r1
 8004706:	f7fb fe8f 	bl	8000428 <__aeabi_f2d>
 800470a:	a333      	add	r3, pc, #204	; (adr r3, 80047d8 <calculateAngles+0x2b0>)
 800470c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004710:	f7fb fede 	bl	80004d0 <__aeabi_dmul>
 8004714:	4602      	mov	r2, r0
 8004716:	460b      	mov	r3, r1
 8004718:	4640      	mov	r0, r8
 800471a:	4649      	mov	r1, r9
 800471c:	f7fb fd26 	bl	800016c <__adddf3>
 8004720:	a32f      	add	r3, pc, #188	; (adr r3, 80047e0 <calculateAngles+0x2b8>)
 8004722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004726:	f7fb fed3 	bl	80004d0 <__aeabi_dmul>
 800472a:	4680      	mov	r8, r0
 800472c:	68a0      	ldr	r0, [r4, #8]
 800472e:	4689      	mov	r9, r1
 8004730:	f7fb fe7a 	bl	8000428 <__aeabi_f2d>
 8004734:	a32c      	add	r3, pc, #176	; (adr r3, 80047e8 <calculateAngles+0x2c0>)
 8004736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473a:	f7fb fec9 	bl	80004d0 <__aeabi_dmul>
 800473e:	4602      	mov	r2, r0
 8004740:	460b      	mov	r3, r1
 8004742:	4640      	mov	r0, r8
 8004744:	4649      	mov	r1, r9
 8004746:	f7fb fd11 	bl	800016c <__adddf3>
 800474a:	f7fc f999 	bl	8000a80 <__aeabi_d2f>
 800474e:	60a0      	str	r0, [r4, #8]

  imu.gyroYaw    = (0.95 * Pre_gyro) + (0.05 * -imu.gyroRaw[YAW]);
 8004750:	4c2c      	ldr	r4, [pc, #176]	; (8004804 <calculateAngles+0x2dc>)
  AHRSIMU->Yaw   = (0.95 * (Pre_IMU[YAW]   + (imu.gyroRaw[YAW] * 0.004)))   + (0.05 * AHRSIMU->Yaw);
 8004752:	4680      	mov	r8, r0
  imu.gyroYaw    = (0.95 * Pre_gyro) + (0.05 * -imu.gyroRaw[YAW]);
 8004754:	6820      	ldr	r0, [r4, #0]
 8004756:	f7fb fe67 	bl	8000428 <__aeabi_f2d>
 800475a:	a321      	add	r3, pc, #132	; (adr r3, 80047e0 <calculateAngles+0x2b8>)
 800475c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004760:	f7fb feb6 	bl	80004d0 <__aeabi_dmul>
 8004764:	e9cd 0100 	strd	r0, r1, [sp]
 8004768:	f107 4000 	add.w	r0, r7, #2147483648	; 0x80000000
 800476c:	f7fb fe5c 	bl	8000428 <__aeabi_f2d>
 8004770:	a31d      	add	r3, pc, #116	; (adr r3, 80047e8 <calculateAngles+0x2c0>)
 8004772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004776:	f7fb feab 	bl	80004d0 <__aeabi_dmul>
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004782:	f7fb fcf3 	bl	800016c <__adddf3>
 8004786:	f7fc f97b 	bl	8000a80 <__aeabi_d2f>
		
		imu.Roll = AHRSIMU->Roll + 0.0f;
 800478a:	2100      	movs	r1, #0
  imu.gyroYaw    = (0.95 * Pre_gyro) + (0.05 * -imu.gyroRaw[YAW]);
 800478c:	4607      	mov	r7, r0
 800478e:	f8c5 0084 	str.w	r0, [r5, #132]	; 0x84
		imu.Roll = AHRSIMU->Roll + 0.0f;
 8004792:	4650      	mov	r0, sl
 8004794:	f7fc f9ca 	bl	8000b2c <__addsf3>
		imu.Pitch = AHRSIMU->Pitch + 0.0f;
 8004798:	2100      	movs	r1, #0
		imu.Roll = AHRSIMU->Roll + 0.0f;
 800479a:	4681      	mov	r9, r0
 800479c:	67a8      	str	r0, [r5, #120]	; 0x78
		imu.Pitch = AHRSIMU->Pitch + 0.0f;
 800479e:	4658      	mov	r0, fp
 80047a0:	f7fc f9c4 	bl	8000b2c <__addsf3>
		imu.Yaw = AHRSIMU->Yaw;
 80047a4:	f8c5 8080 	str.w	r8, [r5, #128]	; 0x80
		imu.Pitch = AHRSIMU->Pitch + 0.0f;
 80047a8:	67e8      	str	r0, [r5, #124]	; 0x7c
		
		imu.AHRS[ROLL] = AHRSIMU->Roll + 0.0f;
 80047aa:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
		imu.AHRS[PITCH] = AHRSIMU->Pitch + 0.0f;
 80047ae:	f8c5 008c 	str.w	r0, [r5, #140]	; 0x8c
		imu.AHRS[YAW] = AHRSIMU->Yaw;
 80047b2:	f8c5 8090 	str.w	r8, [r5, #144]	; 0x90
		
	Pre_IMU[ROLL]  = AHRSIMU->Roll;
 80047b6:	f8c6 a000 	str.w	sl, [r6]
	Pre_IMU[PITCH] = AHRSIMU->Pitch;
 80047ba:	f8c6 b004 	str.w	fp, [r6, #4]
	Pre_IMU[YAW]   = AHRSIMU->Yaw;
 80047be:	f8c6 8008 	str.w	r8, [r6, #8]
	Pre_gyro = imu.gyroYaw;
 80047c2:	6027      	str	r7, [r4, #0]
	}
 80047c4:	b003      	add	sp, #12
 80047c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        AHRSIMU->Yaw = -180.0f - (180.0f - AHRSIMU->Yaw);
 80047ca:	4629      	mov	r1, r5
 80047cc:	480a      	ldr	r0, [pc, #40]	; (80047f8 <calculateAngles+0x2d0>)
 80047ce:	f7fc f9ab 	bl	8000b28 <__aeabi_fsub>
 80047d2:	4601      	mov	r1, r0
 80047d4:	4807      	ldr	r0, [pc, #28]	; (80047f4 <calculateAngles+0x2cc>)
 80047d6:	e729      	b.n	800462c <calculateAngles+0x104>
 80047d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80047dc:	3f70624d 	.word	0x3f70624d
 80047e0:	66666666 	.word	0x66666666
 80047e4:	3fee6666 	.word	0x3fee6666
 80047e8:	9999999a 	.word	0x9999999a
 80047ec:	3fa99999 	.word	0x3fa99999
 80047f0:	42652ee0 	.word	0x42652ee0
 80047f4:	c3340000 	.word	0xc3340000
 80047f8:	43340000 	.word	0x43340000
 80047fc:	20000db8 	.word	0x20000db8
 8004800:	200006a4 	.word	0x200006a4
 8004804:	200006b0 	.word	0x200006b0

08004808 <TM_AHRSIMU_Init>:

void TM_AHRSIMU_Init(TM_AHRSIMU_t* AHRSIMU, float sampleRate, float beta, float inclination) {
 8004808:	b538      	push	{r3, r4, r5, lr}
 800480a:	4604      	mov	r4, r0
    AHRSIMU->_beta = beta;
 800480c:	6102      	str	r2, [r0, #16]
    AHRSIMU->_sampleRate = 1 / sampleRate;
 800480e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
void TM_AHRSIMU_Init(TM_AHRSIMU_t* AHRSIMU, float sampleRate, float beta, float inclination) {
 8004812:	461d      	mov	r5, r3
    AHRSIMU->_sampleRate = 1 / sampleRate;
 8004814:	f7fc fb46 	bl	8000ea4 <__aeabi_fdiv>
    AHRSIMU->Inclination = inclination;

    AHRSIMU->_q0 = 1.0f;
 8004818:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800481c:	6163      	str	r3, [r4, #20]
    AHRSIMU->_q1 = 0.0f;
 800481e:	2300      	movs	r3, #0
    AHRSIMU->_sampleRate = 1 / sampleRate;
 8004820:	6260      	str	r0, [r4, #36]	; 0x24
    AHRSIMU->Inclination = inclination;
 8004822:	60e5      	str	r5, [r4, #12]
    AHRSIMU->_q1 = 0.0f;
 8004824:	61a3      	str	r3, [r4, #24]
    AHRSIMU->_q2 = 0.0f;
 8004826:	61e3      	str	r3, [r4, #28]
    AHRSIMU->_q3 = 0.0f;
 8004828:	6223      	str	r3, [r4, #32]
 800482a:	bd38      	pop	{r3, r4, r5, pc}

0800482c <TM_AHRSIMU_UpdateIMU>:

    /* Calculate new angles */
    calculateAngles(AHRSIMU);
}

void TM_AHRSIMU_UpdateIMU(TM_AHRSIMU_t* AHRSIMU, float gx, float gy, float gz, float ax, float ay, float az) {
 800482c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004830:	4683      	mov	fp, r0
 8004832:	b093      	sub	sp, #76	; 0x4c
 8004834:	4608      	mov	r0, r1
    float s0, s1, s2, s3;
    float qDot1, qDot2, qDot3, qDot4;
    float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1, q2q2, q3q3;
	
		// Convert gyroscope degrees/sec to radians/sec
	  gx = AHRSIMU_DEG2RAD(gx);
 8004836:	4952      	ldr	r1, [pc, #328]	; (8004980 <TM_AHRSIMU_UpdateIMU+0x154>)
void TM_AHRSIMU_UpdateIMU(TM_AHRSIMU_t* AHRSIMU, float gx, float gy, float gz, float ax, float ay, float az) {
 8004838:	4615      	mov	r5, r2
 800483a:	461c      	mov	r4, r3
	  gx = AHRSIMU_DEG2RAD(gx);
 800483c:	f7fc fa7e 	bl	8000d3c <__aeabi_fmul>
	  gy = AHRSIMU_DEG2RAD(gy);
 8004840:	494f      	ldr	r1, [pc, #316]	; (8004980 <TM_AHRSIMU_UpdateIMU+0x154>)
	  gx = AHRSIMU_DEG2RAD(gx);
 8004842:	4681      	mov	r9, r0
	  gy = AHRSIMU_DEG2RAD(gy);
 8004844:	4628      	mov	r0, r5
 8004846:	f7fc fa79 	bl	8000d3c <__aeabi_fmul>
	  gz = AHRSIMU_DEG2RAD(gz);
 800484a:	494d      	ldr	r1, [pc, #308]	; (8004980 <TM_AHRSIMU_UpdateIMU+0x154>)
	  gy = AHRSIMU_DEG2RAD(gy);
 800484c:	4682      	mov	sl, r0
	  gz = AHRSIMU_DEG2RAD(gz);
 800484e:	4620      	mov	r0, r4
 8004850:	f7fc fa74 	bl	8000d3c <__aeabi_fmul>

    /* Rate of change of quaternion from gyroscope */
    qDot1 = 0.5f * (-AHRSIMU->_q1 * gx - AHRSIMU->_q2 * gy - AHRSIMU->_q3 * gz);
 8004854:	f8db 5018 	ldr.w	r5, [fp, #24]
 8004858:	f8db 3020 	ldr.w	r3, [fp, #32]
	  gz = AHRSIMU_DEG2RAD(gz);
 800485c:	9002      	str	r0, [sp, #8]
    qDot1 = 0.5f * (-AHRSIMU->_q1 * gx - AHRSIMU->_q2 * gy - AHRSIMU->_q3 * gz);
 800485e:	4649      	mov	r1, r9
 8004860:	f105 4000 	add.w	r0, r5, #2147483648	; 0x80000000
 8004864:	9300      	str	r3, [sp, #0]
 8004866:	f7fc fa69 	bl	8000d3c <__aeabi_fmul>
 800486a:	f8db 401c 	ldr.w	r4, [fp, #28]
 800486e:	9001      	str	r0, [sp, #4]
 8004870:	4621      	mov	r1, r4
 8004872:	4650      	mov	r0, sl
 8004874:	f7fc fa62 	bl	8000d3c <__aeabi_fmul>
 8004878:	9b01      	ldr	r3, [sp, #4]
 800487a:	4601      	mov	r1, r0
 800487c:	4618      	mov	r0, r3
 800487e:	f7fc f953 	bl	8000b28 <__aeabi_fsub>
 8004882:	9900      	ldr	r1, [sp, #0]
 8004884:	9001      	str	r0, [sp, #4]
 8004886:	9802      	ldr	r0, [sp, #8]
 8004888:	f7fc fa58 	bl	8000d3c <__aeabi_fmul>
 800488c:	9b01      	ldr	r3, [sp, #4]
 800488e:	4601      	mov	r1, r0
 8004890:	4618      	mov	r0, r3
 8004892:	f7fc f949 	bl	8000b28 <__aeabi_fsub>
 8004896:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800489a:	f7fc fa4f 	bl	8000d3c <__aeabi_fmul>
    qDot2 = 0.5f * (AHRSIMU->_q0 * gx + AHRSIMU->_q2 * gz - AHRSIMU->_q3 * gy);
 800489e:	f8db 3014 	ldr.w	r3, [fp, #20]
    qDot1 = 0.5f * (-AHRSIMU->_q1 * gx - AHRSIMU->_q2 * gy - AHRSIMU->_q3 * gz);
 80048a2:	9004      	str	r0, [sp, #16]
    qDot2 = 0.5f * (AHRSIMU->_q0 * gx + AHRSIMU->_q2 * gz - AHRSIMU->_q3 * gy);
 80048a4:	4619      	mov	r1, r3
 80048a6:	4648      	mov	r0, r9
 80048a8:	9301      	str	r3, [sp, #4]
 80048aa:	f7fc fa47 	bl	8000d3c <__aeabi_fmul>
 80048ae:	4621      	mov	r1, r4
 80048b0:	9003      	str	r0, [sp, #12]
 80048b2:	9802      	ldr	r0, [sp, #8]
 80048b4:	f7fc fa42 	bl	8000d3c <__aeabi_fmul>
 80048b8:	9b03      	ldr	r3, [sp, #12]
 80048ba:	4601      	mov	r1, r0
 80048bc:	4618      	mov	r0, r3
 80048be:	f7fc f935 	bl	8000b2c <__addsf3>
 80048c2:	9900      	ldr	r1, [sp, #0]
 80048c4:	9003      	str	r0, [sp, #12]
 80048c6:	4650      	mov	r0, sl
 80048c8:	f7fc fa38 	bl	8000d3c <__aeabi_fmul>
 80048cc:	9b03      	ldr	r3, [sp, #12]
 80048ce:	4601      	mov	r1, r0
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7fc f929 	bl	8000b28 <__aeabi_fsub>
 80048d6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80048da:	f7fc fa2f 	bl	8000d3c <__aeabi_fmul>
    qDot3 = 0.5f * (AHRSIMU->_q0 * gy - AHRSIMU->_q1 * gz + AHRSIMU->_q3 * gx);
 80048de:	9901      	ldr	r1, [sp, #4]
    qDot2 = 0.5f * (AHRSIMU->_q0 * gx + AHRSIMU->_q2 * gz - AHRSIMU->_q3 * gy);
 80048e0:	9005      	str	r0, [sp, #20]
    qDot3 = 0.5f * (AHRSIMU->_q0 * gy - AHRSIMU->_q1 * gz + AHRSIMU->_q3 * gx);
 80048e2:	4650      	mov	r0, sl
void TM_AHRSIMU_UpdateIMU(TM_AHRSIMU_t* AHRSIMU, float gx, float gy, float gz, float ax, float ay, float az) {
 80048e4:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80048e8:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 80048ea:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    qDot3 = 0.5f * (AHRSIMU->_q0 * gy - AHRSIMU->_q1 * gz + AHRSIMU->_q3 * gx);
 80048ec:	f7fc fa26 	bl	8000d3c <__aeabi_fmul>
 80048f0:	4629      	mov	r1, r5
 80048f2:	9003      	str	r0, [sp, #12]
 80048f4:	9802      	ldr	r0, [sp, #8]
 80048f6:	f7fc fa21 	bl	8000d3c <__aeabi_fmul>
 80048fa:	9b03      	ldr	r3, [sp, #12]
 80048fc:	4601      	mov	r1, r0
 80048fe:	4618      	mov	r0, r3
 8004900:	f7fc f912 	bl	8000b28 <__aeabi_fsub>
 8004904:	9900      	ldr	r1, [sp, #0]
 8004906:	9003      	str	r0, [sp, #12]
 8004908:	4648      	mov	r0, r9
 800490a:	f7fc fa17 	bl	8000d3c <__aeabi_fmul>
 800490e:	9b03      	ldr	r3, [sp, #12]
 8004910:	4601      	mov	r1, r0
 8004912:	4618      	mov	r0, r3
 8004914:	f7fc f90a 	bl	8000b2c <__addsf3>
 8004918:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800491c:	f7fc fa0e 	bl	8000d3c <__aeabi_fmul>
    qDot4 = 0.5f * (AHRSIMU->_q0 * gz + AHRSIMU->_q1 * gy - AHRSIMU->_q2 * gx);
 8004920:	9901      	ldr	r1, [sp, #4]
    qDot3 = 0.5f * (AHRSIMU->_q0 * gy - AHRSIMU->_q1 * gz + AHRSIMU->_q3 * gx);
 8004922:	9006      	str	r0, [sp, #24]
    qDot4 = 0.5f * (AHRSIMU->_q0 * gz + AHRSIMU->_q1 * gy - AHRSIMU->_q2 * gx);
 8004924:	9802      	ldr	r0, [sp, #8]
 8004926:	f7fc fa09 	bl	8000d3c <__aeabi_fmul>
 800492a:	4629      	mov	r1, r5
 800492c:	9002      	str	r0, [sp, #8]
 800492e:	4650      	mov	r0, sl
 8004930:	f7fc fa04 	bl	8000d3c <__aeabi_fmul>
 8004934:	9b02      	ldr	r3, [sp, #8]
 8004936:	4601      	mov	r1, r0
 8004938:	4618      	mov	r0, r3
 800493a:	f7fc f8f7 	bl	8000b2c <__addsf3>
 800493e:	4621      	mov	r1, r4
 8004940:	4682      	mov	sl, r0
 8004942:	4648      	mov	r0, r9
 8004944:	f7fc f9fa 	bl	8000d3c <__aeabi_fmul>
 8004948:	4601      	mov	r1, r0
 800494a:	4650      	mov	r0, sl
 800494c:	f7fc f8ec 	bl	8000b28 <__aeabi_fsub>
 8004950:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004954:	f7fc f9f2 	bl	8000d3c <__aeabi_fmul>

    /* Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation) */
    if (!(ax == 0.0f && ay == 0.0f && az == 0.0f)) {
 8004958:	2100      	movs	r1, #0
    qDot4 = 0.5f * (AHRSIMU->_q0 * gz + AHRSIMU->_q1 * gy - AHRSIMU->_q2 * gx);
 800495a:	9007      	str	r0, [sp, #28]
    if (!(ax == 0.0f && ay == 0.0f && az == 0.0f)) {
 800495c:	4640      	mov	r0, r8
 800495e:	f7fc fb81 	bl	8001064 <__aeabi_fcmpeq>
 8004962:	b178      	cbz	r0, 8004984 <TM_AHRSIMU_UpdateIMU+0x158>
 8004964:	2100      	movs	r1, #0
 8004966:	4638      	mov	r0, r7
 8004968:	f7fc fb7c 	bl	8001064 <__aeabi_fcmpeq>
 800496c:	b150      	cbz	r0, 8004984 <TM_AHRSIMU_UpdateIMU+0x158>
 800496e:	2100      	movs	r1, #0
 8004970:	4630      	mov	r0, r6
 8004972:	f7fc fb77 	bl	8001064 <__aeabi_fcmpeq>
 8004976:	2800      	cmp	r0, #0
 8004978:	f040 8198 	bne.w	8004cac <TM_AHRSIMU_UpdateIMU+0x480>
 800497c:	e002      	b.n	8004984 <TM_AHRSIMU_UpdateIMU+0x158>
 800497e:	bf00      	nop
 8004980:	3c8efa35 	.word	0x3c8efa35

        /* Normalise accelerometer measurement */
        recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8004984:	4641      	mov	r1, r8
 8004986:	4640      	mov	r0, r8
 8004988:	f7fc f9d8 	bl	8000d3c <__aeabi_fmul>
 800498c:	4639      	mov	r1, r7
 800498e:	4681      	mov	r9, r0
 8004990:	4638      	mov	r0, r7
 8004992:	f7fc f9d3 	bl	8000d3c <__aeabi_fmul>
 8004996:	4601      	mov	r1, r0
 8004998:	4648      	mov	r0, r9
 800499a:	f7fc f8c7 	bl	8000b2c <__addsf3>
 800499e:	4631      	mov	r1, r6
 80049a0:	4681      	mov	r9, r0
 80049a2:	4630      	mov	r0, r6
 80049a4:	f7fc f9ca 	bl	8000d3c <__aeabi_fmul>
 80049a8:	4601      	mov	r1, r0
 80049aa:	4648      	mov	r0, r9
 80049ac:	f7fc f8be 	bl	8000b2c <__addsf3>
 80049b0:	f7ff fd8c 	bl	80044cc <invSqrt>
 80049b4:	4681      	mov	r9, r0
        ax *= recipNorm;
 80049b6:	4601      	mov	r1, r0
 80049b8:	4640      	mov	r0, r8
 80049ba:	f7fc f9bf 	bl	8000d3c <__aeabi_fmul>
        ay *= recipNorm;
 80049be:	4649      	mov	r1, r9
        ax *= recipNorm;
 80049c0:	9002      	str	r0, [sp, #8]
        ay *= recipNorm;
 80049c2:	4638      	mov	r0, r7
 80049c4:	f7fc f9ba 	bl	8000d3c <__aeabi_fmul>
        az *= recipNorm;
 80049c8:	4649      	mov	r1, r9
        ay *= recipNorm;
 80049ca:	9003      	str	r0, [sp, #12]
        az *= recipNorm;
 80049cc:	4630      	mov	r0, r6
 80049ce:	f7fc f9b5 	bl	8000d3c <__aeabi_fmul>

        /* Auxiliary variables to avoid repeated arithmetic */
        _2q0 = 2.0f * AHRSIMU->_q0;
 80049d2:	9901      	ldr	r1, [sp, #4]
        az *= recipNorm;
 80049d4:	9009      	str	r0, [sp, #36]	; 0x24
        _2q0 = 2.0f * AHRSIMU->_q0;
 80049d6:	4608      	mov	r0, r1
 80049d8:	f7fc f8a8 	bl	8000b2c <__addsf3>
        _2q1 = 2.0f * AHRSIMU->_q1;
 80049dc:	4629      	mov	r1, r5
        _2q0 = 2.0f * AHRSIMU->_q0;
 80049de:	900a      	str	r0, [sp, #40]	; 0x28
        _2q1 = 2.0f * AHRSIMU->_q1;
 80049e0:	4628      	mov	r0, r5
 80049e2:	f7fc f8a3 	bl	8000b2c <__addsf3>
        _2q2 = 2.0f * AHRSIMU->_q2;
 80049e6:	4621      	mov	r1, r4
        _2q1 = 2.0f * AHRSIMU->_q1;
 80049e8:	900b      	str	r0, [sp, #44]	; 0x2c
        _2q2 = 2.0f * AHRSIMU->_q2;
 80049ea:	4620      	mov	r0, r4
 80049ec:	f7fc f89e 	bl	8000b2c <__addsf3>
        _2q3 = 2.0f * AHRSIMU->_q3;
 80049f0:	9900      	ldr	r1, [sp, #0]
        _2q2 = 2.0f * AHRSIMU->_q2;
 80049f2:	900c      	str	r0, [sp, #48]	; 0x30
        _2q3 = 2.0f * AHRSIMU->_q3;
 80049f4:	4608      	mov	r0, r1
 80049f6:	f7fc f899 	bl	8000b2c <__addsf3>
        _4q0 = 4.0f * AHRSIMU->_q0;
 80049fa:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
        _2q3 = 2.0f * AHRSIMU->_q3;
 80049fe:	900d      	str	r0, [sp, #52]	; 0x34
        _4q0 = 4.0f * AHRSIMU->_q0;
 8004a00:	9801      	ldr	r0, [sp, #4]
 8004a02:	f7fc f99b 	bl	8000d3c <__aeabi_fmul>
        _4q1 = 4.0f * AHRSIMU->_q1;
 8004a06:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
        _4q0 = 4.0f * AHRSIMU->_q0;
 8004a0a:	4680      	mov	r8, r0
        _4q1 = 4.0f * AHRSIMU->_q1;
 8004a0c:	4628      	mov	r0, r5
 8004a0e:	f7fc f995 	bl	8000d3c <__aeabi_fmul>
        _4q2 = 4.0f * AHRSIMU->_q2;
 8004a12:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
        _4q1 = 4.0f * AHRSIMU->_q1;
 8004a16:	4607      	mov	r7, r0
        _4q2 = 4.0f * AHRSIMU->_q2;
 8004a18:	4620      	mov	r0, r4
 8004a1a:	f7fc f98f 	bl	8000d3c <__aeabi_fmul>
        _8q1 = 8.0f * AHRSIMU->_q1;
 8004a1e:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
        _4q2 = 4.0f * AHRSIMU->_q2;
 8004a22:	9008      	str	r0, [sp, #32]
        _8q1 = 8.0f * AHRSIMU->_q1;
 8004a24:	4628      	mov	r0, r5
 8004a26:	f7fc f989 	bl	8000d3c <__aeabi_fmul>
        _8q2 = 8.0f * AHRSIMU->_q2;
 8004a2a:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
        _8q1 = 8.0f * AHRSIMU->_q1;
 8004a2e:	4681      	mov	r9, r0
        _8q2 = 8.0f * AHRSIMU->_q2;
 8004a30:	4620      	mov	r0, r4
 8004a32:	f7fc f983 	bl	8000d3c <__aeabi_fmul>
        q0q0 = AHRSIMU->_q0 * AHRSIMU->_q0;
        q1q1 = AHRSIMU->_q1 * AHRSIMU->_q1;
 8004a36:	4629      	mov	r1, r5
        _8q2 = 8.0f * AHRSIMU->_q2;
 8004a38:	900e      	str	r0, [sp, #56]	; 0x38
        q1q1 = AHRSIMU->_q1 * AHRSIMU->_q1;
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	f7fc f97e 	bl	8000d3c <__aeabi_fmul>
        q2q2 = AHRSIMU->_q2 * AHRSIMU->_q2;
 8004a40:	4621      	mov	r1, r4
        q1q1 = AHRSIMU->_q1 * AHRSIMU->_q1;
 8004a42:	4606      	mov	r6, r0
        q2q2 = AHRSIMU->_q2 * AHRSIMU->_q2;
 8004a44:	4620      	mov	r0, r4
 8004a46:	f7fc f979 	bl	8000d3c <__aeabi_fmul>
        q3q3 = AHRSIMU->_q3 * AHRSIMU->_q3;
 8004a4a:	9900      	ldr	r1, [sp, #0]
        q2q2 = AHRSIMU->_q2 * AHRSIMU->_q2;
 8004a4c:	4682      	mov	sl, r0
        q3q3 = AHRSIMU->_q3 * AHRSIMU->_q3;
 8004a4e:	4608      	mov	r0, r1
 8004a50:	f7fc f974 	bl	8000d3c <__aeabi_fmul>

        /* Gradient decent algorithm corrective step */
        s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8004a54:	4651      	mov	r1, sl
        q3q3 = AHRSIMU->_q3 * AHRSIMU->_q3;
 8004a56:	900f      	str	r0, [sp, #60]	; 0x3c
        s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8004a58:	4640      	mov	r0, r8
 8004a5a:	f7fc f96f 	bl	8000d3c <__aeabi_fmul>
 8004a5e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004a60:	9010      	str	r0, [sp, #64]	; 0x40
 8004a62:	9802      	ldr	r0, [sp, #8]
 8004a64:	f7fc f96a 	bl	8000d3c <__aeabi_fmul>
 8004a68:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004a6a:	4601      	mov	r1, r0
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f7fc f85d 	bl	8000b2c <__addsf3>
 8004a72:	4631      	mov	r1, r6
 8004a74:	9010      	str	r0, [sp, #64]	; 0x40
 8004a76:	4640      	mov	r0, r8
 8004a78:	f7fc f960 	bl	8000d3c <__aeabi_fmul>
 8004a7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004a7e:	4601      	mov	r1, r0
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7fc f853 	bl	8000b2c <__addsf3>
 8004a86:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a88:	4680      	mov	r8, r0
 8004a8a:	9803      	ldr	r0, [sp, #12]
 8004a8c:	f7fc f956 	bl	8000d3c <__aeabi_fmul>
 8004a90:	4601      	mov	r1, r0
 8004a92:	4640      	mov	r0, r8
 8004a94:	f7fc f848 	bl	8000b28 <__aeabi_fsub>
        q0q0 = AHRSIMU->_q0 * AHRSIMU->_q0;
 8004a98:	9901      	ldr	r1, [sp, #4]
        s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8004a9a:	9011      	str	r0, [sp, #68]	; 0x44
        q0q0 = AHRSIMU->_q0 * AHRSIMU->_q0;
 8004a9c:	4608      	mov	r0, r1
 8004a9e:	f7fc f94d 	bl	8000d3c <__aeabi_fmul>
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004aa2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8004aa6:	f7fc f949 	bl	8000d3c <__aeabi_fmul>
 8004aaa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004aac:	4680      	mov	r8, r0
 8004aae:	4638      	mov	r0, r7
 8004ab0:	f7fc f944 	bl	8000d3c <__aeabi_fmul>
 8004ab4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004ab6:	9010      	str	r0, [sp, #64]	; 0x40
 8004ab8:	9802      	ldr	r0, [sp, #8]
 8004aba:	f7fc f93f 	bl	8000d3c <__aeabi_fmul>
 8004abe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ac0:	4601      	mov	r1, r0
 8004ac2:	4610      	mov	r0, r2
 8004ac4:	f7fc f830 	bl	8000b28 <__aeabi_fsub>
 8004ac8:	4641      	mov	r1, r8
 8004aca:	9010      	str	r0, [sp, #64]	; 0x40
 8004acc:	4628      	mov	r0, r5
 8004ace:	f7fc f935 	bl	8000d3c <__aeabi_fmul>
 8004ad2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ad4:	4601      	mov	r1, r0
 8004ad6:	4610      	mov	r0, r2
 8004ad8:	f7fc f828 	bl	8000b2c <__addsf3>
 8004adc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004ade:	9010      	str	r0, [sp, #64]	; 0x40
 8004ae0:	9803      	ldr	r0, [sp, #12]
 8004ae2:	f7fc f92b 	bl	8000d3c <__aeabi_fmul>
 8004ae6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ae8:	4601      	mov	r1, r0
 8004aea:	4610      	mov	r0, r2
 8004aec:	f7fc f81c 	bl	8000b28 <__aeabi_fsub>
 8004af0:	4639      	mov	r1, r7
 8004af2:	f7fc f819 	bl	8000b28 <__aeabi_fsub>
 8004af6:	4631      	mov	r1, r6
 8004af8:	9010      	str	r0, [sp, #64]	; 0x40
 8004afa:	4648      	mov	r0, r9
 8004afc:	f7fc f91e 	bl	8000d3c <__aeabi_fmul>
 8004b00:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004b02:	4601      	mov	r1, r0
 8004b04:	4610      	mov	r0, r2
 8004b06:	f7fc f811 	bl	8000b2c <__addsf3>
 8004b0a:	4651      	mov	r1, sl
 8004b0c:	9010      	str	r0, [sp, #64]	; 0x40
 8004b0e:	4648      	mov	r0, r9
 8004b10:	f7fc f914 	bl	8000d3c <__aeabi_fmul>
 8004b14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004b16:	4601      	mov	r1, r0
 8004b18:	4610      	mov	r0, r2
 8004b1a:	f7fc f807 	bl	8000b2c <__addsf3>
 8004b1e:	4639      	mov	r1, r7
 8004b20:	4681      	mov	r9, r0
 8004b22:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b24:	f7fc f90a 	bl	8000d3c <__aeabi_fmul>
 8004b28:	4601      	mov	r1, r0
 8004b2a:	4648      	mov	r0, r9
 8004b2c:	f7fb fffe 	bl	8000b2c <__addsf3>
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004b30:	4641      	mov	r1, r8
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004b32:	4681      	mov	r9, r0
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004b34:	4620      	mov	r0, r4
 8004b36:	f7fc f901 	bl	8000d3c <__aeabi_fmul>
 8004b3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004b3c:	4607      	mov	r7, r0
 8004b3e:	9802      	ldr	r0, [sp, #8]
 8004b40:	f7fc f8fc 	bl	8000d3c <__aeabi_fmul>
 8004b44:	4601      	mov	r1, r0
 8004b46:	4638      	mov	r0, r7
 8004b48:	f7fb fff0 	bl	8000b2c <__addsf3>
 8004b4c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004b4e:	4607      	mov	r7, r0
 8004b50:	9808      	ldr	r0, [sp, #32]
 8004b52:	f7fc f8f3 	bl	8000d3c <__aeabi_fmul>
 8004b56:	4601      	mov	r1, r0
 8004b58:	4638      	mov	r0, r7
 8004b5a:	f7fb ffe7 	bl	8000b2c <__addsf3>
 8004b5e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004b60:	4607      	mov	r7, r0
 8004b62:	9803      	ldr	r0, [sp, #12]
 8004b64:	f7fc f8ea 	bl	8000d3c <__aeabi_fmul>
 8004b68:	4601      	mov	r1, r0
 8004b6a:	4638      	mov	r0, r7
 8004b6c:	f7fb ffdc 	bl	8000b28 <__aeabi_fsub>
 8004b70:	9908      	ldr	r1, [sp, #32]
 8004b72:	f7fb ffd9 	bl	8000b28 <__aeabi_fsub>
 8004b76:	4631      	mov	r1, r6
 8004b78:	4607      	mov	r7, r0
 8004b7a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004b7c:	f7fc f8de 	bl	8000d3c <__aeabi_fmul>
 8004b80:	4601      	mov	r1, r0
 8004b82:	4638      	mov	r0, r7
 8004b84:	f7fb ffd2 	bl	8000b2c <__addsf3>
 8004b88:	4651      	mov	r1, sl
 8004b8a:	4607      	mov	r7, r0
 8004b8c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004b8e:	f7fc f8d5 	bl	8000d3c <__aeabi_fmul>
 8004b92:	4601      	mov	r1, r0
 8004b94:	4638      	mov	r0, r7
 8004b96:	f7fb ffc9 	bl	8000b2c <__addsf3>
 8004b9a:	9908      	ldr	r1, [sp, #32]
 8004b9c:	4607      	mov	r7, r0
 8004b9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ba0:	f7fc f8cc 	bl	8000d3c <__aeabi_fmul>
 8004ba4:	4601      	mov	r1, r0
 8004ba6:	4638      	mov	r0, r7
 8004ba8:	f7fb ffc0 	bl	8000b2c <__addsf3>
        s3 = 4.0f * q1q1 * AHRSIMU->_q3 - _2q1 * ax + 4.0f * q2q2 * AHRSIMU->_q3 - _2q2 * ay;
 8004bac:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004bb0:	4680      	mov	r8, r0
        s3 = 4.0f * q1q1 * AHRSIMU->_q3 - _2q1 * ax + 4.0f * q2q2 * AHRSIMU->_q3 - _2q2 * ay;
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	f7fc f8c2 	bl	8000d3c <__aeabi_fmul>
 8004bb8:	9900      	ldr	r1, [sp, #0]
 8004bba:	f7fc f8bf 	bl	8000d3c <__aeabi_fmul>
 8004bbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004bc0:	4606      	mov	r6, r0
 8004bc2:	9802      	ldr	r0, [sp, #8]
 8004bc4:	f7fc f8ba 	bl	8000d3c <__aeabi_fmul>
 8004bc8:	4601      	mov	r1, r0
 8004bca:	4630      	mov	r0, r6
 8004bcc:	f7fb ffac 	bl	8000b28 <__aeabi_fsub>
 8004bd0:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8004bd4:	4606      	mov	r6, r0
 8004bd6:	4650      	mov	r0, sl
 8004bd8:	f7fc f8b0 	bl	8000d3c <__aeabi_fmul>
 8004bdc:	9900      	ldr	r1, [sp, #0]
 8004bde:	f7fc f8ad 	bl	8000d3c <__aeabi_fmul>
 8004be2:	4601      	mov	r1, r0
 8004be4:	4630      	mov	r0, r6
 8004be6:	f7fb ffa1 	bl	8000b2c <__addsf3>
 8004bea:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004bec:	4606      	mov	r6, r0
 8004bee:	9803      	ldr	r0, [sp, #12]
 8004bf0:	f7fc f8a4 	bl	8000d3c <__aeabi_fmul>
 8004bf4:	4601      	mov	r1, r0
 8004bf6:	4630      	mov	r0, r6
 8004bf8:	f7fb ff96 	bl	8000b28 <__aeabi_fsub>

        /* Normalise step magnitude */
        recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3);
 8004bfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
        s3 = 4.0f * q1q1 * AHRSIMU->_q3 - _2q1 * ax + 4.0f * q2q2 * AHRSIMU->_q3 - _2q2 * ay;
 8004bfe:	4682      	mov	sl, r0
        recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3);
 8004c00:	4619      	mov	r1, r3
 8004c02:	4618      	mov	r0, r3
 8004c04:	9302      	str	r3, [sp, #8]
 8004c06:	f7fc f899 	bl	8000d3c <__aeabi_fmul>
 8004c0a:	4649      	mov	r1, r9
 8004c0c:	4606      	mov	r6, r0
 8004c0e:	4648      	mov	r0, r9
 8004c10:	f7fc f894 	bl	8000d3c <__aeabi_fmul>
 8004c14:	4601      	mov	r1, r0
 8004c16:	4630      	mov	r0, r6
 8004c18:	f7fb ff88 	bl	8000b2c <__addsf3>
 8004c1c:	4641      	mov	r1, r8
 8004c1e:	4606      	mov	r6, r0
 8004c20:	4640      	mov	r0, r8
 8004c22:	f7fc f88b 	bl	8000d3c <__aeabi_fmul>
 8004c26:	4601      	mov	r1, r0
 8004c28:	4630      	mov	r0, r6
 8004c2a:	f7fb ff7f 	bl	8000b2c <__addsf3>
 8004c2e:	4651      	mov	r1, sl
 8004c30:	4606      	mov	r6, r0
 8004c32:	4650      	mov	r0, sl
 8004c34:	f7fc f882 	bl	8000d3c <__aeabi_fmul>
 8004c38:	4601      	mov	r1, r0
 8004c3a:	4630      	mov	r0, r6
 8004c3c:	f7fb ff76 	bl	8000b2c <__addsf3>
 8004c40:	f7ff fc44 	bl	80044cc <invSqrt>
        s0 *= recipNorm;
 8004c44:	9b02      	ldr	r3, [sp, #8]
        s1 *= recipNorm;
        s2 *= recipNorm;
        s3 *= recipNorm;

        /* Apply feedback step */
        qDot1 -= AHRSIMU->_beta * s0;
 8004c46:	f8db 6010 	ldr.w	r6, [fp, #16]
        recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3);
 8004c4a:	4607      	mov	r7, r0
        s0 *= recipNorm;
 8004c4c:	4601      	mov	r1, r0
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7fc f874 	bl	8000d3c <__aeabi_fmul>
        qDot1 -= AHRSIMU->_beta * s0;
 8004c54:	4631      	mov	r1, r6
 8004c56:	f7fc f871 	bl	8000d3c <__aeabi_fmul>
 8004c5a:	4601      	mov	r1, r0
 8004c5c:	9804      	ldr	r0, [sp, #16]
 8004c5e:	f7fb ff63 	bl	8000b28 <__aeabi_fsub>
        s1 *= recipNorm;
 8004c62:	4639      	mov	r1, r7
        qDot1 -= AHRSIMU->_beta * s0;
 8004c64:	9004      	str	r0, [sp, #16]
        s1 *= recipNorm;
 8004c66:	4648      	mov	r0, r9
 8004c68:	f7fc f868 	bl	8000d3c <__aeabi_fmul>
        qDot2 -= AHRSIMU->_beta * s1;
 8004c6c:	4631      	mov	r1, r6
 8004c6e:	f7fc f865 	bl	8000d3c <__aeabi_fmul>
 8004c72:	4601      	mov	r1, r0
 8004c74:	9805      	ldr	r0, [sp, #20]
 8004c76:	f7fb ff57 	bl	8000b28 <__aeabi_fsub>
        s2 *= recipNorm;
 8004c7a:	4639      	mov	r1, r7
        qDot2 -= AHRSIMU->_beta * s1;
 8004c7c:	9005      	str	r0, [sp, #20]
        s2 *= recipNorm;
 8004c7e:	4640      	mov	r0, r8
 8004c80:	f7fc f85c 	bl	8000d3c <__aeabi_fmul>
        qDot3 -= AHRSIMU->_beta * s2;
 8004c84:	4631      	mov	r1, r6
 8004c86:	f7fc f859 	bl	8000d3c <__aeabi_fmul>
 8004c8a:	4601      	mov	r1, r0
 8004c8c:	9806      	ldr	r0, [sp, #24]
 8004c8e:	f7fb ff4b 	bl	8000b28 <__aeabi_fsub>
        s3 *= recipNorm;
 8004c92:	4639      	mov	r1, r7
        qDot3 -= AHRSIMU->_beta * s2;
 8004c94:	9006      	str	r0, [sp, #24]
        s3 *= recipNorm;
 8004c96:	4650      	mov	r0, sl
 8004c98:	f7fc f850 	bl	8000d3c <__aeabi_fmul>
        qDot4 -= AHRSIMU->_beta * s3;
 8004c9c:	4631      	mov	r1, r6
 8004c9e:	f7fc f84d 	bl	8000d3c <__aeabi_fmul>
 8004ca2:	4601      	mov	r1, r0
 8004ca4:	9807      	ldr	r0, [sp, #28]
 8004ca6:	f7fb ff3f 	bl	8000b28 <__aeabi_fsub>
 8004caa:	9007      	str	r0, [sp, #28]
    }

    /* Integrate rate of change of quaternion to yield quaternion */
    AHRSIMU->_q0 += qDot1 * AHRSIMU->_sampleRate;
 8004cac:	f8db 6024 	ldr.w	r6, [fp, #36]	; 0x24
 8004cb0:	9804      	ldr	r0, [sp, #16]
 8004cb2:	4631      	mov	r1, r6
 8004cb4:	f7fc f842 	bl	8000d3c <__aeabi_fmul>
 8004cb8:	9901      	ldr	r1, [sp, #4]
 8004cba:	f7fb ff37 	bl	8000b2c <__addsf3>
    AHRSIMU->_q1 += qDot2 * AHRSIMU->_sampleRate;
 8004cbe:	4631      	mov	r1, r6
    AHRSIMU->_q0 += qDot1 * AHRSIMU->_sampleRate;
 8004cc0:	4607      	mov	r7, r0
    AHRSIMU->_q1 += qDot2 * AHRSIMU->_sampleRate;
 8004cc2:	9805      	ldr	r0, [sp, #20]
 8004cc4:	f7fc f83a 	bl	8000d3c <__aeabi_fmul>
 8004cc8:	4629      	mov	r1, r5
 8004cca:	f7fb ff2f 	bl	8000b2c <__addsf3>
    AHRSIMU->_q2 += qDot3 * AHRSIMU->_sampleRate;
 8004cce:	4631      	mov	r1, r6
    AHRSIMU->_q1 += qDot2 * AHRSIMU->_sampleRate;
 8004cd0:	4680      	mov	r8, r0
    AHRSIMU->_q2 += qDot3 * AHRSIMU->_sampleRate;
 8004cd2:	9806      	ldr	r0, [sp, #24]
 8004cd4:	f7fc f832 	bl	8000d3c <__aeabi_fmul>
 8004cd8:	4621      	mov	r1, r4
 8004cda:	f7fb ff27 	bl	8000b2c <__addsf3>
    AHRSIMU->_q3 += qDot4 * AHRSIMU->_sampleRate;
 8004cde:	4631      	mov	r1, r6
    AHRSIMU->_q2 += qDot3 * AHRSIMU->_sampleRate;
 8004ce0:	4681      	mov	r9, r0
    AHRSIMU->_q3 += qDot4 * AHRSIMU->_sampleRate;
 8004ce2:	9807      	ldr	r0, [sp, #28]
 8004ce4:	f7fc f82a 	bl	8000d3c <__aeabi_fmul>
 8004ce8:	9900      	ldr	r1, [sp, #0]
 8004cea:	f7fb ff1f 	bl	8000b2c <__addsf3>

    /* Normalise quaternion */
    recipNorm = invSqrt(AHRSIMU->_q0 * AHRSIMU->_q0 + AHRSIMU->_q1 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q2 + AHRSIMU->_q3 * AHRSIMU->_q3);
 8004cee:	4639      	mov	r1, r7
    AHRSIMU->_q3 += qDot4 * AHRSIMU->_sampleRate;
 8004cf0:	4605      	mov	r5, r0
    recipNorm = invSqrt(AHRSIMU->_q0 * AHRSIMU->_q0 + AHRSIMU->_q1 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q2 + AHRSIMU->_q3 * AHRSIMU->_q3);
 8004cf2:	4638      	mov	r0, r7
 8004cf4:	f7fc f822 	bl	8000d3c <__aeabi_fmul>
 8004cf8:	4641      	mov	r1, r8
 8004cfa:	4604      	mov	r4, r0
 8004cfc:	4640      	mov	r0, r8
 8004cfe:	f7fc f81d 	bl	8000d3c <__aeabi_fmul>
 8004d02:	4601      	mov	r1, r0
 8004d04:	4620      	mov	r0, r4
 8004d06:	f7fb ff11 	bl	8000b2c <__addsf3>
 8004d0a:	4649      	mov	r1, r9
 8004d0c:	4604      	mov	r4, r0
 8004d0e:	4648      	mov	r0, r9
 8004d10:	f7fc f814 	bl	8000d3c <__aeabi_fmul>
 8004d14:	4601      	mov	r1, r0
 8004d16:	4620      	mov	r0, r4
 8004d18:	f7fb ff08 	bl	8000b2c <__addsf3>
 8004d1c:	4629      	mov	r1, r5
 8004d1e:	4604      	mov	r4, r0
 8004d20:	4628      	mov	r0, r5
 8004d22:	f7fc f80b 	bl	8000d3c <__aeabi_fmul>
 8004d26:	4601      	mov	r1, r0
 8004d28:	4620      	mov	r0, r4
 8004d2a:	f7fb feff 	bl	8000b2c <__addsf3>
 8004d2e:	f7ff fbcd 	bl	80044cc <invSqrt>
 8004d32:	4604      	mov	r4, r0
    AHRSIMU->_q0 *= recipNorm;
 8004d34:	4601      	mov	r1, r0
 8004d36:	4638      	mov	r0, r7
 8004d38:	f7fc f800 	bl	8000d3c <__aeabi_fmul>
    AHRSIMU->_q1 *= recipNorm;
 8004d3c:	4621      	mov	r1, r4
    AHRSIMU->_q0 *= recipNorm;
 8004d3e:	f8cb 0014 	str.w	r0, [fp, #20]
    AHRSIMU->_q1 *= recipNorm;
 8004d42:	4640      	mov	r0, r8
 8004d44:	f7fb fffa 	bl	8000d3c <__aeabi_fmul>
    AHRSIMU->_q2 *= recipNorm;
 8004d48:	4621      	mov	r1, r4
    AHRSIMU->_q1 *= recipNorm;
 8004d4a:	f8cb 0018 	str.w	r0, [fp, #24]
    AHRSIMU->_q2 *= recipNorm;
 8004d4e:	4648      	mov	r0, r9
 8004d50:	f7fb fff4 	bl	8000d3c <__aeabi_fmul>
    AHRSIMU->_q3 *= recipNorm;
 8004d54:	4621      	mov	r1, r4
    AHRSIMU->_q2 *= recipNorm;
 8004d56:	f8cb 001c 	str.w	r0, [fp, #28]
    AHRSIMU->_q3 *= recipNorm;
 8004d5a:	4628      	mov	r0, r5
 8004d5c:	f7fb ffee 	bl	8000d3c <__aeabi_fmul>
 8004d60:	f8cb 0020 	str.w	r0, [fp, #32]

    /* Calculate new angles */
    calculateAngles(AHRSIMU);
 8004d64:	4658      	mov	r0, fp
}
 8004d66:	b013      	add	sp, #76	; 0x4c
 8004d68:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    calculateAngles(AHRSIMU);
 8004d6c:	f7ff bbdc 	b.w	8004528 <calculateAngles>

08004d70 <computeIMU>:
            imu.AHRS[ROLL]  *= 180.0f / AHRSIMU_PI;

        }

void computeIMU(void)
{
 8004d70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
//  uint8_t DATA[0];
//  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_INT_STATUS, 1, DATA, 1);
//  if(DATA[0] & 0x01){
	Gyro_getADC();
 8004d72:	f000 ff31 	bl	8005bd8 <Gyro_getADC>
  ACC_getADC();
 8004d76:	f000 ffbb 	bl	8005cf0 <ACC_getADC>
  Mag_getADC();                                               //Read the raw acc and gyro data from the MPU-6050
 8004d7a:	f001 f809 	bl	8005d90 <Mag_getADC>
	Temp_getADC();
 8004d7e:	f001 f89d 	bl	8005ebc <Temp_getADC>
		#endif
	
#ifdef IMU_AHRS
    /* Call update function */
    /* This function must be called periodically in inteervals set by sample rate on initialization process */
	TM_AHRSIMU_UpdateIMU(&AHRSIMU, imu.gyroRaw[ROLL], imu.gyroRaw[PITCH], imu.gyroRaw[YAW], imu.accRaw[ROLL], imu.accRaw[PITCH], imu.accRaw[YAW]);
 8004d82:	4908      	ldr	r1, [pc, #32]	; (8004da4 <computeIMU+0x34>)
 8004d84:	4808      	ldr	r0, [pc, #32]	; (8004da8 <computeIMU+0x38>)
 8004d86:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8004d88:	9302      	str	r3, [sp, #8]
 8004d8a:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8004d8c:	9301      	str	r3, [sp, #4]
 8004d8e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8004d94:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8004d96:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004d98:	f7ff fd48 	bl	800482c <TM_AHRSIMU_UpdateIMU>
	 // MadgwickQuaternionUpdate(imu.accRaw[ROLL], imu.accRaw[PITCH], imu.accRaw[YAW], imu.gyroRaw[ROLL]*AHRSIMU_PI/180.0f, imu.gyroRaw[PITCH]*AHRSIMU_PI/180.0f, imu.gyroRaw[YAW]*AHRSIMU_PI/180.0f,  imu.magRaw[PITCH], imu.magRaw[ROLL], imu.magRaw[YAW]);
	//TM_AHRSIMU_UpdateAHRS(&AHRSIMU, imu.gyroRaw[ROLL], imu.gyroRaw[PITCH], imu.gyroRaw[YAW], imu.accRaw[ROLL], imu.accRaw[PITCH], imu.accRaw[YAW], imu.magRaw[PITCH], imu.magRaw[ROLL], imu.magRaw[YAW]);
	
  //TM_AHRSIMU_UpdateAHRS(&AHRSIMU, AHRSIMU_DEG2RAD(imu.gyroRaw[ROLL]), AHRSIMU_DEG2RAD(imu.gyroRaw[PITCH]), AHRSIMU_DEG2RAD(imu.gyroRaw[YAW]), imu.accRaw[ROLL], imu.accRaw[PITCH], imu.accRaw[YAW], imu.magRaw[PITCH], imu.magRaw[ROLL], imu.magRaw[YAW]);
	#endif
}
 8004d9c:	b005      	add	sp, #20
 8004d9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004da2:	bf00      	nop
 8004da4:	20000db8 	.word	0x20000db8
 8004da8:	20000a1c 	.word	0x20000a1c

08004dac <error_signal>:
uint32_t flight_mode_timer, headfree_mode_timer;

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//In this part the error LED signal is generated.
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void error_signal(void) {
 8004dac:	b538      	push	{r3, r4, r5, lr}
  if (Error.error >= 100) {RGB_R_ON;}                                                         //When the error is 100 the LED is always on.
 8004dae:	4c1b      	ldr	r4, [pc, #108]	; (8004e1c <error_signal+0x70>)
 8004db0:	7823      	ldrb	r3, [r4, #0]
 8004db2:	2b63      	cmp	r3, #99	; 0x63
 8004db4:	d907      	bls.n	8004dc6 <error_signal+0x1a>
      RGB_R_OFF;                                                                        //Turn the LED off.
      Error.error_counter++;                                                                     //Increment the error_counter variable by 1 to keep trach of the flashes.
      Error.error_led = 0;                                                                       //Set the LED flag to indicate that the LED is off.
    }
  }
}
 8004db6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  if (Error.error >= 100) {RGB_R_ON;}                                                         //When the error is 100 the LED is always on.
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004dc0:	4817      	ldr	r0, [pc, #92]	; (8004e20 <error_signal+0x74>)
 8004dc2:	f7fd b8c7 	b.w	8001f54 <HAL_GPIO_WritePin>
  else if (Error.error_timer < millis()) {                                                       //If the error_timer value is smaller that the millis() function.
 8004dc6:	6865      	ldr	r5, [r4, #4]
 8004dc8:	f002 fe62 	bl	8007a90 <millis>
 8004dcc:	4285      	cmp	r5, r0
 8004dce:	d218      	bcs.n	8004e02 <error_signal+0x56>
    Error.error_timer = millis() + 250;                                                          //Set the next error_timer interval at 250ms.
 8004dd0:	f002 fe5e 	bl	8007a90 <millis>
    if (Error.error > 0 && Error.error_counter > Error.error + 3) Error.error_counter = 0;                         //If there is an error to report and the error_counter > error +3 reset the error.
 8004dd4:	7823      	ldrb	r3, [r4, #0]
    Error.error_timer = millis() + 250;                                                          //Set the next error_timer interval at 250ms.
 8004dd6:	30fa      	adds	r0, #250	; 0xfa
 8004dd8:	6060      	str	r0, [r4, #4]
    if (Error.error > 0 && Error.error_counter > Error.error + 3) Error.error_counter = 0;                         //If there is an error to report and the error_counter > error +3 reset the error.
 8004dda:	b12b      	cbz	r3, 8004de8 <error_signal+0x3c>
 8004ddc:	7861      	ldrb	r1, [r4, #1]
 8004dde:	1cda      	adds	r2, r3, #3
 8004de0:	4291      	cmp	r1, r2
 8004de2:	bfc4      	itt	gt
 8004de4:	2200      	movgt	r2, #0
 8004de6:	7062      	strbgt	r2, [r4, #1]
    if (Error.error_counter < Error.error && Error.error_led == 0 && Error.error > 0) {                            //If the error flash sequence isn't finisched (error_counter < error) and the LED is off.
 8004de8:	7862      	ldrb	r2, [r4, #1]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d20a      	bcs.n	8004e04 <error_signal+0x58>
 8004dee:	78a2      	ldrb	r2, [r4, #2]
 8004df0:	b942      	cbnz	r2, 8004e04 <error_signal+0x58>
 8004df2:	b13b      	cbz	r3, 8004e04 <error_signal+0x58>
      RGB_R_ON;                                                                       //Turn the LED on.
 8004df4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004df8:	4809      	ldr	r0, [pc, #36]	; (8004e20 <error_signal+0x74>)
 8004dfa:	f7fd f8ab 	bl	8001f54 <HAL_GPIO_WritePin>
      Error.error_led = 1;                                                                       //Set the LED flag to indicate that the LED is on.
 8004dfe:	2301      	movs	r3, #1
      Error.error_led = 0;                                                                       //Set the LED flag to indicate that the LED is off.
 8004e00:	70a3      	strb	r3, [r4, #2]
 8004e02:	bd38      	pop	{r3, r4, r5, pc}
      RGB_R_OFF;                                                                        //Turn the LED off.
 8004e04:	2201      	movs	r2, #1
 8004e06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e0a:	4805      	ldr	r0, [pc, #20]	; (8004e20 <error_signal+0x74>)
 8004e0c:	f7fd f8a2 	bl	8001f54 <HAL_GPIO_WritePin>
      Error.error_counter++;                                                                     //Increment the error_counter variable by 1 to keep trach of the flashes.
 8004e10:	7863      	ldrb	r3, [r4, #1]
 8004e12:	3301      	adds	r3, #1
 8004e14:	7063      	strb	r3, [r4, #1]
      Error.error_led = 0;                                                                       //Set the LED flag to indicate that the LED is off.
 8004e16:	2300      	movs	r3, #0
 8004e18:	e7f2      	b.n	8004e00 <error_signal+0x54>
 8004e1a:	bf00      	nop
 8004e1c:	20001174 	.word	0x20001174
 8004e20:	40010c00 	.word	0x40010c00

08004e24 <flight_mode_signal>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//In this part the flight mode LED signal is generated.
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void flight_mode_signal(void) {
 8004e24:	b538      	push	{r3, r4, r5, lr}
  if (flight_mode_timer < millis()) {                                                      //If the error_timer value is smaller that the millis() function.
 8004e26:	f002 fe33 	bl	8007a90 <millis>
 8004e2a:	4c2e      	ldr	r4, [pc, #184]	; (8004ee4 <flight_mode_signal+0xc0>)
 8004e2c:	6823      	ldr	r3, [r4, #0]
 8004e2e:	4298      	cmp	r0, r3
 8004e30:	d91d      	bls.n	8004e6e <flight_mode_signal+0x4a>
    flight_mode_timer = millis() + 250;                                                    //Set the next error_timer interval at 250ms.
 8004e32:	f002 fe2d 	bl	8007a90 <millis>
    if (f.ARMED > 0 && flight_mode_counter > flight_mode + 3) flight_mode_counter = 0; //If there is an error to report and the error_counter > error +3 reset the error.
 8004e36:	4b2c      	ldr	r3, [pc, #176]	; (8004ee8 <flight_mode_signal+0xc4>)
    flight_mode_timer = millis() + 250;                                                    //Set the next error_timer interval at 250ms.
 8004e38:	30fa      	adds	r0, #250	; 0xfa
    if (f.ARMED > 0 && flight_mode_counter > flight_mode + 3) flight_mode_counter = 0; //If there is an error to report and the error_counter > error +3 reset the error.
 8004e3a:	785b      	ldrb	r3, [r3, #1]
    flight_mode_timer = millis() + 250;                                                    //Set the next error_timer interval at 250ms.
 8004e3c:	6020      	str	r0, [r4, #0]
 8004e3e:	4c2b      	ldr	r4, [pc, #172]	; (8004eec <flight_mode_signal+0xc8>)
    if (f.ARMED > 0 && flight_mode_counter > flight_mode + 3) flight_mode_counter = 0; //If there is an error to report and the error_counter > error +3 reset the error.
 8004e40:	b13b      	cbz	r3, 8004e52 <flight_mode_signal+0x2e>
 8004e42:	4a2b      	ldr	r2, [pc, #172]	; (8004ef0 <flight_mode_signal+0xcc>)
 8004e44:	7821      	ldrb	r1, [r4, #0]
 8004e46:	7812      	ldrb	r2, [r2, #0]
 8004e48:	3203      	adds	r2, #3
 8004e4a:	4291      	cmp	r1, r2
 8004e4c:	bfc4      	itt	gt
 8004e4e:	2200      	movgt	r2, #0
 8004e50:	7022      	strbgt	r2, [r4, #0]
    if (flight_mode_counter < f.ARMED && flight_mode_led == 0 && f.ARMED > 0) {    //If the error flash sequence isn't finisched (error_counter < error) and the LED is off.
 8004e52:	7822      	ldrb	r2, [r4, #0]
 8004e54:	4d27      	ldr	r5, [pc, #156]	; (8004ef4 <flight_mode_signal+0xd0>)
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d22e      	bcs.n	8004eb8 <flight_mode_signal+0x94>
 8004e5a:	782a      	ldrb	r2, [r5, #0]
 8004e5c:	bb62      	cbnz	r2, 8004eb8 <flight_mode_signal+0x94>
 8004e5e:	b35b      	cbz	r3, 8004eb8 <flight_mode_signal+0x94>
      RGB_G_ON;                                                                     //Turn the LED on.
 8004e60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e64:	4824      	ldr	r0, [pc, #144]	; (8004ef8 <flight_mode_signal+0xd4>)
 8004e66:	f7fd f875 	bl	8001f54 <HAL_GPIO_WritePin>
      flight_mode_led = 1;                                                                 //Set the LED flag to indicate that the LED is on.
 8004e6a:	2301      	movs	r3, #1
    }
    else {                                                                                 //If the error flash sequence isn't finisched (error_counter < error) and the LED is on.
      RGB_G_OFF;                                                                      //Turn the LED off.
      flight_mode_counter++;                                                               //Increment the error_counter variable by 1 to keep trach of the flashes.
      flight_mode_led = 0;                                                                 //Set the LED flag to indicate that the LED is off.
 8004e6c:	702b      	strb	r3, [r5, #0]
    }
  }

  if (headfree_mode_timer < millis()) {                                                      //If the error_timer value is smaller that the millis() function.
 8004e6e:	f002 fe0f 	bl	8007a90 <millis>
 8004e72:	4c22      	ldr	r4, [pc, #136]	; (8004efc <flight_mode_signal+0xd8>)
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	4298      	cmp	r0, r3
 8004e78:	d91d      	bls.n	8004eb6 <flight_mode_signal+0x92>
    headfree_mode_timer = millis() + 250;                                                    //Set the next error_timer interval at 250ms.
 8004e7a:	f002 fe09 	bl	8007a90 <millis>
    if (f.HEADFREE_MODE > 0 && headfree_mode_counter > flight_mode + 3) headfree_mode_counter = 0; //If there is an error to report and the error_counter > error +3 reset the error.
 8004e7e:	4b1a      	ldr	r3, [pc, #104]	; (8004ee8 <flight_mode_signal+0xc4>)
    headfree_mode_timer = millis() + 250;                                                    //Set the next error_timer interval at 250ms.
 8004e80:	30fa      	adds	r0, #250	; 0xfa
    if (f.HEADFREE_MODE > 0 && headfree_mode_counter > flight_mode + 3) headfree_mode_counter = 0; //If there is an error to report and the error_counter > error +3 reset the error.
 8004e82:	7b1b      	ldrb	r3, [r3, #12]
    headfree_mode_timer = millis() + 250;                                                    //Set the next error_timer interval at 250ms.
 8004e84:	6020      	str	r0, [r4, #0]
 8004e86:	4c1e      	ldr	r4, [pc, #120]	; (8004f00 <flight_mode_signal+0xdc>)
    if (f.HEADFREE_MODE > 0 && headfree_mode_counter > flight_mode + 3) headfree_mode_counter = 0; //If there is an error to report and the error_counter > error +3 reset the error.
 8004e88:	b13b      	cbz	r3, 8004e9a <flight_mode_signal+0x76>
 8004e8a:	4a19      	ldr	r2, [pc, #100]	; (8004ef0 <flight_mode_signal+0xcc>)
 8004e8c:	7821      	ldrb	r1, [r4, #0]
 8004e8e:	7812      	ldrb	r2, [r2, #0]
 8004e90:	3203      	adds	r2, #3
 8004e92:	4291      	cmp	r1, r2
 8004e94:	bfc4      	itt	gt
 8004e96:	2200      	movgt	r2, #0
 8004e98:	7022      	strbgt	r2, [r4, #0]
    if (headfree_mode_counter < f.HEADFREE_MODE && headfree_mode_led == 0 && f.HEADFREE_MODE > 0) {    //If the error flash sequence isn't finisched (error_counter < error) and the LED is off.
 8004e9a:	7822      	ldrb	r2, [r4, #0]
 8004e9c:	4d19      	ldr	r5, [pc, #100]	; (8004f04 <flight_mode_signal+0xe0>)
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d215      	bcs.n	8004ece <flight_mode_signal+0xaa>
 8004ea2:	782a      	ldrb	r2, [r5, #0]
 8004ea4:	b99a      	cbnz	r2, 8004ece <flight_mode_signal+0xaa>
 8004ea6:	b193      	cbz	r3, 8004ece <flight_mode_signal+0xaa>
      RGB_B_ON;                                                                     //Turn the LED on.
 8004ea8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004eac:	4812      	ldr	r0, [pc, #72]	; (8004ef8 <flight_mode_signal+0xd4>)
 8004eae:	f7fd f851 	bl	8001f54 <HAL_GPIO_WritePin>
      headfree_mode_led = 1;                                                                 //Set the LED flag to indicate that the LED is on.
 8004eb2:	2301      	movs	r3, #1
    }
    else {                                                                                 //If the error flash sequence isn't finisched (error_counter < error) and the LED is on.
      RGB_B_OFF;                                                                      //Turn the LED off.
      headfree_mode_counter++;                                                               //Increment the error_counter variable by 1 to keep trach of the flashes.
      headfree_mode_led = 0;                                                                 //Set the LED flag to indicate that the LED is off.
 8004eb4:	702b      	strb	r3, [r5, #0]
 8004eb6:	bd38      	pop	{r3, r4, r5, pc}
      RGB_G_OFF;                                                                      //Turn the LED off.
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004ebe:	480e      	ldr	r0, [pc, #56]	; (8004ef8 <flight_mode_signal+0xd4>)
 8004ec0:	f7fd f848 	bl	8001f54 <HAL_GPIO_WritePin>
      flight_mode_counter++;                                                               //Increment the error_counter variable by 1 to keep trach of the flashes.
 8004ec4:	7823      	ldrb	r3, [r4, #0]
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	7023      	strb	r3, [r4, #0]
      flight_mode_led = 0;                                                                 //Set the LED flag to indicate that the LED is off.
 8004eca:	2300      	movs	r3, #0
 8004ecc:	e7ce      	b.n	8004e6c <flight_mode_signal+0x48>
      RGB_B_OFF;                                                                      //Turn the LED off.
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ed4:	4808      	ldr	r0, [pc, #32]	; (8004ef8 <flight_mode_signal+0xd4>)
 8004ed6:	f7fd f83d 	bl	8001f54 <HAL_GPIO_WritePin>
      headfree_mode_counter++;                                                               //Increment the error_counter variable by 1 to keep trach of the flashes.
 8004eda:	7823      	ldrb	r3, [r4, #0]
 8004edc:	3301      	adds	r3, #1
 8004ede:	7023      	strb	r3, [r4, #0]
      headfree_mode_led = 0;                                                                 //Set the LED flag to indicate that the LED is off.
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	e7e7      	b.n	8004eb4 <flight_mode_signal+0x90>
 8004ee4:	20000a48 	.word	0x20000a48
 8004ee8:	20000c68 	.word	0x20000c68
 8004eec:	20000a45 	.word	0x20000a45
 8004ef0:	20000a50 	.word	0x20000a50
 8004ef4:	20000a44 	.word	0x20000a44
 8004ef8:	40010c00 	.word	0x40010c00
 8004efc:	20000a4c 	.word	0x20000a4c
 8004f00:	20000a52 	.word	0x20000a52
 8004f04:	20000a51 	.word	0x20000a51

08004f08 <mixerInit>:
    { 4, 0, mixerQuadP },          // MULTITYPE_QUADP
    { 4, 0, mixerQuadX },          // MULTITYPE_QUADX
};

void mixerInit(void)
{
 8004f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f0a:	2400      	movs	r4, #0
	int i;
    for (i = 0; i < 4; i++)
	  {
			#ifdef QUAD_X
      currentMixer[i] = mixers[QuadX].motor[i];   //0 = QuadP, 1 = QuadX
 8004f0c:	4f05      	ldr	r7, [pc, #20]	; (8004f24 <mixerInit+0x1c>)
 8004f0e:	4e06      	ldr	r6, [pc, #24]	; (8004f28 <mixerInit+0x20>)
 8004f10:	193d      	adds	r5, r7, r4
 8004f12:	1933      	adds	r3, r6, r4
 8004f14:	3410      	adds	r4, #16
    for (i = 0; i < 4; i++)
 8004f16:	2c40      	cmp	r4, #64	; 0x40
      currentMixer[i] = mixers[QuadX].motor[i];   //0 = QuadP, 1 = QuadX
 8004f18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004f1a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    for (i = 0; i < 4; i++)
 8004f1e:	d1f7      	bne.n	8004f10 <mixerInit+0x8>
			#endif
			#ifdef QUAD_P
      currentMixer[i] = mixers[QuadP].motor[i];   //0 = QuadP, 1 = QuadX
			#endif
		}
}
 8004f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f22:	bf00      	nop
 8004f24:	200006c0 	.word	0x200006c0
 8004f28:	0800e0e0 	.word	0x0800e0e0

08004f2c <mixTable>:

void mixTable(void)
{
	uint8_t i = 0;
			if (RC.rcCommand[THROTTLE] > 1800) RC.rcCommand[THROTTLE] = 1800;                                   //We need some room to keep full control at full throttle.
 8004f2c:	4b35      	ldr	r3, [pc, #212]	; (8005004 <mixTable+0xd8>)
{
 8004f2e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			if (RC.rcCommand[THROTTLE] > 1800) RC.rcCommand[THROTTLE] = 1800;                                   //We need some room to keep full control at full throttle.
 8004f32:	f9b3 2056 	ldrsh.w	r2, [r3, #86]	; 0x56
{
 8004f36:	b085      	sub	sp, #20
			if (RC.rcCommand[THROTTLE] > 1800) RC.rcCommand[THROTTLE] = 1800;                                   //We need some room to keep full control at full throttle.
 8004f38:	f5b2 6fe1 	cmp.w	r2, #1800	; 0x708
 8004f3c:	bfc4      	itt	gt
 8004f3e:	f44f 62e1 	movgt.w	r2, #1800	; 0x708
 8004f42:	f8a3 2056 	strhgt.w	r2, [r3, #86]	; 0x56
			for (i = 0; i < 4; i++){
				motor[i] = (RC.rcCommand[THROTTLE] * currentMixer[i].THROTTLE) + (pid.output2[ROLL] * currentMixer[i].ROLL) + (pid.output2[PITCH] * currentMixer[i].PITCH) + ((1 * pid.output2[YAW]) * currentMixer[i].YAW);
 8004f46:	f9b3 9056 	ldrsh.w	r9, [r3, #86]	; 0x56
				
				if(motor[i]<0) motor[i] = 0;
 8004f4a:	f04f 0a00 	mov.w	sl, #0
				motor[i] = (RC.rcCommand[THROTTLE] * currentMixer[i].THROTTLE) + (pid.output2[ROLL] * currentMixer[i].ROLL) + (pid.output2[PITCH] * currentMixer[i].PITCH) + ((1 * pid.output2[YAW]) * currentMixer[i].YAW);
 8004f4e:	4648      	mov	r0, r9
 8004f50:	f7fb fea0 	bl	8000c94 <__aeabi_i2f>
				if(motor[i] > 2000) motor[i] = 2000;
	
				if(RC.rcCommand[THROTTLE] < 200 || f.ARMED == 0)
 8004f54:	4b2c      	ldr	r3, [pc, #176]	; (8005008 <mixTable+0xdc>)
				motor[i] = (RC.rcCommand[THROTTLE] * currentMixer[i].THROTTLE) + (pid.output2[ROLL] * currentMixer[i].ROLL) + (pid.output2[PITCH] * currentMixer[i].PITCH) + ((1 * pid.output2[YAW]) * currentMixer[i].YAW);
 8004f56:	4683      	mov	fp, r0
				if(RC.rcCommand[THROTTLE] < 200 || f.ARMED == 0)
 8004f58:	785b      	ldrb	r3, [r3, #1]
				{
					motor[i] = 0;
					pid.output1[i] = 0;
 8004f5a:	2700      	movs	r7, #0
				if(RC.rcCommand[THROTTLE] < 200 || f.ARMED == 0)
 8004f5c:	9301      	str	r3, [sp, #4]
				if(motor[i] > 2000) motor[i] = 2000;
 8004f5e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004f62:	4d2a      	ldr	r5, [pc, #168]	; (800500c <mixTable+0xe0>)
 8004f64:	4c2a      	ldr	r4, [pc, #168]	; (8005010 <mixTable+0xe4>)
 8004f66:	4e2b      	ldr	r6, [pc, #172]	; (8005014 <mixTable+0xe8>)
				motor[i] = (RC.rcCommand[THROTTLE] * currentMixer[i].THROTTLE) + (pid.output2[ROLL] * currentMixer[i].ROLL) + (pid.output2[PITCH] * currentMixer[i].PITCH) + ((1 * pid.output2[YAW]) * currentMixer[i].YAW);
 8004f68:	f1a5 087c 	sub.w	r8, r5, #124	; 0x7c
 8004f6c:	6861      	ldr	r1, [r4, #4]
 8004f6e:	f8d8 00e8 	ldr.w	r0, [r8, #232]	; 0xe8
 8004f72:	9303      	str	r3, [sp, #12]
 8004f74:	f7fb fee2 	bl	8000d3c <__aeabi_fmul>
 8004f78:	6821      	ldr	r1, [r4, #0]
 8004f7a:	9002      	str	r0, [sp, #8]
 8004f7c:	4658      	mov	r0, fp
 8004f7e:	f7fb fedd 	bl	8000d3c <__aeabi_fmul>
 8004f82:	9a02      	ldr	r2, [sp, #8]
 8004f84:	4601      	mov	r1, r0
 8004f86:	4610      	mov	r0, r2
 8004f88:	f7fb fdd0 	bl	8000b2c <__addsf3>
 8004f8c:	68a1      	ldr	r1, [r4, #8]
 8004f8e:	9002      	str	r0, [sp, #8]
 8004f90:	f8d8 00ec 	ldr.w	r0, [r8, #236]	; 0xec
 8004f94:	f7fb fed2 	bl	8000d3c <__aeabi_fmul>
 8004f98:	9a02      	ldr	r2, [sp, #8]
 8004f9a:	4601      	mov	r1, r0
 8004f9c:	4610      	mov	r0, r2
 8004f9e:	f7fb fdc5 	bl	8000b2c <__addsf3>
 8004fa2:	68e1      	ldr	r1, [r4, #12]
 8004fa4:	9002      	str	r0, [sp, #8]
 8004fa6:	f8d8 00f0 	ldr.w	r0, [r8, #240]	; 0xf0
 8004faa:	f7fb fec7 	bl	8000d3c <__aeabi_fmul>
 8004fae:	9a02      	ldr	r2, [sp, #8]
 8004fb0:	4601      	mov	r1, r0
 8004fb2:	4610      	mov	r0, r2
 8004fb4:	f7fb fdba 	bl	8000b2c <__addsf3>
 8004fb8:	f7fc f89c 	bl	80010f4 <__aeabi_f2iz>
 8004fbc:	b200      	sxth	r0, r0
				if(motor[i]<0) motor[i] = 0;
 8004fbe:	2800      	cmp	r0, #0
				motor[i] = (RC.rcCommand[THROTTLE] * currentMixer[i].THROTTLE) + (pid.output2[ROLL] * currentMixer[i].ROLL) + (pid.output2[PITCH] * currentMixer[i].PITCH) + ((1 * pid.output2[YAW]) * currentMixer[i].YAW);
 8004fc0:	bfac      	ite	ge
 8004fc2:	8030      	strhge	r0, [r6, #0]
				if(motor[i]<0) motor[i] = 0;
 8004fc4:	f8a6 a000 	strhlt.w	sl, [r6]
				if(motor[i] > 2000) motor[i] = 2000;
 8004fc8:	f9b6 2000 	ldrsh.w	r2, [r6]
				if(motor[i]<0) motor[i] = 0;
 8004fcc:	9b03      	ldr	r3, [sp, #12]
				if(motor[i] > 2000) motor[i] = 2000;
 8004fce:	f5b2 6ffa 	cmp.w	r2, #2000	; 0x7d0
 8004fd2:	bfc8      	it	gt
 8004fd4:	8033      	strhgt	r3, [r6, #0]
				if(RC.rcCommand[THROTTLE] < 200 || f.ARMED == 0)
 8004fd6:	f1b9 0fc7 	cmp.w	r9, #199	; 0xc7
 8004fda:	dd01      	ble.n	8004fe0 <mixTable+0xb4>
 8004fdc:	9a01      	ldr	r2, [sp, #4]
 8004fde:	b932      	cbnz	r2, 8004fee <mixTable+0xc2>
					motor[i] = 0;
 8004fe0:	f8a6 a000 	strh.w	sl, [r6]
					pid.output1[i] = 0;
 8004fe4:	662f      	str	r7, [r5, #96]	; 0x60
					pid.output2[i] = 0;
 8004fe6:	66ef      	str	r7, [r5, #108]	; 0x6c
					pid.Iterm[i] = 0;
 8004fe8:	602f      	str	r7, [r5, #0]
					pid.Iterm1[i] = 0;
 8004fea:	60ef      	str	r7, [r5, #12]
					pid.Iterm2[i] = 0;
 8004fec:	61af      	str	r7, [r5, #24]
			for (i = 0; i < 4; i++){
 8004fee:	4a0a      	ldr	r2, [pc, #40]	; (8005018 <mixTable+0xec>)
 8004ff0:	3410      	adds	r4, #16
 8004ff2:	42a2      	cmp	r2, r4
 8004ff4:	f106 0602 	add.w	r6, r6, #2
 8004ff8:	f105 0504 	add.w	r5, r5, #4
 8004ffc:	d1b6      	bne.n	8004f6c <mixTable+0x40>
				}
			}
}
 8004ffe:	b005      	add	sp, #20
 8005000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005004:	20000ce0 	.word	0x20000ce0
 8005008:	20000c68 	.word	0x20000c68
 800500c:	20000ad8 	.word	0x20000ad8
 8005010:	200006c0 	.word	0x200006c0
 8005014:	20000a54 	.word	0x20000a54
 8005018:	20000700 	.word	0x20000700

0800501c <PIDControlInit>:

	pid->ki[ROLL]  = 5.0f;
	pid->ki[PITCH] = pid->ki[ROLL];
	pid->ki[YAW]   = 5.0f;  // angle Mode = 5

	pid->kd[ROLL]  = 4.0f;
 800501c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8005020:	64c2      	str	r2, [r0, #76]	; 0x4c
	pid->kd[PITCH] = pid->kd[ROLL];
 8005022:	6502      	str	r2, [r0, #80]	; 0x50
	pid->kd[YAW]   = 3.0f;  // angle Mode = 6
///////////////////////////////////	
	pid->kp1[ROLL] = 1.0f;
 8005024:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
	pid->ts = 0.004f;
 8005028:	4b31      	ldr	r3, [pc, #196]	; (80050f0 <PIDControlInit+0xd4>)
	pid->kp1[ROLL] = 1.0f;
 800502a:	6102      	str	r2, [r0, #16]
	pid->ts = 0.004f;
 800502c:	6003      	str	r3, [r0, #0]
	pid->kp[ROLL]  = 15.0f;
 800502e:	4b31      	ldr	r3, [pc, #196]	; (80050f4 <PIDControlInit+0xd8>)
	pid->kp1[PITCH] = 1.0f;
 8005030:	6142      	str	r2, [r0, #20]
	pid->kp[ROLL]  = 15.0f;
 8005032:	6043      	str	r3, [r0, #4]
	pid->kp[PITCH] = pid->kp[ROLL];
 8005034:	6083      	str	r3, [r0, #8]
	pid->ki[ROLL]  = 5.0f;
 8005036:	4b30      	ldr	r3, [pc, #192]	; (80050f8 <PIDControlInit+0xdc>)
	pid->kp1[YAW] = 1.0f;
 8005038:	6182      	str	r2, [r0, #24]
	pid->ki[ROLL]  = 5.0f;
 800503a:	6283      	str	r3, [r0, #40]	; 0x28
	pid->ki[PITCH] = pid->ki[ROLL];
 800503c:	62c3      	str	r3, [r0, #44]	; 0x2c
	pid->ki[YAW]   = 5.0f;  // angle Mode = 5
 800503e:	6303      	str	r3, [r0, #48]	; 0x30

	pid->ki1[ROLL] = 2.0f;
	pid->ki1[PITCH] = 2.0f;
	pid->ki1[YAW] = 2.0f;
/////////////////////////////////
	pid->kp2[ROLL] = 5.0f;
 8005040:	61c3      	str	r3, [r0, #28]
	pid->kp2[PITCH] = 5.0f;
 8005042:	6203      	str	r3, [r0, #32]
	pid->kp2[YAW] = 5.0f;
 8005044:	6243      	str	r3, [r0, #36]	; 0x24

	pid->kd2[ROLL] = 3.0f;
	pid->kd2[PITCH] = 3.0f;
	pid->kd2[YAW] = 3.0f;
////////////////////////////////////////
  pid->i1_limit[ROLL] = 5.0f;
 8005046:	6643      	str	r3, [r0, #100]	; 0x64
	pid->i1_limit[PITCH] = 5.0f;
 8005048:	6683      	str	r3, [r0, #104]	; 0x68
	pid->i1_limit[YAW] = 10.0f;

  pid->i2_limit[ROLL] = 500.0f;
 800504a:	4b2c      	ldr	r3, [pc, #176]	; (80050fc <PIDControlInit+0xe0>)
	pid->ki1[ROLL] = 2.0f;
 800504c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  pid->i2_limit[ROLL] = 500.0f;
 8005050:	6703      	str	r3, [r0, #112]	; 0x70
	pid->i2_limit[PITCH] = 500.0f;
 8005052:	6743      	str	r3, [r0, #116]	; 0x74
	pid->i2_limit[YAW] = 500.0f;
 8005054:	6783      	str	r3, [r0, #120]	; 0x78

	pid->Iterm[ROLL] = 0.0f ;
 8005056:	2300      	movs	r3, #0
{
 8005058:	b510      	push	{r4, lr}
	pid->kd[YAW]   = 3.0f;  // angle Mode = 6
 800505a:	4929      	ldr	r1, [pc, #164]	; (8005100 <PIDControlInit+0xe4>)
	pid->kp[YAW]   = 10.0f;  // angle Mode = 8
 800505c:	4c29      	ldr	r4, [pc, #164]	; (8005104 <PIDControlInit+0xe8>)
	pid->kd[YAW]   = 3.0f;  // angle Mode = 6
 800505e:	6541      	str	r1, [r0, #84]	; 0x54
	pid->kp[YAW]   = 10.0f;  // angle Mode = 8
 8005060:	60c4      	str	r4, [r0, #12]
	pid->ki1[ROLL] = 2.0f;
 8005062:	6342      	str	r2, [r0, #52]	; 0x34
	pid->ki1[PITCH] = 2.0f;
 8005064:	6382      	str	r2, [r0, #56]	; 0x38
	pid->ki1[YAW] = 2.0f;
 8005066:	63c2      	str	r2, [r0, #60]	; 0x3c
  pid->ki2[ROLL] = 2.0f;
 8005068:	6402      	str	r2, [r0, #64]	; 0x40
	pid->ki2[PITCH] = 2.0f;
 800506a:	6442      	str	r2, [r0, #68]	; 0x44
	pid->ki2[YAW] = 2.0f;
 800506c:	6482      	str	r2, [r0, #72]	; 0x48
	pid->kd2[ROLL] = 3.0f;
 800506e:	6581      	str	r1, [r0, #88]	; 0x58
	pid->kd2[PITCH] = 3.0f;
 8005070:	65c1      	str	r1, [r0, #92]	; 0x5c
	pid->kd2[YAW] = 3.0f;
 8005072:	6601      	str	r1, [r0, #96]	; 0x60
	pid->i1_limit[YAW] = 10.0f;
 8005074:	66c4      	str	r4, [r0, #108]	; 0x6c
	pid->Iterm[ROLL] = 0.0f ;
 8005076:	67c3      	str	r3, [r0, #124]	; 0x7c
	pid->Iterm[PITCH] = 0.0f;
 8005078:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	pid->Iterm[YAW] = 0.0f;
 800507c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84

	pid->Iterm1[ROLL] = 0.0f ;
 8005080:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
	pid->Iterm1[PITCH] = 0.0f;
 8005084:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
	pid->Iterm1[YAW] = 0.0f;
 8005088:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90

	pid->Iterm2[ROLL] = 0.0f ;
 800508c:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	pid->Iterm2[PITCH] = 0.0f;
 8005090:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
	pid->Iterm2[YAW] = 0.0f;
 8005094:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c

	pid->dInput[ROLL] = 0.0f ;
 8005098:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
	pid->dInput[PITCH] = 0.0f;
 800509c:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
	pid->dInput[YAW] = 0.0f;
 80050a0:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8

	pid->error[ROLL] = 0.0f ;
 80050a4:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
	pid->error[PITCH] = 0.0f;
 80050a8:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
	pid->error[YAW] = 0.0f;
 80050ac:	f8c0 30b4 	str.w	r3, [r0, #180]	; 0xb4

	pid->pre_error[ROLL] = 0.0f ;
 80050b0:	f8c0 30b8 	str.w	r3, [r0, #184]	; 0xb8
	pid->pre_error[PITCH] = 0.0f;
 80050b4:	f8c0 30bc 	str.w	r3, [r0, #188]	; 0xbc
	pid->pre_error[YAW] = 0.0f;
 80050b8:	f8c0 30c0 	str.w	r3, [r0, #192]	; 0xc0

	pid->pre_deriv[ROLL] = 0.0f ;
 80050bc:	f8c0 30c4 	str.w	r3, [r0, #196]	; 0xc4
	pid->pre_deriv[PITCH] = 0.0f;
 80050c0:	f8c0 30c8 	str.w	r3, [r0, #200]	; 0xc8
	pid->pre_deriv[YAW] = 0.0f;
 80050c4:	f8c0 30cc 	str.w	r3, [r0, #204]	; 0xcc

	pid->lastInput[ROLL] = 0.0f ;
 80050c8:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0
	pid->lastInput[PITCH] = 0.0f;
 80050cc:	f8c0 30d4 	str.w	r3, [r0, #212]	; 0xd4
	pid->lastInput[YAW] = 0.0f;
 80050d0:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8

	pid->output1[ROLL] = 0.0f ;
 80050d4:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
	pid->output1[PITCH] = 0.0f;
 80050d8:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
	pid->output1[YAW] = 0.0f;
 80050dc:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4

	pid->output2[ROLL] = 0.0f ;
 80050e0:	f8c0 30e8 	str.w	r3, [r0, #232]	; 0xe8
	pid->output2[PITCH] = 0.0f;
 80050e4:	f8c0 30ec 	str.w	r3, [r0, #236]	; 0xec
	pid->output2[YAW] = 0.0f;
 80050e8:	f8c0 30f0 	str.w	r3, [r0, #240]	; 0xf0
 80050ec:	bd10      	pop	{r4, pc}
 80050ee:	bf00      	nop
 80050f0:	3b83126f 	.word	0x3b83126f
 80050f4:	41700000 	.word	0x41700000
 80050f8:	40a00000 	.word	0x40a00000
 80050fc:	43fa0000 	.word	0x43fa0000
 8005100:	40400000 	.word	0x40400000
 8005104:	41200000 	.word	0x41200000

08005108 <Control>:
}

int16_t  magHold,headFreeModeHold; // [-180;+180]

void Control(void)
{
 8005108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int axis;
	float error, deriv;
	dt_recip = 1/pid.ts;
 800510c:	4ca1      	ldr	r4, [pc, #644]	; (8005394 <Control+0x28c>)
{
 800510e:	b085      	sub	sp, #20
	dt_recip = 1/pid.ts;
 8005110:	6827      	ldr	r7, [r4, #0]
 8005112:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005116:	4639      	mov	r1, r7
 8005118:	f7fb fec4 	bl	8000ea4 <__aeabi_fdiv>
	if(!f.ARMED){
 800511c:	4e9e      	ldr	r6, [pc, #632]	; (8005398 <Control+0x290>)
	dt_recip = 1/pid.ts;
 800511e:	4b9f      	ldr	r3, [pc, #636]	; (800539c <Control+0x294>)
 8005120:	f8df a298 	ldr.w	sl, [pc, #664]	; 80053bc <Control+0x2b4>
 8005124:	6018      	str	r0, [r3, #0]
	if(!f.ARMED){
 8005126:	7873      	ldrb	r3, [r6, #1]
 8005128:	b92b      	cbnz	r3, 8005136 <Control+0x2e>
	  headFreeModeHold = imu.gyroYaw;
 800512a:	f8da 0084 	ldr.w	r0, [sl, #132]	; 0x84
 800512e:	f7fb ffe1 	bl	80010f4 <__aeabi_f2iz>
 8005132:	4b9b      	ldr	r3, [pc, #620]	; (80053a0 <Control+0x298>)
 8005134:	8018      	strh	r0, [r3, #0]
	}

#if defined(HEADFREE)
  if(f.HEADFREE_MODE) { //to optimize
 8005136:	7b33      	ldrb	r3, [r6, #12]
 8005138:	4d9a      	ldr	r5, [pc, #616]	; (80053a4 <Control+0x29c>)
 800513a:	2b00      	cmp	r3, #0
 800513c:	d04a      	beq.n	80051d4 <Control+0xcc>
    float radDiff = (imu.gyroYaw - headFreeModeHold) * 0.0174533f; // where PI/180 ~= 0.0174533
 800513e:	4b98      	ldr	r3, [pc, #608]	; (80053a0 <Control+0x298>)
 8005140:	f9b3 0000 	ldrsh.w	r0, [r3]
 8005144:	f7fb fda6 	bl	8000c94 <__aeabi_i2f>
 8005148:	4601      	mov	r1, r0
 800514a:	f8da 0084 	ldr.w	r0, [sl, #132]	; 0x84
 800514e:	f7fb fceb 	bl	8000b28 <__aeabi_fsub>
 8005152:	4995      	ldr	r1, [pc, #596]	; (80053a8 <Control+0x2a0>)
 8005154:	f7fb fdf2 	bl	8000d3c <__aeabi_fmul>
    float cosDiff = cos(radDiff);
 8005158:	f7fb f966 	bl	8000428 <__aeabi_f2d>
 800515c:	4680      	mov	r8, r0
 800515e:	4689      	mov	r9, r1
 8005160:	f006 f9b2 	bl	800b4c8 <cos>
 8005164:	f7fb fc8c 	bl	8000a80 <__aeabi_d2f>
    float sinDiff = sin(radDiff);
 8005168:	4649      	mov	r1, r9
    float cosDiff = cos(radDiff);
 800516a:	4683      	mov	fp, r0
    float sinDiff = sin(radDiff);
 800516c:	4640      	mov	r0, r8
 800516e:	f006 fa67 	bl	800b640 <sin>
 8005172:	f7fb fc85 	bl	8000a80 <__aeabi_d2f>
 8005176:	4680      	mov	r8, r0
    int16_t rcCommand_PITCH = RC.rcCommand[PITCH]*cosDiff + RC.rcCommand[ROLL]*sinDiff;
 8005178:	f9b5 0052 	ldrsh.w	r0, [r5, #82]	; 0x52
 800517c:	f7fb fd8a 	bl	8000c94 <__aeabi_i2f>
 8005180:	4681      	mov	r9, r0
 8005182:	f9b5 0050 	ldrsh.w	r0, [r5, #80]	; 0x50
 8005186:	f7fb fd85 	bl	8000c94 <__aeabi_i2f>
    RC.rcCommand[ROLL] =  RC.rcCommand[ROLL]*cosDiff - RC.rcCommand[PITCH]*sinDiff;
 800518a:	4601      	mov	r1, r0
 800518c:	9002      	str	r0, [sp, #8]
 800518e:	4658      	mov	r0, fp
 8005190:	f7fb fdd4 	bl	8000d3c <__aeabi_fmul>
 8005194:	4649      	mov	r1, r9
 8005196:	9001      	str	r0, [sp, #4]
 8005198:	4640      	mov	r0, r8
 800519a:	f7fb fdcf 	bl	8000d3c <__aeabi_fmul>
 800519e:	9a01      	ldr	r2, [sp, #4]
 80051a0:	4601      	mov	r1, r0
 80051a2:	4610      	mov	r0, r2
 80051a4:	f7fb fcc0 	bl	8000b28 <__aeabi_fsub>
 80051a8:	f7fb ffa4 	bl	80010f4 <__aeabi_f2iz>
    int16_t rcCommand_PITCH = RC.rcCommand[PITCH]*cosDiff + RC.rcCommand[ROLL]*sinDiff;
 80051ac:	4649      	mov	r1, r9
    RC.rcCommand[ROLL] =  RC.rcCommand[ROLL]*cosDiff - RC.rcCommand[PITCH]*sinDiff;
 80051ae:	f8a5 0050 	strh.w	r0, [r5, #80]	; 0x50
    int16_t rcCommand_PITCH = RC.rcCommand[PITCH]*cosDiff + RC.rcCommand[ROLL]*sinDiff;
 80051b2:	4658      	mov	r0, fp
 80051b4:	f7fb fdc2 	bl	8000d3c <__aeabi_fmul>
 80051b8:	9b02      	ldr	r3, [sp, #8]
 80051ba:	4681      	mov	r9, r0
 80051bc:	4619      	mov	r1, r3
 80051be:	4640      	mov	r0, r8
 80051c0:	f7fb fdbc 	bl	8000d3c <__aeabi_fmul>
 80051c4:	4601      	mov	r1, r0
 80051c6:	4648      	mov	r0, r9
 80051c8:	f7fb fcb0 	bl	8000b2c <__addsf3>
 80051cc:	f7fb ff92 	bl	80010f4 <__aeabi_f2iz>
 80051d0:	f8a5 0052 	strh.w	r0, [r5, #82]	; 0x52
		if(pid.output2[axis] < -OUT_MAX) pid.output2[axis] = -OUT_MAX;
		}
		#endif
		
#ifdef PID_NORMAL
	  pid.error[ROLL] = RC.rcCommand[ROLL] - imu.Roll;
 80051d4:	f8da 8078 	ldr.w	r8, [sl, #120]	; 0x78
 80051d8:	f9b5 0050 	ldrsh.w	r0, [r5, #80]	; 0x50
 80051dc:	f7fb fd5a 	bl	8000c94 <__aeabi_i2f>
 80051e0:	4641      	mov	r1, r8
 80051e2:	f7fb fca1 	bl	8000b28 <__aeabi_fsub>
	  pid.Iterm[ROLL] += pid.ki[ROLL] * pid.error[ROLL] * pid.ts;
 80051e6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
	  pid.error[ROLL] = RC.rcCommand[ROLL] - imu.Roll;
 80051e8:	f8c4 00ac 	str.w	r0, [r4, #172]	; 0xac
 80051ec:	4681      	mov	r9, r0
	  pid.Iterm[ROLL] += pid.ki[ROLL] * pid.error[ROLL] * pid.ts;
 80051ee:	f7fb fda5 	bl	8000d3c <__aeabi_fmul>
 80051f2:	4639      	mov	r1, r7
 80051f4:	f7fb fda2 	bl	8000d3c <__aeabi_fmul>
 80051f8:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80051fa:	f7fb fc97 	bl	8000b2c <__addsf3>
	  if(pid.Iterm[ROLL] > I_MAX) pid.Iterm[ROLL] = I_MAX;
 80051fe:	4b6b      	ldr	r3, [pc, #428]	; (80053ac <Control+0x2a4>)
	  pid.Iterm[ROLL] += pid.ki[ROLL] * pid.error[ROLL] * pid.ts;
 8005200:	4683      	mov	fp, r0
	  if(pid.Iterm[ROLL] > I_MAX) pid.Iterm[ROLL] = I_MAX;
 8005202:	4619      	mov	r1, r3
 8005204:	9301      	str	r3, [sp, #4]
 8005206:	f7fb ff55 	bl	80010b4 <__aeabi_fcmpgt>
 800520a:	9b01      	ldr	r3, [sp, #4]
 800520c:	9301      	str	r3, [sp, #4]
 800520e:	b108      	cbz	r0, 8005214 <Control+0x10c>
	  else if(pid.Iterm[ROLL] < -I_MAX) pid.Iterm[ROLL] = -I_MAX;
 8005210:	67e3      	str	r3, [r4, #124]	; 0x7c
 8005212:	e00a      	b.n	800522a <Control+0x122>
 8005214:	4b66      	ldr	r3, [pc, #408]	; (80053b0 <Control+0x2a8>)
 8005216:	4658      	mov	r0, fp
 8005218:	4619      	mov	r1, r3
 800521a:	9302      	str	r3, [sp, #8]
 800521c:	f7fb ff2c 	bl	8001078 <__aeabi_fcmplt>
 8005220:	9b02      	ldr	r3, [sp, #8]
 8005222:	2800      	cmp	r0, #0
 8005224:	d1f4      	bne.n	8005210 <Control+0x108>
	  pid.Iterm[ROLL] += pid.ki[ROLL] * pid.error[ROLL] * pid.ts;
 8005226:	f8c4 b07c 	str.w	fp, [r4, #124]	; 0x7c
	  pid.dInput[ROLL] = (imu.Roll - pid.lastInput[ROLL])  / pid.ts;
 800522a:	f8d4 10d0 	ldr.w	r1, [r4, #208]	; 0xd0
 800522e:	4640      	mov	r0, r8
 8005230:	f7fb fc7a 	bl	8000b28 <__aeabi_fsub>
 8005234:	4639      	mov	r1, r7
 8005236:	f7fb fe35 	bl	8000ea4 <__aeabi_fdiv>

	  /*Compute PID Output*/
	  pid.output2[ROLL] = pid.kp[ROLL] * pid.error[ROLL] + pid.Iterm[ROLL] - pid.kd[ROLL] * pid.dInput[ROLL];
 800523a:	6861      	ldr	r1, [r4, #4]
	  pid.dInput[ROLL] = (imu.Roll - pid.lastInput[ROLL])  / pid.ts;
 800523c:	4683      	mov	fp, r0
 800523e:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0
	  pid.output2[ROLL] = pid.kp[ROLL] * pid.error[ROLL] + pid.Iterm[ROLL] - pid.kd[ROLL] * pid.dInput[ROLL];
 8005242:	4648      	mov	r0, r9
 8005244:	f7fb fd7a 	bl	8000d3c <__aeabi_fmul>
 8005248:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800524a:	f7fb fc6f 	bl	8000b2c <__addsf3>
 800524e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005250:	4681      	mov	r9, r0
 8005252:	4658      	mov	r0, fp
 8005254:	f7fb fd72 	bl	8000d3c <__aeabi_fmul>
 8005258:	4601      	mov	r1, r0
 800525a:	4648      	mov	r0, r9
 800525c:	f7fb fc64 	bl	8000b28 <__aeabi_fsub>

	  if(pid.output2[ROLL] > OUT_MAX) pid.output2[ROLL] = OUT_MAX;
 8005260:	f8df b150 	ldr.w	fp, [pc, #336]	; 80053b4 <Control+0x2ac>
	  pid.output2[ROLL] = pid.kp[ROLL] * pid.error[ROLL] + pid.Iterm[ROLL] - pid.kd[ROLL] * pid.dInput[ROLL];
 8005264:	4681      	mov	r9, r0
	  if(pid.output2[ROLL] > OUT_MAX) pid.output2[ROLL] = OUT_MAX;
 8005266:	4659      	mov	r1, fp
 8005268:	f7fb ff24 	bl	80010b4 <__aeabi_fcmpgt>
 800526c:	2800      	cmp	r0, #0
 800526e:	d069      	beq.n	8005344 <Control+0x23c>
 8005270:	f8c4 b0e8 	str.w	fp, [r4, #232]	; 0xe8
	  else if(pid.output2[ROLL] < -OUT_MAX) pid.output2[ROLL] = -OUT_MAX;

	  /*Remember some variables for next time*/
	  pid.lastInput[ROLL] = imu.Roll;
 8005274:	f8c4 80d0 	str.w	r8, [r4, #208]	; 0xd0

/////////////////////////////////////////////////////////////////////////////////////////////////

	  /*Compute all the working error variables*/
	  pid.error[PITCH] = RC.rcCommand[PITCH] - imu.Pitch;
 8005278:	f8da 807c 	ldr.w	r8, [sl, #124]	; 0x7c
 800527c:	f9b5 0052 	ldrsh.w	r0, [r5, #82]	; 0x52
 8005280:	f7fb fd08 	bl	8000c94 <__aeabi_i2f>
 8005284:	4641      	mov	r1, r8
 8005286:	f7fb fc4f 	bl	8000b28 <__aeabi_fsub>
	  pid.Iterm[PITCH] += pid.ki[PITCH] * pid.error[PITCH] * pid.ts;
 800528a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
	  pid.error[PITCH] = RC.rcCommand[PITCH] - imu.Pitch;
 800528c:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0
 8005290:	4681      	mov	r9, r0
	  pid.Iterm[PITCH] += pid.ki[PITCH] * pid.error[PITCH] * pid.ts;
 8005292:	f7fb fd53 	bl	8000d3c <__aeabi_fmul>
 8005296:	4639      	mov	r1, r7
 8005298:	f7fb fd50 	bl	8000d3c <__aeabi_fmul>
 800529c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80052a0:	f7fb fc44 	bl	8000b2c <__addsf3>
	  if(pid.Iterm[PITCH] > I_MAX) pid.Iterm[PITCH] = I_MAX;
 80052a4:	4941      	ldr	r1, [pc, #260]	; (80053ac <Control+0x2a4>)
	  pid.Iterm[PITCH] += pid.ki[PITCH] * pid.error[PITCH] * pid.ts;
 80052a6:	9002      	str	r0, [sp, #8]
	  if(pid.Iterm[PITCH] > I_MAX) pid.Iterm[PITCH] = I_MAX;
 80052a8:	f7fb ff04 	bl	80010b4 <__aeabi_fcmpgt>
 80052ac:	2800      	cmp	r0, #0
 80052ae:	d057      	beq.n	8005360 <Control+0x258>
 80052b0:	9b01      	ldr	r3, [sp, #4]
	  else if(pid.Iterm[PITCH] < -I_MAX) pid.Iterm[PITCH] = -I_MAX;
 80052b2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	  pid.dInput[PITCH] = (imu.Pitch - pid.lastInput[PITCH]) / pid.ts;
 80052b6:	f8d4 10d4 	ldr.w	r1, [r4, #212]	; 0xd4
 80052ba:	4640      	mov	r0, r8
 80052bc:	f7fb fc34 	bl	8000b28 <__aeabi_fsub>
 80052c0:	4639      	mov	r1, r7
 80052c2:	f7fb fdef 	bl	8000ea4 <__aeabi_fdiv>

	  /*Compute PID Output*/
	  pid.output2[PITCH] = pid.kp[PITCH] * pid.error[PITCH] + pid.Iterm[PITCH] - pid.kd[PITCH] * pid.dInput[PITCH];
 80052c6:	68a1      	ldr	r1, [r4, #8]
	  pid.dInput[PITCH] = (imu.Pitch - pid.lastInput[PITCH]) / pid.ts;
 80052c8:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
 80052cc:	9002      	str	r0, [sp, #8]
	  pid.output2[PITCH] = pid.kp[PITCH] * pid.error[PITCH] + pid.Iterm[PITCH] - pid.kd[PITCH] * pid.dInput[PITCH];
 80052ce:	4648      	mov	r0, r9
 80052d0:	f7fb fd34 	bl	8000d3c <__aeabi_fmul>
 80052d4:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80052d8:	f7fb fc28 	bl	8000b2c <__addsf3>
 80052dc:	9b02      	ldr	r3, [sp, #8]
 80052de:	4681      	mov	r9, r0
 80052e0:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80052e2:	4618      	mov	r0, r3
 80052e4:	f7fb fd2a 	bl	8000d3c <__aeabi_fmul>
 80052e8:	4601      	mov	r1, r0
 80052ea:	4648      	mov	r0, r9
 80052ec:	f7fb fc1c 	bl	8000b28 <__aeabi_fsub>

	  if(pid.output2[PITCH] > OUT_MAX) pid.output2[PITCH] = OUT_MAX;
 80052f0:	4930      	ldr	r1, [pc, #192]	; (80053b4 <Control+0x2ac>)
	  pid.output2[PITCH] = pid.kp[PITCH] * pid.error[PITCH] + pid.Iterm[PITCH] - pid.kd[PITCH] * pid.dInput[PITCH];
 80052f2:	4681      	mov	r9, r0
	  if(pid.output2[PITCH] > OUT_MAX) pid.output2[PITCH] = OUT_MAX;
 80052f4:	f7fb fede 	bl	80010b4 <__aeabi_fcmpgt>
 80052f8:	2800      	cmp	r0, #0
 80052fa:	d03c      	beq.n	8005376 <Control+0x26e>
 80052fc:	f8c4 b0ec 	str.w	fp, [r4, #236]	; 0xec
	  else if(pid.output2[PITCH] < -OUT_MAX) pid.output2[PITCH] = -OUT_MAX;

	  /*Remember some variables for next time*/
	  pid.lastInput[PITCH] = imu.Pitch;
 8005300:	f8c4 80d4 	str.w	r8, [r4, #212]	; 0xd4

//////////////////////////////////////////////////////////////////////////////////////////////////

	  /*Compute all the working error variables*/
	  pid.error[YAW] = RC.rcCommand[YAW] - imu.gyroYaw;//imu.Yaw
 8005304:	f8da 8084 	ldr.w	r8, [sl, #132]	; 0x84
 8005308:	f9b5 0054 	ldrsh.w	r0, [r5, #84]	; 0x54
 800530c:	f7fb fcc2 	bl	8000c94 <__aeabi_i2f>
 8005310:	4641      	mov	r1, r8
 8005312:	f7fb fc09 	bl	8000b28 <__aeabi_fsub>
	  pid.Iterm[YAW] += pid.ki[YAW] * pid.error[YAW] * pid.ts;
 8005316:	6b21      	ldr	r1, [r4, #48]	; 0x30
	  pid.error[YAW] = RC.rcCommand[YAW] - imu.gyroYaw;//imu.Yaw
 8005318:	f8c4 00b4 	str.w	r0, [r4, #180]	; 0xb4
 800531c:	4681      	mov	r9, r0
	  pid.Iterm[YAW] += pid.ki[YAW] * pid.error[YAW] * pid.ts;
 800531e:	f7fb fd0d 	bl	8000d3c <__aeabi_fmul>
 8005322:	4639      	mov	r1, r7
 8005324:	f7fb fd0a 	bl	8000d3c <__aeabi_fmul>
 8005328:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800532c:	f7fb fbfe 	bl	8000b2c <__addsf3>
	  if(pid.Iterm[YAW] > I_MAX) pid.Iterm[YAW] = I_MAX;
 8005330:	491e      	ldr	r1, [pc, #120]	; (80053ac <Control+0x2a4>)
	  pid.Iterm[YAW] += pid.ki[YAW] * pid.error[YAW] * pid.ts;
 8005332:	4682      	mov	sl, r0
	  if(pid.Iterm[YAW] > I_MAX) pid.Iterm[YAW] = I_MAX;
 8005334:	f7fb febe 	bl	80010b4 <__aeabi_fcmpgt>
 8005338:	2800      	cmp	r0, #0
 800533a:	d041      	beq.n	80053c0 <Control+0x2b8>
 800533c:	9b01      	ldr	r3, [sp, #4]
	  else if(pid.Iterm[YAW] < -I_MAX) pid.Iterm[YAW] = -I_MAX;
 800533e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 8005342:	e048      	b.n	80053d6 <Control+0x2ce>
	  else if(pid.output2[ROLL] < -OUT_MAX) pid.output2[ROLL] = -OUT_MAX;
 8005344:	4b1c      	ldr	r3, [pc, #112]	; (80053b8 <Control+0x2b0>)
 8005346:	4648      	mov	r0, r9
 8005348:	4619      	mov	r1, r3
 800534a:	9302      	str	r3, [sp, #8]
 800534c:	f7fb fe94 	bl	8001078 <__aeabi_fcmplt>
 8005350:	9b02      	ldr	r3, [sp, #8]
 8005352:	b910      	cbnz	r0, 800535a <Control+0x252>
	  pid.output2[ROLL] = pid.kp[ROLL] * pid.error[ROLL] + pid.Iterm[ROLL] - pid.kd[ROLL] * pid.dInput[ROLL];
 8005354:	f8c4 90e8 	str.w	r9, [r4, #232]	; 0xe8
 8005358:	e78c      	b.n	8005274 <Control+0x16c>
	  else if(pid.output2[ROLL] < -OUT_MAX) pid.output2[ROLL] = -OUT_MAX;
 800535a:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
 800535e:	e789      	b.n	8005274 <Control+0x16c>
	  else if(pid.Iterm[PITCH] < -I_MAX) pid.Iterm[PITCH] = -I_MAX;
 8005360:	4b13      	ldr	r3, [pc, #76]	; (80053b0 <Control+0x2a8>)
 8005362:	9802      	ldr	r0, [sp, #8]
 8005364:	4619      	mov	r1, r3
 8005366:	9303      	str	r3, [sp, #12]
 8005368:	f7fb fe86 	bl	8001078 <__aeabi_fcmplt>
 800536c:	9b03      	ldr	r3, [sp, #12]
 800536e:	2800      	cmp	r0, #0
 8005370:	d19f      	bne.n	80052b2 <Control+0x1aa>
	  pid.Iterm[PITCH] += pid.ki[PITCH] * pid.error[PITCH] * pid.ts;
 8005372:	9b02      	ldr	r3, [sp, #8]
 8005374:	e79d      	b.n	80052b2 <Control+0x1aa>
	  else if(pid.output2[PITCH] < -OUT_MAX) pid.output2[PITCH] = -OUT_MAX;
 8005376:	4b10      	ldr	r3, [pc, #64]	; (80053b8 <Control+0x2b0>)
 8005378:	4648      	mov	r0, r9
 800537a:	4619      	mov	r1, r3
 800537c:	9302      	str	r3, [sp, #8]
 800537e:	f7fb fe7b 	bl	8001078 <__aeabi_fcmplt>
 8005382:	9b02      	ldr	r3, [sp, #8]
 8005384:	b910      	cbnz	r0, 800538c <Control+0x284>
	  pid.output2[PITCH] = pid.kp[PITCH] * pid.error[PITCH] + pid.Iterm[PITCH] - pid.kd[PITCH] * pid.dInput[PITCH];
 8005386:	f8c4 90ec 	str.w	r9, [r4, #236]	; 0xec
 800538a:	e7b9      	b.n	8005300 <Control+0x1f8>
	  else if(pid.output2[PITCH] < -OUT_MAX) pid.output2[PITCH] = -OUT_MAX;
 800538c:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 8005390:	e7b6      	b.n	8005300 <Control+0x1f8>
 8005392:	bf00      	nop
 8005394:	20000a5c 	.word	0x20000a5c
 8005398:	20000c68 	.word	0x20000c68
 800539c:	20000b50 	.word	0x20000b50
 80053a0:	20000b56 	.word	0x20000b56
 80053a4:	20000ce0 	.word	0x20000ce0
 80053a8:	3c8efa39 	.word	0x3c8efa39
 80053ac:	43480000 	.word	0x43480000
 80053b0:	c3480000 	.word	0xc3480000
 80053b4:	44480000 	.word	0x44480000
 80053b8:	c4480000 	.word	0xc4480000
 80053bc:	20000db8 	.word	0x20000db8
	  else if(pid.Iterm[YAW] < -I_MAX) pid.Iterm[YAW] = -I_MAX;
 80053c0:	4b53      	ldr	r3, [pc, #332]	; (8005510 <Control+0x408>)
 80053c2:	4650      	mov	r0, sl
 80053c4:	4619      	mov	r1, r3
 80053c6:	9301      	str	r3, [sp, #4]
 80053c8:	f7fb fe56 	bl	8001078 <__aeabi_fcmplt>
 80053cc:	9b01      	ldr	r3, [sp, #4]
 80053ce:	2800      	cmp	r0, #0
 80053d0:	d1b5      	bne.n	800533e <Control+0x236>
	  pid.Iterm[YAW] += pid.ki[YAW] * pid.error[YAW] * pid.ts;
 80053d2:	f8c4 a084 	str.w	sl, [r4, #132]	; 0x84
	  pid.dInput[YAW] = (imu.gyroYaw - pid.lastInput[YAW]) / pid.ts; //imu.Yaw
 80053d6:	f8d4 10d8 	ldr.w	r1, [r4, #216]	; 0xd8
 80053da:	4640      	mov	r0, r8
 80053dc:	f7fb fba4 	bl	8000b28 <__aeabi_fsub>
 80053e0:	4639      	mov	r1, r7
 80053e2:	f7fb fd5f 	bl	8000ea4 <__aeabi_fdiv>

	  /*Compute PID Output*/
	  pid.output2[YAW] = pid.kp[YAW] * pid.error[YAW] + pid.Iterm[YAW] - pid.kd[YAW] * pid.dInput[YAW];
 80053e6:	68e1      	ldr	r1, [r4, #12]
	  pid.dInput[YAW] = (imu.gyroYaw - pid.lastInput[YAW]) / pid.ts; //imu.Yaw
 80053e8:	4607      	mov	r7, r0
 80053ea:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8
	  pid.output2[YAW] = pid.kp[YAW] * pid.error[YAW] + pid.Iterm[YAW] - pid.kd[YAW] * pid.dInput[YAW];
 80053ee:	4648      	mov	r0, r9
 80053f0:	f7fb fca4 	bl	8000d3c <__aeabi_fmul>
 80053f4:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80053f8:	f7fb fb98 	bl	8000b2c <__addsf3>
 80053fc:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80053fe:	4681      	mov	r9, r0
 8005400:	4638      	mov	r0, r7
 8005402:	f7fb fc9b 	bl	8000d3c <__aeabi_fmul>
 8005406:	4601      	mov	r1, r0
 8005408:	4648      	mov	r0, r9
 800540a:	f7fb fb8d 	bl	8000b28 <__aeabi_fsub>

	  if(pid.output2[YAW] > OUT_MAX) pid.output2[YAW] = OUT_MAX;
 800540e:	4941      	ldr	r1, [pc, #260]	; (8005514 <Control+0x40c>)
	  pid.output2[YAW] = pid.kp[YAW] * pid.error[YAW] + pid.Iterm[YAW] - pid.kd[YAW] * pid.dInput[YAW];
 8005410:	4681      	mov	r9, r0
	  if(pid.output2[YAW] > OUT_MAX) pid.output2[YAW] = OUT_MAX;
 8005412:	f7fb fe4f 	bl	80010b4 <__aeabi_fcmpgt>
 8005416:	b348      	cbz	r0, 800546c <Control+0x364>
 8005418:	f8c4 b0f0 	str.w	fp, [r4, #240]	; 0xf0
	  else if(pid.output2[YAW] < -OUT_MAX) pid.output2[YAW] = -OUT_MAX;

	  /*Remember some variables for next time*/
	  pid.lastInput[YAW] = imu.gyroYaw;//imu.Yaw
#endif
	  if(f.Tuning_MODE == 1){
 800541c:	78b7      	ldrb	r7, [r6, #2]
	  pid.lastInput[YAW] = imu.gyroYaw;//imu.Yaw
 800541e:	f8c4 80d8 	str.w	r8, [r4, #216]	; 0xd8
	  if(f.Tuning_MODE == 1){
 8005422:	2f01      	cmp	r7, #1
 8005424:	f040 817a 	bne.w	800571c <Control+0x614>
	    RGB_G_TOGGLE;
 8005428:	483b      	ldr	r0, [pc, #236]	; (8005518 <Control+0x410>)
 800542a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800542e:	f7fc fd96 	bl	8001f5e <HAL_GPIO_TogglePin>
	    f.Write_MODE = 1;
	    if(RC.rcCommand[ROLL]  >  10) pid.kp[ROLL] += (float)RC.rcCommand[ROLL]  * 0.0005;
 8005432:	f9b5 0050 	ldrsh.w	r0, [r5, #80]	; 0x50
	    f.Write_MODE = 1;
 8005436:	70f7      	strb	r7, [r6, #3]
	    if(RC.rcCommand[ROLL]  >  10) pid.kp[ROLL] += (float)RC.rcCommand[ROLL]  * 0.0005;
 8005438:	280a      	cmp	r0, #10
 800543a:	dd23      	ble.n	8005484 <Control+0x37c>
	    if(RC.rcCommand[ROLL]  < -10) pid.kp[ROLL] += (float)RC.rcCommand[ROLL]  * 0.0005;
 800543c:	f7fb fc2a 	bl	8000c94 <__aeabi_i2f>
 8005440:	f7fa fff2 	bl	8000428 <__aeabi_f2d>
 8005444:	a32e      	add	r3, pc, #184	; (adr r3, 8005500 <Control+0x3f8>)
 8005446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544a:	f7fb f841 	bl	80004d0 <__aeabi_dmul>
 800544e:	4680      	mov	r8, r0
 8005450:	6860      	ldr	r0, [r4, #4]
 8005452:	4689      	mov	r9, r1
 8005454:	f7fa ffe8 	bl	8000428 <__aeabi_f2d>
 8005458:	4602      	mov	r2, r0
 800545a:	460b      	mov	r3, r1
 800545c:	4640      	mov	r0, r8
 800545e:	4649      	mov	r1, r9
 8005460:	f7fa fe84 	bl	800016c <__adddf3>
 8005464:	f7fb fb0c 	bl	8000a80 <__aeabi_d2f>
 8005468:	6060      	str	r0, [r4, #4]
 800546a:	e00e      	b.n	800548a <Control+0x382>
	  else if(pid.output2[YAW] < -OUT_MAX) pid.output2[YAW] = -OUT_MAX;
 800546c:	4f2b      	ldr	r7, [pc, #172]	; (800551c <Control+0x414>)
 800546e:	4648      	mov	r0, r9
 8005470:	4639      	mov	r1, r7
 8005472:	f7fb fe01 	bl	8001078 <__aeabi_fcmplt>
 8005476:	b910      	cbnz	r0, 800547e <Control+0x376>
	  pid.output2[YAW] = pid.kp[YAW] * pid.error[YAW] + pid.Iterm[YAW] - pid.kd[YAW] * pid.dInput[YAW];
 8005478:	f8c4 90f0 	str.w	r9, [r4, #240]	; 0xf0
 800547c:	e7ce      	b.n	800541c <Control+0x314>
	  else if(pid.output2[YAW] < -OUT_MAX) pid.output2[YAW] = -OUT_MAX;
 800547e:	f8c4 70f0 	str.w	r7, [r4, #240]	; 0xf0
 8005482:	e7cb      	b.n	800541c <Control+0x314>
	    if(RC.rcCommand[ROLL]  < -10) pid.kp[ROLL] += (float)RC.rcCommand[ROLL]  * 0.0005;
 8005484:	f110 0f0a 	cmn.w	r0, #10
 8005488:	dbd8      	blt.n	800543c <Control+0x334>
	    if(RC.rcCommand[PITCH] >  10) pid.ki[ROLL] += (float)RC.rcCommand[PITCH] * 0.0005;
 800548a:	f9b5 0052 	ldrsh.w	r0, [r5, #82]	; 0x52
 800548e:	280a      	cmp	r0, #10
 8005490:	dd17      	ble.n	80054c2 <Control+0x3ba>
	    if(RC.rcCommand[PITCH] < -10) pid.ki[ROLL] += (float)RC.rcCommand[PITCH] * 0.0005;
 8005492:	f7fb fbff 	bl	8000c94 <__aeabi_i2f>
 8005496:	f7fa ffc7 	bl	8000428 <__aeabi_f2d>
 800549a:	a319      	add	r3, pc, #100	; (adr r3, 8005500 <Control+0x3f8>)
 800549c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a0:	f7fb f816 	bl	80004d0 <__aeabi_dmul>
 80054a4:	4680      	mov	r8, r0
 80054a6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80054a8:	4689      	mov	r9, r1
 80054aa:	f7fa ffbd 	bl	8000428 <__aeabi_f2d>
 80054ae:	4602      	mov	r2, r0
 80054b0:	460b      	mov	r3, r1
 80054b2:	4640      	mov	r0, r8
 80054b4:	4649      	mov	r1, r9
 80054b6:	f7fa fe59 	bl	800016c <__adddf3>
 80054ba:	f7fb fae1 	bl	8000a80 <__aeabi_d2f>
 80054be:	62a0      	str	r0, [r4, #40]	; 0x28
 80054c0:	e002      	b.n	80054c8 <Control+0x3c0>
 80054c2:	f110 0f0a 	cmn.w	r0, #10
 80054c6:	dbe4      	blt.n	8005492 <Control+0x38a>
	    if(RC.rcCommand[YAW]   >  10) pid.kd[ROLL] += (float)RC.rcCommand[YAW]   * 0.00005;
 80054c8:	f9b5 0054 	ldrsh.w	r0, [r5, #84]	; 0x54
 80054cc:	280a      	cmp	r0, #10
 80054ce:	dd27      	ble.n	8005520 <Control+0x418>
	    if(RC.rcCommand[YAW]   < -10) pid.kd[ROLL] += (float)RC.rcCommand[YAW]   * 0.00005;
 80054d0:	f7fb fbe0 	bl	8000c94 <__aeabi_i2f>
 80054d4:	f7fa ffa8 	bl	8000428 <__aeabi_f2d>
 80054d8:	a30b      	add	r3, pc, #44	; (adr r3, 8005508 <Control+0x400>)
 80054da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054de:	f7fa fff7 	bl	80004d0 <__aeabi_dmul>
 80054e2:	4680      	mov	r8, r0
 80054e4:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80054e6:	4689      	mov	r9, r1
 80054e8:	f7fa ff9e 	bl	8000428 <__aeabi_f2d>
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	4640      	mov	r0, r8
 80054f2:	4649      	mov	r1, r9
 80054f4:	f7fa fe3a 	bl	800016c <__adddf3>
 80054f8:	f7fb fac2 	bl	8000a80 <__aeabi_d2f>
 80054fc:	64e0      	str	r0, [r4, #76]	; 0x4c
 80054fe:	e012      	b.n	8005526 <Control+0x41e>
 8005500:	d2f1a9fc 	.word	0xd2f1a9fc
 8005504:	3f40624d 	.word	0x3f40624d
 8005508:	eb1c432d 	.word	0xeb1c432d
 800550c:	3f0a36e2 	.word	0x3f0a36e2
 8005510:	c3480000 	.word	0xc3480000
 8005514:	44480000 	.word	0x44480000
 8005518:	40010c00 	.word	0x40010c00
 800551c:	c4480000 	.word	0xc4480000
 8005520:	f110 0f0a 	cmn.w	r0, #10
 8005524:	dbd4      	blt.n	80054d0 <Control+0x3c8>

	    pid.kp[PITCH] = pid.kp[ROLL];
 8005526:	6863      	ldr	r3, [r4, #4]
 8005528:	60a3      	str	r3, [r4, #8]
	    pid.ki[PITCH] = pid.ki[ROLL];
 800552a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800552c:	62e3      	str	r3, [r4, #44]	; 0x2c
	    pid.kd[PITCH] = pid.kd[ROLL];
 800552e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005530:	6523      	str	r3, [r4, #80]	; 0x50
      if(RC.rcCommand[PITCH] >  10) pid.ki[YAW] += (float)RC.rcCommand[PITCH] * 0.0005;
      if(RC.rcCommand[PITCH] < -10) pid.ki[YAW] += (float)RC.rcCommand[PITCH] * 0.0005;
      if(RC.rcCommand[YAW]   >  10) pid.kd[YAW] += (float)RC.rcCommand[YAW]   * 0.00005;
      if(RC.rcCommand[YAW]   < -10) pid.kd[YAW] += (float)RC.rcCommand[YAW]   * 0.00005;
    }
	  if(f.Tuning_MODE == 0 && f.Write_MODE == 1){
 8005532:	78b5      	ldrb	r5, [r6, #2]
 8005534:	2d00      	cmp	r5, #0
 8005536:	f040 80ee 	bne.w	8005716 <Control+0x60e>
 800553a:	78f7      	ldrb	r7, [r6, #3]
 800553c:	2f01      	cmp	r7, #1
 800553e:	f040 80ea 	bne.w	8005716 <Control+0x60e>
	    f.Write_MODE = 0;
      RGB_G_OFF;
 8005542:	463a      	mov	r2, r7
 8005544:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005548:	48af      	ldr	r0, [pc, #700]	; (8005808 <Control+0x700>)
	    f.Write_MODE = 0;
 800554a:	70f5      	strb	r5, [r6, #3]
      RGB_G_OFF;
 800554c:	f7fc fd02 	bl	8001f54 <HAL_GPIO_WritePin>
	    RGB_R_OFF;
 8005550:	463a      	mov	r2, r7
 8005552:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005556:	48ac      	ldr	r0, [pc, #688]	; (8005808 <Control+0x700>)
 8005558:	f7fc fcfc 	bl	8001f54 <HAL_GPIO_WritePin>
	    pid.kp[ROLL] = ROUND(pid.kp[ROLL], 1);
 800555c:	6860      	ldr	r0, [r4, #4]
 800555e:	f7fa ff63 	bl	8000428 <__aeabi_f2d>
 8005562:	2200      	movs	r2, #0
 8005564:	4ba9      	ldr	r3, [pc, #676]	; (800580c <Control+0x704>)
 8005566:	f7fa ffb3 	bl	80004d0 <__aeabi_dmul>
 800556a:	2200      	movs	r2, #0
 800556c:	4ba8      	ldr	r3, [pc, #672]	; (8005810 <Control+0x708>)
 800556e:	f7fa fdfd 	bl	800016c <__adddf3>
 8005572:	f005 ffe1 	bl	800b538 <floor>
 8005576:	2200      	movs	r2, #0
 8005578:	4ba4      	ldr	r3, [pc, #656]	; (800580c <Control+0x704>)
 800557a:	f7fb f8d3 	bl	8000724 <__aeabi_ddiv>
 800557e:	f7fb fa7f 	bl	8000a80 <__aeabi_d2f>
 8005582:	6060      	str	r0, [r4, #4]
	    pid.ki[ROLL] = ROUND(pid.ki[ROLL], 1);
 8005584:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005586:	f7fa ff4f 	bl	8000428 <__aeabi_f2d>
 800558a:	2200      	movs	r2, #0
 800558c:	4b9f      	ldr	r3, [pc, #636]	; (800580c <Control+0x704>)
 800558e:	f7fa ff9f 	bl	80004d0 <__aeabi_dmul>
 8005592:	2200      	movs	r2, #0
 8005594:	4b9e      	ldr	r3, [pc, #632]	; (8005810 <Control+0x708>)
 8005596:	f7fa fde9 	bl	800016c <__adddf3>
 800559a:	f005 ffcd 	bl	800b538 <floor>
 800559e:	2200      	movs	r2, #0
 80055a0:	4b9a      	ldr	r3, [pc, #616]	; (800580c <Control+0x704>)
 80055a2:	f7fb f8bf 	bl	8000724 <__aeabi_ddiv>
 80055a6:	f7fb fa6b 	bl	8000a80 <__aeabi_d2f>
 80055aa:	62a0      	str	r0, [r4, #40]	; 0x28
	    pid.kd[ROLL] = ROUND(pid.kd[ROLL], 1);
 80055ac:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80055ae:	f7fa ff3b 	bl	8000428 <__aeabi_f2d>
 80055b2:	2200      	movs	r2, #0
 80055b4:	4b95      	ldr	r3, [pc, #596]	; (800580c <Control+0x704>)
 80055b6:	f7fa ff8b 	bl	80004d0 <__aeabi_dmul>
 80055ba:	2200      	movs	r2, #0
 80055bc:	4b94      	ldr	r3, [pc, #592]	; (8005810 <Control+0x708>)
 80055be:	f7fa fdd5 	bl	800016c <__adddf3>
 80055c2:	f005 ffb9 	bl	800b538 <floor>
 80055c6:	2200      	movs	r2, #0
 80055c8:	4b90      	ldr	r3, [pc, #576]	; (800580c <Control+0x704>)
 80055ca:	f7fb f8ab 	bl	8000724 <__aeabi_ddiv>
 80055ce:	f7fb fa57 	bl	8000a80 <__aeabi_d2f>
 80055d2:	64e0      	str	r0, [r4, #76]	; 0x4c
      pid.kp[PITCH] = ROUND(pid.kp[PITCH], 1);
 80055d4:	68a0      	ldr	r0, [r4, #8]
 80055d6:	f7fa ff27 	bl	8000428 <__aeabi_f2d>
 80055da:	2200      	movs	r2, #0
 80055dc:	4b8b      	ldr	r3, [pc, #556]	; (800580c <Control+0x704>)
 80055de:	f7fa ff77 	bl	80004d0 <__aeabi_dmul>
 80055e2:	2200      	movs	r2, #0
 80055e4:	4b8a      	ldr	r3, [pc, #552]	; (8005810 <Control+0x708>)
 80055e6:	f7fa fdc1 	bl	800016c <__adddf3>
 80055ea:	f005 ffa5 	bl	800b538 <floor>
 80055ee:	2200      	movs	r2, #0
 80055f0:	4b86      	ldr	r3, [pc, #536]	; (800580c <Control+0x704>)
 80055f2:	f7fb f897 	bl	8000724 <__aeabi_ddiv>
 80055f6:	f7fb fa43 	bl	8000a80 <__aeabi_d2f>
 80055fa:	60a0      	str	r0, [r4, #8]
      pid.ki[PITCH] = ROUND(pid.ki[PITCH], 1);
 80055fc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80055fe:	f7fa ff13 	bl	8000428 <__aeabi_f2d>
 8005602:	2200      	movs	r2, #0
 8005604:	4b81      	ldr	r3, [pc, #516]	; (800580c <Control+0x704>)
 8005606:	f7fa ff63 	bl	80004d0 <__aeabi_dmul>
 800560a:	2200      	movs	r2, #0
 800560c:	4b80      	ldr	r3, [pc, #512]	; (8005810 <Control+0x708>)
 800560e:	f7fa fdad 	bl	800016c <__adddf3>
 8005612:	f005 ff91 	bl	800b538 <floor>
 8005616:	2200      	movs	r2, #0
 8005618:	4b7c      	ldr	r3, [pc, #496]	; (800580c <Control+0x704>)
 800561a:	f7fb f883 	bl	8000724 <__aeabi_ddiv>
 800561e:	f7fb fa2f 	bl	8000a80 <__aeabi_d2f>
 8005622:	62e0      	str	r0, [r4, #44]	; 0x2c
      pid.kd[PITCH] = ROUND(pid.kd[PITCH], 1);
 8005624:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8005626:	f7fa feff 	bl	8000428 <__aeabi_f2d>
 800562a:	2200      	movs	r2, #0
 800562c:	4b77      	ldr	r3, [pc, #476]	; (800580c <Control+0x704>)
 800562e:	f7fa ff4f 	bl	80004d0 <__aeabi_dmul>
 8005632:	2200      	movs	r2, #0
 8005634:	4b76      	ldr	r3, [pc, #472]	; (8005810 <Control+0x708>)
 8005636:	f7fa fd99 	bl	800016c <__adddf3>
 800563a:	f005 ff7d 	bl	800b538 <floor>
 800563e:	2200      	movs	r2, #0
 8005640:	4b72      	ldr	r3, [pc, #456]	; (800580c <Control+0x704>)
 8005642:	f7fb f86f 	bl	8000724 <__aeabi_ddiv>
 8005646:	f7fb fa1b 	bl	8000a80 <__aeabi_d2f>
 800564a:	6520      	str	r0, [r4, #80]	; 0x50
	    pid.kp[YAW] = ROUND(pid.kp[YAW], 1);
 800564c:	68e0      	ldr	r0, [r4, #12]
 800564e:	f7fa feeb 	bl	8000428 <__aeabi_f2d>
 8005652:	2200      	movs	r2, #0
 8005654:	4b6d      	ldr	r3, [pc, #436]	; (800580c <Control+0x704>)
 8005656:	f7fa ff3b 	bl	80004d0 <__aeabi_dmul>
 800565a:	2200      	movs	r2, #0
 800565c:	4b6c      	ldr	r3, [pc, #432]	; (8005810 <Control+0x708>)
 800565e:	f7fa fd85 	bl	800016c <__adddf3>
 8005662:	f005 ff69 	bl	800b538 <floor>
 8005666:	2200      	movs	r2, #0
 8005668:	4b68      	ldr	r3, [pc, #416]	; (800580c <Control+0x704>)
 800566a:	f7fb f85b 	bl	8000724 <__aeabi_ddiv>
 800566e:	f7fb fa07 	bl	8000a80 <__aeabi_d2f>
 8005672:	60e0      	str	r0, [r4, #12]
	    pid.ki[YAW] = ROUND(pid.ki[YAW], 1);
 8005674:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005676:	f7fa fed7 	bl	8000428 <__aeabi_f2d>
 800567a:	2200      	movs	r2, #0
 800567c:	4b63      	ldr	r3, [pc, #396]	; (800580c <Control+0x704>)
 800567e:	f7fa ff27 	bl	80004d0 <__aeabi_dmul>
 8005682:	2200      	movs	r2, #0
 8005684:	4b62      	ldr	r3, [pc, #392]	; (8005810 <Control+0x708>)
 8005686:	f7fa fd71 	bl	800016c <__adddf3>
 800568a:	f005 ff55 	bl	800b538 <floor>
 800568e:	2200      	movs	r2, #0
 8005690:	4b5e      	ldr	r3, [pc, #376]	; (800580c <Control+0x704>)
 8005692:	f7fb f847 	bl	8000724 <__aeabi_ddiv>
 8005696:	f7fb f9f3 	bl	8000a80 <__aeabi_d2f>
 800569a:	6320      	str	r0, [r4, #48]	; 0x30
	    pid.kd[YAW] = ROUND(pid.kd[YAW], 1);
 800569c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800569e:	f7fa fec3 	bl	8000428 <__aeabi_f2d>
 80056a2:	2200      	movs	r2, #0
 80056a4:	4b59      	ldr	r3, [pc, #356]	; (800580c <Control+0x704>)
 80056a6:	f7fa ff13 	bl	80004d0 <__aeabi_dmul>
 80056aa:	2200      	movs	r2, #0
 80056ac:	4b58      	ldr	r3, [pc, #352]	; (8005810 <Control+0x708>)
 80056ae:	f7fa fd5d 	bl	800016c <__adddf3>
 80056b2:	f005 ff41 	bl	800b538 <floor>
 80056b6:	2200      	movs	r2, #0
 80056b8:	4b54      	ldr	r3, [pc, #336]	; (800580c <Control+0x704>)
 80056ba:	f7fb f833 	bl	8000724 <__aeabi_ddiv>
 80056be:	f7fb f9df 	bl	8000a80 <__aeabi_d2f>
 80056c2:	4e54      	ldr	r6, [pc, #336]	; (8005814 <Control+0x70c>)
 80056c4:	6560      	str	r0, [r4, #84]	; 0x54

      for(int i = 0; i < 3; i++){
        writeFloat( 0+(4*i), pid.kp[i]);
 80056c6:	f856 1f04 	ldr.w	r1, [r6, #4]!
 80056ca:	4628      	mov	r0, r5
 80056cc:	f7fe fdb5 	bl	800423a <writeFloat>
        writeFloat(12+(4*i), pid.ki[i]);
 80056d0:	f105 000c 	add.w	r0, r5, #12
 80056d4:	6a71      	ldr	r1, [r6, #36]	; 0x24
 80056d6:	f7fe fdb0 	bl	800423a <writeFloat>
        writeFloat(24+(4*i), pid.kd[i]);
 80056da:	f105 0018 	add.w	r0, r5, #24
 80056de:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 80056e0:	3504      	adds	r5, #4
 80056e2:	f7fe fdaa 	bl	800423a <writeFloat>
      for(int i = 0; i < 3; i++){
 80056e6:	2d0c      	cmp	r5, #12
 80056e8:	d1ed      	bne.n	80056c6 <Control+0x5be>
 80056ea:	240a      	movs	r4, #10
      }

	    for(int i = 0; i < 10; i++) {
	      HAL_Delay(25);
	      //BEEP_ON;
	      RGB_B_ON;
 80056ec:	4d46      	ldr	r5, [pc, #280]	; (8005808 <Control+0x700>)
	      HAL_Delay(25);
 80056ee:	2019      	movs	r0, #25
 80056f0:	f7fb ff16 	bl	8001520 <HAL_Delay>
	      RGB_B_ON;
 80056f4:	2200      	movs	r2, #0
 80056f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80056fa:	4628      	mov	r0, r5
 80056fc:	f7fc fc2a 	bl	8001f54 <HAL_GPIO_WritePin>
	      HAL_Delay(25);
 8005700:	2019      	movs	r0, #25
 8005702:	f7fb ff0d 	bl	8001520 <HAL_Delay>
	      //BEEP_OFF;
	      RGB_B_OFF;
 8005706:	2201      	movs	r2, #1
 8005708:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800570c:	4628      	mov	r0, r5
 800570e:	f7fc fc21 	bl	8001f54 <HAL_GPIO_WritePin>
	    for(int i = 0; i < 10; i++) {
 8005712:	3c01      	subs	r4, #1
 8005714:	d1eb      	bne.n	80056ee <Control+0x5e6>
	    }
	  }
}
 8005716:	b005      	add	sp, #20
 8005718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	  }else if(f.Tuning_MODE == 2){
 800571c:	2f02      	cmp	r7, #2
 800571e:	f47f af08 	bne.w	8005532 <Control+0x42a>
	    RGB_G_OFF;
 8005722:	2201      	movs	r2, #1
 8005724:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005728:	4837      	ldr	r0, [pc, #220]	; (8005808 <Control+0x700>)
 800572a:	f7fc fc13 	bl	8001f54 <HAL_GPIO_WritePin>
	    RGB_R_TOGGLE;
 800572e:	4836      	ldr	r0, [pc, #216]	; (8005808 <Control+0x700>)
 8005730:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005734:	f7fc fc13 	bl	8001f5e <HAL_GPIO_TogglePin>
      if(RC.rcCommand[ROLL]  >  10) pid.kp[YAW] += (float)RC.rcCommand[ROLL]  * 0.0005;
 8005738:	f9b5 0050 	ldrsh.w	r0, [r5, #80]	; 0x50
 800573c:	280a      	cmp	r0, #10
 800573e:	dd17      	ble.n	8005770 <Control+0x668>
      if(RC.rcCommand[ROLL]  < -10) pid.kp[YAW] += (float)RC.rcCommand[ROLL]  * 0.0005;
 8005740:	f7fb faa8 	bl	8000c94 <__aeabi_i2f>
 8005744:	f7fa fe70 	bl	8000428 <__aeabi_f2d>
 8005748:	a32b      	add	r3, pc, #172	; (adr r3, 80057f8 <Control+0x6f0>)
 800574a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574e:	f7fa febf 	bl	80004d0 <__aeabi_dmul>
 8005752:	4680      	mov	r8, r0
 8005754:	68e0      	ldr	r0, [r4, #12]
 8005756:	4689      	mov	r9, r1
 8005758:	f7fa fe66 	bl	8000428 <__aeabi_f2d>
 800575c:	4602      	mov	r2, r0
 800575e:	460b      	mov	r3, r1
 8005760:	4640      	mov	r0, r8
 8005762:	4649      	mov	r1, r9
 8005764:	f7fa fd02 	bl	800016c <__adddf3>
 8005768:	f7fb f98a 	bl	8000a80 <__aeabi_d2f>
 800576c:	60e0      	str	r0, [r4, #12]
 800576e:	e002      	b.n	8005776 <Control+0x66e>
 8005770:	f110 0f0a 	cmn.w	r0, #10
 8005774:	dbe4      	blt.n	8005740 <Control+0x638>
      if(RC.rcCommand[PITCH] >  10) pid.ki[YAW] += (float)RC.rcCommand[PITCH] * 0.0005;
 8005776:	f9b5 0052 	ldrsh.w	r0, [r5, #82]	; 0x52
 800577a:	280a      	cmp	r0, #10
 800577c:	dd17      	ble.n	80057ae <Control+0x6a6>
      if(RC.rcCommand[PITCH] < -10) pid.ki[YAW] += (float)RC.rcCommand[PITCH] * 0.0005;
 800577e:	f7fb fa89 	bl	8000c94 <__aeabi_i2f>
 8005782:	f7fa fe51 	bl	8000428 <__aeabi_f2d>
 8005786:	a31c      	add	r3, pc, #112	; (adr r3, 80057f8 <Control+0x6f0>)
 8005788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578c:	f7fa fea0 	bl	80004d0 <__aeabi_dmul>
 8005790:	4680      	mov	r8, r0
 8005792:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005794:	4689      	mov	r9, r1
 8005796:	f7fa fe47 	bl	8000428 <__aeabi_f2d>
 800579a:	4602      	mov	r2, r0
 800579c:	460b      	mov	r3, r1
 800579e:	4640      	mov	r0, r8
 80057a0:	4649      	mov	r1, r9
 80057a2:	f7fa fce3 	bl	800016c <__adddf3>
 80057a6:	f7fb f96b 	bl	8000a80 <__aeabi_d2f>
 80057aa:	6320      	str	r0, [r4, #48]	; 0x30
 80057ac:	e002      	b.n	80057b4 <Control+0x6ac>
 80057ae:	f110 0f0a 	cmn.w	r0, #10
 80057b2:	dbe4      	blt.n	800577e <Control+0x676>
      if(RC.rcCommand[YAW]   >  10) pid.kd[YAW] += (float)RC.rcCommand[YAW]   * 0.00005;
 80057b4:	f9b5 0054 	ldrsh.w	r0, [r5, #84]	; 0x54
 80057b8:	280a      	cmp	r0, #10
 80057ba:	dd17      	ble.n	80057ec <Control+0x6e4>
      if(RC.rcCommand[YAW]   < -10) pid.kd[YAW] += (float)RC.rcCommand[YAW]   * 0.00005;
 80057bc:	f7fb fa6a 	bl	8000c94 <__aeabi_i2f>
 80057c0:	f7fa fe32 	bl	8000428 <__aeabi_f2d>
 80057c4:	a30e      	add	r3, pc, #56	; (adr r3, 8005800 <Control+0x6f8>)
 80057c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ca:	f7fa fe81 	bl	80004d0 <__aeabi_dmul>
 80057ce:	4680      	mov	r8, r0
 80057d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80057d2:	4689      	mov	r9, r1
 80057d4:	f7fa fe28 	bl	8000428 <__aeabi_f2d>
 80057d8:	4602      	mov	r2, r0
 80057da:	460b      	mov	r3, r1
 80057dc:	4640      	mov	r0, r8
 80057de:	4649      	mov	r1, r9
 80057e0:	f7fa fcc4 	bl	800016c <__adddf3>
 80057e4:	f7fb f94c 	bl	8000a80 <__aeabi_d2f>
 80057e8:	6560      	str	r0, [r4, #84]	; 0x54
 80057ea:	e6a2      	b.n	8005532 <Control+0x42a>
 80057ec:	f110 0f0a 	cmn.w	r0, #10
 80057f0:	dbe4      	blt.n	80057bc <Control+0x6b4>
 80057f2:	e69e      	b.n	8005532 <Control+0x42a>
 80057f4:	f3af 8000 	nop.w
 80057f8:	d2f1a9fc 	.word	0xd2f1a9fc
 80057fc:	3f40624d 	.word	0x3f40624d
 8005800:	eb1c432d 	.word	0xeb1c432d
 8005804:	3f0a36e2 	.word	0x3f0a36e2
 8005808:	40010c00 	.word	0x40010c00
 800580c:	40240000 	.word	0x40240000
 8005810:	3fe00000 	.word	0x3fe00000
 8005814:	20000a5c 	.word	0x20000a5c

08005818 <PwmWriteMotor>:
//#include "PWM.h"
#include "Board.h"
void PwmWriteMotor(void)
{
  TIM4->CCR1 = motor[0];  // Actual : REAR_L
 8005818:	4a07      	ldr	r2, [pc, #28]	; (8005838 <PwmWriteMotor+0x20>)
 800581a:	4b08      	ldr	r3, [pc, #32]	; (800583c <PwmWriteMotor+0x24>)
 800581c:	f9b2 1000 	ldrsh.w	r1, [r2]
 8005820:	6359      	str	r1, [r3, #52]	; 0x34
  TIM4->CCR2 = motor[1];  // Actual : FRONT_R
 8005822:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 8005826:	6399      	str	r1, [r3, #56]	; 0x38
  TIM4->CCR3 = motor[2];  // Actual : FRONT_L
 8005828:	f9b2 1004 	ldrsh.w	r1, [r2, #4]
  TIM4->CCR4 = motor[3];  // Actual : REAR_R
 800582c:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
  TIM4->CCR3 = motor[2];  // Actual : FRONT_L
 8005830:	63d9      	str	r1, [r3, #60]	; 0x3c
  TIM4->CCR4 = motor[3];  // Actual : REAR_R
 8005832:	641a      	str	r2, [r3, #64]	; 0x40
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	20000a54 	.word	0x20000a54
 800583c:	40000800 	.word	0x40000800

08005840 <Init_Buffer>:
	Queue_t *p_uart;
	p_uart = &Q_buffer[channel];
	Init_Buffer(p_uart);
}

bool Init_Buffer(Queue_t *Q){
 8005840:	2300      	movs	r3, #0
	bool result = true;
		uint8_t count;
	for(count = 0; count<MAX; count++){
		Q->Ring_Buffer[count]= 0;
 8005842:	461a      	mov	r2, r3
 8005844:	54c2      	strb	r2, [r0, r3]
 8005846:	3301      	adds	r3, #1
	for(count = 0; count<MAX; count++){
 8005848:	2b80      	cmp	r3, #128	; 0x80
 800584a:	d1fb      	bne.n	8005844 <Init_Buffer+0x4>
	}
	Q->head = 0;
 800584c:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
	Q->tail = 0;
 8005850:	f880 2081 	strb.w	r2, [r0, #129]	; 0x81
	Q->size = MAX;
 8005854:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
	Q->temp = 0;
 8005858:	f880 2083 	strb.w	r2, [r0, #131]	; 0x83
	
	return result;
}
 800585c:	2001      	movs	r0, #1
 800585e:	4770      	bx	lr

08005860 <QueueCreate>:
	Init_Buffer(p_uart);
 8005860:	2288      	movs	r2, #136	; 0x88
 8005862:	4b02      	ldr	r3, [pc, #8]	; (800586c <QueueCreate+0xc>)
 8005864:	fb02 3000 	mla	r0, r2, r0, r3
 8005868:	f7ff bfea 	b.w	8005840 <Init_Buffer>
 800586c:	20000b58 	.word	0x20000b58

08005870 <Q_full>:

uint8_t Q_full(Queue_t *Q){
	if((Q->head+1)%MAX == Q->tail){
 8005870:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8005874:	f890 0081 	ldrb.w	r0, [r0, #129]	; 0x81
 8005878:	3301      	adds	r3, #1
 800587a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	   return TRUE;
	} return FALSE;
}
 800587e:	1a1b      	subs	r3, r3, r0
 8005880:	4258      	negs	r0, r3
 8005882:	4158      	adcs	r0, r3
 8005884:	4770      	bx	lr

08005886 <write_Q>:
	if(Q->head == Q->tail){
		return TRUE;
	} return FALSE;
}

uint8_t write_Q(Queue_t *Q, char data){
 8005886:	b508      	push	{r3, lr}
 8005888:	4602      	mov	r2, r0
	if(Q_full(Q)){
 800588a:	f7ff fff1 	bl	8005870 <Q_full>
 800588e:	b960      	cbnz	r0, 80058aa <write_Q+0x24>
		return FALSE;
	}
  Q->Ring_Buffer[Q->head] = data;
 8005890:	f892 3080 	ldrb.w	r3, [r2, #128]	; 0x80
  Q->head = (Q->head+1) % MAX;
	return TRUE;
 8005894:	2001      	movs	r0, #1
  Q->Ring_Buffer[Q->head] = data;
 8005896:	b2db      	uxtb	r3, r3
 8005898:	54d1      	strb	r1, [r2, r3]
  Q->head = (Q->head+1) % MAX;
 800589a:	f892 3080 	ldrb.w	r3, [r2, #128]	; 0x80
 800589e:	3301      	adds	r3, #1
 80058a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058a4:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
	return TRUE;
 80058a8:	bd08      	pop	{r3, pc}
		return FALSE;
 80058aa:	2000      	movs	r0, #0
}
 80058ac:	bd08      	pop	{r3, pc}

080058ae <read_Q>:
	if(Q->head == Q->tail){
 80058ae:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80058b2:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d101      	bne.n	80058be <read_Q+0x10>

uint8_t read_Q(Queue_t *Q){
	if(Q_empty(Q)){
		return FALSE;
 80058ba:	2000      	movs	r0, #0
 80058bc:	4770      	bx	lr
	}
		Q->temp = Q->Ring_Buffer[Q->tail];
 80058be:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	5cc3      	ldrb	r3, [r0, r3]
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	f880 3083 	strb.w	r3, [r0, #131]	; 0x83
		Q->tail = (Q->tail+1) % MAX;
 80058cc:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 80058d0:	3301      	adds	r3, #1
 80058d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058d6:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
		if(Q->tail >= MAX-1)return FALSE;
 80058da:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 80058de:	2b7e      	cmp	r3, #126	; 0x7e
 80058e0:	d8eb      	bhi.n	80058ba <read_Q+0xc>

	return Q->temp;
 80058e2:	f890 0083 	ldrb.w	r0, [r0, #131]	; 0x83
 80058e6:	b2c0      	uxtb	r0, r0
 80058e8:	4770      	bx	lr

080058ea <QueueAvailable>:
	//return TRUE;
}

uint32_t QueueAvailable(Queue_t *Q)
{
 80058ea:	b510      	push	{r4, lr}
  uint32_t length;

  length = (Q->size + Q->head - Q->tail) % Q->size;
 80058ec:	f890 3082 	ldrb.w	r3, [r0, #130]	; 0x82
 80058f0:	f890 4080 	ldrb.w	r4, [r0, #128]	; 0x80
 80058f4:	f890 1081 	ldrb.w	r1, [r0, #129]	; 0x81
 80058f8:	4423      	add	r3, r4
 80058fa:	f890 2082 	ldrb.w	r2, [r0, #130]	; 0x82
 80058fe:	1a5b      	subs	r3, r3, r1
 8005900:	fb93 f0f2 	sdiv	r0, r3, r2

  return length;
}
 8005904:	fb00 3012 	mls	r0, r0, r2, r3
 8005908:	bd10      	pop	{r4, pc}
	...

0800590c <HAL_TIM_IC_CaptureCallback>:
rc RC;
rc RC_Raw;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 && htim->Instance == TIM2){
 800590c:	7f03      	ldrb	r3, [r0, #28]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d11d      	bne.n	800594e <HAL_TIM_IC_CaptureCallback+0x42>
 8005912:	6803      	ldr	r3, [r0, #0]
 8005914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005918:	f040 8095 	bne.w	8005a46 <HAL_TIM_IC_CaptureCallback+0x13a>
	        if(Ch1_PIN){  // Timer2 Ch1 pin(PA0) is High
 800591c:	4a52      	ldr	r2, [pc, #328]	; (8005a68 <HAL_TIM_IC_CaptureCallback+0x15c>)
 800591e:	6892      	ldr	r2, [r2, #8]
 8005920:	f012 0f01 	tst.w	r2, #1
 8005924:	4a51      	ldr	r2, [pc, #324]	; (8005a6c <HAL_TIM_IC_CaptureCallback+0x160>)
 8005926:	d008      	beq.n	800593a <HAL_TIM_IC_CaptureCallback+0x2e>
	            TIM2->CCR1 = 0;
 8005928:	2100      	movs	r1, #0
 800592a:	6359      	str	r1, [r3, #52]	; 0x34
	            RC.capture_rise[0] = TIM2->CCR1; // read capture data
 800592c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800592e:	6011      	str	r1, [r2, #0]

	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 && htim->Instance == TIM3){
	        if(Ch3_PIN){  // Timer3 Ch1 pin(PA6) is High
	            TIM3->CCR1 = 0;
	        	RC.capture_rise[2] = TIM3->CCR1; // read capture data
	            Ch3_POL_FALLING;  // to falling edge
 8005930:	6a1a      	ldr	r2, [r3, #32]
 8005932:	f042 0202 	orr.w	r2, r2, #2
	            Ch6_POL_FALLING;  // to falling edge
	        }
	        else{   // Timer3 Ch4 pin(PB1) is Low
	        	RC.capture_fall[5] = TIM3->CCR4; // read capture data
	            RC.rcADC[5] = RC.capture_fall[5] - RC.capture_rise[5];
	            Ch6_POL_RISING;   // to rising edge
 8005936:	621a      	str	r2, [r3, #32]
//	        	RC.capture_fall[7] = TIM3->CCR4; // read capture data
//	            RC.rcADC[7] = RC.capture_fall[7] - RC.capture_rise[7];
//	            Ch8_POL_RISING;   // to rising edge
//	        }
//	    }
}
 8005938:	4770      	bx	lr
	            RC.capture_fall[0] = TIM2->CCR1; // read capture data
 800593a:	6b59      	ldr	r1, [r3, #52]	; 0x34
	            RC.rcADC[0] = RC.capture_fall[0] - RC.capture_rise[0];
 800593c:	6810      	ldr	r0, [r2, #0]
	            RC.capture_fall[0] = TIM2->CCR1; // read capture data
 800593e:	6211      	str	r1, [r2, #32]
	            RC.rcADC[0] = RC.capture_fall[0] - RC.capture_rise[0];
 8005940:	1a09      	subs	r1, r1, r0
 8005942:	f8a2 1040 	strh.w	r1, [r2, #64]	; 0x40
	            Ch3_POL_RISING;   // to rising edge
 8005946:	6a1a      	ldr	r2, [r3, #32]
 8005948:	f022 0202 	bic.w	r2, r2, #2
 800594c:	e7f3      	b.n	8005936 <HAL_TIM_IC_CaptureCallback+0x2a>
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2 && htim->Instance == TIM2){
 800594e:	2b02      	cmp	r3, #2
 8005950:	d13d      	bne.n	80059ce <HAL_TIM_IC_CaptureCallback+0xc2>
 8005952:	6803      	ldr	r3, [r0, #0]
 8005954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005958:	d10d      	bne.n	8005976 <HAL_TIM_IC_CaptureCallback+0x6a>
	        if(Ch2_PIN){  // Timer2 Ch2 pin(PA1) is High
 800595a:	4a43      	ldr	r2, [pc, #268]	; (8005a68 <HAL_TIM_IC_CaptureCallback+0x15c>)
 800595c:	6892      	ldr	r2, [r2, #8]
 800595e:	f012 0f02 	tst.w	r2, #2
 8005962:	4a42      	ldr	r2, [pc, #264]	; (8005a6c <HAL_TIM_IC_CaptureCallback+0x160>)
 8005964:	d018      	beq.n	8005998 <HAL_TIM_IC_CaptureCallback+0x8c>
	            TIM2->CCR2 = 0;
 8005966:	2100      	movs	r1, #0
 8005968:	6399      	str	r1, [r3, #56]	; 0x38
	        	RC.capture_rise[1] = TIM2->CCR2; // read capture data
 800596a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800596c:	6051      	str	r1, [r2, #4]
	            Ch2_POL_FALLING;  // to falling edge
 800596e:	6a1a      	ldr	r2, [r3, #32]
 8005970:	f042 0220 	orr.w	r2, r2, #32
	            Ch2_POL_RISING;   // to rising edge
 8005974:	621a      	str	r2, [r3, #32]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2 && htim->Instance == TIM3){
 8005976:	4a3e      	ldr	r2, [pc, #248]	; (8005a70 <HAL_TIM_IC_CaptureCallback+0x164>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d174      	bne.n	8005a66 <HAL_TIM_IC_CaptureCallback+0x15a>
	        if(Ch4_PIN){  // Timer3 Ch2 pin(PA7) is High
 800597c:	4a3a      	ldr	r2, [pc, #232]	; (8005a68 <HAL_TIM_IC_CaptureCallback+0x15c>)
 800597e:	6892      	ldr	r2, [r2, #8]
 8005980:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005984:	4a39      	ldr	r2, [pc, #228]	; (8005a6c <HAL_TIM_IC_CaptureCallback+0x160>)
 8005986:	d018      	beq.n	80059ba <HAL_TIM_IC_CaptureCallback+0xae>
	            TIM3->CCR2 = 0;
 8005988:	2100      	movs	r1, #0
 800598a:	6399      	str	r1, [r3, #56]	; 0x38
	        	RC.capture_rise[3] = TIM3->CCR2; // read capture data
 800598c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800598e:	60d1      	str	r1, [r2, #12]
	            Ch4_POL_FALLING;  // to falling edge
 8005990:	6a1a      	ldr	r2, [r3, #32]
 8005992:	f042 0220 	orr.w	r2, r2, #32
 8005996:	e7ce      	b.n	8005936 <HAL_TIM_IC_CaptureCallback+0x2a>
	        	RC.capture_fall[1] = TIM2->CCR2; // read capture data
 8005998:	6b99      	ldr	r1, [r3, #56]	; 0x38
	        	RC.rcADC[1] = RC.capture_fall[1] - RC.capture_rise[1];
 800599a:	6850      	ldr	r0, [r2, #4]
	        	RC.capture_fall[1] = TIM2->CCR2; // read capture data
 800599c:	6251      	str	r1, [r2, #36]	; 0x24
	        	RC.rcADC[1] = RC.capture_fall[1] - RC.capture_rise[1];
 800599e:	1a09      	subs	r1, r1, r0
 80059a0:	f8a2 1042 	strh.w	r1, [r2, #66]	; 0x42
	            Ch2_POL_RISING;   // to rising edge
 80059a4:	6a1a      	ldr	r2, [r3, #32]
 80059a6:	f022 0220 	bic.w	r2, r2, #32
 80059aa:	e7e3      	b.n	8005974 <HAL_TIM_IC_CaptureCallback+0x68>
	        	RC.capture_fall[2] = TIM3->CCR1; // read capture data
 80059ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
	        	RC.rcADC[2] = RC.capture_fall[2] - RC.capture_rise[2];
 80059ae:	6890      	ldr	r0, [r2, #8]
	        	RC.capture_fall[2] = TIM3->CCR1; // read capture data
 80059b0:	6291      	str	r1, [r2, #40]	; 0x28
	        	RC.rcADC[2] = RC.capture_fall[2] - RC.capture_rise[2];
 80059b2:	1a09      	subs	r1, r1, r0
 80059b4:	f8a2 1044 	strh.w	r1, [r2, #68]	; 0x44
 80059b8:	e7c5      	b.n	8005946 <HAL_TIM_IC_CaptureCallback+0x3a>
	        	RC.capture_fall[3] = TIM3->CCR2; // read capture data
 80059ba:	6b99      	ldr	r1, [r3, #56]	; 0x38
	            RC.rcADC[3] = RC.capture_fall[3] - RC.capture_rise[3];
 80059bc:	68d0      	ldr	r0, [r2, #12]
	        	RC.capture_fall[3] = TIM3->CCR2; // read capture data
 80059be:	62d1      	str	r1, [r2, #44]	; 0x2c
	            RC.rcADC[3] = RC.capture_fall[3] - RC.capture_rise[3];
 80059c0:	1a09      	subs	r1, r1, r0
 80059c2:	f8a2 1046 	strh.w	r1, [r2, #70]	; 0x46
	            Ch4_POL_RISING;   // to rising edge
 80059c6:	6a1a      	ldr	r2, [r3, #32]
 80059c8:	f022 0220 	bic.w	r2, r2, #32
 80059cc:	e7b3      	b.n	8005936 <HAL_TIM_IC_CaptureCallback+0x2a>
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3 && htim->Instance == TIM3){
 80059ce:	2b04      	cmp	r3, #4
 80059d0:	d147      	bne.n	8005a62 <HAL_TIM_IC_CaptureCallback+0x156>
 80059d2:	6803      	ldr	r3, [r0, #0]
 80059d4:	4a26      	ldr	r2, [pc, #152]	; (8005a70 <HAL_TIM_IC_CaptureCallback+0x164>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d145      	bne.n	8005a66 <HAL_TIM_IC_CaptureCallback+0x15a>
	        if(Ch5_PIN){  // Timer3 Ch3 pin(PB0) is High
 80059da:	f502 3284 	add.w	r2, r2, #67584	; 0x10800
 80059de:	6892      	ldr	r2, [r2, #8]
 80059e0:	f012 0f01 	tst.w	r2, #1
 80059e4:	4a21      	ldr	r2, [pc, #132]	; (8005a6c <HAL_TIM_IC_CaptureCallback+0x160>)
 80059e6:	d007      	beq.n	80059f8 <HAL_TIM_IC_CaptureCallback+0xec>
	            TIM3->CCR3 = 0;
 80059e8:	2100      	movs	r1, #0
 80059ea:	63d9      	str	r1, [r3, #60]	; 0x3c
	        	RC.capture_rise[4] = TIM3->CCR3; // read capture data
 80059ec:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80059ee:	6111      	str	r1, [r2, #16]
	            Ch5_POL_FALLING;  // to falling edge
 80059f0:	6a1a      	ldr	r2, [r3, #32]
 80059f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059f6:	e79e      	b.n	8005936 <HAL_TIM_IC_CaptureCallback+0x2a>
	        	RC.capture_fall[4] = TIM3->CCR3; // read capture data
 80059f8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	            RC.rcADC[4] = RC.capture_fall[4] - RC.capture_rise[4];
 80059fa:	6910      	ldr	r0, [r2, #16]
	        	RC.capture_fall[4] = TIM3->CCR3; // read capture data
 80059fc:	6311      	str	r1, [r2, #48]	; 0x30
	            RC.rcADC[4] = RC.capture_fall[4] - RC.capture_rise[4];
 80059fe:	1a09      	subs	r1, r1, r0
 8005a00:	f8a2 1048 	strh.w	r1, [r2, #72]	; 0x48
	            Ch5_POL_RISING;   // to rising edge
 8005a04:	6a1a      	ldr	r2, [r3, #32]
 8005a06:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005a0a:	e794      	b.n	8005936 <HAL_TIM_IC_CaptureCallback+0x2a>
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4 && htim->Instance == TIM3){
 8005a0c:	6803      	ldr	r3, [r0, #0]
 8005a0e:	4a18      	ldr	r2, [pc, #96]	; (8005a70 <HAL_TIM_IC_CaptureCallback+0x164>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d128      	bne.n	8005a66 <HAL_TIM_IC_CaptureCallback+0x15a>
	        if(Ch6_PIN){  // Timer3 Ch4 pin(PB1) is High
 8005a14:	f502 3284 	add.w	r2, r2, #67584	; 0x10800
 8005a18:	6892      	ldr	r2, [r2, #8]
 8005a1a:	f012 0f02 	tst.w	r2, #2
 8005a1e:	4a13      	ldr	r2, [pc, #76]	; (8005a6c <HAL_TIM_IC_CaptureCallback+0x160>)
 8005a20:	d007      	beq.n	8005a32 <HAL_TIM_IC_CaptureCallback+0x126>
	            TIM3->CCR4 = 0;
 8005a22:	2100      	movs	r1, #0
 8005a24:	6419      	str	r1, [r3, #64]	; 0x40
	        	RC.capture_rise[5] = TIM3->CCR4; // read capture data
 8005a26:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005a28:	6151      	str	r1, [r2, #20]
	            Ch6_POL_FALLING;  // to falling edge
 8005a2a:	6a1a      	ldr	r2, [r3, #32]
 8005a2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a30:	e781      	b.n	8005936 <HAL_TIM_IC_CaptureCallback+0x2a>
	        	RC.capture_fall[5] = TIM3->CCR4; // read capture data
 8005a32:	6c19      	ldr	r1, [r3, #64]	; 0x40
	            RC.rcADC[5] = RC.capture_fall[5] - RC.capture_rise[5];
 8005a34:	6950      	ldr	r0, [r2, #20]
	        	RC.capture_fall[5] = TIM3->CCR4; // read capture data
 8005a36:	6351      	str	r1, [r2, #52]	; 0x34
	            RC.rcADC[5] = RC.capture_fall[5] - RC.capture_rise[5];
 8005a38:	1a09      	subs	r1, r1, r0
 8005a3a:	f8a2 104a 	strh.w	r1, [r2, #74]	; 0x4a
	            Ch6_POL_RISING;   // to rising edge
 8005a3e:	6a1a      	ldr	r2, [r3, #32]
 8005a40:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a44:	e777      	b.n	8005936 <HAL_TIM_IC_CaptureCallback+0x2a>
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 && htim->Instance == TIM3){
 8005a46:	4a0a      	ldr	r2, [pc, #40]	; (8005a70 <HAL_TIM_IC_CaptureCallback+0x164>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d10c      	bne.n	8005a66 <HAL_TIM_IC_CaptureCallback+0x15a>
	        if(Ch3_PIN){  // Timer3 Ch1 pin(PA6) is High
 8005a4c:	4a06      	ldr	r2, [pc, #24]	; (8005a68 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8005a4e:	6892      	ldr	r2, [r2, #8]
 8005a50:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005a54:	4a05      	ldr	r2, [pc, #20]	; (8005a6c <HAL_TIM_IC_CaptureCallback+0x160>)
 8005a56:	d0a9      	beq.n	80059ac <HAL_TIM_IC_CaptureCallback+0xa0>
	            TIM3->CCR1 = 0;
 8005a58:	2100      	movs	r1, #0
 8005a5a:	6359      	str	r1, [r3, #52]	; 0x34
	        	RC.capture_rise[2] = TIM3->CCR1; // read capture data
 8005a5c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005a5e:	6091      	str	r1, [r2, #8]
 8005a60:	e766      	b.n	8005930 <HAL_TIM_IC_CaptureCallback+0x24>
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4 && htim->Instance == TIM3){
 8005a62:	2b08      	cmp	r3, #8
 8005a64:	d0d2      	beq.n	8005a0c <HAL_TIM_IC_CaptureCallback+0x100>
 8005a66:	4770      	bx	lr
 8005a68:	40010800 	.word	0x40010800
 8005a6c:	20000ce0 	.word	0x20000ce0
 8005a70:	40000400 	.word	0x40000400

08005a74 <mwArm>:

void mwArm(void)
{
	if(!f.ARMED){
 8005a74:	4b03      	ldr	r3, [pc, #12]	; (8005a84 <mwArm+0x10>)
 8005a76:	785a      	ldrb	r2, [r3, #1]
 8005a78:	b912      	cbnz	r2, 8005a80 <mwArm+0xc>
		f.ARMED = 1;
 8005a7a:	2101      	movs	r1, #1
		f.Tuning_MODE = 0;
 8005a7c:	709a      	strb	r2, [r3, #2]
		f.ARMED = 1;
 8005a7e:	7059      	strb	r1, [r3, #1]
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	20000c68 	.word	0x20000c68

08005a88 <mwDisarm>:
	}
}
void mwDisarm(void)
{
  if(!f.ARMED){
 8005a88:	4907      	ldr	r1, [pc, #28]	; (8005aa8 <mwDisarm+0x20>)
 8005a8a:	784b      	ldrb	r3, [r1, #1]
 8005a8c:	b94b      	cbnz	r3, 8005aa2 <mwDisarm+0x1a>
    f.Tuning_MODE = (f.Tuning_MODE+1) % 3;
 8005a8e:	2203      	movs	r2, #3
 8005a90:	788b      	ldrb	r3, [r1, #2]
 8005a92:	3301      	adds	r3, #1
 8005a94:	fb93 f2f2 	sdiv	r2, r3, r2
 8005a98:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005a9c:	1a9b      	subs	r3, r3, r2
 8005a9e:	708b      	strb	r3, [r1, #2]
  }
	if(f.ARMED){
		f.ARMED = 0;
	}
}
 8005aa0:	4770      	bx	lr
		f.ARMED = 0;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	704b      	strb	r3, [r1, #1]
 8005aa6:	4770      	bx	lr
 8005aa8:	20000c68 	.word	0x20000c68

08005aac <getMres>:
// 2 for 8 Hz, 6 for 100 Hz continuous magnetometer data read
uint8_t Mmode = M_100HZ;

void getMres()
{
  switch (Mscale)
 8005aac:	4b05      	ldr	r3, [pc, #20]	; (8005ac4 <getMres+0x18>)
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	b113      	cbz	r3, 8005ab8 <getMres+0xc>
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d004      	beq.n	8005ac0 <getMres+0x14>
 8005ab6:	4770      	bx	lr
  {
    // Possible magnetometer scales (and their register bit settings) are:
    // 14 bit resolution (0) and 16 bit resolution (1)
    case MFS_14BITS:
      mRes = 10.0f * 4912.0f / 8190.0f; // Proper scale to return milliGauss
 8005ab8:	4a03      	ldr	r2, [pc, #12]	; (8005ac8 <getMres+0x1c>)
      break;
    case MFS_16BITS:
      mRes = 10.0f * 4912.0f / 32760.0f; // Proper scale to return milliGauss
 8005aba:	4b04      	ldr	r3, [pc, #16]	; (8005acc <getMres+0x20>)
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	4770      	bx	lr
 8005ac0:	4a03      	ldr	r2, [pc, #12]	; (8005ad0 <getMres+0x24>)
 8005ac2:	e7fa      	b.n	8005aba <getMres+0xe>
 8005ac4:	20000009 	.word	0x20000009
 8005ac8:	40bfebff 	.word	0x40bfebff
 8005acc:	20000958 	.word	0x20000958
 8005ad0:	3fbfebff 	.word	0x3fbfebff

08005ad4 <getGres>:
  }
}

void getGres()
{
  switch (Gscale)
 8005ad4:	4b08      	ldr	r3, [pc, #32]	; (8005af8 <getGres+0x24>)
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	2b03      	cmp	r3, #3
 8005ada:	d806      	bhi.n	8005aea <getGres+0x16>
 8005adc:	e8df f003 	tbb	[pc, r3]
 8005ae0:	0a080602 	.word	0x0a080602
    // Possible gyro scales (and their register bit settings) are:
    // 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS (11).
    // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that
    // 2-bit value:
    case GFS_250DPS:
      gRes = 250.0f / 32768.0f;
 8005ae4:	4a05      	ldr	r2, [pc, #20]	; (8005afc <getGres+0x28>)
      break;
    case GFS_1000DPS:
      gRes = 1000.0f / 32768.0f;
      break;
    case GFS_2000DPS:
      gRes = 2000.0f / 32768.0f;
 8005ae6:	4b06      	ldr	r3, [pc, #24]	; (8005b00 <getGres+0x2c>)
 8005ae8:	601a      	str	r2, [r3, #0]
 8005aea:	4770      	bx	lr
      gRes = 500.0f / 32768.0f;
 8005aec:	4a05      	ldr	r2, [pc, #20]	; (8005b04 <getGres+0x30>)
 8005aee:	e7fa      	b.n	8005ae6 <getGres+0x12>
      gRes = 1000.0f / 32768.0f;
 8005af0:	4a05      	ldr	r2, [pc, #20]	; (8005b08 <getGres+0x34>)
 8005af2:	e7f8      	b.n	8005ae6 <getGres+0x12>
      gRes = 2000.0f / 32768.0f;
 8005af4:	4a05      	ldr	r2, [pc, #20]	; (8005b0c <getGres+0x38>)
 8005af6:	e7f6      	b.n	8005ae6 <getGres+0x12>
 8005af8:	20000701 	.word	0x20000701
 8005afc:	3bfa0000 	.word	0x3bfa0000
 8005b00:	20000950 	.word	0x20000950
 8005b04:	3c7a0000 	.word	0x3c7a0000
 8005b08:	3cfa0000 	.word	0x3cfa0000
 8005b0c:	3d7a0000 	.word	0x3d7a0000

08005b10 <getAres>:
  }
}

void getAres()
{
  switch (Ascale)
 8005b10:	4b0a      	ldr	r3, [pc, #40]	; (8005b3c <getAres+0x2c>)
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	2b03      	cmp	r3, #3
 8005b16:	d807      	bhi.n	8005b28 <getAres+0x18>
 8005b18:	e8df f003 	tbb	[pc, r3]
 8005b1c:	0d0a0702 	.word	0x0d0a0702
    // Possible accelerometer scales (and their register bit settings) are:
    // 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
    // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that
    // 2-bit value:
    case AFS_2G:
      aRes = 2.0f / 32768.0f;
 8005b20:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
      break;
    case AFS_8G:
      aRes = 8.0f / 32768.0f;
      break;
    case AFS_16G:
      aRes = 16.0f / 32768.0f;
 8005b24:	4b06      	ldr	r3, [pc, #24]	; (8005b40 <getAres+0x30>)
 8005b26:	601a      	str	r2, [r3, #0]
 8005b28:	4770      	bx	lr
      aRes = 4.0f / 32768.0f;
 8005b2a:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8005b2e:	e7f9      	b.n	8005b24 <getAres+0x14>
      aRes = 8.0f / 32768.0f;
 8005b30:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8005b34:	e7f6      	b.n	8005b24 <getAres+0x14>
      aRes = 16.0f / 32768.0f;
 8005b36:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8005b3a:	e7f3      	b.n	8005b24 <getAres+0x14>
 8005b3c:	20000700 	.word	0x20000700
 8005b40:	20000940 	.word	0x20000940

08005b44 <GYRO_Common>:
	
	if(1) GYRO_Common(); //Flight_Status >= 1
}

void GYRO_Common(void)
{
 8005b44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t axis =0;
  for(axis=0; axis<3; axis++)
  {
    imu.gyroRaw[axis] = ((float)imu.gyroADC[axis] - imu.gyro_cal[axis]) * gRes;// - gyroBias[axis];
 8005b48:	f04f 0900 	mov.w	r9, #0

    if(abs(imu.gyroRaw[axis]) <= 5)
 8005b4c:	2600      	movs	r6, #0
 8005b4e:	f04f 0701 	mov.w	r7, #1
 8005b52:	46c8      	mov	r8, r9
    imu.gyroRaw[axis] = ((float)imu.gyroADC[axis] - imu.gyro_cal[axis]) * gRes;// - gyroBias[axis];
 8005b54:	4b1b      	ldr	r3, [pc, #108]	; (8005bc4 <GYRO_Common+0x80>)
 8005b56:	4c1c      	ldr	r4, [pc, #112]	; (8005bc8 <GYRO_Common+0x84>)
 8005b58:	681b      	ldr	r3, [r3, #0]
    if(abs(imu.gyroRaw[axis]) <= 5)
 8005b5a:	f8df a074 	ldr.w	sl, [pc, #116]	; 8005bd0 <GYRO_Common+0x8c>
 8005b5e:	f8df b074 	ldr.w	fp, [pc, #116]	; 8005bd4 <GYRO_Common+0x90>
    imu.gyroRaw[axis] = ((float)imu.gyroADC[axis] - imu.gyro_cal[axis]) * gRes;// - gyroBias[axis];
 8005b62:	9300      	str	r3, [sp, #0]
 8005b64:	4b19      	ldr	r3, [pc, #100]	; (8005bcc <GYRO_Common+0x88>)
 8005b66:	444b      	add	r3, r9
 8005b68:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 8005b6c:	f7fb f892 	bl	8000c94 <__aeabi_i2f>
 8005b70:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8005b74:	f7fa ffd8 	bl	8000b28 <__aeabi_fsub>
 8005b78:	9900      	ldr	r1, [sp, #0]
 8005b7a:	f7fb f8df 	bl	8000d3c <__aeabi_fmul>
    if(abs(imu.gyroRaw[axis]) <= 5)
 8005b7e:	4631      	mov	r1, r6
    imu.gyroRaw[axis] = ((float)imu.gyroADC[axis] - imu.gyro_cal[axis]) * gRes;// - gyroBias[axis];
 8005b80:	4605      	mov	r5, r0
    if(abs(imu.gyroRaw[axis]) <= 5)
 8005b82:	f7fb fa97 	bl	80010b4 <__aeabi_fcmpgt>
 8005b86:	463b      	mov	r3, r7
 8005b88:	9301      	str	r3, [sp, #4]
 8005b8a:	b190      	cbz	r0, 8005bb2 <GYRO_Common+0x6e>
 8005b8c:	4659      	mov	r1, fp
 8005b8e:	4628      	mov	r0, r5
 8005b90:	f7fb fa7c 	bl	800108c <__aeabi_fcmple>
 8005b94:	9b01      	ldr	r3, [sp, #4]
 8005b96:	b900      	cbnz	r0, 8005b9a <GYRO_Common+0x56>
 8005b98:	4643      	mov	r3, r8
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	b973      	cbnz	r3, 8005bbc <GYRO_Common+0x78>
    imu.gyroRaw[axis] = ((float)imu.gyroADC[axis] - imu.gyro_cal[axis]) * gRes;// - gyroBias[axis];
 8005b9e:	f844 5c2c 	str.w	r5, [r4, #-44]
 8005ba2:	f109 0902 	add.w	r9, r9, #2
  for(axis=0; axis<3; axis++)
 8005ba6:	f1b9 0f06 	cmp.w	r9, #6
 8005baa:	d1db      	bne.n	8005b64 <GYRO_Common+0x20>
      {
        imu.gyroRaw[axis] = 0;
      }
  }
}
 8005bac:	b003      	add	sp, #12
 8005bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(abs(imu.gyroRaw[axis]) <= 5)
 8005bb2:	4651      	mov	r1, sl
 8005bb4:	4628      	mov	r0, r5
 8005bb6:	f7fb fa73 	bl	80010a0 <__aeabi_fcmpge>
 8005bba:	e7eb      	b.n	8005b94 <GYRO_Common+0x50>
        imu.gyroRaw[axis] = 0;
 8005bbc:	f844 6c2c 	str.w	r6, [r4, #-44]
 8005bc0:	e7ef      	b.n	8005ba2 <GYRO_Common+0x5e>
 8005bc2:	bf00      	nop
 8005bc4:	20000950 	.word	0x20000950
 8005bc8:	20000e14 	.word	0x20000e14
 8005bcc:	20000db8 	.word	0x20000db8
 8005bd0:	c0a00000 	.word	0xc0a00000
 8005bd4:	40a00000 	.word	0x40a00000

08005bd8 <Gyro_getADC>:
	I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_XOUT_H, 1, rawADC, 6);
 8005bd8:	2306      	movs	r3, #6
{
 8005bda:	b537      	push	{r0, r1, r2, r4, r5, lr}
	I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_XOUT_H, 1, rawADC, 6);
 8005bdc:	4c0e      	ldr	r4, [pc, #56]	; (8005c18 <Gyro_getADC+0x40>)
 8005bde:	9300      	str	r3, [sp, #0]
 8005be0:	2201      	movs	r2, #1
 8005be2:	4623      	mov	r3, r4
 8005be4:	2143      	movs	r1, #67	; 0x43
 8005be6:	20d2      	movs	r0, #210	; 0xd2
 8005be8:	f7fe fbcc 	bl	8004384 <I2C_ByteRead>
	y = ((int16_t)rawADC[2]<<8) | rawADC[3];
 8005bec:	78a3      	ldrb	r3, [r4, #2]
 8005bee:	78e1      	ldrb	r1, [r4, #3]
	z = ((int16_t)rawADC[4]<<8) | rawADC[5];
 8005bf0:	7962      	ldrb	r2, [r4, #5]
	y = ((int16_t)rawADC[2]<<8) | rawADC[3];
 8005bf2:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
	z = ((int16_t)rawADC[4]<<8) | rawADC[5];
 8005bf6:	7923      	ldrb	r3, [r4, #4]
	x = ((int16_t)rawADC[0]<<8) | rawADC[1];
 8005bf8:	7825      	ldrb	r5, [r4, #0]
 8005bfa:	7860      	ldrb	r0, [r4, #1]
	z = ((int16_t)rawADC[4]<<8) | rawADC[5];
 8005bfc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	GYRO_ORIENTATION(x, y, z);
 8005c00:	4b06      	ldr	r3, [pc, #24]	; (8005c1c <Gyro_getADC+0x44>)
	x = ((int16_t)rawADC[0]<<8) | rawADC[1];
 8005c02:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
	GYRO_ORIENTATION(x, y, z);
 8005c06:	8298      	strh	r0, [r3, #20]
 8005c08:	82d9      	strh	r1, [r3, #22]
 8005c0a:	831a      	strh	r2, [r3, #24]
}
 8005c0c:	b003      	add	sp, #12
 8005c0e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	if(1) GYRO_Common(); //Flight_Status >= 1
 8005c12:	f7ff bf97 	b.w	8005b44 <GYRO_Common>
 8005c16:	bf00      	nop
 8005c18:	20000e6c 	.word	0x20000e6c
 8005c1c:	20000db8 	.word	0x20000db8

08005c20 <ACC_Common>:
	
	if(1) ACC_Common(); //Flight_Status >= 1
}

void ACC_Common(void)
{
 8005c20:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint8_t axis = 0;
  static int32_t a[3];

  if(calibratingA>0){
 8005c24:	4e2a      	ldr	r6, [pc, #168]	; (8005cd0 <ACC_Common+0xb0>)
 8005c26:	4c2b      	ldr	r4, [pc, #172]	; (8005cd4 <ACC_Common+0xb4>)
 8005c28:	8830      	ldrh	r0, [r6, #0]
 8005c2a:	2800      	cmp	r0, #0
 8005c2c:	d03c      	beq.n	8005ca8 <ACC_Common+0x88>
 8005c2e:	2300      	movs	r3, #0
 8005c30:	4a29      	ldr	r2, [pc, #164]	; (8005cd8 <ACC_Common+0xb8>)
    for(axis=0; axis <3; axis++){
    // Reset a[axis] at start of calibration
      if (calibratingA == 512) a[axis]=0;
 8005c32:	461d      	mov	r5, r3
 8005c34:	4611      	mov	r1, r2
 8005c36:	f104 0e18 	add.w	lr, r4, #24
 8005c3a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005c3e:	bf08      	it	eq
 8005c40:	6015      	streq	r5, [r2, #0]
      // Sum up 512 readings
      a[axis] +=imu.accADC[axis];
 8005c42:	f9be c002 	ldrsh.w	ip, [lr, #2]
 8005c46:	6817      	ldr	r7, [r2, #0]
      // Clear global variables for next reading
      imu.accADC[axis]=0;
 8005c48:	f82e 5f02 	strh.w	r5, [lr, #2]!
      a[axis] +=imu.accADC[axis];
 8005c4c:	4467      	add	r7, ip
 8005c4e:	f842 7b04 	str.w	r7, [r2], #4
      imu.acc_cal[axis]=0;
 8005c52:	18e7      	adds	r7, r4, r3
 8005c54:	3304      	adds	r3, #4
    for(axis=0; axis <3; axis++){
 8005c56:	2b0c      	cmp	r3, #12
      imu.acc_cal[axis]=0;
 8005c58:	657d      	str	r5, [r7, #84]	; 0x54
    for(axis=0; axis <3; axis++){
 8005c5a:	d1ee      	bne.n	8005c3a <ACC_Common+0x1a>
  }
     // Calculate average, shift Z down by acc_1G and store values in EEPROM at end of calibration
  if (calibratingA == 1) {
 8005c5c:	2801      	cmp	r0, #1
 8005c5e:	d120      	bne.n	8005ca2 <ACC_Common+0x82>
    imu.acc_cal[ROLL]  = a[ROLL]>>9;
    imu.acc_cal[PITCH] = a[PITCH]>>9;
 8005c60:	684b      	ldr	r3, [r1, #4]
    imu.acc_cal[ROLL]  = a[ROLL]>>9;
 8005c62:	680f      	ldr	r7, [r1, #0]
    imu.acc_cal[PITCH] = a[PITCH]>>9;
 8005c64:	ea4f 2863 	mov.w	r8, r3, asr #9
    imu.acc_cal[YAW]   = (a[YAW]>>9)-(int32_t)aRes;
 8005c68:	4b1c      	ldr	r3, [pc, #112]	; (8005cdc <ACC_Common+0xbc>)
    imu.acc_cal[ROLL]  = a[ROLL]>>9;
 8005c6a:	127f      	asrs	r7, r7, #9
    imu.acc_cal[YAW]   = (a[YAW]>>9)-(int32_t)aRes;
 8005c6c:	6818      	ldr	r0, [r3, #0]
    imu.acc_cal[ROLL]  = a[ROLL]>>9;
 8005c6e:	6567      	str	r7, [r4, #84]	; 0x54
    imu.acc_cal[PITCH] = a[PITCH]>>9;
 8005c70:	f8c4 8058 	str.w	r8, [r4, #88]	; 0x58
    imu.acc_cal[YAW]   = (a[YAW]>>9)-(int32_t)aRes;
 8005c74:	688d      	ldr	r5, [r1, #8]
 8005c76:	f7fb fa3d 	bl	80010f4 <__aeabi_f2iz>
 8005c7a:	126d      	asrs	r5, r5, #9
 8005c7c:	1a28      	subs	r0, r5, r0
    sprintf(Buf, "ACC_CALI_DONE : %ld, %ld, %ld\r\n ", imu.acc_cal[ROLL], imu.acc_cal[PITCH], imu.acc_cal[YAW]);
 8005c7e:	4643      	mov	r3, r8
 8005c80:	463a      	mov	r2, r7
 8005c82:	4917      	ldr	r1, [pc, #92]	; (8005ce0 <ACC_Common+0xc0>)
    imu.acc_cal[YAW]   = (a[YAW]>>9)-(int32_t)aRes;
 8005c84:	65e0      	str	r0, [r4, #92]	; 0x5c
    sprintf(Buf, "ACC_CALI_DONE : %ld, %ld, %ld\r\n ", imu.acc_cal[ROLL], imu.acc_cal[PITCH], imu.acc_cal[YAW]);
 8005c86:	9000      	str	r0, [sp, #0]
 8005c88:	4816      	ldr	r0, [pc, #88]	; (8005ce4 <ACC_Common+0xc4>)
 8005c8a:	f002 fd2b 	bl	80086e4 <sprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf),1000);
 8005c8e:	4815      	ldr	r0, [pc, #84]	; (8005ce4 <ACC_Common+0xc4>)
 8005c90:	f7fa fa5e 	bl	8000150 <strlen>
 8005c94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005c98:	b282      	uxth	r2, r0
 8005c9a:	4912      	ldr	r1, [pc, #72]	; (8005ce4 <ACC_Common+0xc4>)
 8005c9c:	4812      	ldr	r0, [pc, #72]	; (8005ce8 <ACC_Common+0xc8>)
 8005c9e:	f7fe f84b 	bl	8003d38 <HAL_UART_Transmit>
  }
  calibratingA--;
 8005ca2:	8833      	ldrh	r3, [r6, #0]
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	8033      	strh	r3, [r6, #0]
}

  for(axis=0;axis<3;axis++)
  {
    imu.accRaw[axis] = (float)imu.accADC[axis] * aRes;// - accBias[axis];
 8005ca8:	2500      	movs	r5, #0
 8005caa:	4b0c      	ldr	r3, [pc, #48]	; (8005cdc <ACC_Common+0xbc>)
 8005cac:	4e0f      	ldr	r6, [pc, #60]	; (8005cec <ACC_Common+0xcc>)
 8005cae:	f8d3 8000 	ldr.w	r8, [r3]
 8005cb2:	f936 0f02 	ldrsh.w	r0, [r6, #2]!
 8005cb6:	f7fa ffed 	bl	8000c94 <__aeabi_i2f>
 8005cba:	4641      	mov	r1, r8
 8005cbc:	f7fb f83e 	bl	8000d3c <__aeabi_fmul>
 8005cc0:	1967      	adds	r7, r4, r5
 8005cc2:	3504      	adds	r5, #4
  for(axis=0;axis<3;axis++)
 8005cc4:	2d0c      	cmp	r5, #12
    imu.accRaw[axis] = (float)imu.accADC[axis] * aRes;// - accBias[axis];
 8005cc6:	62b8      	str	r0, [r7, #40]	; 0x28
  for(axis=0;axis<3;axis++)
 8005cc8:	d1f3      	bne.n	8005cb2 <ACC_Common+0x92>
    //imu.accRaw[axis] = ((float)imu.accADC[axis]-(float)imu.acc_cal[axis]) * AMult;// - accelBias[axis];
  }
}
 8005cca:	b002      	add	sp, #8
 8005ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cd0:	20000798 	.word	0x20000798
 8005cd4:	20000db8 	.word	0x20000db8
 8005cd8:	2000071c 	.word	0x2000071c
 8005cdc:	20000940 	.word	0x20000940
 8005ce0:	0800e120 	.word	0x0800e120
 8005ce4:	20000e78 	.word	0x20000e78
 8005ce8:	200011bc 	.word	0x200011bc
 8005cec:	20000dd0 	.word	0x20000dd0

08005cf0 <ACC_getADC>:
	I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_XOUT_H, 1, rawADC, 6);
 8005cf0:	2306      	movs	r3, #6
{
 8005cf2:	b537      	push	{r0, r1, r2, r4, r5, lr}
	I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_XOUT_H, 1, rawADC, 6);
 8005cf4:	4c0e      	ldr	r4, [pc, #56]	; (8005d30 <ACC_getADC+0x40>)
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	4623      	mov	r3, r4
 8005cfc:	213b      	movs	r1, #59	; 0x3b
 8005cfe:	20d2      	movs	r0, #210	; 0xd2
 8005d00:	f7fe fb40 	bl	8004384 <I2C_ByteRead>
	y = ((int16_t)rawADC[2]<<8) | rawADC[3];
 8005d04:	78a3      	ldrb	r3, [r4, #2]
 8005d06:	78e1      	ldrb	r1, [r4, #3]
	z = ((int16_t)rawADC[4]<<8) | rawADC[5];
 8005d08:	7962      	ldrb	r2, [r4, #5]
	y = ((int16_t)rawADC[2]<<8) | rawADC[3];
 8005d0a:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
	z = ((int16_t)rawADC[4]<<8) | rawADC[5];
 8005d0e:	7923      	ldrb	r3, [r4, #4]
	x = ((int16_t)rawADC[0]<<8) | rawADC[1];
 8005d10:	7825      	ldrb	r5, [r4, #0]
 8005d12:	7860      	ldrb	r0, [r4, #1]
	z = ((int16_t)rawADC[4]<<8) | rawADC[5];
 8005d14:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	ACC_ORIENTATION( x, y, z);
 8005d18:	4b06      	ldr	r3, [pc, #24]	; (8005d34 <ACC_getADC+0x44>)
	x = ((int16_t)rawADC[0]<<8) | rawADC[1];
 8005d1a:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
	ACC_ORIENTATION( x, y, z);
 8005d1e:	8358      	strh	r0, [r3, #26]
 8005d20:	8399      	strh	r1, [r3, #28]
 8005d22:	83da      	strh	r2, [r3, #30]
}
 8005d24:	b003      	add	sp, #12
 8005d26:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	if(1) ACC_Common(); //Flight_Status >= 1
 8005d2a:	f7ff bf79 	b.w	8005c20 <ACC_Common>
 8005d2e:	bf00      	nop
 8005d30:	20000e6c 	.word	0x20000e6c
 8005d34:	20000db8 	.word	0x20000db8

08005d38 <MAG_Common>:
		}
	}
}

void MAG_Common(void)
{
 8005d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint8_t axis = 0;
  for(axis=0;axis<3;axis++)
  {
    imu.magRaw[axis] = (float)imu.magADC[axis] * mRes * magCalibration[axis] - magBias[axis];
 8005d3c:	2400      	movs	r4, #0
 8005d3e:	4b10      	ldr	r3, [pc, #64]	; (8005d80 <MAG_Common+0x48>)
 8005d40:	4d10      	ldr	r5, [pc, #64]	; (8005d84 <MAG_Common+0x4c>)
 8005d42:	f8d3 8000 	ldr.w	r8, [r3]
 8005d46:	4f10      	ldr	r7, [pc, #64]	; (8005d88 <MAG_Common+0x50>)
 8005d48:	4e10      	ldr	r6, [pc, #64]	; (8005d8c <MAG_Common+0x54>)
 8005d4a:	f1a5 093c 	sub.w	r9, r5, #60	; 0x3c
 8005d4e:	eb04 0309 	add.w	r3, r4, r9
 8005d52:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 8005d56:	f7fa ff9d 	bl	8000c94 <__aeabi_i2f>
 8005d5a:	4641      	mov	r1, r8
 8005d5c:	f7fa ffee 	bl	8000d3c <__aeabi_fmul>
 8005d60:	f857 1014 	ldr.w	r1, [r7, r4, lsl #1]
 8005d64:	f7fa ffea 	bl	8000d3c <__aeabi_fmul>
 8005d68:	f856 1014 	ldr.w	r1, [r6, r4, lsl #1]
 8005d6c:	f7fa fedc 	bl	8000b28 <__aeabi_fsub>
 8005d70:	3402      	adds	r4, #2
  for(axis=0;axis<3;axis++)
 8005d72:	2c06      	cmp	r4, #6
    imu.magRaw[axis] = (float)imu.magADC[axis] * mRes * magCalibration[axis] - magBias[axis];
 8005d74:	f845 0f04 	str.w	r0, [r5, #4]!
  for(axis=0;axis<3;axis++)
 8005d78:	d1e9      	bne.n	8005d4e <MAG_Common+0x16>
  }
}
 8005d7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d7e:	bf00      	nop
 8005d80:	20000958 	.word	0x20000958
 8005d84:	20000df4 	.word	0x20000df4
 8005d88:	200007b8 	.word	0x200007b8
 8005d8c:	200007ac 	.word	0x200007ac

08005d90 <Mag_getADC>:
{
 8005d90:	b537      	push	{r0, r1, r2, r4, r5, lr}
	I2C_ByteRead(MPU9250_RA_MAG_ADDRESS, 0x02, 1, rawADC, 1);
 8005d92:	2501      	movs	r5, #1
 8005d94:	4c16      	ldr	r4, [pc, #88]	; (8005df0 <Mag_getADC+0x60>)
 8005d96:	462a      	mov	r2, r5
 8005d98:	4623      	mov	r3, r4
 8005d9a:	9500      	str	r5, [sp, #0]
 8005d9c:	2102      	movs	r1, #2
 8005d9e:	2018      	movs	r0, #24
 8005da0:	f7fe faf0 	bl	8004384 <I2C_ByteRead>
	if( rawADC[0] & 0x01)
 8005da4:	7823      	ldrb	r3, [r4, #0]
 8005da6:	07da      	lsls	r2, r3, #31
 8005da8:	d51f      	bpl.n	8005dea <Mag_getADC+0x5a>
	I2C_ByteRead(MPU9250_RA_MAG_ADDRESS, 0x03, 1, rawADC, 7);
 8005daa:	2307      	movs	r3, #7
 8005dac:	462a      	mov	r2, r5
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	2103      	movs	r1, #3
 8005db2:	4623      	mov	r3, r4
 8005db4:	2018      	movs	r0, #24
 8005db6:	f7fe fae5 	bl	8004384 <I2C_ByteRead>
	if(!(c & 0x08)){
 8005dba:	79a3      	ldrb	r3, [r4, #6]
 8005dbc:	071b      	lsls	r3, r3, #28
 8005dbe:	d414      	bmi.n	8005dea <Mag_getADC+0x5a>
	y = ((int16_t)rawADC[3]<<8) | rawADC[2];
 8005dc0:	78e3      	ldrb	r3, [r4, #3]
 8005dc2:	78a1      	ldrb	r1, [r4, #2]
	z = ((int16_t)rawADC[5]<<8) | rawADC[4];
 8005dc4:	7922      	ldrb	r2, [r4, #4]
	y = ((int16_t)rawADC[3]<<8) | rawADC[2];
 8005dc6:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
	z = ((int16_t)rawADC[5]<<8) | rawADC[4];
 8005dca:	7963      	ldrb	r3, [r4, #5]
	x = ((int16_t)rawADC[1]<<8) | rawADC[0];
 8005dcc:	7865      	ldrb	r5, [r4, #1]
 8005dce:	7820      	ldrb	r0, [r4, #0]
	z = ((int16_t)rawADC[5]<<8) | rawADC[4];
 8005dd0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	MAG_ORIENTATION( x, y, z);
 8005dd4:	4b07      	ldr	r3, [pc, #28]	; (8005df4 <Mag_getADC+0x64>)
	x = ((int16_t)rawADC[1]<<8) | rawADC[0];
 8005dd6:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
	MAG_ORIENTATION( x, y, z);
 8005dda:	8198      	strh	r0, [r3, #12]
 8005ddc:	81d9      	strh	r1, [r3, #14]
 8005dde:	821a      	strh	r2, [r3, #16]
}
 8005de0:	b003      	add	sp, #12
 8005de2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	if(1) MAG_Common();//Flight_Status >= 1
 8005de6:	f7ff bfa7 	b.w	8005d38 <MAG_Common>
}
 8005dea:	b003      	add	sp, #12
 8005dec:	bd30      	pop	{r4, r5, pc}
 8005dee:	bf00      	nop
 8005df0:	20000e6c 	.word	0x20000e6c
 8005df4:	20000db8 	.word	0x20000db8

08005df8 <Calibrate_gyro>:
{
 8005df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	for (cal_int = 0; cal_int < 2000; cal_int ++){
 8005dfc:	2500      	movs	r5, #0
      RGB_G_TOGGLE;                                         //Change the led status to indicate calibration.
 8005dfe:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8005eb0 <Calibrate_gyro+0xb8>
      sprintf(Buf, ".");
 8005e02:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 8005eb4 <Calibrate_gyro+0xbc>
 8005e06:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8005eb8 <Calibrate_gyro+0xc0>
    if (cal_int % 125 == 0) {
 8005e0a:	227d      	movs	r2, #125	; 0x7d
 8005e0c:	fb95 f3f2 	sdiv	r3, r5, r2
 8005e10:	fb02 5313 	mls	r3, r2, r3, r5
 8005e14:	b993      	cbnz	r3, 8005e3c <Calibrate_gyro+0x44>
      RGB_G_TOGGLE;                                         //Change the led status to indicate calibration.
 8005e16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005e1a:	4648      	mov	r0, r9
 8005e1c:	f7fc f89f 	bl	8001f5e <HAL_GPIO_TogglePin>
      sprintf(Buf, ".");
 8005e20:	4651      	mov	r1, sl
 8005e22:	4640      	mov	r0, r8
 8005e24:	f002 fc82 	bl	800872c <strcpy>
      HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8005e28:	4640      	mov	r0, r8
 8005e2a:	f7fa f991 	bl	8000150 <strlen>
 8005e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005e32:	b282      	uxth	r2, r0
 8005e34:	4641      	mov	r1, r8
 8005e36:	481b      	ldr	r0, [pc, #108]	; (8005ea4 <Calibrate_gyro+0xac>)
 8005e38:	f7fd ff7e 	bl	8003d38 <HAL_UART_Transmit>
		Gyro_getADC();
 8005e3c:	f7ff fecc 	bl	8005bd8 <Gyro_getADC>
		Mag_getADC();
 8005e40:	2600      	movs	r6, #0
 8005e42:	f7ff ffa5 	bl	8005d90 <Mag_getADC>
 8005e46:	4f18      	ldr	r7, [pc, #96]	; (8005ea8 <Calibrate_gyro+0xb0>)
			imu.gyro_cal[axis] += (float)imu.gyroADC[axis];
 8005e48:	f1a7 045c 	sub.w	r4, r7, #92	; 0x5c
 8005e4c:	1933      	adds	r3, r6, r4
 8005e4e:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 8005e52:	f7fa ff1f 	bl	8000c94 <__aeabi_i2f>
 8005e56:	6879      	ldr	r1, [r7, #4]
 8005e58:	f7fa fe68 	bl	8000b2c <__addsf3>
 8005e5c:	3602      	adds	r6, #2
		for(axis=0; axis<3; axis++)
 8005e5e:	2e06      	cmp	r6, #6
			imu.gyro_cal[axis] += (float)imu.gyroADC[axis];
 8005e60:	f847 0f04 	str.w	r0, [r7, #4]!
		for(axis=0; axis<3; axis++)
 8005e64:	d1f2      	bne.n	8005e4c <Calibrate_gyro+0x54>
	for (cal_int = 0; cal_int < 2000; cal_int ++){
 8005e66:	3501      	adds	r5, #1
 8005e68:	f5b5 6ffa 	cmp.w	r5, #2000	; 0x7d0
 8005e6c:	d1cd      	bne.n	8005e0a <Calibrate_gyro+0x12>
	PrintData(2);
 8005e6e:	2002      	movs	r0, #2
 8005e70:	f001 f9c8 	bl	8007204 <PrintData>
		imu.gyro_cal[axis] /= 2000.0f;
 8005e74:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8005e76:	490d      	ldr	r1, [pc, #52]	; (8005eac <Calibrate_gyro+0xb4>)
 8005e78:	f7fb f814 	bl	8000ea4 <__aeabi_fdiv>
 8005e7c:	490b      	ldr	r1, [pc, #44]	; (8005eac <Calibrate_gyro+0xb4>)
 8005e7e:	6620      	str	r0, [r4, #96]	; 0x60
 8005e80:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8005e82:	f7fb f80f 	bl	8000ea4 <__aeabi_fdiv>
 8005e86:	4909      	ldr	r1, [pc, #36]	; (8005eac <Calibrate_gyro+0xb4>)
 8005e88:	6660      	str	r0, [r4, #100]	; 0x64
 8005e8a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8005e8c:	f7fb f80a 	bl	8000ea4 <__aeabi_fdiv>
 8005e90:	66a0      	str	r0, [r4, #104]	; 0x68
	HAL_Delay(100);
 8005e92:	2064      	movs	r0, #100	; 0x64
 8005e94:	f7fb fb44 	bl	8001520 <HAL_Delay>
}
 8005e98:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	PrintData(2);
 8005e9c:	2002      	movs	r0, #2
 8005e9e:	f001 b9b1 	b.w	8007204 <PrintData>
 8005ea2:	bf00      	nop
 8005ea4:	200011bc 	.word	0x200011bc
 8005ea8:	20000e14 	.word	0x20000e14
 8005eac:	44fa0000 	.word	0x44fa0000
 8005eb0:	40010c00 	.word	0x40010c00
 8005eb4:	0800e141 	.word	0x0800e141
 8005eb8:	20000e78 	.word	0x20000e78

08005ebc <Temp_getADC>:

void Temp_getADC(void)
{
	I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_TEMP_OUT_H, 1, rawADC, 2);
 8005ebc:	2302      	movs	r3, #2
{
 8005ebe:	b513      	push	{r0, r1, r4, lr}
	I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_TEMP_OUT_H, 1, rawADC, 2);
 8005ec0:	4c0c      	ldr	r4, [pc, #48]	; (8005ef4 <Temp_getADC+0x38>)
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	2141      	movs	r1, #65	; 0x41
 8005ec8:	4623      	mov	r3, r4
 8005eca:	20d2      	movs	r0, #210	; 0xd2
 8005ecc:	f7fe fa5a 	bl	8004384 <I2C_ByteRead>
	/* Get acceleration */
	imu.rawTemp = ((int16_t)rawADC[0]<<8) | rawADC[1];
 8005ed0:	7823      	ldrb	r3, [r4, #0]
 8005ed2:	7860      	ldrb	r0, [r4, #1]
 8005ed4:	4c08      	ldr	r4, [pc, #32]	; (8005ef8 <Temp_getADC+0x3c>)
 8005ed6:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8005eda:	b200      	sxth	r0, r0
 8005edc:	8260      	strh	r0, [r4, #18]
	imu.Temp = ((float)imu.rawTemp / 337.87f) + 21.0f;
 8005ede:	f7fa fed9 	bl	8000c94 <__aeabi_i2f>
 8005ee2:	4906      	ldr	r1, [pc, #24]	; (8005efc <Temp_getADC+0x40>)
 8005ee4:	f7fa ffde 	bl	8000ea4 <__aeabi_fdiv>
 8005ee8:	4905      	ldr	r1, [pc, #20]	; (8005f00 <Temp_getADC+0x44>)
 8005eea:	f7fa fe1f 	bl	8000b2c <__addsf3>
 8005eee:	6520      	str	r0, [r4, #80]	; 0x50
}
 8005ef0:	b002      	add	sp, #8
 8005ef2:	bd10      	pop	{r4, pc}
 8005ef4:	20000e6c 	.word	0x20000e6c
 8005ef8:	20000db8 	.word	0x20000db8
 8005efc:	43a8ef5c 	.word	0x43a8ef5c
 8005f00:	41a80000 	.word	0x41a80000

08005f04 <calibrateMPU9250>:
  uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
  uint16_t ii, packet_count, fifo_count;
  int32_t gyro_bias[3] = {0, 0, 0}, accel_bias[3] = {0, 0, 0};

// reset device, reset all registers, clear gyro and accelerometer bias registers
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x80);// Write a one to bit 7 reset bit; toggle reset device
 8005f04:	2380      	movs	r3, #128	; 0x80
{
 8005f06:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_Delay(100); // for stability
// get stable time source
// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x01);
 8005f0a:	2601      	movs	r6, #1
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_2, 7, 8, 0x00);
 8005f0c:	2400      	movs	r4, #0
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_INT_ENABLE, 7, 8, 0x00);// Disable all interrupts
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_FIFO_EN, 7, 8, 0x00);// Disable FIFO
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x00);// Turn on internal clock source
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_I2C_MST_CTRL, 7, 8, 0x00);// Disable I2C master
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_USER_CTRL, 7, 8, 0x00);// Disable FIFO and I2C master modes
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_USER_CTRL, 7, 8, 0x0C);// Reset FIFO and DMP
 8005f0e:	f04f 0b0c 	mov.w	fp, #12
{
 8005f12:	b087      	sub	sp, #28
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x80);// Write a one to bit 7 reset bit; toggle reset device
 8005f14:	2207      	movs	r2, #7
 8005f16:	9300      	str	r3, [sp, #0]
{
 8005f18:	4682      	mov	sl, r0
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x80);// Write a one to bit 7 reset bit; toggle reset device
 8005f1a:	2308      	movs	r3, #8
 8005f1c:	20d2      	movs	r0, #210	; 0xd2
{
 8005f1e:	4689      	mov	r9, r1
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x80);// Write a one to bit 7 reset bit; toggle reset device
 8005f20:	216b      	movs	r1, #107	; 0x6b
 8005f22:	f7fe f9f9 	bl	8004318 <I2C_ByteWrite>
  HAL_Delay(100); // for stability
 8005f26:	2064      	movs	r0, #100	; 0x64
 8005f28:	f7fb fafa 	bl	8001520 <HAL_Delay>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x01);
 8005f2c:	9600      	str	r6, [sp, #0]
 8005f2e:	2308      	movs	r3, #8
 8005f30:	2207      	movs	r2, #7
 8005f32:	216b      	movs	r1, #107	; 0x6b
 8005f34:	20d2      	movs	r0, #210	; 0xd2
 8005f36:	f7fe f9ef 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_2, 7, 8, 0x00);
 8005f3a:	2308      	movs	r3, #8
 8005f3c:	2207      	movs	r2, #7
 8005f3e:	216c      	movs	r1, #108	; 0x6c
 8005f40:	20d2      	movs	r0, #210	; 0xd2
 8005f42:	9400      	str	r4, [sp, #0]
 8005f44:	f7fe f9e8 	bl	8004318 <I2C_ByteWrite>
  HAL_Delay(200); // for stability
 8005f48:	20c8      	movs	r0, #200	; 0xc8
 8005f4a:	f7fb fae9 	bl	8001520 <HAL_Delay>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_INT_ENABLE, 7, 8, 0x00);// Disable all interrupts
 8005f4e:	2308      	movs	r3, #8
 8005f50:	2207      	movs	r2, #7
 8005f52:	2138      	movs	r1, #56	; 0x38
 8005f54:	20d2      	movs	r0, #210	; 0xd2
 8005f56:	9400      	str	r4, [sp, #0]
 8005f58:	f7fe f9de 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_FIFO_EN, 7, 8, 0x00);// Disable FIFO
 8005f5c:	2308      	movs	r3, #8
 8005f5e:	2207      	movs	r2, #7
 8005f60:	2123      	movs	r1, #35	; 0x23
 8005f62:	20d2      	movs	r0, #210	; 0xd2
 8005f64:	9400      	str	r4, [sp, #0]
 8005f66:	f7fe f9d7 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x00);// Turn on internal clock source
 8005f6a:	2308      	movs	r3, #8
 8005f6c:	2207      	movs	r2, #7
 8005f6e:	216b      	movs	r1, #107	; 0x6b
 8005f70:	20d2      	movs	r0, #210	; 0xd2
 8005f72:	9400      	str	r4, [sp, #0]
 8005f74:	f7fe f9d0 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_I2C_MST_CTRL, 7, 8, 0x00);// Disable I2C master
 8005f78:	2308      	movs	r3, #8
 8005f7a:	2207      	movs	r2, #7
 8005f7c:	2124      	movs	r1, #36	; 0x24
 8005f7e:	20d2      	movs	r0, #210	; 0xd2
 8005f80:	9400      	str	r4, [sp, #0]
 8005f82:	f7fe f9c9 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_USER_CTRL, 7, 8, 0x00);// Disable FIFO and I2C master modes
 8005f86:	2308      	movs	r3, #8
 8005f88:	2207      	movs	r2, #7
 8005f8a:	216a      	movs	r1, #106	; 0x6a
 8005f8c:	20d2      	movs	r0, #210	; 0xd2
 8005f8e:	9400      	str	r4, [sp, #0]
 8005f90:	f7fe f9c2 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_USER_CTRL, 7, 8, 0x0C);// Reset FIFO and DMP
 8005f94:	2308      	movs	r3, #8
 8005f96:	2207      	movs	r2, #7
 8005f98:	216a      	movs	r1, #106	; 0x6a
 8005f9a:	20d2      	movs	r0, #210	; 0xd2
 8005f9c:	f8cd b000 	str.w	fp, [sp]
 8005fa0:	f7fe f9ba 	bl	8004318 <I2C_ByteWrite>
  HAL_Delay(15); // for stability
 8005fa4:	200f      	movs	r0, #15
 8005fa6:	f7fb fabb 	bl	8001520 <HAL_Delay>

// Configure MPU9250 gyro and accelerometer for bias calculation.

  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_CONFIG, 7, 8, 0x01); // Set low-pass filter to 188 Hz
 8005faa:	9600      	str	r6, [sp, #0]
 8005fac:	2308      	movs	r3, #8
 8005fae:	2207      	movs	r2, #7
 8005fb0:	211a      	movs	r1, #26
 8005fb2:	20d2      	movs	r0, #210	; 0xd2
 8005fb4:	f7fe f9b0 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_SMPLRT_DIV, 7, 8, 0x00);// Set sample rate to 1 kHz
 8005fb8:	2308      	movs	r3, #8
 8005fba:	2207      	movs	r2, #7
 8005fbc:	2119      	movs	r1, #25
 8005fbe:	20d2      	movs	r0, #210	; 0xd2
 8005fc0:	9400      	str	r4, [sp, #0]
 8005fc2:	f7fe f9a9 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_CONFIG, 7, 8, 0x00);// Set gyro full-scale to 250 degrees per second, maximum sensitivity
 8005fc6:	2308      	movs	r3, #8
 8005fc8:	2207      	movs	r2, #7
 8005fca:	211b      	movs	r1, #27
 8005fcc:	20d2      	movs	r0, #210	; 0xd2
 8005fce:	9400      	str	r4, [sp, #0]
 8005fd0:	f7fe f9a2 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_CONFIG, 7, 8, 0x00);// Set accelerometer full-scale to 2 g, maximum sensitivity
 8005fd4:	2308      	movs	r3, #8
 8005fd6:	2207      	movs	r2, #7
 8005fd8:	211c      	movs	r1, #28
 8005fda:	20d2      	movs	r0, #210	; 0xd2
 8005fdc:	9400      	str	r4, [sp, #0]
 8005fde:	f7fe f99b 	bl	8004318 <I2C_ByteWrite>

  uint16_t  gyrosensitivity  = 131;   // = 131 LSB/degrees/sec
  uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g

// Configure FIFO to capture accelerometer and gyro data for bias calculation
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_USER_CTRL, 7, 8, 0x40); // Enable FIFO
 8005fe2:	2340      	movs	r3, #64	; 0x40
 8005fe4:	2207      	movs	r2, #7
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	216a      	movs	r1, #106	; 0x6a
 8005fea:	2308      	movs	r3, #8
 8005fec:	20d2      	movs	r0, #210	; 0xd2
 8005fee:	f7fe f993 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_FIFO_EN, 7, 8, 0x78); // Enable gyro and accelerometer sensors for FIFO (max size 512 bytes in MPU-9250)
 8005ff2:	2378      	movs	r3, #120	; 0x78
 8005ff4:	2207      	movs	r2, #7
 8005ff6:	2123      	movs	r1, #35	; 0x23
 8005ff8:	9300      	str	r3, [sp, #0]
 8005ffa:	20d2      	movs	r0, #210	; 0xd2
 8005ffc:	2308      	movs	r3, #8
 8005ffe:	f7fe f98b 	bl	8004318 <I2C_ByteWrite>
  HAL_Delay(40); // accumulate 40 samples in 80 milliseconds = 480 bytes
 8006002:	2028      	movs	r0, #40	; 0x28
 8006004:	f7fb fa8c 	bl	8001520 <HAL_Delay>

// At end of sample accumulation, turn off FIFO sensor read
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_FIFO_EN, 7, 8, 0x00);// Disable gyro and accelerometer sensors for FIFO
 8006008:	2308      	movs	r3, #8
 800600a:	2207      	movs	r2, #7
 800600c:	2123      	movs	r1, #35	; 0x23
 800600e:	20d2      	movs	r0, #210	; 0xd2
 8006010:	9400      	str	r4, [sp, #0]
 8006012:	f7fe f981 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_FIFO_COUNTH, 1, rawADC, 2);// read FIFO sample count
 8006016:	2302      	movs	r3, #2
 8006018:	4d56      	ldr	r5, [pc, #344]	; (8006174 <calibrateMPU9250+0x270>)
 800601a:	9300      	str	r3, [sp, #0]
 800601c:	4632      	mov	r2, r6
 800601e:	462b      	mov	r3, r5
 8006020:	2172      	movs	r1, #114	; 0x72
 8006022:	20d2      	movs	r0, #210	; 0xd2
 8006024:	f7fe f9ae 	bl	8004384 <I2C_ByteRead>
  fifo_count = ((uint16_t)rawADC[0] << 8) | rawADC[1];
 8006028:	782b      	ldrb	r3, [r5, #0]
 800602a:	786e      	ldrb	r6, [r5, #1]
  int32_t gyro_bias[3] = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 800602c:	4627      	mov	r7, r4
  packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging
 800602e:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
 8006032:	fbb6 f6fb 	udiv	r6, r6, fp
  int32_t gyro_bias[3] = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 8006036:	46a0      	mov	r8, r4
 8006038:	9402      	str	r4, [sp, #8]
 800603a:	9405      	str	r4, [sp, #20]
 800603c:	9404      	str	r4, [sp, #16]
 800603e:	9403      	str	r4, [sp, #12]

  for (ii = 0; ii < packet_count; ii++) {
 8006040:	b2a3      	uxth	r3, r4
 8006042:	429e      	cmp	r6, r3
 8006044:	d860      	bhi.n	8006108 <calibrateMPU9250+0x204>
    gyro_bias[2]  += (int32_t) gyro_temp[2];

}
    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
    accel_bias[1] /= (int32_t) packet_count;
    accel_bias[2] /= (int32_t) packet_count;
 8006046:	9b02      	ldr	r3, [sp, #8]
    gyro_bias[0]  /= (int32_t) packet_count;
 8006048:	9a03      	ldr	r2, [sp, #12]
    accel_bias[2] /= (int32_t) packet_count;
 800604a:	fb93 f3f6 	sdiv	r3, r3, r6
    gyro_bias[0]  /= (int32_t) packet_count;
 800604e:	fb92 f0f6 	sdiv	r0, r2, r6
    gyro_bias[1]  /= (int32_t) packet_count;
 8006052:	9a04      	ldr	r2, [sp, #16]
    gyro_bias[2]  /= (int32_t) packet_count;

  if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
 8006054:	2b00      	cmp	r3, #0
    gyro_bias[1]  /= (int32_t) packet_count;
 8006056:	fb92 f5f6 	sdiv	r5, r2, r6
    gyro_bias[2]  /= (int32_t) packet_count;
 800605a:	9a05      	ldr	r2, [sp, #20]
  if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
 800605c:	bfcc      	ite	gt
 800605e:	f5a3 4480 	subgt.w	r4, r3, #16384	; 0x4000
  else {accel_bias[2] += (int32_t) accelsensitivity;}
 8006062:	f503 4480 	addle.w	r4, r3, #16384	; 0x4000
    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8006066:	fb98 f8f6 	sdiv	r8, r8, r6
    accel_bias[1] /= (int32_t) packet_count;
 800606a:	fb97 f7f6 	sdiv	r7, r7, r6
    gyro_bias[2]  /= (int32_t) packet_count;
 800606e:	fb92 f6f6 	sdiv	r6, r2, r6
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_YG_OFFS_USRL, 7, 8, data[3]);
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ZG_OFFS_USRH, 7, 8, data[4]);
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ZG_OFFS_USRL, 7, 8, data[5]);
*/
	
  dest1[0] = (float) gyro_bias[0]/(float) gyrosensitivity; // construct gyro bias in deg/s for later manual subtraction
 8006072:	f7fa fe0f 	bl	8000c94 <__aeabi_i2f>
 8006076:	4940      	ldr	r1, [pc, #256]	; (8006178 <calibrateMPU9250+0x274>)
 8006078:	f7fa ff14 	bl	8000ea4 <__aeabi_fdiv>
 800607c:	f8ca 0000 	str.w	r0, [sl]
  dest1[1] = (float) gyro_bias[1]/(float) gyrosensitivity;
 8006080:	4628      	mov	r0, r5
 8006082:	f7fa fe07 	bl	8000c94 <__aeabi_i2f>
 8006086:	493c      	ldr	r1, [pc, #240]	; (8006178 <calibrateMPU9250+0x274>)
 8006088:	f7fa ff0c 	bl	8000ea4 <__aeabi_fdiv>
 800608c:	f8ca 0004 	str.w	r0, [sl, #4]
  dest1[2] = (float) gyro_bias[2]/(float) gyrosensitivity;
 8006090:	4630      	mov	r0, r6
 8006092:	f7fa fdff 	bl	8000c94 <__aeabi_i2f>
 8006096:	4938      	ldr	r1, [pc, #224]	; (8006178 <calibrateMPU9250+0x274>)
 8006098:	f7fa ff04 	bl	8000ea4 <__aeabi_fdiv>
// non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for temperature
// compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g, so that
// the accelerometer biases calculated above must be divided by 8.

  int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_XA_OFFSET_H, 1, rawADC, 2);// Read factory accelerometer trim values
 800609c:	2502      	movs	r5, #2
  dest1[2] = (float) gyro_bias[2]/(float) gyrosensitivity;
 800609e:	f8ca 0008 	str.w	r0, [sl, #8]
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_XA_OFFSET_H, 1, rawADC, 2);// Read factory accelerometer trim values
 80060a2:	9500      	str	r5, [sp, #0]
 80060a4:	4b33      	ldr	r3, [pc, #204]	; (8006174 <calibrateMPU9250+0x270>)
 80060a6:	2201      	movs	r2, #1
 80060a8:	2177      	movs	r1, #119	; 0x77
 80060aa:	20d2      	movs	r0, #210	; 0xd2
 80060ac:	f7fe f96a 	bl	8004384 <I2C_ByteRead>
  accel_bias_reg[0] = (int16_t) ((int16_t)rawADC[0] << 8) | rawADC[1];
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_YA_OFFSET_H, 1, rawADC, 2);
 80060b0:	9500      	str	r5, [sp, #0]
 80060b2:	4b30      	ldr	r3, [pc, #192]	; (8006174 <calibrateMPU9250+0x270>)
 80060b4:	2201      	movs	r2, #1
 80060b6:	217a      	movs	r1, #122	; 0x7a
 80060b8:	20d2      	movs	r0, #210	; 0xd2
 80060ba:	f7fe f963 	bl	8004384 <I2C_ByteRead>
  accel_bias_reg[1] = (int16_t) ((int16_t)rawADC[0] << 8) | rawADC[1];
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ZA_OFFSET_H, 1, rawADC, 2);
 80060be:	4b2d      	ldr	r3, [pc, #180]	; (8006174 <calibrateMPU9250+0x270>)
 80060c0:	2201      	movs	r2, #1
 80060c2:	217d      	movs	r1, #125	; 0x7d
 80060c4:	9500      	str	r5, [sp, #0]
 80060c6:	20d2      	movs	r0, #210	; 0xd2
 80060c8:	f7fe f95c 	bl	8004384 <I2C_ByteRead>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ZA_OFFSET_H, 7, 8, data[4]);
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ZA_OFFSET_L, 7, 8, data[5]);*/


// Output scaled accelerometer biases for manual subtraction in the main program
   dest2[0] = (float)accel_bias[0]/(float)accelsensitivity;
 80060cc:	4640      	mov	r0, r8
 80060ce:	f7fa fde1 	bl	8000c94 <__aeabi_i2f>
 80060d2:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 80060d6:	f7fa fe31 	bl	8000d3c <__aeabi_fmul>
 80060da:	f8c9 0000 	str.w	r0, [r9]
   dest2[1] = (float)accel_bias[1]/(float)accelsensitivity;
 80060de:	4638      	mov	r0, r7
 80060e0:	f7fa fdd8 	bl	8000c94 <__aeabi_i2f>
 80060e4:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 80060e8:	f7fa fe28 	bl	8000d3c <__aeabi_fmul>
 80060ec:	f8c9 0004 	str.w	r0, [r9, #4]
   dest2[2] = (float)accel_bias[2]/(float)accelsensitivity;
 80060f0:	4620      	mov	r0, r4
 80060f2:	f7fa fdcf 	bl	8000c94 <__aeabi_i2f>
 80060f6:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 80060fa:	f7fa fe1f 	bl	8000d3c <__aeabi_fmul>
 80060fe:	f8c9 0008 	str.w	r0, [r9, #8]
}
 8006102:	b007      	add	sp, #28
 8006104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH,MPU9250_RA_FIFO_R_W, 1, rawADC, 12);// read data for averaging
 8006108:	4b1a      	ldr	r3, [pc, #104]	; (8006174 <calibrateMPU9250+0x270>)
 800610a:	2201      	movs	r2, #1
 800610c:	f8cd b000 	str.w	fp, [sp]
 8006110:	2174      	movs	r1, #116	; 0x74
 8006112:	20d2      	movs	r0, #210	; 0xd2
 8006114:	f7fe f936 	bl	8004384 <I2C_ByteRead>
    accel_temp[0] = (int16_t) (((int16_t)rawADC[0] << 8) | rawADC[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 8006118:	782a      	ldrb	r2, [r5, #0]
 800611a:	786b      	ldrb	r3, [r5, #1]
 800611c:	3401      	adds	r4, #1
 800611e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 8006122:	b21b      	sxth	r3, r3
    accel_temp[1] = (int16_t) (((int16_t)rawADC[2] << 8) | rawADC[3]  ) ;
 8006124:	78aa      	ldrb	r2, [r5, #2]
    accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 8006126:	4498      	add	r8, r3
    accel_temp[1] = (int16_t) (((int16_t)rawADC[2] << 8) | rawADC[3]  ) ;
 8006128:	78eb      	ldrb	r3, [r5, #3]
 800612a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    accel_bias[1] += (int32_t) accel_temp[1];
 800612e:	b21b      	sxth	r3, r3
    accel_temp[2] = (int16_t) (((int16_t)rawADC[4] << 8) | rawADC[5]  ) ;
 8006130:	792a      	ldrb	r2, [r5, #4]
    accel_bias[1] += (int32_t) accel_temp[1];
 8006132:	441f      	add	r7, r3
    accel_temp[2] = (int16_t) (((int16_t)rawADC[4] << 8) | rawADC[5]  ) ;
 8006134:	796b      	ldrb	r3, [r5, #5]
 8006136:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    accel_bias[2] += (int32_t) accel_temp[2];
 800613a:	9a02      	ldr	r2, [sp, #8]
 800613c:	b21b      	sxth	r3, r3
 800613e:	441a      	add	r2, r3
 8006140:	9202      	str	r2, [sp, #8]
    gyro_temp[0]  = (int16_t) (((int16_t)rawADC[6] << 8) | rawADC[7]  ) ;
 8006142:	79eb      	ldrb	r3, [r5, #7]
 8006144:	79aa      	ldrb	r2, [r5, #6]
 8006146:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    gyro_bias[0]  += (int32_t) gyro_temp[0];
 800614a:	9a03      	ldr	r2, [sp, #12]
 800614c:	b21b      	sxth	r3, r3
 800614e:	441a      	add	r2, r3
 8006150:	9203      	str	r2, [sp, #12]
    gyro_temp[1]  = (int16_t) (((int16_t)rawADC[8] << 8) | rawADC[9]  ) ;
 8006152:	7a6b      	ldrb	r3, [r5, #9]
 8006154:	7a2a      	ldrb	r2, [r5, #8]
 8006156:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    gyro_bias[1]  += (int32_t) gyro_temp[1];
 800615a:	9a04      	ldr	r2, [sp, #16]
 800615c:	b21b      	sxth	r3, r3
 800615e:	441a      	add	r2, r3
 8006160:	9204      	str	r2, [sp, #16]
    gyro_temp[2]  = (int16_t) (((int16_t)rawADC[10] << 8) | rawADC[11]) ;
 8006162:	7aeb      	ldrb	r3, [r5, #11]
 8006164:	7aaa      	ldrb	r2, [r5, #10]
 8006166:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    gyro_bias[2]  += (int32_t) gyro_temp[2];
 800616a:	9a05      	ldr	r2, [sp, #20]
 800616c:	b21b      	sxth	r3, r3
 800616e:	441a      	add	r2, r3
 8006170:	9205      	str	r2, [sp, #20]
 8006172:	e765      	b.n	8006040 <calibrateMPU9250+0x13c>
 8006174:	20000e6c 	.word	0x20000e6c
 8006178:	43030000 	.word	0x43030000

0800617c <initAK8963>:
void initAK8963(float * destination)
{
 800617c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	// First extract the factory calibration for each magnetometer axis
	  I2C_ByteWrite(MPU9250_RA_MAG_ADDRESS, AK8963_CNTL, 7, 8, 0x00);// Power down magnetometer
 800617e:	2600      	movs	r6, #0
{
 8006180:	4605      	mov	r5, r0
	  I2C_ByteWrite(MPU9250_RA_MAG_ADDRESS, AK8963_CNTL, 7, 8, 0x00);// Power down magnetometer
 8006182:	2308      	movs	r3, #8
 8006184:	2207      	movs	r2, #7
 8006186:	210a      	movs	r1, #10
 8006188:	9600      	str	r6, [sp, #0]
 800618a:	2018      	movs	r0, #24
 800618c:	f7fe f8c4 	bl	8004318 <I2C_ByteWrite>
	  HAL_Delay(10);
 8006190:	200a      	movs	r0, #10
 8006192:	f7fb f9c5 	bl	8001520 <HAL_Delay>
	  I2C_ByteWrite(MPU9250_RA_MAG_ADDRESS, AK8963_CNTL, 7, 8, 0x0F);// Enter Fuse ROM access mode
 8006196:	230f      	movs	r3, #15
 8006198:	2207      	movs	r2, #7
 800619a:	9300      	str	r3, [sp, #0]
 800619c:	210a      	movs	r1, #10
 800619e:	2308      	movs	r3, #8
 80061a0:	2018      	movs	r0, #24
 80061a2:	f7fe f8b9 	bl	8004318 <I2C_ByteWrite>
	  HAL_Delay(10);
 80061a6:	200a      	movs	r0, #10
 80061a8:	f7fb f9ba 	bl	8001520 <HAL_Delay>
	  I2C_ByteRead(MPU9250_RA_MAG_ADDRESS, AK8963_ASAX, 1, rawADC, 3);// Read the x-, y-, and z-axis calibration values
 80061ac:	2303      	movs	r3, #3
 80061ae:	4c26      	ldr	r4, [pc, #152]	; (8006248 <initAK8963+0xcc>)
 80061b0:	2201      	movs	r2, #1
 80061b2:	9300      	str	r3, [sp, #0]
 80061b4:	2110      	movs	r1, #16
 80061b6:	4623      	mov	r3, r4
 80061b8:	2018      	movs	r0, #24
 80061ba:	f7fe f8e3 	bl	8004384 <I2C_ByteRead>
	  destination[0] =  (float)(rawADC[0] - 128)/256.0f + 1.0f;   // Return x-axis sensitivity adjustment values, etc.
 80061be:	7820      	ldrb	r0, [r4, #0]
 80061c0:	3880      	subs	r0, #128	; 0x80
 80061c2:	f7fa fd67 	bl	8000c94 <__aeabi_i2f>
 80061c6:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80061ca:	f7fa fdb7 	bl	8000d3c <__aeabi_fmul>
 80061ce:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80061d2:	f7fa fcab 	bl	8000b2c <__addsf3>
 80061d6:	6028      	str	r0, [r5, #0]
	  destination[1] =  (float)(rawADC[1] - 128)/256.0f + 1.0f;
 80061d8:	7860      	ldrb	r0, [r4, #1]
 80061da:	3880      	subs	r0, #128	; 0x80
 80061dc:	f7fa fd5a 	bl	8000c94 <__aeabi_i2f>
 80061e0:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80061e4:	f7fa fdaa 	bl	8000d3c <__aeabi_fmul>
 80061e8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80061ec:	f7fa fc9e 	bl	8000b2c <__addsf3>
 80061f0:	6068      	str	r0, [r5, #4]
	  destination[2] =  (float)(rawADC[2] - 128)/256.0f + 1.0f;
 80061f2:	78a0      	ldrb	r0, [r4, #2]
 80061f4:	3880      	subs	r0, #128	; 0x80
 80061f6:	f7fa fd4d 	bl	8000c94 <__aeabi_i2f>
 80061fa:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80061fe:	f7fa fd9d 	bl	8000d3c <__aeabi_fmul>
 8006202:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8006206:	f7fa fc91 	bl	8000b2c <__addsf3>
	  I2C_ByteWrite(MPU9250_RA_MAG_ADDRESS, AK8963_CNTL, 7, 8, 0x00);// Power down magnetometer
 800620a:	2308      	movs	r3, #8
	  destination[2] =  (float)(rawADC[2] - 128)/256.0f + 1.0f;
 800620c:	60a8      	str	r0, [r5, #8]
	  I2C_ByteWrite(MPU9250_RA_MAG_ADDRESS, AK8963_CNTL, 7, 8, 0x00);// Power down magnetometer
 800620e:	2207      	movs	r2, #7
 8006210:	210a      	movs	r1, #10
 8006212:	9600      	str	r6, [sp, #0]
 8006214:	2018      	movs	r0, #24
 8006216:	f7fe f87f 	bl	8004318 <I2C_ByteWrite>
	  HAL_Delay(10);
 800621a:	200a      	movs	r0, #10
 800621c:	f7fb f980 	bl	8001520 <HAL_Delay>
	  // Configure the magnetometer for continuous read and highest resolution
	  // set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
	  // and enable continuous mode data acquisition Mmode (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
	  I2C_ByteWrite(MPU9250_RA_MAG_ADDRESS, AK8963_CNTL, 7, 8, Mscale << 4 | Mmode); // Set magnetometer data resolution and sample ODR
 8006220:	4b0a      	ldr	r3, [pc, #40]	; (800624c <initAK8963+0xd0>)
 8006222:	210a      	movs	r1, #10
 8006224:	781a      	ldrb	r2, [r3, #0]
 8006226:	4b0a      	ldr	r3, [pc, #40]	; (8006250 <initAK8963+0xd4>)
 8006228:	2018      	movs	r0, #24
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8006230:	b2db      	uxtb	r3, r3
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	2207      	movs	r2, #7
 8006236:	2308      	movs	r3, #8
 8006238:	f7fe f86e 	bl	8004318 <I2C_ByteWrite>
	  HAL_Delay(10);
 800623c:	200a      	movs	r0, #10
}
 800623e:	b002      	add	sp, #8
 8006240:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	  HAL_Delay(10);
 8006244:	f7fb b96c 	b.w	8001520 <HAL_Delay>
 8006248:	20000e6c 	.word	0x20000e6c
 800624c:	20000009 	.word	0x20000009
 8006250:	20000008 	.word	0x20000008
 8006254:	00000000 	.word	0x00000000

08006258 <MPU9250SelfTest>:

// Accelerometer and gyroscope self test; check calibration wrt factory settings
void MPU9250SelfTest(float * destination) // Should return percent deviation from factory trim values, +/- 14 or less deviation is a pass
{
 8006258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   uint8_t selfTest[6] = {0, 0, 0, 0, 0, 0};
   uint16_t i, ii;
   int16_t gAvg[3] = {0}, aAvg[3] = {0}, aSTAvg[3] = {0}, gSTAvg[3] = {0};
 800625c:	2400      	movs	r4, #0
   float factoryTrim[6];
   uint8_t FS = GFS_250DPS;

   I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_SMPLRT_DIV, 7, 8, 0x00);// Set gyro sample rate to 1 kHz
   I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_CONFIG, 7, 8, 0x02);// Set gyro sample rate to 1 kHz and DLPF to 92 Hz
 800625e:	2502      	movs	r5, #2
{
 8006260:	b097      	sub	sp, #92	; 0x5c
   int16_t gAvg[3] = {0}, aAvg[3] = {0}, aSTAvg[3] = {0}, gSTAvg[3] = {0};
 8006262:	f10d 0a28 	add.w	sl, sp, #40	; 0x28
 8006266:	ae0c      	add	r6, sp, #48	; 0x30
 8006268:	f10d 0b38 	add.w	fp, sp, #56	; 0x38
 800626c:	f8aa 4004 	strh.w	r4, [sl, #4]
 8006270:	80b4      	strh	r4, [r6, #4]
 8006272:	f8ab 4004 	strh.w	r4, [fp, #4]
{
 8006276:	9007      	str	r0, [sp, #28]
   I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_SMPLRT_DIV, 7, 8, 0x00);// Set gyro sample rate to 1 kHz
 8006278:	9400      	str	r4, [sp, #0]
 800627a:	2308      	movs	r3, #8
 800627c:	2207      	movs	r2, #7
 800627e:	2119      	movs	r1, #25
 8006280:	20d2      	movs	r0, #210	; 0xd2
   int16_t gAvg[3] = {0}, aAvg[3] = {0}, aSTAvg[3] = {0}, gSTAvg[3] = {0};
 8006282:	9408      	str	r4, [sp, #32]
 8006284:	f8ad 4024 	strh.w	r4, [sp, #36]	; 0x24
 8006288:	940a      	str	r4, [sp, #40]	; 0x28
 800628a:	940c      	str	r4, [sp, #48]	; 0x30
 800628c:	940e      	str	r4, [sp, #56]	; 0x38
   I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_SMPLRT_DIV, 7, 8, 0x00);// Set gyro sample rate to 1 kHz
 800628e:	f7fe f843 	bl	8004318 <I2C_ByteWrite>
   I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_CONFIG, 7, 8, 0x02);// Set gyro sample rate to 1 kHz and DLPF to 92 Hz
 8006292:	9500      	str	r5, [sp, #0]
 8006294:	2308      	movs	r3, #8
 8006296:	2207      	movs	r2, #7
 8006298:	211a      	movs	r1, #26
 800629a:	20d2      	movs	r0, #210	; 0xd2
 800629c:	f7fe f83c 	bl	8004318 <I2C_ByteWrite>
   I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_CONFIG, 7, 8, FS<<3);// Set full scale range for the gyro to 250 dps
 80062a0:	9400      	str	r4, [sp, #0]
 80062a2:	2308      	movs	r3, #8
 80062a4:	2207      	movs	r2, #7
 80062a6:	211b      	movs	r1, #27
 80062a8:	20d2      	movs	r0, #210	; 0xd2
 80062aa:	f7fe f835 	bl	8004318 <I2C_ByteWrite>
   I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, 0x1D, 7, 8, 0x02); // Set accelerometer rate to 1 kHz and bandwidth to 92 Hz
 80062ae:	9500      	str	r5, [sp, #0]
 80062b0:	2308      	movs	r3, #8
 80062b2:	2207      	movs	r2, #7
 80062b4:	211d      	movs	r1, #29
 80062b6:	20d2      	movs	r0, #210	; 0xd2
 80062b8:	f7fe f82e 	bl	8004318 <I2C_ByteWrite>
   I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_CONFIG, 7, 8, FS<<3);// Set full scale range for the accelerometer to 2 g
 80062bc:	9400      	str	r4, [sp, #0]
 80062be:	2308      	movs	r3, #8
 80062c0:	2207      	movs	r2, #7
 80062c2:	211c      	movs	r1, #28
 80062c4:	20d2      	movs	r0, #210	; 0xd2
 80062c6:	f7fe f827 	bl	8004318 <I2C_ByteWrite>
 80062ca:	25c8      	movs	r5, #200	; 0xc8

  for(ii = 0; ii < 200; ii++) { // get average current values of gyro and acclerometer

  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_XOUT_H, 1, rawADC, 6);  // Read the six raw data registers into data array
 80062cc:	4ccc      	ldr	r4, [pc, #816]	; (8006600 <MPU9250SelfTest+0x3a8>)
 80062ce:	2706      	movs	r7, #6
 80062d0:	4bcb      	ldr	r3, [pc, #812]	; (8006600 <MPU9250SelfTest+0x3a8>)
 80062d2:	2201      	movs	r2, #1
 80062d4:	213b      	movs	r1, #59	; 0x3b
 80062d6:	20d2      	movs	r0, #210	; 0xd2
 80062d8:	9700      	str	r7, [sp, #0]
 80062da:	f7fe f853 	bl	8004384 <I2C_ByteRead>
  aAvg[0] += (int16_t)(((int16_t)rawADC[0] << 8) | rawADC[1]) ; // Turn the MSB and LSB into a signed 16-bit value
 80062de:	7822      	ldrb	r2, [r4, #0]
 80062e0:	7863      	ldrb	r3, [r4, #1]
  aAvg[1] += (int16_t)(((int16_t)rawADC[2] << 8) | rawADC[3]) ;
  aAvg[2] += (int16_t)(((int16_t)rawADC[4] << 8) | rawADC[5]) ;

  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_XOUT_H, 1, rawADC, 6); // Read the six raw data registers sequentially into data array
 80062e2:	2143      	movs	r1, #67	; 0x43
  aAvg[0] += (int16_t)(((int16_t)rawADC[0] << 8) | rawADC[1]) ; // Turn the MSB and LSB into a signed 16-bit value
 80062e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80062e8:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_XOUT_H, 1, rawADC, 6); // Read the six raw data registers sequentially into data array
 80062ec:	20d2      	movs	r0, #210	; 0xd2
  aAvg[0] += (int16_t)(((int16_t)rawADC[0] << 8) | rawADC[1]) ; // Turn the MSB and LSB into a signed 16-bit value
 80062ee:	4413      	add	r3, r2
 80062f0:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  aAvg[1] += (int16_t)(((int16_t)rawADC[2] << 8) | rawADC[3]) ;
 80062f4:	78a2      	ldrb	r2, [r4, #2]
 80062f6:	78e3      	ldrb	r3, [r4, #3]
 80062f8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80062fc:	f8bd 202a 	ldrh.w	r2, [sp, #42]	; 0x2a
 8006300:	4413      	add	r3, r2
 8006302:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
  aAvg[2] += (int16_t)(((int16_t)rawADC[4] << 8) | rawADC[5]) ;
 8006306:	7922      	ldrb	r2, [r4, #4]
 8006308:	7963      	ldrb	r3, [r4, #5]
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_XOUT_H, 1, rawADC, 6); // Read the six raw data registers sequentially into data array
 800630a:	9700      	str	r7, [sp, #0]
  aAvg[2] += (int16_t)(((int16_t)rawADC[4] << 8) | rawADC[5]) ;
 800630c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006310:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 8006314:	4413      	add	r3, r2
 8006316:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_XOUT_H, 1, rawADC, 6); // Read the six raw data registers sequentially into data array
 800631a:	2201      	movs	r2, #1
 800631c:	4bb8      	ldr	r3, [pc, #736]	; (8006600 <MPU9250SelfTest+0x3a8>)
 800631e:	f7fe f831 	bl	8004384 <I2C_ByteRead>
  gAvg[0] += (int16_t)(((int16_t)rawADC[0] << 8) | rawADC[1]) ; // Turn the MSB and LSB into a signed 16-bit value
 8006322:	7822      	ldrb	r2, [r4, #0]
 8006324:	7863      	ldrb	r3, [r4, #1]
 8006326:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800632a:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800632e:	4413      	add	r3, r2
 8006330:	f8ad 3020 	strh.w	r3, [sp, #32]
  gAvg[1] += (int16_t)(((int16_t)rawADC[2] << 8) | rawADC[3]) ;
 8006334:	78a2      	ldrb	r2, [r4, #2]
 8006336:	78e3      	ldrb	r3, [r4, #3]
 8006338:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800633c:	f8bd 2022 	ldrh.w	r2, [sp, #34]	; 0x22
 8006340:	4413      	add	r3, r2
 8006342:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
  gAvg[2] += (int16_t)(((int16_t)rawADC[4] << 8) | rawADC[5]) ;
 8006346:	7922      	ldrb	r2, [r4, #4]
 8006348:	7963      	ldrb	r3, [r4, #5]
 800634a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800634e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8006352:	4413      	add	r3, r2
 8006354:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
 8006358:	1e6b      	subs	r3, r5, #1
 800635a:	b29d      	uxth	r5, r3
  for(ii = 0; ii < 200; ii++) { // get average current values of gyro and acclerometer
 800635c:	2d00      	cmp	r5, #0
 800635e:	d1b6      	bne.n	80062ce <MPU9250SelfTest+0x76>
 8006360:	462b      	mov	r3, r5
  }

  for (ii =0; ii < 3; ii++) { // Get average of 200 values and store as average current readings
  aAvg[ii] /= 200;
 8006362:	21c8      	movs	r1, #200	; 0xc8
 8006364:	f93a 2013 	ldrsh.w	r2, [sl, r3, lsl #1]
  gAvg[ii] /= 200;
 8006368:	a808      	add	r0, sp, #32
  aAvg[ii] /= 200;
 800636a:	fb92 f2f1 	sdiv	r2, r2, r1
 800636e:	f82a 2013 	strh.w	r2, [sl, r3, lsl #1]
  gAvg[ii] /= 200;
 8006372:	aa08      	add	r2, sp, #32
 8006374:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8006378:	fb92 f2f1 	sdiv	r2, r2, r1
 800637c:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
 8006380:	3301      	adds	r3, #1
  for (ii =0; ii < 3; ii++) { // Get average of 200 values and store as average current readings
 8006382:	2b03      	cmp	r3, #3
 8006384:	d1ee      	bne.n	8006364 <MPU9250SelfTest+0x10c>
  }

// Configure the accelerometer for self-test
   I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_CONFIG, 7, 8, 0xE0); // Enable self test on all three axes and set accelerometer range to +/- 2 g
 8006386:	25e0      	movs	r5, #224	; 0xe0
 8006388:	2308      	movs	r3, #8
 800638a:	9500      	str	r5, [sp, #0]
 800638c:	2207      	movs	r2, #7
 800638e:	211c      	movs	r1, #28
 8006390:	20d2      	movs	r0, #210	; 0xd2
 8006392:	f7fd ffc1 	bl	8004318 <I2C_ByteWrite>
   I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_CONFIG, 7, 8, 0xE0); // Enable self test on all three axes and set gyro range to +/- 250 degrees/s
 8006396:	9500      	str	r5, [sp, #0]
 8006398:	2308      	movs	r3, #8
 800639a:	2207      	movs	r2, #7
 800639c:	211b      	movs	r1, #27
 800639e:	20d2      	movs	r0, #210	; 0xd2
 80063a0:	f7fd ffba 	bl	8004318 <I2C_ByteWrite>
   HAL_Delay(25); // Delay a while to let the device stabilize
 80063a4:	2019      	movs	r0, #25
 80063a6:	f7fb f8bb 	bl	8001520 <HAL_Delay>
 80063aa:	25c8      	movs	r5, #200	; 0xc8

  for(ii = 0; ii < 200; ii++) { // get average self-test values of gyro and acclerometer

  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_XOUT_H, 1, rawADC, 6); // Read the six raw data registers into data array
 80063ac:	4f94      	ldr	r7, [pc, #592]	; (8006600 <MPU9250SelfTest+0x3a8>)
 80063ae:	f04f 0806 	mov.w	r8, #6
 80063b2:	463b      	mov	r3, r7
 80063b4:	2201      	movs	r2, #1
 80063b6:	213b      	movs	r1, #59	; 0x3b
 80063b8:	20d2      	movs	r0, #210	; 0xd2
 80063ba:	f8cd 8000 	str.w	r8, [sp]
 80063be:	f7fd ffe1 	bl	8004384 <I2C_ByteRead>
  aSTAvg[0] += (int16_t)(((int16_t)rawADC[0] << 8) | rawADC[1]) ; // Turn the MSB and LSB into a signed 16-bit value
 80063c2:	7822      	ldrb	r2, [r4, #0]
 80063c4:	7863      	ldrb	r3, [r4, #1]
  aSTAvg[1] += (int16_t)(((int16_t)rawADC[2] << 8) | rawADC[3]) ;
  aSTAvg[2] += (int16_t)(((int16_t)rawADC[4] << 8) | rawADC[5]) ;

  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_XOUT_H, 1, rawADC, 6); // Read the six raw data registers sequentially into data array
 80063c6:	2143      	movs	r1, #67	; 0x43
  aSTAvg[0] += (int16_t)(((int16_t)rawADC[0] << 8) | rawADC[1]) ; // Turn the MSB and LSB into a signed 16-bit value
 80063c8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80063cc:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_XOUT_H, 1, rawADC, 6); // Read the six raw data registers sequentially into data array
 80063d0:	20d2      	movs	r0, #210	; 0xd2
  aSTAvg[0] += (int16_t)(((int16_t)rawADC[0] << 8) | rawADC[1]) ; // Turn the MSB and LSB into a signed 16-bit value
 80063d2:	4413      	add	r3, r2
 80063d4:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
  aSTAvg[1] += (int16_t)(((int16_t)rawADC[2] << 8) | rawADC[3]) ;
 80063d8:	78a2      	ldrb	r2, [r4, #2]
 80063da:	78e3      	ldrb	r3, [r4, #3]
 80063dc:	3d01      	subs	r5, #1
 80063de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80063e2:	f8bd 2032 	ldrh.w	r2, [sp, #50]	; 0x32
 80063e6:	b2ad      	uxth	r5, r5
 80063e8:	4413      	add	r3, r2
 80063ea:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
  aSTAvg[2] += (int16_t)(((int16_t)rawADC[4] << 8) | rawADC[5]) ;
 80063ee:	7922      	ldrb	r2, [r4, #4]
 80063f0:	7963      	ldrb	r3, [r4, #5]
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_XOUT_H, 1, rawADC, 6); // Read the six raw data registers sequentially into data array
 80063f2:	f8cd 8000 	str.w	r8, [sp]
  aSTAvg[2] += (int16_t)(((int16_t)rawADC[4] << 8) | rawADC[5]) ;
 80063f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80063fa:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 80063fe:	4413      	add	r3, r2
 8006400:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_XOUT_H, 1, rawADC, 6); // Read the six raw data registers sequentially into data array
 8006404:	2201      	movs	r2, #1
 8006406:	463b      	mov	r3, r7
 8006408:	f7fd ffbc 	bl	8004384 <I2C_ByteRead>
  gSTAvg[0] += (int16_t)(((int16_t)rawADC[0] << 8) | rawADC[1]) ; // Turn the MSB and LSB into a signed 16-bit value
 800640c:	7822      	ldrb	r2, [r4, #0]
 800640e:	7863      	ldrb	r3, [r4, #1]
 8006410:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006414:	f8bd 2038 	ldrh.w	r2, [sp, #56]	; 0x38
 8006418:	4413      	add	r3, r2
 800641a:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
  gSTAvg[1] += (int16_t)(((int16_t)rawADC[2] << 8) | rawADC[3]) ;
 800641e:	78a2      	ldrb	r2, [r4, #2]
 8006420:	78e3      	ldrb	r3, [r4, #3]
 8006422:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006426:	f8bd 203a 	ldrh.w	r2, [sp, #58]	; 0x3a
 800642a:	4413      	add	r3, r2
 800642c:	f8ad 303a 	strh.w	r3, [sp, #58]	; 0x3a
  gSTAvg[2] += (int16_t)(((int16_t)rawADC[4] << 8) | rawADC[5]) ;
 8006430:	7922      	ldrb	r2, [r4, #4]
 8006432:	7963      	ldrb	r3, [r4, #5]
 8006434:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006438:	f8bd 203c 	ldrh.w	r2, [sp, #60]	; 0x3c
 800643c:	4413      	add	r3, r2
 800643e:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
  for(ii = 0; ii < 200; ii++) { // get average self-test values of gyro and acclerometer
 8006442:	2d00      	cmp	r5, #0
 8006444:	d1b3      	bne.n	80063ae <MPU9250SelfTest+0x156>
  }

  for (ii =0; ii < 3; ii++) { // Get average of 200 values and store as average self-test readings
  aSTAvg[ii] /= 200;
 8006446:	22c8      	movs	r2, #200	; 0xc8
 8006448:	f936 3015 	ldrsh.w	r3, [r6, r5, lsl #1]
 800644c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006450:	f826 3015 	strh.w	r3, [r6, r5, lsl #1]
  gSTAvg[ii] /= 200;
 8006454:	f93b 3015 	ldrsh.w	r3, [fp, r5, lsl #1]
 8006458:	fb93 f3f2 	sdiv	r3, r3, r2
 800645c:	f82b 3015 	strh.w	r3, [fp, r5, lsl #1]
 8006460:	3501      	adds	r5, #1
  for (ii =0; ii < 3; ii++) { // Get average of 200 values and store as average self-test readings
 8006462:	2d03      	cmp	r5, #3
 8006464:	d1f0      	bne.n	8006448 <MPU9250SelfTest+0x1f0>
  }

 // Configure the gyro and accelerometer for normal operation
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_CONFIG, 7, 8, 0x00);
 8006466:	2400      	movs	r4, #0
 8006468:	2308      	movs	r3, #8
 800646a:	2207      	movs	r2, #7
 800646c:	211c      	movs	r1, #28
 800646e:	20d2      	movs	r0, #210	; 0xd2
 8006470:	9400      	str	r4, [sp, #0]
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_CONFIG, 7, 8, 0x00);
  HAL_Delay(25); // Delay a while to let the device stabilize

   // Retrieve accelerometer and gyro factory Self-Test Code from USR_Reg
   I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, 0x0D, 1, rawADC, 3);
 8006472:	4f63      	ldr	r7, [pc, #396]	; (8006600 <MPU9250SelfTest+0x3a8>)
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_CONFIG, 7, 8, 0x00);
 8006474:	f7fd ff50 	bl	8004318 <I2C_ByteWrite>
  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_CONFIG, 7, 8, 0x00);
 8006478:	2308      	movs	r3, #8
 800647a:	2207      	movs	r2, #7
 800647c:	211b      	movs	r1, #27
 800647e:	20d2      	movs	r0, #210	; 0xd2
 8006480:	9400      	str	r4, [sp, #0]
 8006482:	f7fd ff49 	bl	8004318 <I2C_ByteWrite>
  HAL_Delay(25); // Delay a while to let the device stabilize
 8006486:	2019      	movs	r0, #25
 8006488:	f7fb f84a 	bl	8001520 <HAL_Delay>
   I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, 0x0D, 1, rawADC, 3);
 800648c:	463b      	mov	r3, r7
 800648e:	9500      	str	r5, [sp, #0]
 8006490:	2201      	movs	r2, #1
 8006492:	210d      	movs	r1, #13
 8006494:	20d2      	movs	r0, #210	; 0xd2
 8006496:	f7fd ff75 	bl	8004384 <I2C_ByteRead>
   selfTest[0] = rawADC[0]; // X-axis accel self-test results
   selfTest[1] = rawADC[1]; // Y-axis accel self-test results
   selfTest[2] = rawADC[2]; // Z-axis accel self-test results
 800649a:	78bb      	ldrb	r3, [r7, #2]
   selfTest[0] = rawADC[0]; // X-axis accel self-test results
 800649c:	f897 9000 	ldrb.w	r9, [r7]
   selfTest[1] = rawADC[1]; // Y-axis accel self-test results
 80064a0:	f897 8001 	ldrb.w	r8, [r7, #1]
   I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, 0x00, 1, rawADC, 3);
 80064a4:	2201      	movs	r2, #1
 80064a6:	4621      	mov	r1, r4
   selfTest[2] = rawADC[2]; // Z-axis accel self-test results
 80064a8:	9302      	str	r3, [sp, #8]
   I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, 0x00, 1, rawADC, 3);
 80064aa:	9500      	str	r5, [sp, #0]
 80064ac:	463b      	mov	r3, r7
 80064ae:	20d2      	movs	r0, #210	; 0xd2
 80064b0:	f7fd ff68 	bl	8004384 <I2C_ByteRead>
   selfTest[3] = rawADC[0]; // X-axis gyro self-test results
 80064b4:	783b      	ldrb	r3, [r7, #0]
   selfTest[4] = rawADC[1]; // Y-axis gyro self-test results
   selfTest[5] = rawADC[2]; // Z-axis gyro self-test results

  // Retrieve factory self-test value from self-test code reads
   factoryTrim[0] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[0] - 1.0) )); // FT[Xa] factory trim calculation
 80064b6:	4648      	mov	r0, r9
   selfTest[3] = rawADC[0]; // X-axis gyro self-test results
 80064b8:	9305      	str	r3, [sp, #20]
   selfTest[4] = rawADC[1]; // Y-axis gyro self-test results
 80064ba:	787b      	ldrb	r3, [r7, #1]
   selfTest[5] = rawADC[2]; // Z-axis gyro self-test results
 80064bc:	78bd      	ldrb	r5, [r7, #2]
   selfTest[4] = rawADC[1]; // Y-axis gyro self-test results
 80064be:	9306      	str	r3, [sp, #24]
   factoryTrim[0] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[0] - 1.0) )); // FT[Xa] factory trim calculation
 80064c0:	f7fa fbe4 	bl	8000c8c <__aeabi_ui2f>
 80064c4:	f7f9 ffb0 	bl	8000428 <__aeabi_f2d>
 80064c8:	2200      	movs	r2, #0
 80064ca:	4b4e      	ldr	r3, [pc, #312]	; (8006604 <MPU9250SelfTest+0x3ac>)
 80064cc:	f7f9 fe4c 	bl	8000168 <__aeabi_dsub>
 80064d0:	4602      	mov	r2, r0
 80064d2:	460b      	mov	r3, r1
 80064d4:	a146      	add	r1, pc, #280	; (adr r1, 80065f0 <MPU9250SelfTest+0x398>)
 80064d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80064da:	f005 f965 	bl	800b7a8 <pow>
 80064de:	a346      	add	r3, pc, #280	; (adr r3, 80065f8 <MPU9250SelfTest+0x3a0>)
 80064e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e4:	f7f9 fff4 	bl	80004d0 <__aeabi_dmul>
 80064e8:	f7fa faca 	bl	8000a80 <__aeabi_d2f>
 80064ec:	9010      	str	r0, [sp, #64]	; 0x40
   factoryTrim[1] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[1] - 1.0) )); // FT[Ya] factory trim calculation
 80064ee:	4640      	mov	r0, r8
 80064f0:	f7fa fbcc 	bl	8000c8c <__aeabi_ui2f>
 80064f4:	f7f9 ff98 	bl	8000428 <__aeabi_f2d>
 80064f8:	2200      	movs	r2, #0
 80064fa:	4b42      	ldr	r3, [pc, #264]	; (8006604 <MPU9250SelfTest+0x3ac>)
 80064fc:	f7f9 fe34 	bl	8000168 <__aeabi_dsub>
 8006500:	4602      	mov	r2, r0
 8006502:	460b      	mov	r3, r1
 8006504:	a13a      	add	r1, pc, #232	; (adr r1, 80065f0 <MPU9250SelfTest+0x398>)
 8006506:	e9d1 0100 	ldrd	r0, r1, [r1]
 800650a:	f005 f94d 	bl	800b7a8 <pow>
 800650e:	a33a      	add	r3, pc, #232	; (adr r3, 80065f8 <MPU9250SelfTest+0x3a0>)
 8006510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006514:	f7f9 ffdc 	bl	80004d0 <__aeabi_dmul>
 8006518:	f7fa fab2 	bl	8000a80 <__aeabi_d2f>
 800651c:	9011      	str	r0, [sp, #68]	; 0x44
   factoryTrim[2] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[2] - 1.0) )); // FT[Za] factory trim calculation
 800651e:	9802      	ldr	r0, [sp, #8]
 8006520:	f7fa fbb4 	bl	8000c8c <__aeabi_ui2f>
 8006524:	f7f9 ff80 	bl	8000428 <__aeabi_f2d>
 8006528:	2200      	movs	r2, #0
 800652a:	4b36      	ldr	r3, [pc, #216]	; (8006604 <MPU9250SelfTest+0x3ac>)
 800652c:	f7f9 fe1c 	bl	8000168 <__aeabi_dsub>
 8006530:	4602      	mov	r2, r0
 8006532:	460b      	mov	r3, r1
 8006534:	a12e      	add	r1, pc, #184	; (adr r1, 80065f0 <MPU9250SelfTest+0x398>)
 8006536:	e9d1 0100 	ldrd	r0, r1, [r1]
 800653a:	f005 f935 	bl	800b7a8 <pow>
 800653e:	a32e      	add	r3, pc, #184	; (adr r3, 80065f8 <MPU9250SelfTest+0x3a0>)
 8006540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006544:	f7f9 ffc4 	bl	80004d0 <__aeabi_dmul>
 8006548:	f7fa fa9a 	bl	8000a80 <__aeabi_d2f>
 800654c:	9012      	str	r0, [sp, #72]	; 0x48
   factoryTrim[3] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[3] - 1.0) )); // FT[Xg] factory trim calculation
 800654e:	9805      	ldr	r0, [sp, #20]
 8006550:	f7fa fb9c 	bl	8000c8c <__aeabi_ui2f>
 8006554:	f7f9 ff68 	bl	8000428 <__aeabi_f2d>
 8006558:	2200      	movs	r2, #0
 800655a:	4b2a      	ldr	r3, [pc, #168]	; (8006604 <MPU9250SelfTest+0x3ac>)
 800655c:	f7f9 fe04 	bl	8000168 <__aeabi_dsub>
 8006560:	4602      	mov	r2, r0
 8006562:	460b      	mov	r3, r1
 8006564:	a122      	add	r1, pc, #136	; (adr r1, 80065f0 <MPU9250SelfTest+0x398>)
 8006566:	e9d1 0100 	ldrd	r0, r1, [r1]
 800656a:	f005 f91d 	bl	800b7a8 <pow>
 800656e:	a322      	add	r3, pc, #136	; (adr r3, 80065f8 <MPU9250SelfTest+0x3a0>)
 8006570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006574:	f7f9 ffac 	bl	80004d0 <__aeabi_dmul>
 8006578:	f7fa fa82 	bl	8000a80 <__aeabi_d2f>
 800657c:	9013      	str	r0, [sp, #76]	; 0x4c
   factoryTrim[4] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[4] - 1.0) )); // FT[Yg] factory trim calculation
 800657e:	9806      	ldr	r0, [sp, #24]
 8006580:	f7fa fb84 	bl	8000c8c <__aeabi_ui2f>
 8006584:	f7f9 ff50 	bl	8000428 <__aeabi_f2d>
 8006588:	2200      	movs	r2, #0
 800658a:	4b1e      	ldr	r3, [pc, #120]	; (8006604 <MPU9250SelfTest+0x3ac>)
 800658c:	f7f9 fdec 	bl	8000168 <__aeabi_dsub>
 8006590:	4602      	mov	r2, r0
 8006592:	460b      	mov	r3, r1
 8006594:	a116      	add	r1, pc, #88	; (adr r1, 80065f0 <MPU9250SelfTest+0x398>)
 8006596:	e9d1 0100 	ldrd	r0, r1, [r1]
 800659a:	f005 f905 	bl	800b7a8 <pow>
 800659e:	a316      	add	r3, pc, #88	; (adr r3, 80065f8 <MPU9250SelfTest+0x3a0>)
 80065a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a4:	f7f9 ff94 	bl	80004d0 <__aeabi_dmul>
 80065a8:	f7fa fa6a 	bl	8000a80 <__aeabi_d2f>
 80065ac:	9014      	str	r0, [sp, #80]	; 0x50
   factoryTrim[5] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[5] - 1.0) )); // FT[Zg] factory trim calculation
 80065ae:	4628      	mov	r0, r5
 80065b0:	f7fa fb6c 	bl	8000c8c <__aeabi_ui2f>
 80065b4:	f7f9 ff38 	bl	8000428 <__aeabi_f2d>
 80065b8:	2200      	movs	r2, #0
 80065ba:	4b12      	ldr	r3, [pc, #72]	; (8006604 <MPU9250SelfTest+0x3ac>)
 80065bc:	f7f9 fdd4 	bl	8000168 <__aeabi_dsub>
 80065c0:	4602      	mov	r2, r0
 80065c2:	460b      	mov	r3, r1
 80065c4:	a10a      	add	r1, pc, #40	; (adr r1, 80065f0 <MPU9250SelfTest+0x398>)
 80065c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065ca:	f005 f8ed 	bl	800b7a8 <pow>
 80065ce:	a30a      	add	r3, pc, #40	; (adr r3, 80065f8 <MPU9250SelfTest+0x3a0>)
 80065d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d4:	f7f9 ff7c 	bl	80004d0 <__aeabi_dmul>
 80065d8:	f7fa fa52 	bl	8000a80 <__aeabi_d2f>

 // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
 // To get percent, must multiply by 100
   for (i = 0; i < 3; i++) {
     destination[i]   = 100.0*((float)(aSTAvg[i] - aAvg[i]))/factoryTrim[i] - 100.0; // Report percent differences
 80065dc:	f04f 0800 	mov.w	r8, #0
 80065e0:	9b07      	ldr	r3, [sp, #28]
 80065e2:	f8df 9024 	ldr.w	r9, [pc, #36]	; 8006608 <MPU9250SelfTest+0x3b0>
   factoryTrim[5] = (float)(2620/1<<FS)*(pow( 1.01 , ((float)selfTest[5] - 1.0) )); // FT[Zg] factory trim calculation
 80065e6:	9015      	str	r0, [sp, #84]	; 0x54
 80065e8:	af0f      	add	r7, sp, #60	; 0x3c
 80065ea:	1f1d      	subs	r5, r3, #4
 80065ec:	e00e      	b.n	800660c <MPU9250SelfTest+0x3b4>
 80065ee:	bf00      	nop
 80065f0:	c28f5c29 	.word	0xc28f5c29
 80065f4:	3ff028f5 	.word	0x3ff028f5
 80065f8:	00000000 	.word	0x00000000
 80065fc:	40a47800 	.word	0x40a47800
 8006600:	20000e6c 	.word	0x20000e6c
 8006604:	3ff00000 	.word	0x3ff00000
 8006608:	40590000 	.word	0x40590000
     destination[i]   = 100.0*((float)(aSTAvg[i] - aAvg[i]))/factoryTrim[i] - 100.0; // Report percent differences
 800660c:	f93a 3014 	ldrsh.w	r3, [sl, r4, lsl #1]
 8006610:	f936 0014 	ldrsh.w	r0, [r6, r4, lsl #1]
 8006614:	1ac0      	subs	r0, r0, r3
 8006616:	f7fa fb3d 	bl	8000c94 <__aeabi_i2f>
 800661a:	f7f9 ff05 	bl	8000428 <__aeabi_f2d>
 800661e:	4642      	mov	r2, r8
 8006620:	464b      	mov	r3, r9
 8006622:	f7f9 ff55 	bl	80004d0 <__aeabi_dmul>
 8006626:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800662a:	f857 0f04 	ldr.w	r0, [r7, #4]!
 800662e:	f7f9 fefb 	bl	8000428 <__aeabi_f2d>
 8006632:	4602      	mov	r2, r0
 8006634:	460b      	mov	r3, r1
 8006636:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800663a:	f7fa f873 	bl	8000724 <__aeabi_ddiv>
 800663e:	4642      	mov	r2, r8
 8006640:	464b      	mov	r3, r9
 8006642:	f7f9 fd91 	bl	8000168 <__aeabi_dsub>
 8006646:	f7fa fa1b 	bl	8000a80 <__aeabi_d2f>
     destination[i+3] = 100.0*((float)(gSTAvg[i] - gAvg[i]))/factoryTrim[i+3] - 100.0; // Report percent differences
 800664a:	ab08      	add	r3, sp, #32
 800664c:	f933 3014 	ldrsh.w	r3, [r3, r4, lsl #1]
     destination[i]   = 100.0*((float)(aSTAvg[i] - aAvg[i]))/factoryTrim[i] - 100.0; // Report percent differences
 8006650:	f845 0f04 	str.w	r0, [r5, #4]!
     destination[i+3] = 100.0*((float)(gSTAvg[i] - gAvg[i]))/factoryTrim[i+3] - 100.0; // Report percent differences
 8006654:	f93b 0014 	ldrsh.w	r0, [fp, r4, lsl #1]
 8006658:	3401      	adds	r4, #1
 800665a:	1ac0      	subs	r0, r0, r3
 800665c:	f7fa fb1a 	bl	8000c94 <__aeabi_i2f>
 8006660:	f7f9 fee2 	bl	8000428 <__aeabi_f2d>
 8006664:	4642      	mov	r2, r8
 8006666:	464b      	mov	r3, r9
 8006668:	f7f9 ff32 	bl	80004d0 <__aeabi_dmul>
 800666c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006670:	68f8      	ldr	r0, [r7, #12]
 8006672:	f7f9 fed9 	bl	8000428 <__aeabi_f2d>
 8006676:	4602      	mov	r2, r0
 8006678:	460b      	mov	r3, r1
 800667a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800667e:	f7fa f851 	bl	8000724 <__aeabi_ddiv>
 8006682:	4642      	mov	r2, r8
 8006684:	464b      	mov	r3, r9
 8006686:	f7f9 fd6f 	bl	8000168 <__aeabi_dsub>
 800668a:	f7fa f9f9 	bl	8000a80 <__aeabi_d2f>
   for (i = 0; i < 3; i++) {
 800668e:	2c03      	cmp	r4, #3
     destination[i+3] = 100.0*((float)(gSTAvg[i] - gAvg[i]))/factoryTrim[i+3] - 100.0; // Report percent differences
 8006690:	60e8      	str	r0, [r5, #12]
   for (i = 0; i < 3; i++) {
 8006692:	d1bb      	bne.n	800660c <MPU9250SelfTest+0x3b4>
   }
}
 8006694:	b017      	add	sp, #92	; 0x5c
 8006696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800669a:	bf00      	nop

0800669c <MPU9250_Init>:
{
 800669c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_WHO_AM_I, 1, rawADC, 1);
 80066a0:	2401      	movs	r4, #1
 80066a2:	4dc0      	ldr	r5, [pc, #768]	; (80069a4 <MPU9250_Init+0x308>)
{
 80066a4:	b085      	sub	sp, #20
    I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_WHO_AM_I, 1, rawADC, 1);
 80066a6:	462b      	mov	r3, r5
 80066a8:	4622      	mov	r2, r4
 80066aa:	2175      	movs	r1, #117	; 0x75
 80066ac:	20d2      	movs	r0, #210	; 0xd2
 80066ae:	9400      	str	r4, [sp, #0]
 80066b0:	f7fd fe68 	bl	8004384 <I2C_ByteRead>
    whoami = rawADC[0];
 80066b4:	782e      	ldrb	r6, [r5, #0]
    sprintf(Buf, "I AM 0x%x\r\n", whoami);
 80066b6:	49bc      	ldr	r1, [pc, #752]	; (80069a8 <MPU9250_Init+0x30c>)
 80066b8:	4632      	mov	r2, r6
 80066ba:	48bc      	ldr	r0, [pc, #752]	; (80069ac <MPU9250_Init+0x310>)
 80066bc:	f002 f812 	bl	80086e4 <sprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80066c0:	48ba      	ldr	r0, [pc, #744]	; (80069ac <MPU9250_Init+0x310>)
 80066c2:	f7f9 fd45 	bl	8000150 <strlen>
 80066c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80066ca:	b282      	uxth	r2, r0
 80066cc:	49b7      	ldr	r1, [pc, #732]	; (80069ac <MPU9250_Init+0x310>)
 80066ce:	48b8      	ldr	r0, [pc, #736]	; (80069b0 <MPU9250_Init+0x314>)
 80066d0:	f7fd fb32 	bl	8003d38 <HAL_UART_Transmit>
    sprintf(Buf, "I SHOULD BE 0x71\r\n");
 80066d4:	49b7      	ldr	r1, [pc, #732]	; (80069b4 <MPU9250_Init+0x318>)
 80066d6:	48b5      	ldr	r0, [pc, #724]	; (80069ac <MPU9250_Init+0x310>)
 80066d8:	f002 f828 	bl	800872c <strcpy>
    HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80066dc:	48b3      	ldr	r0, [pc, #716]	; (80069ac <MPU9250_Init+0x310>)
 80066de:	f7f9 fd37 	bl	8000150 <strlen>
 80066e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80066e6:	b282      	uxth	r2, r0
 80066e8:	49b0      	ldr	r1, [pc, #704]	; (80069ac <MPU9250_Init+0x310>)
 80066ea:	48b1      	ldr	r0, [pc, #708]	; (80069b0 <MPU9250_Init+0x314>)
 80066ec:	f7fd fb24 	bl	8003d38 <HAL_UART_Transmit>
  if(whoami == 0x71)
 80066f0:	2e71      	cmp	r6, #113	; 0x71
 80066f2:	f040 82a8 	bne.w	8006c46 <MPU9250_Init+0x5aa>
		sprintf(Buf, "MPU-9250 Init Start (9-DOF 16-bit mortion sensor)\r\nMPU-9250 SelfTest Start\r\n");
 80066f6:	49b0      	ldr	r1, [pc, #704]	; (80069b8 <MPU9250_Init+0x31c>)
 80066f8:	48ac      	ldr	r0, [pc, #688]	; (80069ac <MPU9250_Init+0x310>)
 80066fa:	f002 f817 	bl	800872c <strcpy>
	  HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80066fe:	48ab      	ldr	r0, [pc, #684]	; (80069ac <MPU9250_Init+0x310>)
 8006700:	f7f9 fd26 	bl	8000150 <strlen>
 8006704:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006708:	b282      	uxth	r2, r0
 800670a:	49a8      	ldr	r1, [pc, #672]	; (80069ac <MPU9250_Init+0x310>)
 800670c:	48a8      	ldr	r0, [pc, #672]	; (80069b0 <MPU9250_Init+0x314>)
 800670e:	f7fd fb13 	bl	8003d38 <HAL_UART_Transmit>
	  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH,MPU9250_RA_PWR_MGMT_1, 7, 8, 0x80); //resetMPU9250
 8006712:	2380      	movs	r3, #128	; 0x80
	  MPU9250SelfTest(SelfTest);
 8006714:	4ea9      	ldr	r6, [pc, #676]	; (80069bc <MPU9250_Init+0x320>)
	  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH,MPU9250_RA_PWR_MGMT_1, 7, 8, 0x80); //resetMPU9250
 8006716:	2207      	movs	r2, #7
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	216b      	movs	r1, #107	; 0x6b
 800671c:	2308      	movs	r3, #8
 800671e:	20d2      	movs	r0, #210	; 0xd2
 8006720:	f7fd fdfa 	bl	8004318 <I2C_ByteWrite>
	  MPU9250SelfTest(SelfTest);
 8006724:	4630      	mov	r0, r6
 8006726:	f7ff fd97 	bl	8006258 <MPU9250SelfTest>
		sprintf(Buf, "Self Test Finish\r\n");
 800672a:	49a5      	ldr	r1, [pc, #660]	; (80069c0 <MPU9250_Init+0x324>)
 800672c:	489f      	ldr	r0, [pc, #636]	; (80069ac <MPU9250_Init+0x310>)
 800672e:	f001 fffd 	bl	800872c <strcpy>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006732:	489e      	ldr	r0, [pc, #632]	; (80069ac <MPU9250_Init+0x310>)
 8006734:	f7f9 fd0c 	bl	8000150 <strlen>
 8006738:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800673c:	b282      	uxth	r2, r0
 800673e:	499b      	ldr	r1, [pc, #620]	; (80069ac <MPU9250_Init+0x310>)
 8006740:	489b      	ldr	r0, [pc, #620]	; (80069b0 <MPU9250_Init+0x314>)
 8006742:	f7fd faf9 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 8006746:	2064      	movs	r0, #100	; 0x64
 8006748:	f7fa feea 	bl	8001520 <HAL_Delay>
		sprintf(Buf, " x-axis self test: acceleration trim within : %f percent of factory value\r\n",SelfTest[0]);
 800674c:	6830      	ldr	r0, [r6, #0]
 800674e:	f7f9 fe6b 	bl	8000428 <__aeabi_f2d>
 8006752:	4602      	mov	r2, r0
 8006754:	460b      	mov	r3, r1
 8006756:	4895      	ldr	r0, [pc, #596]	; (80069ac <MPU9250_Init+0x310>)
 8006758:	499a      	ldr	r1, [pc, #616]	; (80069c4 <MPU9250_Init+0x328>)
 800675a:	f001 ffc3 	bl	80086e4 <sprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 800675e:	4893      	ldr	r0, [pc, #588]	; (80069ac <MPU9250_Init+0x310>)
 8006760:	f7f9 fcf6 	bl	8000150 <strlen>
 8006764:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006768:	b282      	uxth	r2, r0
 800676a:	4990      	ldr	r1, [pc, #576]	; (80069ac <MPU9250_Init+0x310>)
 800676c:	4890      	ldr	r0, [pc, #576]	; (80069b0 <MPU9250_Init+0x314>)
 800676e:	f7fd fae3 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 8006772:	2064      	movs	r0, #100	; 0x64
 8006774:	f7fa fed4 	bl	8001520 <HAL_Delay>
		sprintf(Buf, " y-axis self test: acceleration trim within : %f percent of factory value\r\n",SelfTest[1]);
 8006778:	6870      	ldr	r0, [r6, #4]
 800677a:	f7f9 fe55 	bl	8000428 <__aeabi_f2d>
 800677e:	4602      	mov	r2, r0
 8006780:	460b      	mov	r3, r1
 8006782:	488a      	ldr	r0, [pc, #552]	; (80069ac <MPU9250_Init+0x310>)
 8006784:	4990      	ldr	r1, [pc, #576]	; (80069c8 <MPU9250_Init+0x32c>)
 8006786:	f001 ffad 	bl	80086e4 <sprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 800678a:	4888      	ldr	r0, [pc, #544]	; (80069ac <MPU9250_Init+0x310>)
 800678c:	f7f9 fce0 	bl	8000150 <strlen>
 8006790:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006794:	b282      	uxth	r2, r0
 8006796:	4985      	ldr	r1, [pc, #532]	; (80069ac <MPU9250_Init+0x310>)
 8006798:	4885      	ldr	r0, [pc, #532]	; (80069b0 <MPU9250_Init+0x314>)
 800679a:	f7fd facd 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 800679e:	2064      	movs	r0, #100	; 0x64
 80067a0:	f7fa febe 	bl	8001520 <HAL_Delay>
		sprintf(Buf, " z-axis self test: acceleration trim within : %f percent of factory value\r\n",SelfTest[2]);
 80067a4:	68b0      	ldr	r0, [r6, #8]
 80067a6:	f7f9 fe3f 	bl	8000428 <__aeabi_f2d>
 80067aa:	4602      	mov	r2, r0
 80067ac:	460b      	mov	r3, r1
 80067ae:	487f      	ldr	r0, [pc, #508]	; (80069ac <MPU9250_Init+0x310>)
 80067b0:	4986      	ldr	r1, [pc, #536]	; (80069cc <MPU9250_Init+0x330>)
 80067b2:	f001 ff97 	bl	80086e4 <sprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80067b6:	487d      	ldr	r0, [pc, #500]	; (80069ac <MPU9250_Init+0x310>)
 80067b8:	f7f9 fcca 	bl	8000150 <strlen>
 80067bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80067c0:	b282      	uxth	r2, r0
 80067c2:	497a      	ldr	r1, [pc, #488]	; (80069ac <MPU9250_Init+0x310>)
 80067c4:	487a      	ldr	r0, [pc, #488]	; (80069b0 <MPU9250_Init+0x314>)
 80067c6:	f7fd fab7 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 80067ca:	2064      	movs	r0, #100	; 0x64
 80067cc:	f7fa fea8 	bl	8001520 <HAL_Delay>
		sprintf(Buf, " x-axis self test: gyration trim within : %f percent of factory value\r\n",SelfTest[3]);
 80067d0:	68f0      	ldr	r0, [r6, #12]
 80067d2:	f7f9 fe29 	bl	8000428 <__aeabi_f2d>
 80067d6:	4602      	mov	r2, r0
 80067d8:	460b      	mov	r3, r1
 80067da:	4874      	ldr	r0, [pc, #464]	; (80069ac <MPU9250_Init+0x310>)
 80067dc:	497c      	ldr	r1, [pc, #496]	; (80069d0 <MPU9250_Init+0x334>)
 80067de:	f001 ff81 	bl	80086e4 <sprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80067e2:	4872      	ldr	r0, [pc, #456]	; (80069ac <MPU9250_Init+0x310>)
 80067e4:	f7f9 fcb4 	bl	8000150 <strlen>
 80067e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80067ec:	b282      	uxth	r2, r0
 80067ee:	496f      	ldr	r1, [pc, #444]	; (80069ac <MPU9250_Init+0x310>)
 80067f0:	486f      	ldr	r0, [pc, #444]	; (80069b0 <MPU9250_Init+0x314>)
 80067f2:	f7fd faa1 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 80067f6:	2064      	movs	r0, #100	; 0x64
 80067f8:	f7fa fe92 	bl	8001520 <HAL_Delay>
		sprintf(Buf, " y-axis self test: gyration trim within : %f percent of factory value\r\n",SelfTest[4]);
 80067fc:	6930      	ldr	r0, [r6, #16]
 80067fe:	f7f9 fe13 	bl	8000428 <__aeabi_f2d>
 8006802:	4602      	mov	r2, r0
 8006804:	460b      	mov	r3, r1
 8006806:	4869      	ldr	r0, [pc, #420]	; (80069ac <MPU9250_Init+0x310>)
 8006808:	4972      	ldr	r1, [pc, #456]	; (80069d4 <MPU9250_Init+0x338>)
 800680a:	f001 ff6b 	bl	80086e4 <sprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 800680e:	4867      	ldr	r0, [pc, #412]	; (80069ac <MPU9250_Init+0x310>)
 8006810:	f7f9 fc9e 	bl	8000150 <strlen>
 8006814:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006818:	b282      	uxth	r2, r0
 800681a:	4964      	ldr	r1, [pc, #400]	; (80069ac <MPU9250_Init+0x310>)
 800681c:	4864      	ldr	r0, [pc, #400]	; (80069b0 <MPU9250_Init+0x314>)
 800681e:	f7fd fa8b 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 8006822:	2064      	movs	r0, #100	; 0x64
 8006824:	f7fa fe7c 	bl	8001520 <HAL_Delay>
		sprintf(Buf, " z-axis self test: gyration trim within : %f percent of factory value\r\n",SelfTest[5]);
 8006828:	6970      	ldr	r0, [r6, #20]
 800682a:	f7f9 fdfd 	bl	8000428 <__aeabi_f2d>
 800682e:	4602      	mov	r2, r0
 8006830:	460b      	mov	r3, r1
 8006832:	485e      	ldr	r0, [pc, #376]	; (80069ac <MPU9250_Init+0x310>)
 8006834:	4968      	ldr	r1, [pc, #416]	; (80069d8 <MPU9250_Init+0x33c>)
 8006836:	f001 ff55 	bl	80086e4 <sprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 800683a:	485c      	ldr	r0, [pc, #368]	; (80069ac <MPU9250_Init+0x310>)
 800683c:	f7f9 fc88 	bl	8000150 <strlen>
 8006840:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006844:	b282      	uxth	r2, r0
 8006846:	4959      	ldr	r1, [pc, #356]	; (80069ac <MPU9250_Init+0x310>)
 8006848:	4859      	ldr	r0, [pc, #356]	; (80069b0 <MPU9250_Init+0x314>)
 800684a:	f7fd fa75 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 800684e:	2064      	movs	r0, #100	; 0x64
 8006850:	f7fa fe66 	bl	8001520 <HAL_Delay>
		sprintf(Buf, "MPU-9250 Calibration Start\r\n");
 8006854:	4961      	ldr	r1, [pc, #388]	; (80069dc <MPU9250_Init+0x340>)
 8006856:	4855      	ldr	r0, [pc, #340]	; (80069ac <MPU9250_Init+0x310>)
 8006858:	f001 ff68 	bl	800872c <strcpy>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 800685c:	4853      	ldr	r0, [pc, #332]	; (80069ac <MPU9250_Init+0x310>)
 800685e:	f7f9 fc77 	bl	8000150 <strlen>
	  calibrateMPU9250(gyroBias, accBias);
 8006862:	4f5f      	ldr	r7, [pc, #380]	; (80069e0 <MPU9250_Init+0x344>)
 8006864:	4e5f      	ldr	r6, [pc, #380]	; (80069e4 <MPU9250_Init+0x348>)
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006866:	b282      	uxth	r2, r0
 8006868:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800686c:	494f      	ldr	r1, [pc, #316]	; (80069ac <MPU9250_Init+0x310>)
 800686e:	4850      	ldr	r0, [pc, #320]	; (80069b0 <MPU9250_Init+0x314>)
 8006870:	f7fd fa62 	bl	8003d38 <HAL_UART_Transmit>
	  calibrateMPU9250(gyroBias, accBias);
 8006874:	4639      	mov	r1, r7
 8006876:	4630      	mov	r0, r6
 8006878:	f7ff fb44 	bl	8005f04 <calibrateMPU9250>
		sprintf(Buf, "Calibration Finish\r\n");
 800687c:	495a      	ldr	r1, [pc, #360]	; (80069e8 <MPU9250_Init+0x34c>)
 800687e:	484b      	ldr	r0, [pc, #300]	; (80069ac <MPU9250_Init+0x310>)
 8006880:	f001 ff54 	bl	800872c <strcpy>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006884:	4849      	ldr	r0, [pc, #292]	; (80069ac <MPU9250_Init+0x310>)
 8006886:	f7f9 fc63 	bl	8000150 <strlen>
 800688a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800688e:	b282      	uxth	r2, r0
 8006890:	4946      	ldr	r1, [pc, #280]	; (80069ac <MPU9250_Init+0x310>)
 8006892:	4847      	ldr	r0, [pc, #284]	; (80069b0 <MPU9250_Init+0x314>)
 8006894:	f7fd fa50 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 8006898:	2064      	movs	r0, #100	; 0x64
 800689a:	f7fa fe41 	bl	8001520 <HAL_Delay>
		sprintf(Buf, "   x       y      z\r\n");
 800689e:	4953      	ldr	r1, [pc, #332]	; (80069ec <MPU9250_Init+0x350>)
 80068a0:	4842      	ldr	r0, [pc, #264]	; (80069ac <MPU9250_Init+0x310>)
 80068a2:	f001 ff43 	bl	800872c <strcpy>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80068a6:	4841      	ldr	r0, [pc, #260]	; (80069ac <MPU9250_Init+0x310>)
 80068a8:	f7f9 fc52 	bl	8000150 <strlen>
 80068ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068b0:	b282      	uxth	r2, r0
 80068b2:	493e      	ldr	r1, [pc, #248]	; (80069ac <MPU9250_Init+0x310>)
 80068b4:	483e      	ldr	r0, [pc, #248]	; (80069b0 <MPU9250_Init+0x314>)
 80068b6:	f7fd fa3f 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 80068ba:	2064      	movs	r0, #100	; 0x64
 80068bc:	f7fa fe30 	bl	8001520 <HAL_Delay>
		sprintf(Buf, " %.2f   %.2f   %.2f mg\r\n", 1000*accBias[0], 1000*accBias[1], 1000*accBias[2]);
 80068c0:	6838      	ldr	r0, [r7, #0]
 80068c2:	494b      	ldr	r1, [pc, #300]	; (80069f0 <MPU9250_Init+0x354>)
 80068c4:	f7fa fa3a 	bl	8000d3c <__aeabi_fmul>
 80068c8:	f7f9 fdae 	bl	8000428 <__aeabi_f2d>
 80068cc:	4680      	mov	r8, r0
 80068ce:	4689      	mov	r9, r1
 80068d0:	68b8      	ldr	r0, [r7, #8]
 80068d2:	4947      	ldr	r1, [pc, #284]	; (80069f0 <MPU9250_Init+0x354>)
 80068d4:	f7fa fa32 	bl	8000d3c <__aeabi_fmul>
 80068d8:	f7f9 fda6 	bl	8000428 <__aeabi_f2d>
 80068dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	4943      	ldr	r1, [pc, #268]	; (80069f0 <MPU9250_Init+0x354>)
 80068e4:	f7fa fa2a 	bl	8000d3c <__aeabi_fmul>
 80068e8:	f7f9 fd9e 	bl	8000428 <__aeabi_f2d>
 80068ec:	4642      	mov	r2, r8
 80068ee:	e9cd 0100 	strd	r0, r1, [sp]
 80068f2:	464b      	mov	r3, r9
 80068f4:	493f      	ldr	r1, [pc, #252]	; (80069f4 <MPU9250_Init+0x358>)
 80068f6:	482d      	ldr	r0, [pc, #180]	; (80069ac <MPU9250_Init+0x310>)
 80068f8:	f001 fef4 	bl	80086e4 <sprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80068fc:	482b      	ldr	r0, [pc, #172]	; (80069ac <MPU9250_Init+0x310>)
 80068fe:	f7f9 fc27 	bl	8000150 <strlen>
 8006902:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006906:	b282      	uxth	r2, r0
 8006908:	4928      	ldr	r1, [pc, #160]	; (80069ac <MPU9250_Init+0x310>)
 800690a:	4829      	ldr	r0, [pc, #164]	; (80069b0 <MPU9250_Init+0x314>)
 800690c:	f7fd fa14 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 8006910:	2064      	movs	r0, #100	; 0x64
 8006912:	f7fa fe05 	bl	8001520 <HAL_Delay>
		sprintf(Buf, " %.2f   %.2f   %.2f o/s\r\n", gyroBias[0], gyroBias[1], gyroBias[2]);
 8006916:	6830      	ldr	r0, [r6, #0]
 8006918:	f7f9 fd86 	bl	8000428 <__aeabi_f2d>
 800691c:	4680      	mov	r8, r0
 800691e:	68b0      	ldr	r0, [r6, #8]
 8006920:	4689      	mov	r9, r1
 8006922:	f7f9 fd81 	bl	8000428 <__aeabi_f2d>
 8006926:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800692a:	6870      	ldr	r0, [r6, #4]
 800692c:	f7f9 fd7c 	bl	8000428 <__aeabi_f2d>
 8006930:	4642      	mov	r2, r8
 8006932:	e9cd 0100 	strd	r0, r1, [sp]
 8006936:	464b      	mov	r3, r9
 8006938:	492f      	ldr	r1, [pc, #188]	; (80069f8 <MPU9250_Init+0x35c>)
 800693a:	481c      	ldr	r0, [pc, #112]	; (80069ac <MPU9250_Init+0x310>)
 800693c:	f001 fed2 	bl	80086e4 <sprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006940:	481a      	ldr	r0, [pc, #104]	; (80069ac <MPU9250_Init+0x310>)
 8006942:	f7f9 fc05 	bl	8000150 <strlen>
	  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x00); // Clear sleep mode bit (6), enable all sensors
 8006946:	2700      	movs	r7, #0
		HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006948:	b282      	uxth	r2, r0
 800694a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800694e:	4917      	ldr	r1, [pc, #92]	; (80069ac <MPU9250_Init+0x310>)
 8006950:	4817      	ldr	r0, [pc, #92]	; (80069b0 <MPU9250_Init+0x314>)
 8006952:	f7fd f9f1 	bl	8003d38 <HAL_UART_Transmit>
	  HAL_Delay(100); // for stability
 8006956:	2064      	movs	r0, #100	; 0x64
 8006958:	f7fa fde2 	bl	8001520 <HAL_Delay>
	  I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x00); // Clear sleep mode bit (6), enable all sensors
 800695c:	2308      	movs	r3, #8
 800695e:	2207      	movs	r2, #7
 8006960:	216b      	movs	r1, #107	; 0x6b
 8006962:	9700      	str	r7, [sp, #0]
 8006964:	20d2      	movs	r0, #210	; 0xd2
 8006966:	f7fd fcd7 	bl	8004318 <I2C_ByteWrite>
    HAL_Delay(100); // for stability
 800696a:	2064      	movs	r0, #100	; 0x64
 800696c:	f7fa fdd8 	bl	8001520 <HAL_Delay>
    I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_PWR_MGMT_1, 7, 8, 0x01);// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001;
 8006970:	9400      	str	r4, [sp, #0]
 8006972:	2308      	movs	r3, #8
 8006974:	2207      	movs	r2, #7
 8006976:	216b      	movs	r1, #107	; 0x6b
 8006978:	20d2      	movs	r0, #210	; 0xd2
 800697a:	f7fd fccd 	bl	8004318 <I2C_ByteWrite>
    HAL_Delay(200); // for stability
 800697e:	20c8      	movs	r0, #200	; 0xc8
 8006980:	f7fa fdce 	bl	8001520 <HAL_Delay>
    I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_CONFIG, 7, 8, MPU9250_DLPF_BW_42); //CONFIG        -- EXT_SYNC_SET 0 (disable input pin for data sync) ; default DLPF_CFG = 0 => ACC bandwidth = 260Hz  GYRO bandwidth = 256Hz)
 8006984:	2303      	movs	r3, #3
 8006986:	2207      	movs	r2, #7
 8006988:	9300      	str	r3, [sp, #0]
 800698a:	211a      	movs	r1, #26
 800698c:	2308      	movs	r3, #8
 800698e:	20d2      	movs	r0, #210	; 0xd2
 8006990:	f7fd fcc2 	bl	8004318 <I2C_ByteWrite>
	  HAL_Delay(100);
 8006994:	2064      	movs	r0, #100	; 0x64
 8006996:	f7fa fdc3 	bl	8001520 <HAL_Delay>
    I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_SMPLRT_DIV, 7, 8, 0x04);  //0x00 SMPLRT_DIV    -- SMPLRT_DIV = 0  Sample Rate = Gyroscope Output Rate / (1 + SMPLRT_DIV)
 800699a:	2304      	movs	r3, #4
 800699c:	2207      	movs	r2, #7
 800699e:	9300      	str	r3, [sp, #0]
 80069a0:	e02c      	b.n	80069fc <MPU9250_Init+0x360>
 80069a2:	bf00      	nop
 80069a4:	20000e6c 	.word	0x20000e6c
 80069a8:	0800e143 	.word	0x0800e143
 80069ac:	20000e78 	.word	0x20000e78
 80069b0:	200011bc 	.word	0x200011bc
 80069b4:	0800e14f 	.word	0x0800e14f
 80069b8:	0800e162 	.word	0x0800e162
 80069bc:	20000704 	.word	0x20000704
 80069c0:	0800e1af 	.word	0x0800e1af
 80069c4:	0800e1c2 	.word	0x0800e1c2
 80069c8:	0800e20e 	.word	0x0800e20e
 80069cc:	0800e25a 	.word	0x0800e25a
 80069d0:	0800e2a6 	.word	0x0800e2a6
 80069d4:	0800e2ee 	.word	0x0800e2ee
 80069d8:	0800e336 	.word	0x0800e336
 80069dc:	0800e37e 	.word	0x0800e37e
 80069e0:	20000728 	.word	0x20000728
 80069e4:	2000079c 	.word	0x2000079c
 80069e8:	0800e39b 	.word	0x0800e39b
 80069ec:	0800e3b0 	.word	0x0800e3b0
 80069f0:	447a0000 	.word	0x447a0000
 80069f4:	0800e3c6 	.word	0x0800e3c6
 80069f8:	0800e3df 	.word	0x0800e3df
 80069fc:	2119      	movs	r1, #25
 80069fe:	2308      	movs	r3, #8
 8006a00:	20d2      	movs	r0, #210	; 0xd2
 8006a02:	f7fd fc89 	bl	8004318 <I2C_ByteWrite>
	  HAL_Delay(100);
 8006a06:	2064      	movs	r0, #100	; 0x64
 8006a08:	f7fa fd8a 	bl	8001520 <HAL_Delay>
	  I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_CONFIG, 1, rawADC, 1);
 8006a0c:	9400      	str	r4, [sp, #0]
 8006a0e:	462b      	mov	r3, r5
 8006a10:	4622      	mov	r2, r4
 8006a12:	211b      	movs	r1, #27
 8006a14:	20d2      	movs	r0, #210	; 0xd2
 8006a16:	f7fd fcb5 	bl	8004384 <I2C_ByteRead>
	  c = c | Gscale << 3; // Set full scale range for the gyro
 8006a1a:	4ba0      	ldr	r3, [pc, #640]	; (8006c9c <MPU9250_Init+0x600>)
	  uint8_t c = rawADC[0];
 8006a1c:	782e      	ldrb	r6, [r5, #0]
	  c = c | Gscale << 3; // Set full scale range for the gyro
 8006a1e:	781b      	ldrb	r3, [r3, #0]
	  c = c & ~0x18; // Clear AFS bits [4:3]
 8006a20:	f026 061a 	bic.w	r6, r6, #26
	  c = c | Gscale << 3; // Set full scale range for the gyro
 8006a24:	ea46 06c3 	orr.w	r6, r6, r3, lsl #3
 8006a28:	f006 06fd 	and.w	r6, r6, #253	; 0xfd
    sprintf(Buf, " GYRO : %d \r\n", c);
 8006a2c:	4632      	mov	r2, r6
 8006a2e:	499c      	ldr	r1, [pc, #624]	; (8006ca0 <MPU9250_Init+0x604>)
 8006a30:	489c      	ldr	r0, [pc, #624]	; (8006ca4 <MPU9250_Init+0x608>)
 8006a32:	f001 fe57 	bl	80086e4 <sprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006a36:	489b      	ldr	r0, [pc, #620]	; (8006ca4 <MPU9250_Init+0x608>)
 8006a38:	f7f9 fb8a 	bl	8000150 <strlen>
 8006a3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a40:	b282      	uxth	r2, r0
 8006a42:	4998      	ldr	r1, [pc, #608]	; (8006ca4 <MPU9250_Init+0x608>)
 8006a44:	4898      	ldr	r0, [pc, #608]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006a46:	f7fd f977 	bl	8003d38 <HAL_UART_Transmit>
    I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_GYRO_CONFIG, 7, 8, c);
 8006a4a:	9600      	str	r6, [sp, #0]
 8006a4c:	2308      	movs	r3, #8
 8006a4e:	2207      	movs	r2, #7
 8006a50:	211b      	movs	r1, #27
 8006a52:	20d2      	movs	r0, #210	; 0xd2
 8006a54:	f7fd fc60 	bl	8004318 <I2C_ByteWrite>
	  HAL_Delay(100);
 8006a58:	2064      	movs	r0, #100	; 0x64
 8006a5a:	f7fa fd61 	bl	8001520 <HAL_Delay>
    I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_CONFIG, 1, rawADC, 1);
 8006a5e:	9400      	str	r4, [sp, #0]
 8006a60:	462b      	mov	r3, r5
 8006a62:	4622      	mov	r2, r4
 8006a64:	211c      	movs	r1, #28
 8006a66:	20d2      	movs	r0, #210	; 0xd2
 8006a68:	f7fd fc8c 	bl	8004384 <I2C_ByteRead>
    c = c | Ascale << 3; // Set full scale range for the accelerometer
 8006a6c:	4b8f      	ldr	r3, [pc, #572]	; (8006cac <MPU9250_Init+0x610>)
    c = rawADC[0];
 8006a6e:	782e      	ldrb	r6, [r5, #0]
    c = c | Ascale << 3; // Set full scale range for the accelerometer
 8006a70:	781b      	ldrb	r3, [r3, #0]
    c = c & ~0x18;  // Clear AFS bits [4:3]
 8006a72:	f026 0618 	bic.w	r6, r6, #24
    c = c | Ascale << 3; // Set full scale range for the accelerometer
 8006a76:	ea46 06c3 	orr.w	r6, r6, r3, lsl #3
 8006a7a:	b2f6      	uxtb	r6, r6
    sprintf(Buf, " ACEL : %d \r\n", c);
 8006a7c:	4632      	mov	r2, r6
 8006a7e:	498c      	ldr	r1, [pc, #560]	; (8006cb0 <MPU9250_Init+0x614>)
 8006a80:	4888      	ldr	r0, [pc, #544]	; (8006ca4 <MPU9250_Init+0x608>)
 8006a82:	f001 fe2f 	bl	80086e4 <sprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006a86:	4887      	ldr	r0, [pc, #540]	; (8006ca4 <MPU9250_Init+0x608>)
 8006a88:	f7f9 fb62 	bl	8000150 <strlen>
 8006a8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a90:	b282      	uxth	r2, r0
 8006a92:	4984      	ldr	r1, [pc, #528]	; (8006ca4 <MPU9250_Init+0x608>)
 8006a94:	4884      	ldr	r0, [pc, #528]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006a96:	f7fd f94f 	bl	8003d38 <HAL_UART_Transmit>
    I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_CONFIG, 7, 8, c);
 8006a9a:	9600      	str	r6, [sp, #0]
 8006a9c:	2308      	movs	r3, #8
 8006a9e:	2207      	movs	r2, #7
 8006aa0:	211c      	movs	r1, #28
 8006aa2:	20d2      	movs	r0, #210	; 0xd2
 8006aa4:	f7fd fc38 	bl	8004318 <I2C_ByteWrite>
	  HAL_Delay(100);
 8006aa8:	2064      	movs	r0, #100	; 0x64
 8006aaa:	f7fa fd39 	bl	8001520 <HAL_Delay>
    I2C_ByteRead(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_CONFIG2, 1, rawADC, 1);
 8006aae:	462b      	mov	r3, r5
 8006ab0:	9400      	str	r4, [sp, #0]
 8006ab2:	4622      	mov	r2, r4
 8006ab4:	211d      	movs	r1, #29
 8006ab6:	20d2      	movs	r0, #210	; 0xd2
 8006ab8:	f7fd fc64 	bl	8004384 <I2C_ByteRead>
    c = rawADC[0];
 8006abc:	782e      	ldrb	r6, [r5, #0]
    sprintf(Buf, " ACEL2 : %d \r\n", c);
 8006abe:	497d      	ldr	r1, [pc, #500]	; (8006cb4 <MPU9250_Init+0x618>)
    c = c & ~0x0F; // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 8006ac0:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
    c = c | 0x03;  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 8006ac4:	f046 0603 	orr.w	r6, r6, #3
    sprintf(Buf, " ACEL2 : %d \r\n", c);
 8006ac8:	4632      	mov	r2, r6
 8006aca:	4876      	ldr	r0, [pc, #472]	; (8006ca4 <MPU9250_Init+0x608>)
 8006acc:	f001 fe0a 	bl	80086e4 <sprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006ad0:	4874      	ldr	r0, [pc, #464]	; (8006ca4 <MPU9250_Init+0x608>)
 8006ad2:	f7f9 fb3d 	bl	8000150 <strlen>
 8006ad6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006ada:	b282      	uxth	r2, r0
 8006adc:	4971      	ldr	r1, [pc, #452]	; (8006ca4 <MPU9250_Init+0x608>)
 8006ade:	4872      	ldr	r0, [pc, #456]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006ae0:	f7fd f92a 	bl	8003d38 <HAL_UART_Transmit>
    I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_ACCEL_CONFIG2, 7, 8, c);
 8006ae4:	2308      	movs	r3, #8
 8006ae6:	2207      	movs	r2, #7
 8006ae8:	211d      	movs	r1, #29
 8006aea:	9600      	str	r6, [sp, #0]
 8006aec:	20d2      	movs	r0, #210	; 0xd2
 8006aee:	f7fd fc13 	bl	8004318 <I2C_ByteWrite>
		HAL_Delay(100);
 8006af2:	2064      	movs	r0, #100	; 0x64
 8006af4:	f7fa fd14 	bl	8001520 <HAL_Delay>
    I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_INT_PIN_CFG, 7, 8, 0x22);
 8006af8:	2322      	movs	r3, #34	; 0x22
 8006afa:	2207      	movs	r2, #7
 8006afc:	9300      	str	r3, [sp, #0]
 8006afe:	2137      	movs	r1, #55	; 0x37
 8006b00:	2308      	movs	r3, #8
 8006b02:	20d2      	movs	r0, #210	; 0xd2
 8006b04:	f7fd fc08 	bl	8004318 <I2C_ByteWrite>
    I2C_ByteWrite(MPU9250_ADDRESS_AD0_HIGH, MPU9250_RA_INT_ENABLE, 7, 8, 0x01);
 8006b08:	2308      	movs	r3, #8
 8006b0a:	2207      	movs	r2, #7
 8006b0c:	9400      	str	r4, [sp, #0]
 8006b0e:	2138      	movs	r1, #56	; 0x38
 8006b10:	20d2      	movs	r0, #210	; 0xd2
 8006b12:	f7fd fc01 	bl	8004318 <I2C_ByteWrite>
	HAL_Delay(100); // for stability
 8006b16:	2064      	movs	r0, #100	; 0x64
 8006b18:	f7fa fd02 	bl	8001520 <HAL_Delay>
  sprintf(Buf, "AK8963 Init Start!\r\n");
 8006b1c:	4966      	ldr	r1, [pc, #408]	; (8006cb8 <MPU9250_Init+0x61c>)
 8006b1e:	4861      	ldr	r0, [pc, #388]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b20:	f001 fe04 	bl	800872c <strcpy>
  HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006b24:	485f      	ldr	r0, [pc, #380]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b26:	f7f9 fb13 	bl	8000150 <strlen>
 8006b2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006b2e:	b282      	uxth	r2, r0
 8006b30:	495c      	ldr	r1, [pc, #368]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b32:	485d      	ldr	r0, [pc, #372]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006b34:	f7fd f900 	bl	8003d38 <HAL_UART_Transmit>
  I2C_ByteRead(MPU9250_RA_MAG_ADDRESS, WHO_AM_I_AK8963, 1, rawADC, 1);
 8006b38:	462b      	mov	r3, r5
 8006b3a:	9400      	str	r4, [sp, #0]
 8006b3c:	4622      	mov	r2, r4
 8006b3e:	4639      	mov	r1, r7
 8006b40:	2018      	movs	r0, #24
 8006b42:	f7fd fc1f 	bl	8004384 <I2C_ByteRead>
  sprintf(Buf, "I AM 0x%x\r\n", whoami);
 8006b46:	782a      	ldrb	r2, [r5, #0]
 8006b48:	495c      	ldr	r1, [pc, #368]	; (8006cbc <MPU9250_Init+0x620>)
 8006b4a:	4856      	ldr	r0, [pc, #344]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b4c:	f001 fdca 	bl	80086e4 <sprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006b50:	4854      	ldr	r0, [pc, #336]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b52:	f7f9 fafd 	bl	8000150 <strlen>
 8006b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006b5a:	b282      	uxth	r2, r0
 8006b5c:	4951      	ldr	r1, [pc, #324]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b5e:	4852      	ldr	r0, [pc, #328]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006b60:	f7fd f8ea 	bl	8003d38 <HAL_UART_Transmit>
  sprintf(Buf, "I SHOULD BE 0x48\r\n");
 8006b64:	4956      	ldr	r1, [pc, #344]	; (8006cc0 <MPU9250_Init+0x624>)
 8006b66:	484f      	ldr	r0, [pc, #316]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b68:	f001 fde0 	bl	800872c <strcpy>
  HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006b6c:	484d      	ldr	r0, [pc, #308]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b6e:	f7f9 faef 	bl	8000150 <strlen>
 8006b72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006b76:	b282      	uxth	r2, r0
 8006b78:	494a      	ldr	r1, [pc, #296]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b7a:	484b      	ldr	r0, [pc, #300]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006b7c:	f7fd f8dc 	bl	8003d38 <HAL_UART_Transmit>
	sprintf(Buf, "AK8963 Init (Compass sensor)\r\n");
 8006b80:	4950      	ldr	r1, [pc, #320]	; (8006cc4 <MPU9250_Init+0x628>)
 8006b82:	4848      	ldr	r0, [pc, #288]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b84:	f001 fdd2 	bl	800872c <strcpy>
	HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006b88:	4846      	ldr	r0, [pc, #280]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b8a:	f7f9 fae1 	bl	8000150 <strlen>
	initAK8963(magCalibration);
 8006b8e:	4c4e      	ldr	r4, [pc, #312]	; (8006cc8 <MPU9250_Init+0x62c>)
	HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006b90:	b282      	uxth	r2, r0
 8006b92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006b96:	4943      	ldr	r1, [pc, #268]	; (8006ca4 <MPU9250_Init+0x608>)
 8006b98:	4843      	ldr	r0, [pc, #268]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006b9a:	f7fd f8cd 	bl	8003d38 <HAL_UART_Transmit>
	HAL_Delay(100); // for stability
 8006b9e:	2064      	movs	r0, #100	; 0x64
 8006ba0:	f7fa fcbe 	bl	8001520 <HAL_Delay>
	initAK8963(magCalibration);
 8006ba4:	4620      	mov	r0, r4
 8006ba6:	f7ff fae9 	bl	800617c <initAK8963>
	HAL_Delay(100); // for stability
 8006baa:	2064      	movs	r0, #100	; 0x64
 8006bac:	f7fa fcb8 	bl	8001520 <HAL_Delay>
  getAres();
 8006bb0:	f7fe ffae 	bl	8005b10 <getAres>
  getGres();
 8006bb4:	f7fe ff8e 	bl	8005ad4 <getGres>
  getMres();
 8006bb8:	f7fe ff78 	bl	8005aac <getMres>
	sprintf(Buf, "ASAX : %.2f\r\n", magCalibration[0]);
 8006bbc:	6820      	ldr	r0, [r4, #0]
 8006bbe:	f7f9 fc33 	bl	8000428 <__aeabi_f2d>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	4837      	ldr	r0, [pc, #220]	; (8006ca4 <MPU9250_Init+0x608>)
 8006bc8:	4940      	ldr	r1, [pc, #256]	; (8006ccc <MPU9250_Init+0x630>)
 8006bca:	f001 fd8b 	bl	80086e4 <sprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006bce:	4835      	ldr	r0, [pc, #212]	; (8006ca4 <MPU9250_Init+0x608>)
 8006bd0:	f7f9 fabe 	bl	8000150 <strlen>
 8006bd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006bd8:	b282      	uxth	r2, r0
 8006bda:	4932      	ldr	r1, [pc, #200]	; (8006ca4 <MPU9250_Init+0x608>)
 8006bdc:	4832      	ldr	r0, [pc, #200]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006bde:	f7fd f8ab 	bl	8003d38 <HAL_UART_Transmit>
	HAL_Delay(100); // for stability
 8006be2:	2064      	movs	r0, #100	; 0x64
 8006be4:	f7fa fc9c 	bl	8001520 <HAL_Delay>
	sprintf(Buf, "ASAY : %.2f\r\n", magCalibration[1]);
 8006be8:	6860      	ldr	r0, [r4, #4]
 8006bea:	f7f9 fc1d 	bl	8000428 <__aeabi_f2d>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	482c      	ldr	r0, [pc, #176]	; (8006ca4 <MPU9250_Init+0x608>)
 8006bf4:	4936      	ldr	r1, [pc, #216]	; (8006cd0 <MPU9250_Init+0x634>)
 8006bf6:	f001 fd75 	bl	80086e4 <sprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006bfa:	482a      	ldr	r0, [pc, #168]	; (8006ca4 <MPU9250_Init+0x608>)
 8006bfc:	f7f9 faa8 	bl	8000150 <strlen>
 8006c00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c04:	b282      	uxth	r2, r0
 8006c06:	4927      	ldr	r1, [pc, #156]	; (8006ca4 <MPU9250_Init+0x608>)
 8006c08:	4827      	ldr	r0, [pc, #156]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006c0a:	f7fd f895 	bl	8003d38 <HAL_UART_Transmit>
	HAL_Delay(100); // for stability
 8006c0e:	2064      	movs	r0, #100	; 0x64
 8006c10:	f7fa fc86 	bl	8001520 <HAL_Delay>
	sprintf(Buf, "ASAZ : %.2f\r\n", magCalibration[2]);
 8006c14:	68a0      	ldr	r0, [r4, #8]
 8006c16:	f7f9 fc07 	bl	8000428 <__aeabi_f2d>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	4821      	ldr	r0, [pc, #132]	; (8006ca4 <MPU9250_Init+0x608>)
 8006c20:	492c      	ldr	r1, [pc, #176]	; (8006cd4 <MPU9250_Init+0x638>)
 8006c22:	f001 fd5f 	bl	80086e4 <sprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006c26:	481f      	ldr	r0, [pc, #124]	; (8006ca4 <MPU9250_Init+0x608>)
 8006c28:	f7f9 fa92 	bl	8000150 <strlen>
 8006c2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c30:	b282      	uxth	r2, r0
 8006c32:	491c      	ldr	r1, [pc, #112]	; (8006ca4 <MPU9250_Init+0x608>)
 8006c34:	481c      	ldr	r0, [pc, #112]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006c36:	f7fd f87f 	bl	8003d38 <HAL_UART_Transmit>
	HAL_Delay(100); // for stability
 8006c3a:	2064      	movs	r0, #100	; 0x64
}
 8006c3c:	b005      	add	sp, #20
 8006c3e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	HAL_Delay(100); // for stability
 8006c42:	f7fa bc6d 	b.w	8001520 <HAL_Delay>
    sprintf(Buf, "Could not connect to MPU9250: %#x\r\n", whoami);
 8006c46:	4632      	mov	r2, r6
 8006c48:	4923      	ldr	r1, [pc, #140]	; (8006cd8 <MPU9250_Init+0x63c>)
 8006c4a:	4816      	ldr	r0, [pc, #88]	; (8006ca4 <MPU9250_Init+0x608>)
 8006c4c:	f001 fd4a 	bl	80086e4 <sprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006c50:	4814      	ldr	r0, [pc, #80]	; (8006ca4 <MPU9250_Init+0x608>)
 8006c52:	f7f9 fa7d 	bl	8000150 <strlen>
 8006c56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c5a:	b282      	uxth	r2, r0
 8006c5c:	4911      	ldr	r1, [pc, #68]	; (8006ca4 <MPU9250_Init+0x608>)
 8006c5e:	4812      	ldr	r0, [pc, #72]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006c60:	f7fd f86a 	bl	8003d38 <HAL_UART_Transmit>
    sprintf(Buf, "Communication failed, abort!\r\n");
 8006c64:	491d      	ldr	r1, [pc, #116]	; (8006cdc <MPU9250_Init+0x640>)
 8006c66:	480f      	ldr	r0, [pc, #60]	; (8006ca4 <MPU9250_Init+0x608>)
 8006c68:	f001 fd60 	bl	800872c <strcpy>
    HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006c6c:	480d      	ldr	r0, [pc, #52]	; (8006ca4 <MPU9250_Init+0x608>)
 8006c6e:	f7f9 fa6f 	bl	8000150 <strlen>
 8006c72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c76:	b282      	uxth	r2, r0
 8006c78:	490a      	ldr	r1, [pc, #40]	; (8006ca4 <MPU9250_Init+0x608>)
 8006c7a:	480b      	ldr	r0, [pc, #44]	; (8006ca8 <MPU9250_Init+0x60c>)
 8006c7c:	f7fd f85c 	bl	8003d38 <HAL_UART_Transmit>
    while (Error.error !=0)
 8006c80:	4d17      	ldr	r5, [pc, #92]	; (8006ce0 <MPU9250_Init+0x644>)
 8006c82:	782b      	ldrb	r3, [r5, #0]
 8006c84:	b913      	cbnz	r3, 8006c8c <MPU9250_Init+0x5f0>
}
 8006c86:	b005      	add	sp, #20
 8006c88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      Error.error = 1;
 8006c8c:	702c      	strb	r4, [r5, #0]
      error_signal();
 8006c8e:	f7fe f88d 	bl	8004dac <error_signal>
      HAL_Delay(4);
 8006c92:	2004      	movs	r0, #4
 8006c94:	f7fa fc44 	bl	8001520 <HAL_Delay>
 8006c98:	e7f3      	b.n	8006c82 <MPU9250_Init+0x5e6>
 8006c9a:	bf00      	nop
 8006c9c:	20000701 	.word	0x20000701
 8006ca0:	0800e3f9 	.word	0x0800e3f9
 8006ca4:	20000e78 	.word	0x20000e78
 8006ca8:	200011bc 	.word	0x200011bc
 8006cac:	20000700 	.word	0x20000700
 8006cb0:	0800e407 	.word	0x0800e407
 8006cb4:	0800e415 	.word	0x0800e415
 8006cb8:	0800e424 	.word	0x0800e424
 8006cbc:	0800e143 	.word	0x0800e143
 8006cc0:	0800e439 	.word	0x0800e439
 8006cc4:	0800e44c 	.word	0x0800e44c
 8006cc8:	200007b8 	.word	0x200007b8
 8006ccc:	0800e46b 	.word	0x0800e46b
 8006cd0:	0800e479 	.word	0x0800e479
 8006cd4:	0800e487 	.word	0x0800e487
 8006cd8:	0800e495 	.word	0x0800e495
 8006cdc:	0800e4b9 	.word	0x0800e4b9
 8006ce0:	20001174 	.word	0x20001174

08006ce4 <Baro_Common>:
void Baro_Common(void)
{
  static int32_t baroHistTab[BARO_TAB_SIZE_MAX];
  static int baroHistIdx = 0;

  uint8_t indexplus1 = (baroHistIdx + 1);
 8006ce4:	490a      	ldr	r1, [pc, #40]	; (8006d10 <Baro_Common+0x2c>)
  if (indexplus1 == BARO_TAB_SIZE_MAX) indexplus1 = 0;
  baroHistTab[baroHistIdx] = ms5611.realPressure;
 8006ce6:	480b      	ldr	r0, [pc, #44]	; (8006d14 <Baro_Common+0x30>)
  uint8_t indexplus1 = (baroHistIdx + 1);
 8006ce8:	680a      	ldr	r2, [r1, #0]
{
 8006cea:	b530      	push	{r4, r5, lr}
  uint8_t indexplus1 = (baroHistIdx + 1);
 8006cec:	1c53      	adds	r3, r2, #1
 8006cee:	b2db      	uxtb	r3, r3
  if (indexplus1 == BARO_TAB_SIZE_MAX) indexplus1 = 0;
 8006cf0:	2b15      	cmp	r3, #21
 8006cf2:	bf08      	it	eq
 8006cf4:	2300      	moveq	r3, #0
  baroHistTab[baroHistIdx] = ms5611.realPressure;
 8006cf6:	6e05      	ldr	r5, [r0, #96]	; 0x60
 8006cf8:	4c07      	ldr	r4, [pc, #28]	; (8006d18 <Baro_Common+0x34>)
  baroPressureSum += baroHistTab[baroHistIdx];
  baroPressureSum -= baroHistTab[indexplus1];
 8006cfa:	4808      	ldr	r0, [pc, #32]	; (8006d1c <Baro_Common+0x38>)
  baroHistTab[baroHistIdx] = ms5611.realPressure;
 8006cfc:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
  baroPressureSum += baroHistTab[baroHistIdx];
 8006d00:	6802      	ldr	r2, [r0, #0]
  baroPressureSum -= baroHistTab[indexplus1];
 8006d02:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
  baroPressureSum += baroHistTab[baroHistIdx];
 8006d06:	442a      	add	r2, r5
  baroPressureSum -= baroHistTab[indexplus1];
 8006d08:	1b12      	subs	r2, r2, r4
 8006d0a:	6002      	str	r2, [r0, #0]
  baroHistIdx = indexplus1;
 8006d0c:	600b      	str	r3, [r1, #0]
 8006d0e:	bd30      	pop	{r4, r5, pc}
 8006d10:	2000073c 	.word	0x2000073c
 8006d14:	20000d40 	.word	0x20000d40
 8006d18:	20000740 	.word	0x20000740
 8006d1c:	20000794 	.word	0x20000794

08006d20 <getEstimatedAltitude>:
       state ++;
    return 1;
}

uint8_t getEstimatedAltitude(void)
{
 8006d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  static float baroGroundTemperatureScale,logBaroGroundPressureSum;
  static uint16_t previousT;
  uint16_t currentT = micros();
 8006d24:	f000 fe9c 	bl	8007a60 <micros>
  uint16_t dTime;

  dTime = currentT - previousT;
  if (dTime < 25000) return 0;
 8006d28:	f246 11a7 	movw	r1, #24999	; 0x61a7
  dTime = currentT - previousT;
 8006d2c:	4a28      	ldr	r2, [pc, #160]	; (8006dd0 <getEstimatedAltitude+0xb0>)
  uint16_t currentT = micros();
 8006d2e:	b280      	uxth	r0, r0
  dTime = currentT - previousT;
 8006d30:	8813      	ldrh	r3, [r2, #0]
 8006d32:	1ac3      	subs	r3, r0, r3
  if (dTime < 25000) return 0;
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	428b      	cmp	r3, r1
 8006d38:	d947      	bls.n	8006dca <getEstimatedAltitude+0xaa>
  previousT = currentT;
  if (calibratingB > 0) {
 8006d3a:	4c26      	ldr	r4, [pc, #152]	; (8006dd4 <getEstimatedAltitude+0xb4>)
  previousT = currentT;
 8006d3c:	8010      	strh	r0, [r2, #0]
  if (calibratingB > 0) {
 8006d3e:	8823      	ldrh	r3, [r4, #0]
 8006d40:	4f25      	ldr	r7, [pc, #148]	; (8006dd8 <getEstimatedAltitude+0xb8>)
 8006d42:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8006dec <getEstimatedAltitude+0xcc>
 8006d46:	4e25      	ldr	r6, [pc, #148]	; (8006ddc <getEstimatedAltitude+0xbc>)
 8006d48:	4d25      	ldr	r5, [pc, #148]	; (8006de0 <getEstimatedAltitude+0xc0>)
 8006d4a:	b1ab      	cbz	r3, 8006d78 <getEstimatedAltitude+0x58>

    logBaroGroundPressureSum = log(baroPressureSum);
 8006d4c:	6838      	ldr	r0, [r7, #0]
 8006d4e:	f7f9 fb49 	bl	80003e4 <__aeabi_ui2d>
 8006d52:	f004 fcaf 	bl	800b6b4 <log>
 8006d56:	f7f9 fe93 	bl	8000a80 <__aeabi_d2f>
 8006d5a:	f8c8 0000 	str.w	r0, [r8]
    baroGroundTemperatureScale = ((int32_t)ms5611.realTemperature + 27315) * (2 * 29.271267f); // 2 *  is included here => no need for * 2  on BaroAlt in additional LPF
 8006d5e:	6d68      	ldr	r0, [r5, #84]	; 0x54
 8006d60:	f500 40d5 	add.w	r0, r0, #27264	; 0x6a80
 8006d64:	3033      	adds	r0, #51	; 0x33
 8006d66:	f7f9 ff95 	bl	8000c94 <__aeabi_i2f>
 8006d6a:	491e      	ldr	r1, [pc, #120]	; (8006de4 <getEstimatedAltitude+0xc4>)
 8006d6c:	f7f9 ffe6 	bl	8000d3c <__aeabi_fmul>
    calibratingB--;
 8006d70:	8823      	ldrh	r3, [r4, #0]
    baroGroundTemperatureScale = ((int32_t)ms5611.realTemperature + 27315) * (2 * 29.271267f); // 2 *  is included here => no need for * 2  on BaroAlt in additional LPF
 8006d72:	6030      	str	r0, [r6, #0]
    calibratingB--;
 8006d74:	3b01      	subs	r3, #1
 8006d76:	8023      	strh	r3, [r4, #0]
  }

  // baroGroundPressureSum is not supposed to be 0 here
  // see: https://code.google.com/p/ardupilot-mega/source/browse/libraries/AP_Baro/AP_Baro.cpp
  ms5611.BaroAlt = ( logBaroGroundPressureSum - log(baroPressureSum) ) * baroGroundTemperatureScale;
 8006d78:	f8d8 0000 	ldr.w	r0, [r8]
 8006d7c:	f7f9 fb54 	bl	8000428 <__aeabi_f2d>
 8006d80:	4680      	mov	r8, r0
 8006d82:	6838      	ldr	r0, [r7, #0]
 8006d84:	4689      	mov	r9, r1
 8006d86:	f7f9 fb2d 	bl	80003e4 <__aeabi_ui2d>
 8006d8a:	f004 fc93 	bl	800b6b4 <log>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	4640      	mov	r0, r8
 8006d94:	4649      	mov	r1, r9
 8006d96:	f7f9 f9e7 	bl	8000168 <__aeabi_dsub>
 8006d9a:	4680      	mov	r8, r0
 8006d9c:	6830      	ldr	r0, [r6, #0]
 8006d9e:	4689      	mov	r9, r1
 8006da0:	f7f9 fb42 	bl	8000428 <__aeabi_f2d>
 8006da4:	4602      	mov	r2, r0
 8006da6:	460b      	mov	r3, r1
 8006da8:	4640      	mov	r0, r8
 8006daa:	4649      	mov	r1, r9
 8006dac:	f7f9 fb90 	bl	80004d0 <__aeabi_dmul>
 8006db0:	f7f9 fe3e 	bl	8000a30 <__aeabi_d2iz>

  alt.EstAlt = (alt.EstAlt * 6 + ms5611.BaroAlt ) >> 3; // additional LPF to reduce baro noise (faster by 30 µs)
 8006db4:	2106      	movs	r1, #6
 8006db6:	4a0c      	ldr	r2, [pc, #48]	; (8006de8 <getEstimatedAltitude+0xc8>)
  ms5611.BaroAlt = ( logBaroGroundPressureSum - log(baroPressureSum) ) * baroGroundTemperatureScale;
 8006db8:	66a8      	str	r0, [r5, #104]	; 0x68
  alt.EstAlt = (alt.EstAlt * 6 + ms5611.BaroAlt ) >> 3; // additional LPF to reduce baro noise (faster by 30 µs)
 8006dba:	6813      	ldr	r3, [r2, #0]
 8006dbc:	fb01 0303 	mla	r3, r1, r3, r0
 8006dc0:	10db      	asrs	r3, r3, #3
 8006dc2:	6013      	str	r3, [r2, #0]

  return 1;
 8006dc4:	2001      	movs	r0, #1
 8006dc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (dTime < 25000) return 0;
 8006dca:	2000      	movs	r0, #0
}
 8006dcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dd0:	200007c4 	.word	0x200007c4
 8006dd4:	2000000a 	.word	0x2000000a
 8006dd8:	20000794 	.word	0x20000794
 8006ddc:	20000738 	.word	0x20000738
 8006de0:	20000d40 	.word	0x20000d40
 8006de4:	426a2b8e 	.word	0x426a2b8e
 8006de8:	20000e58 	.word	0x20000e58
 8006dec:	200007a8 	.word	0x200007a8

08006df0 <MS561101BA_Calculate>:

    return readRegister24(MS5611_CMD_ADC_READ);
}

void MS561101BA_Calculate(void){
  uint32_t D1 = ms5611.rawPressure;
 8006df0:	4b54      	ldr	r3, [pc, #336]	; (8006f44 <MS561101BA_Calculate+0x154>)
void MS561101BA_Calculate(void){
 8006df2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  uint32_t D2 = ms5611.rawTemp;
  int32_t dT = D2 - (uint32_t)ms5611.fc[4] * 256;
 8006df6:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8006df8:	8919      	ldrh	r1, [r3, #8]

  int64_t OFF = (int64_t)ms5611.fc[1] * 65536 + (int64_t)ms5611.fc[3] * dT / 128;
 8006dfa:	88dc      	ldrh	r4, [r3, #6]
  int32_t dT = D2 - (uint32_t)ms5611.fc[4] * 256;
 8006dfc:	eba0 2101 	sub.w	r1, r0, r1, lsl #8
  int64_t OFF = (int64_t)ms5611.fc[1] * 65536 + (int64_t)ms5611.fc[3] * dT / 128;
 8006e00:	fb84 4501 	smull	r4, r5, r4, r1
 8006e04:	2c00      	cmp	r4, #0
 8006e06:	f175 0000 	sbcs.w	r0, r5, #0
  uint32_t D1 = ms5611.rawPressure;
 8006e0a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  int64_t OFF = (int64_t)ms5611.fc[1] * 65536 + (int64_t)ms5611.fc[3] * dT / 128;
 8006e0c:	da02      	bge.n	8006e14 <MS561101BA_Calculate+0x24>
 8006e0e:	347f      	adds	r4, #127	; 0x7f
 8006e10:	f145 0500 	adc.w	r5, r5, #0
 8006e14:	ea4f 18d4 	mov.w	r8, r4, lsr #7
 8006e18:	ea48 6845 	orr.w	r8, r8, r5, lsl #25
 8006e1c:	ea4f 19e5 	mov.w	r9, r5, asr #7
 8006e20:	2500      	movs	r5, #0
 8006e22:	885e      	ldrh	r6, [r3, #2]
  int64_t SENS = (int64_t)ms5611.fc[0] * 32768 + (int64_t)ms5611.fc[2] * dT / 256;
 8006e24:	8818      	ldrh	r0, [r3, #0]
  int64_t OFF = (int64_t)ms5611.fc[1] * 65536 + (int64_t)ms5611.fc[3] * dT / 128;
 8006e26:	0434      	lsls	r4, r6, #16
  int64_t SENS = (int64_t)ms5611.fc[0] * 32768 + (int64_t)ms5611.fc[2] * dT / 256;
 8006e28:	889e      	ldrh	r6, [r3, #4]
  int64_t OFF = (int64_t)ms5611.fc[1] * 65536 + (int64_t)ms5611.fc[3] * dT / 128;
 8006e2a:	eb18 0804 	adds.w	r8, r8, r4
  int64_t SENS = (int64_t)ms5611.fc[0] * 32768 + (int64_t)ms5611.fc[2] * dT / 256;
 8006e2e:	fb86 6701 	smull	r6, r7, r6, r1
  int64_t OFF = (int64_t)ms5611.fc[1] * 65536 + (int64_t)ms5611.fc[3] * dT / 128;
 8006e32:	eb49 0905 	adc.w	r9, r9, r5
  int64_t SENS = (int64_t)ms5611.fc[0] * 32768 + (int64_t)ms5611.fc[2] * dT / 256;
 8006e36:	2e00      	cmp	r6, #0
 8006e38:	f177 0400 	sbcs.w	r4, r7, #0
 8006e3c:	da02      	bge.n	8006e44 <MS561101BA_Calculate+0x54>
 8006e3e:	36ff      	adds	r6, #255	; 0xff
 8006e40:	f147 0700 	adc.w	r7, r7, #0
 8006e44:	0a34      	lsrs	r4, r6, #8
 8006e46:	f44f 4600 	mov.w	r6, #32768	; 0x8000
 8006e4a:	ea44 6407 	orr.w	r4, r4, r7, lsl #24
 8006e4e:	123d      	asrs	r5, r7, #8
 8006e50:	fbe0 4506 	umlal	r4, r5, r0, r6

  int32_t TEMP = 2000 + ((int64_t) dT * ms5611.fc[5]) / 8388608;
 8006e54:	8958      	ldrh	r0, [r3, #10]
 8006e56:	fb80 0101 	smull	r0, r1, r0, r1
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	f171 0600 	sbcs.w	r6, r1, #0
 8006e60:	da03      	bge.n	8006e6a <MS561101BA_Calculate+0x7a>
 8006e62:	2700      	movs	r7, #0
 8006e64:	4e38      	ldr	r6, [pc, #224]	; (8006f48 <MS561101BA_Calculate+0x158>)
 8006e66:	1980      	adds	r0, r0, r6
 8006e68:	4179      	adcs	r1, r7
 8006e6a:	ea4f 5ed0 	mov.w	lr, r0, lsr #23
 8006e6e:	ea4e 2e41 	orr.w	lr, lr, r1, lsl #9
  ms5611.realTemperature = TEMP;

  ms5611.OFF2 = 0;
 8006e72:	2000      	movs	r0, #0
 8006e74:	2100      	movs	r1, #0
  int32_t TEMP = 2000 + ((int64_t) dT * ms5611.fc[5]) / 8388608;
 8006e76:	f50e 6cfa 	add.w	ip, lr, #2000	; 0x7d0
  ms5611.SENS2 = 0;

  if (TEMP < 2000)
 8006e7a:	f5bc 6ffa 	cmp.w	ip, #2000	; 0x7d0
  ms5611.realTemperature = TEMP;
 8006e7e:	f8c3 c054 	str.w	ip, [r3, #84]	; 0x54
  ms5611.OFF2 = 0;
 8006e82:	e9c3 0110 	strd	r0, r1, [r3, #64]	; 0x40
  ms5611.SENS2 = 0;
 8006e86:	e9c3 0112 	strd	r0, r1, [r3, #72]	; 0x48
  if (TEMP < 2000)
 8006e8a:	da26      	bge.n	8006eda <MS561101BA_Calculate+0xea>
  {
    ms5611.OFF2 = 5 * ((TEMP - 2000) * (TEMP - 2000)) / 2;
 8006e8c:	fb0e f00e 	mul.w	r0, lr, lr
    ms5611.SENS2 = 5 * ((TEMP - 2000) * (TEMP - 2000)) / 4;
  }

  if (TEMP < -1500)
 8006e90:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006f50 <MS561101BA_Calculate+0x160>
    ms5611.OFF2 = 5 * ((TEMP - 2000) * (TEMP - 2000)) / 2;
 8006e94:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006e98:	1046      	asrs	r6, r0, #1
    ms5611.SENS2 = 5 * ((TEMP - 2000) * (TEMP - 2000)) / 4;
 8006e9a:	1080      	asrs	r0, r0, #2
    ms5611.OFF2 = 5 * ((TEMP - 2000) * (TEMP - 2000)) / 2;
 8006e9c:	17f7      	asrs	r7, r6, #31
    ms5611.SENS2 = 5 * ((TEMP - 2000) * (TEMP - 2000)) / 4;
 8006e9e:	17c1      	asrs	r1, r0, #31
  if (TEMP < -1500)
 8006ea0:	45d4      	cmp	ip, sl
    ms5611.OFF2 = 5 * ((TEMP - 2000) * (TEMP - 2000)) / 2;
 8006ea2:	e9c3 6710 	strd	r6, r7, [r3, #64]	; 0x40
    ms5611.SENS2 = 5 * ((TEMP - 2000) * (TEMP - 2000)) / 4;
 8006ea6:	e9c3 0112 	strd	r0, r1, [r3, #72]	; 0x48
  if (TEMP < -1500)
 8006eaa:	da16      	bge.n	8006eda <MS561101BA_Calculate+0xea>
  {
    ms5611.OFF2 = ms5611.OFF2 + 7 * ((TEMP + 1500) * (TEMP + 1500));
 8006eac:	f60e 5eac 	addw	lr, lr, #3500	; 0xdac
 8006eb0:	fb0e fe0e 	mul.w	lr, lr, lr
 8006eb4:	ebce 0cce 	rsb	ip, lr, lr, lsl #3
 8006eb8:	eb16 060c 	adds.w	r6, r6, ip
 8006ebc:	eb47 77ec 	adc.w	r7, r7, ip, asr #31
 8006ec0:	e9c3 6710 	strd	r6, r7, [r3, #64]	; 0x40
    ms5611.SENS2 = ms5611.SENS2 + 11 * ((TEMP + 1500) * (TEMP + 1500)) / 2;
 8006ec4:	260b      	movs	r6, #11
 8006ec6:	fb06 fe0e 	mul.w	lr, r6, lr
 8006eca:	ea4f 0e6e 	mov.w	lr, lr, asr #1
 8006ece:	eb10 000e 	adds.w	r0, r0, lr
 8006ed2:	eb41 71ee 	adc.w	r1, r1, lr, asr #31
 8006ed6:	e9c3 0112 	strd	r0, r1, [r3, #72]	; 0x48
  }

  OFF = OFF - ms5611.OFF2;
  SENS = SENS - ms5611.SENS2;
 8006eda:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8006ede:	1a24      	subs	r4, r4, r0
 8006ee0:	eb65 0501 	sbc.w	r5, r5, r1

  ms5611.realPressure = (D1 * SENS / 2097152 - OFF) / 32768;
 8006ee4:	fba4 0102 	umull	r0, r1, r4, r2
 8006ee8:	fb02 1105 	mla	r1, r2, r5, r1
 8006eec:	2800      	cmp	r0, #0
 8006eee:	f171 0200 	sbcs.w	r2, r1, #0
 8006ef2:	da03      	bge.n	8006efc <MS561101BA_Calculate+0x10c>
 8006ef4:	2500      	movs	r5, #0
 8006ef6:	4c15      	ldr	r4, [pc, #84]	; (8006f4c <MS561101BA_Calculate+0x15c>)
 8006ef8:	1900      	adds	r0, r0, r4
 8006efa:	4169      	adcs	r1, r5
 8006efc:	0d44      	lsrs	r4, r0, #21
 8006efe:	ea44 24c1 	orr.w	r4, r4, r1, lsl #11
 8006f02:	154d      	asrs	r5, r1, #21
  OFF = OFF - ms5611.OFF2;
 8006f04:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8006f08:	ebb8 0800 	subs.w	r8, r8, r0
 8006f0c:	eb69 0901 	sbc.w	r9, r9, r1
  ms5611.realPressure = (D1 * SENS / 2097152 - OFF) / 32768;
 8006f10:	ebb4 0808 	subs.w	r8, r4, r8
 8006f14:	eb65 0909 	sbc.w	r9, r5, r9
 8006f18:	f1b8 0f00 	cmp.w	r8, #0
 8006f1c:	f179 0200 	sbcs.w	r2, r9, #0
 8006f20:	da06      	bge.n	8006f30 <MS561101BA_Calculate+0x140>
 8006f22:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8006f26:	2100      	movs	r1, #0
 8006f28:	eb18 0800 	adds.w	r8, r8, r0
 8006f2c:	eb49 0901 	adc.w	r9, r9, r1
 8006f30:	ea4f 32d8 	mov.w	r2, r8, lsr #15
 8006f34:	ea42 4249 	orr.w	r2, r2, r9, lsl #17
 8006f38:	ea4f 31e9 	mov.w	r1, r9, asr #15
 8006f3c:	661a      	str	r2, [r3, #96]	; 0x60
 8006f3e:	6659      	str	r1, [r3, #100]	; 0x64
 8006f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f44:	20000d40 	.word	0x20000d40
 8006f48:	007fffff 	.word	0x007fffff
 8006f4c:	001fffff 	.word	0x001fffff
 8006f50:	fffffa24 	.word	0xfffffa24

08006f54 <readRegister16>:
}

// Read 16-bit from register (oops MSB, LSB)
uint16_t readRegister16(uint8_t reg)
{
 8006f54:	b510      	push	{r4, lr}
    uint16_t value;
    I2C_Write(MS5611_ADDRESS, reg, 1);

    I2C_Read(MS5611_ADDRESS, rawADC, 2);
 8006f56:	4c08      	ldr	r4, [pc, #32]	; (8006f78 <readRegister16+0x24>)
    I2C_Write(MS5611_ADDRESS, reg, 1);
 8006f58:	4601      	mov	r1, r0
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	20ee      	movs	r0, #238	; 0xee
 8006f5e:	f7fd fa23 	bl	80043a8 <I2C_Write>
    I2C_Read(MS5611_ADDRESS, rawADC, 2);
 8006f62:	2202      	movs	r2, #2
 8006f64:	4621      	mov	r1, r4
 8006f66:	20ee      	movs	r0, #238	; 0xee
 8006f68:	f7fd fa68 	bl	800443c <I2C_Read>

    uint8_t vha = rawADC[0];
    uint8_t vla = rawADC[1];

    value = vha << 8 | vla;
 8006f6c:	7820      	ldrb	r0, [r4, #0]
 8006f6e:	7863      	ldrb	r3, [r4, #1]

    return value;
}
 8006f70:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8006f74:	bd10      	pop	{r4, pc}
 8006f76:	bf00      	nop
 8006f78:	20000e6c 	.word	0x20000e6c

08006f7c <MS5611_Init>:
{
 8006f7c:	b570      	push	{r4, r5, r6, lr}
	sprintf(Buf, "Initialize MS-5611 Sensor\r\n");
 8006f7e:	4923      	ldr	r1, [pc, #140]	; (800700c <MS5611_Init+0x90>)
{
 8006f80:	4605      	mov	r5, r0
	sprintf(Buf, "Initialize MS-5611 Sensor\r\n");
 8006f82:	4823      	ldr	r0, [pc, #140]	; (8007010 <MS5611_Init+0x94>)
 8006f84:	f001 fbd2 	bl	800872c <strcpy>
	HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006f88:	4821      	ldr	r0, [pc, #132]	; (8007010 <MS5611_Init+0x94>)
 8006f8a:	f7f9 f8e1 	bl	8000150 <strlen>
 8006f8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006f92:	b282      	uxth	r2, r0
 8006f94:	491e      	ldr	r1, [pc, #120]	; (8007010 <MS5611_Init+0x94>)
 8006f96:	481f      	ldr	r0, [pc, #124]	; (8007014 <MS5611_Init+0x98>)
 8006f98:	f7fc fece 	bl	8003d38 <HAL_UART_Transmit>
  I2C_Write(MS5611_ADDRESS, MS5611_CMD_RESET, 1);
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	211e      	movs	r1, #30
 8006fa0:	20ee      	movs	r0, #238	; 0xee
 8006fa2:	f7fd fa01 	bl	80043a8 <I2C_Write>
 8006fa6:	4c1c      	ldr	r4, [pc, #112]	; (8007018 <MS5611_Init+0x9c>)
  switch (osr)
 8006fa8:	2d08      	cmp	r5, #8
 8006faa:	d808      	bhi.n	8006fbe <MS5611_Init+0x42>
 8006fac:	e8df f005 	tbb	[pc, r5]
 8006fb0:	07260705 	.word	0x07260705
 8006fb4:	072a0728 	.word	0x072a0728
 8006fb8:	2c          	.byte	0x2c
 8006fb9:	00          	.byte	0x00
      ms5611.ct = 1;
 8006fba:	2301      	movs	r3, #1
      ms5611.ct = 10;
 8006fbc:	7323      	strb	r3, [r4, #12]
  HAL_Delay(100);
 8006fbe:	2064      	movs	r0, #100	; 0x64
  ms5611.uosr = osr;
 8006fc0:	7365      	strb	r5, [r4, #13]
  HAL_Delay(100);
 8006fc2:	f7fa faad 	bl	8001520 <HAL_Delay>
 8006fc6:	2500      	movs	r5, #0
    ms5611.fc[offset] = readRegister16(MS5611_CMD_READ_PROM + (offset * 2));
 8006fc8:	f1a5 005e 	sub.w	r0, r5, #94	; 0x5e
 8006fcc:	b2c0      	uxtb	r0, r0
 8006fce:	f7ff ffc1 	bl	8006f54 <readRegister16>
 8006fd2:	5360      	strh	r0, [r4, r5]
 8006fd4:	3502      	adds	r5, #2
  for (uint8_t offset = 0; offset < 6; offset++)
 8006fd6:	2d0c      	cmp	r5, #12
 8006fd8:	d1f6      	bne.n	8006fc8 <MS5611_Init+0x4c>
  sprintf(Buf, "Oversampling: %d\r\n", ms5611.uosr);
 8006fda:	7b62      	ldrb	r2, [r4, #13]
 8006fdc:	490f      	ldr	r1, [pc, #60]	; (800701c <MS5611_Init+0xa0>)
 8006fde:	480c      	ldr	r0, [pc, #48]	; (8007010 <MS5611_Init+0x94>)
 8006fe0:	f001 fb80 	bl	80086e4 <sprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006fe4:	480a      	ldr	r0, [pc, #40]	; (8007010 <MS5611_Init+0x94>)
 8006fe6:	f7f9 f8b3 	bl	8000150 <strlen>
}
 8006fea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 8006fee:	b282      	uxth	r2, r0
 8006ff0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006ff4:	4906      	ldr	r1, [pc, #24]	; (8007010 <MS5611_Init+0x94>)
 8006ff6:	4807      	ldr	r0, [pc, #28]	; (8007014 <MS5611_Init+0x98>)
 8006ff8:	f7fc be9e 	b.w	8003d38 <HAL_UART_Transmit>
      ms5611.ct = 2;
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	e7dd      	b.n	8006fbc <MS5611_Init+0x40>
      ms5611.ct = 3;
 8007000:	2303      	movs	r3, #3
 8007002:	e7db      	b.n	8006fbc <MS5611_Init+0x40>
      ms5611.ct = 5;
 8007004:	2305      	movs	r3, #5
 8007006:	e7d9      	b.n	8006fbc <MS5611_Init+0x40>
      ms5611.ct = 10;
 8007008:	230a      	movs	r3, #10
 800700a:	e7d7      	b.n	8006fbc <MS5611_Init+0x40>
 800700c:	0800e4d8 	.word	0x0800e4d8
 8007010:	20000e78 	.word	0x20000e78
 8007014:	200011bc 	.word	0x200011bc
 8007018:	20000d40 	.word	0x20000d40
 800701c:	0800e4f4 	.word	0x0800e4f4

08007020 <readRegister24>:

// Read 24-bit from register (oops XSB, MSB, LSB)
uint32_t readRegister24(uint8_t reg)
{
 8007020:	b510      	push	{r4, lr}
    uint32_t value;
    I2C_Write(MS5611_ADDRESS, reg, 1);

    I2C_Read(MS5611_ADDRESS, rawADC, 3);
 8007022:	4c09      	ldr	r4, [pc, #36]	; (8007048 <readRegister24+0x28>)
    I2C_Write(MS5611_ADDRESS, reg, 1);
 8007024:	4601      	mov	r1, r0
 8007026:	2201      	movs	r2, #1
 8007028:	20ee      	movs	r0, #238	; 0xee
 800702a:	f7fd f9bd 	bl	80043a8 <I2C_Write>
    I2C_Read(MS5611_ADDRESS, rawADC, 3);
 800702e:	2203      	movs	r2, #3
 8007030:	4621      	mov	r1, r4
 8007032:	20ee      	movs	r0, #238	; 0xee
 8007034:	f7fd fa02 	bl	800443c <I2C_Read>

    uint8_t vxa = rawADC[0];
    uint8_t vha = rawADC[1];
    uint8_t vla = rawADC[2];

    value = ((int32_t)vxa << 16) | ((int32_t)vha << 8) | vla;
 8007038:	7863      	ldrb	r3, [r4, #1]
 800703a:	7820      	ldrb	r0, [r4, #0]
 800703c:	021b      	lsls	r3, r3, #8
 800703e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007042:	78a0      	ldrb	r0, [r4, #2]

    return value;
}
 8007044:	4318      	orrs	r0, r3
 8007046:	bd10      	pop	{r4, pc}
 8007048:	20000e6c 	.word	0x20000e6c

0800704c <Baro_update>:
{
 800704c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
       if(state >= 2){
 800704e:	4b1a      	ldr	r3, [pc, #104]	; (80070b8 <Baro_update+0x6c>)
 8007050:	681f      	ldr	r7, [r3, #0]
 8007052:	461e      	mov	r6, r3
 8007054:	2f01      	cmp	r7, #1
 8007056:	dd05      	ble.n	8007064 <Baro_update+0x18>
         state = 0;
 8007058:	2200      	movs	r2, #0
 800705a:	601a      	str	r2, [r3, #0]
         MS561101BA_Calculate();
 800705c:	f7ff fec8 	bl	8006df0 <MS561101BA_Calculate>
    return 1;
 8007060:	2001      	movs	r0, #1
 8007062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       if ((int32_t)(loop_timer - baroDeadline) < 0) return 0;
 8007064:	4a15      	ldr	r2, [pc, #84]	; (80070bc <Baro_update+0x70>)
 8007066:	4c16      	ldr	r4, [pc, #88]	; (80070c0 <Baro_update+0x74>)
 8007068:	6813      	ldr	r3, [r2, #0]
 800706a:	6821      	ldr	r1, [r4, #0]
 800706c:	1a5b      	subs	r3, r3, r1
 800706e:	2b00      	cmp	r3, #0
 8007070:	db20      	blt.n	80070b4 <Baro_update+0x68>
       baroDeadline = loop_timer;
 8007072:	6813      	ldr	r3, [r2, #0]
 8007074:	4d13      	ldr	r5, [pc, #76]	; (80070c4 <Baro_update+0x78>)
 8007076:	6023      	str	r3, [r4, #0]
       if (state == 0) {
 8007078:	b9af      	cbnz	r7, 80070a6 <Baro_update+0x5a>
         Baro_Common();
 800707a:	f7ff fe33 	bl	8006ce4 <Baro_Common>
         ms5611.rawTemp = readRegister24(MS5611_CMD_ADC_READ);
 800707e:	4638      	mov	r0, r7
 8007080:	f7ff ffce 	bl	8007020 <readRegister24>
         I2C_Write(MS5611_ADDRESS, MS5611_CMD_CONV_D1 + ms5611.uosr, 1);
 8007084:	7b69      	ldrb	r1, [r5, #13]
         ms5611.rawTemp = readRegister24(MS5611_CMD_ADC_READ);
 8007086:	6528      	str	r0, [r5, #80]	; 0x50
         I2C_Write(MS5611_ADDRESS, MS5611_CMD_CONV_D1 + ms5611.uosr, 1);
 8007088:	3140      	adds	r1, #64	; 0x40
         I2C_Write(MS5611_ADDRESS, MS5611_CMD_CONV_D2 + ms5611.uosr, 1);
 800708a:	2201      	movs	r2, #1
 800708c:	b2c9      	uxtb	r1, r1
 800708e:	20ee      	movs	r0, #238	; 0xee
 8007090:	f7fd f98a 	bl	80043a8 <I2C_Write>
         baroDeadline +=10000;
 8007094:	6823      	ldr	r3, [r4, #0]
 8007096:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800709a:	3310      	adds	r3, #16
 800709c:	6023      	str	r3, [r4, #0]
       state ++;
 800709e:	6833      	ldr	r3, [r6, #0]
 80070a0:	3301      	adds	r3, #1
 80070a2:	6033      	str	r3, [r6, #0]
 80070a4:	e7dc      	b.n	8007060 <Baro_update+0x14>
         ms5611.rawPressure = readRegister24(MS5611_CMD_ADC_READ);
 80070a6:	2000      	movs	r0, #0
 80070a8:	f7ff ffba 	bl	8007020 <readRegister24>
         I2C_Write(MS5611_ADDRESS, MS5611_CMD_CONV_D2 + ms5611.uosr, 1);
 80070ac:	7b69      	ldrb	r1, [r5, #13]
         ms5611.rawPressure = readRegister24(MS5611_CMD_ADC_READ);
 80070ae:	65a8      	str	r0, [r5, #88]	; 0x58
         I2C_Write(MS5611_ADDRESS, MS5611_CMD_CONV_D2 + ms5611.uosr, 1);
 80070b0:	3150      	adds	r1, #80	; 0x50
 80070b2:	e7ea      	b.n	800708a <Baro_update+0x3e>
       if ((int32_t)(loop_timer - baroDeadline) < 0) return 0;
 80070b4:	2000      	movs	r0, #0
}
 80070b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070b8:	200007c8 	.word	0x200007c8
 80070bc:	200008f0 	.word	0x200008f0
 80070c0:	20000734 	.word	0x20000734
 80070c4:	20000d40 	.word	0x20000d40

080070c8 <HAL_UART_RxCpltCallback>:
   return(ch);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance == USART1) //current USART
 80070c8:	6802      	ldr	r2, [r0, #0]
 80070ca:	4b0b      	ldr	r3, [pc, #44]	; (80070f8 <HAL_UART_RxCpltCallback+0x30>)
{
 80070cc:	b510      	push	{r4, lr}
	if(huart->Instance == USART1) //current USART
 80070ce:	429a      	cmp	r2, r3
{
 80070d0:	4604      	mov	r4, r0
	if(huart->Instance == USART1) //current USART
 80070d2:	d104      	bne.n	80070de <HAL_UART_RxCpltCallback+0x16>
		{
			write_Q(&Q_buffer[UART1], rx1_buffer[0]);
 80070d4:	4b09      	ldr	r3, [pc, #36]	; (80070fc <HAL_UART_RxCpltCallback+0x34>)
 80070d6:	480a      	ldr	r0, [pc, #40]	; (8007100 <HAL_UART_RxCpltCallback+0x38>)
 80070d8:	7819      	ldrb	r1, [r3, #0]
 80070da:	f7fe fbd4 	bl	8005886 <write_Q>
			//TX_CHR(rx1_buffer[0]);
		}
		
	if(huart->Instance == USART2) //current USART
 80070de:	6822      	ldr	r2, [r4, #0]
 80070e0:	4b08      	ldr	r3, [pc, #32]	; (8007104 <HAL_UART_RxCpltCallback+0x3c>)
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d106      	bne.n	80070f4 <HAL_UART_RxCpltCallback+0x2c>
		{
			write_Q(&Q_buffer[UART2], rx2_buffer[0]);
		}
}
 80070e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			write_Q(&Q_buffer[UART2], rx2_buffer[0]);
 80070ea:	4b07      	ldr	r3, [pc, #28]	; (8007108 <HAL_UART_RxCpltCallback+0x40>)
 80070ec:	4807      	ldr	r0, [pc, #28]	; (800710c <HAL_UART_RxCpltCallback+0x44>)
 80070ee:	7819      	ldrb	r1, [r3, #0]
 80070f0:	f7fe bbc9 	b.w	8005886 <write_Q>
 80070f4:	bd10      	pop	{r4, pc}
 80070f6:	bf00      	nop
 80070f8:	40013800 	.word	0x40013800
 80070fc:	20000ef8 	.word	0x20000ef8
 8007100:	20000b58 	.word	0x20000b58
 8007104:	40004400 	.word	0x40004400
 8007108:	20000f08 	.word	0x20000f08
 800710c:	20000be0 	.word	0x20000be0

08007110 <TX_CHR>:

void TX_CHR(char ch){
	while(!(USART1->SR & 0x80));
 8007110:	4b02      	ldr	r3, [pc, #8]	; (800711c <TX_CHR+0xc>)
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	0612      	lsls	r2, r2, #24
 8007116:	d5fc      	bpl.n	8007112 <TX_CHR+0x2>
	USART1->DR = ch;
 8007118:	6058      	str	r0, [r3, #4]
 800711a:	4770      	bx	lr
 800711c:	40013800 	.word	0x40013800

08007120 <serialize8>:
}

///////////////////////////////////////////////////
void serialize8(uint8_t a)
{
 8007120:	b508      	push	{r3, lr}
 8007122:	4601      	mov	r1, r0
    TX_CHR(a);
 8007124:	f7ff fff4 	bl	8007110 <TX_CHR>
    currentPortState->checksum ^= a;
 8007128:	4b02      	ldr	r3, [pc, #8]	; (8007134 <serialize8+0x14>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	781a      	ldrb	r2, [r3, #0]
 800712e:	4051      	eors	r1, r2
 8007130:	7019      	strb	r1, [r3, #0]
 8007132:	bd08      	pop	{r3, pc}
 8007134:	2000000c 	.word	0x2000000c

08007138 <serialize32>:
}

void serialize32(uint32_t a)
{
 8007138:	b510      	push	{r4, lr}
 800713a:	4604      	mov	r4, r0
    serialize8(a & 0xFF);
 800713c:	b2c0      	uxtb	r0, r0
 800713e:	f7ff ffef 	bl	8007120 <serialize8>
    serialize8((a >> 8) & 0xFF);
 8007142:	f3c4 2007 	ubfx	r0, r4, #8, #8
 8007146:	f7ff ffeb 	bl	8007120 <serialize8>
    serialize8((a >> 16) & 0xFF);
 800714a:	f3c4 4007 	ubfx	r0, r4, #16, #8
 800714e:	f7ff ffe7 	bl	8007120 <serialize8>
    serialize8((a >> 24) & 0xFF);
 8007152:	0e20      	lsrs	r0, r4, #24
}
 8007154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    serialize8((a >> 24) & 0xFF);
 8007158:	f7ff bfe2 	b.w	8007120 <serialize8>

0800715c <serialize16>:

void serialize16(int16_t a)
{
 800715c:	b510      	push	{r4, lr}
 800715e:	4604      	mov	r4, r0
    serialize8(a & 0xFF);
 8007160:	b2c0      	uxtb	r0, r0
 8007162:	f7ff ffdd 	bl	8007120 <serialize8>
    serialize8((a >> 8) & 0xFF);
 8007166:	f3c4 2007 	ubfx	r0, r4, #8, #8
}
 800716a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    serialize8((a >> 8) & 0xFF);
 800716e:	f7ff bfd7 	b.w	8007120 <serialize8>
	...

08007174 <read8>:

uint8_t read8(void)
{
    return currentPortState->inBuf[currentPortState->indRX++] & 0xff;
 8007174:	4b03      	ldr	r3, [pc, #12]	; (8007184 <read8+0x10>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	785a      	ldrb	r2, [r3, #1]
 800717a:	1c51      	adds	r1, r2, #1
 800717c:	7059      	strb	r1, [r3, #1]
 800717e:	4413      	add	r3, r2
}
 8007180:	7898      	ldrb	r0, [r3, #2]
 8007182:	4770      	bx	lr
 8007184:	2000000c 	.word	0x2000000c

08007188 <read16>:
//currentPortState->inBuf[0];
uint16_t read16(void)
{
 8007188:	b510      	push	{r4, lr}
    uint16_t t = read8();
 800718a:	f7ff fff3 	bl	8007174 <read8>
 800718e:	b284      	uxth	r4, r0
    t += (uint16_t)read8() << 8;
 8007190:	f7ff fff0 	bl	8007174 <read8>
 8007194:	eb04 2000 	add.w	r0, r4, r0, lsl #8
    return t;
}
 8007198:	b280      	uxth	r0, r0
 800719a:	bd10      	pop	{r4, pc}

0800719c <read32>:

uint32_t read32(void)
{
 800719c:	b510      	push	{r4, lr}
    uint32_t t = read16();
 800719e:	f7ff fff3 	bl	8007188 <read16>
 80071a2:	4604      	mov	r4, r0
    t += (uint32_t)read16() << 16;
 80071a4:	f7ff fff0 	bl	8007188 <read16>
    return t;
}
 80071a8:	eb04 4000 	add.w	r0, r4, r0, lsl #16
 80071ac:	bd10      	pop	{r4, pc}
	...

080071b0 <headSerialResponse>:
{
    headSerial(0, s, cmdMSP);
}

void headSerialResponse(uint8_t err, uint8_t s)
{
 80071b0:	b538      	push	{r3, r4, r5, lr}
 80071b2:	4604      	mov	r4, r0
    serialize8('$');
 80071b4:	2024      	movs	r0, #36	; 0x24
{
 80071b6:	460d      	mov	r5, r1
    serialize8('$');
 80071b8:	f7ff ffb2 	bl	8007120 <serialize8>
    serialize8('M');
 80071bc:	204d      	movs	r0, #77	; 0x4d
 80071be:	f7ff ffaf 	bl	8007120 <serialize8>
    serialize8(err ? '!' : '>');
 80071c2:	2c00      	cmp	r4, #0
 80071c4:	bf14      	ite	ne
 80071c6:	2021      	movne	r0, #33	; 0x21
 80071c8:	203e      	moveq	r0, #62	; 0x3e
 80071ca:	f7ff ffa9 	bl	8007120 <serialize8>
    currentPortState->checksum = 0;               // start calculating a new checksum
 80071ce:	4b06      	ldr	r3, [pc, #24]	; (80071e8 <headSerialResponse+0x38>)
    serialize8(s);
 80071d0:	4628      	mov	r0, r5
    currentPortState->checksum = 0;               // start calculating a new checksum
 80071d2:	681c      	ldr	r4, [r3, #0]
 80071d4:	2300      	movs	r3, #0
 80071d6:	7023      	strb	r3, [r4, #0]
    serialize8(s);
 80071d8:	f7ff ffa2 	bl	8007120 <serialize8>
    serialize8(currentPortState->cmdMSP);
 80071dc:	f894 0082 	ldrb.w	r0, [r4, #130]	; 0x82
}
 80071e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    serialize8(currentPortState->cmdMSP);
 80071e4:	f7ff bf9c 	b.w	8007120 <serialize8>
 80071e8:	2000000c 	.word	0x2000000c

080071ec <headSerialReply>:

void headSerialReply(uint8_t s)
{
    headSerialResponse(0, s);
 80071ec:	4601      	mov	r1, r0
 80071ee:	2000      	movs	r0, #0
 80071f0:	f7ff bfde 	b.w	80071b0 <headSerialResponse>

080071f4 <tailSerialReply>:
    headSerialResponse(1, s);
}

void tailSerialReply(void)
{
    serialize8(currentPortState->checksum);
 80071f4:	4b02      	ldr	r3, [pc, #8]	; (8007200 <tailSerialReply+0xc>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	7818      	ldrb	r0, [r3, #0]
 80071fa:	f7ff bf91 	b.w	8007120 <serialize8>
 80071fe:	bf00      	nop
 8007200:	2000000c 	.word	0x2000000c

08007204 <PrintData>:
}
///////////////////////////////////////////////////

void PrintData(uint8_t command)
{
 8007204:	b5f0      	push	{r4, r5, r6, r7, lr}
  Debug_TC++;
 8007206:	4aa7      	ldr	r2, [pc, #668]	; (80074a4 <PrintData+0x2a0>)
{
 8007208:	b095      	sub	sp, #84	; 0x54
  Debug_TC++;
 800720a:	7813      	ldrb	r3, [r2, #0]
{
 800720c:	4604      	mov	r4, r0
  Debug_TC++;
 800720e:	3301      	adds	r3, #1
 8007210:	b2db      	uxtb	r3, r3
  if(Debug_TC >= 12){ //12
 8007212:	2b0b      	cmp	r3, #11
 8007214:	d802      	bhi.n	800721c <PrintData+0x18>
  Debug_TC++;
 8007216:	7013      	strb	r3, [r2, #0]
		sprintf(Buf,"R/P/Y: %f %f %f\r\n",AHRSIMU.Roll, AHRSIMU.Pitch, AHRSIMU.Yaw);
	     HAL_UART_Transmit_DMA(&huart2, (uint8_t*)Buf, strlen(Buf));
		break;
	 }
  }
}
 8007218:	b015      	add	sp, #84	; 0x54
 800721a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Debug_TC = 0;
 800721c:	2300      	movs	r3, #0
    LED1_TOGGLE;  //GREEN
 800721e:	2110      	movs	r1, #16
 8007220:	48a1      	ldr	r0, [pc, #644]	; (80074a8 <PrintData+0x2a4>)
    Debug_TC = 0;
 8007222:	7013      	strb	r3, [r2, #0]
    LED1_TOGGLE;  //GREEN
 8007224:	f7fa fe9b 	bl	8001f5e <HAL_GPIO_TogglePin>
	switch(command)
 8007228:	2c0e      	cmp	r4, #14
 800722a:	d8f5      	bhi.n	8007218 <PrintData+0x14>
 800722c:	e8df f014 	tbh	[pc, r4, lsl #1]
 8007230:	001e000f 	.word	0x001e000f
 8007234:	0076005f 	.word	0x0076005f
 8007238:	00b000a0 	.word	0x00b000a0
 800723c:	012f00f5 	.word	0x012f00f5
 8007240:	017e0164 	.word	0x017e0164
 8007244:	01af0199 	.word	0x01af0199
 8007248:	01d701c3 	.word	0x01d701c3
 800724c:	01eb      	.short	0x01eb
		sprintf(Buf, "[1]9250 [3]Radio [4]Motor [5]Angle [6]PID [9]IMU [p]Kp [i]Ki [d]Kd [q,w,e] [z,x,c] \r\n ");
 800724e:	4997      	ldr	r1, [pc, #604]	; (80074ac <PrintData+0x2a8>)
 8007250:	4897      	ldr	r0, [pc, #604]	; (80074b0 <PrintData+0x2ac>)
 8007252:	f001 fa6b 	bl	800872c <strcpy>
	     HAL_UART_Transmit_DMA(&huart2, (uint8_t*)Buf, strlen(Buf));
 8007256:	4896      	ldr	r0, [pc, #600]	; (80074b0 <PrintData+0x2ac>)
 8007258:	f7f8 ff7a 	bl	8000150 <strlen>
 800725c:	4994      	ldr	r1, [pc, #592]	; (80074b0 <PrintData+0x2ac>)
 800725e:	b282      	uxth	r2, r0
 8007260:	4894      	ldr	r0, [pc, #592]	; (80074b4 <PrintData+0x2b0>)
}
 8007262:	b015      	add	sp, #84	; 0x54
 8007264:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	     HAL_UART_Transmit_DMA(&huart2, (uint8_t*)Buf, strlen(Buf));
 8007268:	f7fc bde2 	b.w	8003e30 <HAL_UART_Transmit_DMA>
	                    imu.accRaw[ROLL], imu.accRaw[PITCH], imu.accRaw[YAW], imu.gyroRaw[ROLL], imu.gyroRaw[PITCH], imu.gyroRaw[YAW], imu.magRaw[ROLL], imu.magRaw[PITCH], imu.magRaw[YAW]);
 800726c:	4c92      	ldr	r4, [pc, #584]	; (80074b8 <PrintData+0x2b4>)
	     sprintf(Buf, " acc (%6.2f), (%6.2f), (%6.2f) / gyro (%6.2f), (%6.2f), (%6.2f) / mag (%6.f), (%6.f), (%6.f)\r\n",
 800726e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8007270:	f7f9 f8da 	bl	8000428 <__aeabi_f2d>
 8007274:	4606      	mov	r6, r0
 8007276:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007278:	460f      	mov	r7, r1
 800727a:	f7f9 f8d5 	bl	8000428 <__aeabi_f2d>
 800727e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007282:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8007284:	f7f9 f8d0 	bl	8000428 <__aeabi_f2d>
 8007288:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800728c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800728e:	f7f9 f8cb 	bl	8000428 <__aeabi_f2d>
 8007292:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007296:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007298:	f7f9 f8c6 	bl	8000428 <__aeabi_f2d>
 800729c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80072a0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80072a2:	f7f9 f8c1 	bl	8000428 <__aeabi_f2d>
 80072a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80072aa:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80072ac:	f7f9 f8bc 	bl	8000428 <__aeabi_f2d>
 80072b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072b4:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80072b6:	f7f9 f8b7 	bl	8000428 <__aeabi_f2d>
 80072ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072be:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80072c0:	f7f9 f8b2 	bl	8000428 <__aeabi_f2d>
 80072c4:	4632      	mov	r2, r6
 80072c6:	e9cd 0100 	strd	r0, r1, [sp]
 80072ca:	463b      	mov	r3, r7
 80072cc:	497b      	ldr	r1, [pc, #492]	; (80074bc <PrintData+0x2b8>)
 80072ce:	4878      	ldr	r0, [pc, #480]	; (80074b0 <PrintData+0x2ac>)
 80072d0:	f001 fa08 	bl	80086e4 <sprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80072d4:	4876      	ldr	r0, [pc, #472]	; (80074b0 <PrintData+0x2ac>)
 80072d6:	f7f8 ff3b 	bl	8000150 <strlen>
 80072da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80072de:	b282      	uxth	r2, r0
 80072e0:	4973      	ldr	r1, [pc, #460]	; (80074b0 <PrintData+0x2ac>)
 80072e2:	4874      	ldr	r0, [pc, #464]	; (80074b4 <PrintData+0x2b0>)
}
 80072e4:	b015      	add	sp, #84	; 0x54
 80072e6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80072ea:	f7fc bd25 	b.w	8003d38 <HAL_UART_Transmit>
                 	imu.gyro_cal[ROLL], imu.gyro_cal[PITCH], imu.gyro_cal[YAW]);
 80072ee:	4c72      	ldr	r4, [pc, #456]	; (80074b8 <PrintData+0x2b4>)
		sprintf(Buf, " gyroBias_x: (%3.2f), gyroBias_y: (%3.2f), gyroBias_z: (%3.2f)\r\n",
 80072f0:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80072f2:	f7f9 f899 	bl	8000428 <__aeabi_f2d>
 80072f6:	4606      	mov	r6, r0
 80072f8:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80072fa:	460f      	mov	r7, r1
 80072fc:	f7f9 f894 	bl	8000428 <__aeabi_f2d>
 8007300:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007304:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8007306:	f7f9 f88f 	bl	8000428 <__aeabi_f2d>
 800730a:	4632      	mov	r2, r6
 800730c:	e9cd 0100 	strd	r0, r1, [sp]
 8007310:	463b      	mov	r3, r7
 8007312:	496b      	ldr	r1, [pc, #428]	; (80074c0 <PrintData+0x2bc>)
 8007314:	4866      	ldr	r0, [pc, #408]	; (80074b0 <PrintData+0x2ac>)
 8007316:	f001 f9e5 	bl	80086e4 <sprintf>
 800731a:	e7db      	b.n	80072d4 <PrintData+0xd0>
	          GPS.year, GPS.month, GPS.day, GPS.hour, GPS.minute, GPS.seconds, GPS.milliseconds, GPS.speed, GPS.angle, GPS.error);
 800731c:	4c69      	ldr	r4, [pc, #420]	; (80074c4 <PrintData+0x2c0>)
	  sprintf(Buf, "Y : %2d, M : %2d, D : %2d, H: %2d, min : %2d, sec : %2d, mil : %3d, speed : %.2f, angle : %.2f, Error : %d\n",
 800731e:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8007322:	f894 607c 	ldrb.w	r6, [r4, #124]	; 0x7c
 8007326:	f894 507b 	ldrb.w	r5, [r4, #123]	; 0x7b
 800732a:	930a      	str	r3, [sp, #40]	; 0x28
 800732c:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8007330:	f7f9 f87a 	bl	8000428 <__aeabi_f2d>
 8007334:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007338:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 800733c:	f7f9 f874 	bl	8000428 <__aeabi_f2d>
 8007340:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007344:	f8b4 307e 	ldrh.w	r3, [r4, #126]	; 0x7e
 8007348:	462a      	mov	r2, r5
 800734a:	9304      	str	r3, [sp, #16]
 800734c:	f894 307a 	ldrb.w	r3, [r4, #122]	; 0x7a
 8007350:	495d      	ldr	r1, [pc, #372]	; (80074c8 <PrintData+0x2c4>)
 8007352:	9303      	str	r3, [sp, #12]
 8007354:	f894 3079 	ldrb.w	r3, [r4, #121]	; 0x79
 8007358:	4855      	ldr	r0, [pc, #340]	; (80074b0 <PrintData+0x2ac>)
 800735a:	9302      	str	r3, [sp, #8]
 800735c:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
 8007360:	9301      	str	r3, [sp, #4]
 8007362:	f894 307d 	ldrb.w	r3, [r4, #125]	; 0x7d
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	4633      	mov	r3, r6
 800736a:	f001 f9bb 	bl	80086e4 <sprintf>
 800736e:	e772      	b.n	8007256 <PrintData+0x52>
		sprintf(Buf, " %d %d %d %d\r\n", motor[0], motor[1], motor[2], motor[3]);
 8007370:	4956      	ldr	r1, [pc, #344]	; (80074cc <PrintData+0x2c8>)
 8007372:	f9b1 0006 	ldrsh.w	r0, [r1, #6]
 8007376:	f9b1 3002 	ldrsh.w	r3, [r1, #2]
 800737a:	f9b1 2000 	ldrsh.w	r2, [r1]
 800737e:	9001      	str	r0, [sp, #4]
 8007380:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 8007384:	484a      	ldr	r0, [pc, #296]	; (80074b0 <PrintData+0x2ac>)
 8007386:	9100      	str	r1, [sp, #0]
 8007388:	4951      	ldr	r1, [pc, #324]	; (80074d0 <PrintData+0x2cc>)
 800738a:	f001 f9ab 	bl	80086e4 <sprintf>
 800738e:	e7a1      	b.n	80072d4 <PrintData+0xd0>
	  motor[0], motor[1], motor[2], motor[3], imu.AHRS[ROLL], imu.AHRS[PITCH], imu.gyroYaw, RC.rcCommand[ROLL], RC.rcCommand[PITCH], RC.rcCommand[YAW], RC.rcCommand[THROTTLE], RC.rcCommand[GEAR], RC.rcCommand[AUX1], BAT.VBAT, f.ARMED, f.Tuning_MODE, f.HEADFREE_MODE);
 8007390:	4950      	ldr	r1, [pc, #320]	; (80074d4 <PrintData+0x2d0>)
 8007392:	4c4e      	ldr	r4, [pc, #312]	; (80074cc <PrintData+0x2c8>)
		sprintf(Buf, "motor:(%4.d)(%4.d)(%4.d)(%4.d), AHRS:(%4.f)(%4.f)(%4.f), RC:(%4.d)(%4.d)(%4.d)(%4.d)(%4.d)(%4.d), VBAT: (%4.1f), ARMED: (%d), Tuning : (%d), Headfree: (%d) \r\n",
 8007394:	7b0b      	ldrb	r3, [r1, #12]
 8007396:	f9b4 7002 	ldrsh.w	r7, [r4, #2]
 800739a:	f9b4 6000 	ldrsh.w	r6, [r4]
 800739e:	9312      	str	r3, [sp, #72]	; 0x48
 80073a0:	788b      	ldrb	r3, [r1, #2]
	  motor[0], motor[1], motor[2], motor[3], imu.AHRS[ROLL], imu.AHRS[PITCH], imu.gyroYaw, RC.rcCommand[ROLL], RC.rcCommand[PITCH], RC.rcCommand[YAW], RC.rcCommand[THROTTLE], RC.rcCommand[GEAR], RC.rcCommand[AUX1], BAT.VBAT, f.ARMED, f.Tuning_MODE, f.HEADFREE_MODE);
 80073a2:	4d45      	ldr	r5, [pc, #276]	; (80074b8 <PrintData+0x2b4>)
		sprintf(Buf, "motor:(%4.d)(%4.d)(%4.d)(%4.d), AHRS:(%4.f)(%4.f)(%4.f), RC:(%4.d)(%4.d)(%4.d)(%4.d)(%4.d)(%4.d), VBAT: (%4.1f), ARMED: (%d), Tuning : (%d), Headfree: (%d) \r\n",
 80073a4:	9311      	str	r3, [sp, #68]	; 0x44
 80073a6:	784b      	ldrb	r3, [r1, #1]
 80073a8:	9310      	str	r3, [sp, #64]	; 0x40
	  motor[0], motor[1], motor[2], motor[3], imu.AHRS[ROLL], imu.AHRS[PITCH], imu.gyroYaw, RC.rcCommand[ROLL], RC.rcCommand[PITCH], RC.rcCommand[YAW], RC.rcCommand[THROTTLE], RC.rcCommand[GEAR], RC.rcCommand[AUX1], BAT.VBAT, f.ARMED, f.Tuning_MODE, f.HEADFREE_MODE);
 80073aa:	4b4b      	ldr	r3, [pc, #300]	; (80074d8 <PrintData+0x2d4>)
		sprintf(Buf, "motor:(%4.d)(%4.d)(%4.d)(%4.d), AHRS:(%4.f)(%4.f)(%4.f), RC:(%4.d)(%4.d)(%4.d)(%4.d)(%4.d)(%4.d), VBAT: (%4.1f), ARMED: (%d), Tuning : (%d), Headfree: (%d) \r\n",
 80073ac:	6858      	ldr	r0, [r3, #4]
 80073ae:	f7f9 f83b 	bl	8000428 <__aeabi_f2d>
 80073b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
	  motor[0], motor[1], motor[2], motor[3], imu.AHRS[ROLL], imu.AHRS[PITCH], imu.gyroYaw, RC.rcCommand[ROLL], RC.rcCommand[PITCH], RC.rcCommand[YAW], RC.rcCommand[THROTTLE], RC.rcCommand[GEAR], RC.rcCommand[AUX1], BAT.VBAT, f.ARMED, f.Tuning_MODE, f.HEADFREE_MODE);
 80073b6:	4949      	ldr	r1, [pc, #292]	; (80074dc <PrintData+0x2d8>)
		sprintf(Buf, "motor:(%4.d)(%4.d)(%4.d)(%4.d), AHRS:(%4.f)(%4.f)(%4.f), RC:(%4.d)(%4.d)(%4.d)(%4.d)(%4.d)(%4.d), VBAT: (%4.1f), ARMED: (%d), Tuning : (%d), Headfree: (%d) \r\n",
 80073b8:	f9b1 305a 	ldrsh.w	r3, [r1, #90]	; 0x5a
 80073bc:	930d      	str	r3, [sp, #52]	; 0x34
 80073be:	f9b1 3058 	ldrsh.w	r3, [r1, #88]	; 0x58
 80073c2:	930c      	str	r3, [sp, #48]	; 0x30
 80073c4:	f9b1 3056 	ldrsh.w	r3, [r1, #86]	; 0x56
 80073c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80073ca:	f9b1 3054 	ldrsh.w	r3, [r1, #84]	; 0x54
 80073ce:	930a      	str	r3, [sp, #40]	; 0x28
 80073d0:	f9b1 3052 	ldrsh.w	r3, [r1, #82]	; 0x52
 80073d4:	9309      	str	r3, [sp, #36]	; 0x24
 80073d6:	f9b1 3050 	ldrsh.w	r3, [r1, #80]	; 0x50
 80073da:	9308      	str	r3, [sp, #32]
 80073dc:	f8d5 0084 	ldr.w	r0, [r5, #132]	; 0x84
 80073e0:	f7f9 f822 	bl	8000428 <__aeabi_f2d>
 80073e4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80073e8:	f8d5 008c 	ldr.w	r0, [r5, #140]	; 0x8c
 80073ec:	f7f9 f81c 	bl	8000428 <__aeabi_f2d>
 80073f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073f4:	f8d5 0088 	ldr.w	r0, [r5, #136]	; 0x88
 80073f8:	f7f9 f816 	bl	8000428 <__aeabi_f2d>
 80073fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007400:	f9b4 3006 	ldrsh.w	r3, [r4, #6]
 8007404:	4632      	mov	r2, r6
 8007406:	9301      	str	r3, [sp, #4]
 8007408:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
 800740c:	4934      	ldr	r1, [pc, #208]	; (80074e0 <PrintData+0x2dc>)
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	4827      	ldr	r0, [pc, #156]	; (80074b0 <PrintData+0x2ac>)
 8007412:	463b      	mov	r3, r7
 8007414:	f001 f966 	bl	80086e4 <sprintf>
 8007418:	e71d      	b.n	8007256 <PrintData+0x52>
            pid.kp[ROLL], pid.kp[PITCH], pid.ki[ROLL], pid.ki[PITCH], pid.kd[ROLL], pid.kd[PITCH], pid.kp[YAW], pid.ki[YAW], pid.kd[YAW], f.ARMED, f.Tuning_MODE);
 800741a:	4c32      	ldr	r4, [pc, #200]	; (80074e4 <PrintData+0x2e0>)
    sprintf(Buf,"R[P]: %2.2f, P[P]: %2.2f, R[I]: %2.2f, P[I]: %2.2f, R[D]: %2.2f, P[D]: %2.2f, Y[P]: %2.2f, Y[I]: %2.2f, Y[D]: %2.2f, ARMED: (%d), Tuning : (%d)\r\n",
 800741c:	6860      	ldr	r0, [r4, #4]
 800741e:	f7f9 f803 	bl	8000428 <__aeabi_f2d>
            pid.kp[ROLL], pid.kp[PITCH], pid.ki[ROLL], pid.ki[PITCH], pid.kd[ROLL], pid.kd[PITCH], pid.kp[YAW], pid.ki[YAW], pid.kd[YAW], f.ARMED, f.Tuning_MODE);
 8007422:	4b2c      	ldr	r3, [pc, #176]	; (80074d4 <PrintData+0x2d0>)
    sprintf(Buf,"R[P]: %2.2f, P[P]: %2.2f, R[I]: %2.2f, P[I]: %2.2f, R[D]: %2.2f, P[D]: %2.2f, Y[P]: %2.2f, Y[I]: %2.2f, Y[D]: %2.2f, ARMED: (%d), Tuning : (%d)\r\n",
 8007424:	4606      	mov	r6, r0
 8007426:	789a      	ldrb	r2, [r3, #2]
 8007428:	460f      	mov	r7, r1
 800742a:	9211      	str	r2, [sp, #68]	; 0x44
 800742c:	785b      	ldrb	r3, [r3, #1]
 800742e:	9310      	str	r3, [sp, #64]	; 0x40
 8007430:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007432:	f7f8 fff9 	bl	8000428 <__aeabi_f2d>
 8007436:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800743a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800743c:	f7f8 fff4 	bl	8000428 <__aeabi_f2d>
 8007440:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007444:	68e0      	ldr	r0, [r4, #12]
 8007446:	f7f8 ffef 	bl	8000428 <__aeabi_f2d>
 800744a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800744e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8007450:	f7f8 ffea 	bl	8000428 <__aeabi_f2d>
 8007454:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007458:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800745a:	f7f8 ffe5 	bl	8000428 <__aeabi_f2d>
 800745e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007462:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8007464:	f7f8 ffe0 	bl	8000428 <__aeabi_f2d>
 8007468:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800746c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800746e:	f7f8 ffdb 	bl	8000428 <__aeabi_f2d>
 8007472:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007476:	68a0      	ldr	r0, [r4, #8]
 8007478:	f7f8 ffd6 	bl	8000428 <__aeabi_f2d>
 800747c:	4632      	mov	r2, r6
 800747e:	e9cd 0100 	strd	r0, r1, [sp]
 8007482:	463b      	mov	r3, r7
 8007484:	4918      	ldr	r1, [pc, #96]	; (80074e8 <PrintData+0x2e4>)
 8007486:	480a      	ldr	r0, [pc, #40]	; (80074b0 <PrintData+0x2ac>)
 8007488:	f001 f92c 	bl	80086e4 <sprintf>
 800748c:	e6e3      	b.n	8007256 <PrintData+0x52>
		  sprintf(Buf, " state: %d, data: %d \n ", hdma_usart1_rx.State, rx1_buffer[0]);
 800748e:	4b17      	ldr	r3, [pc, #92]	; (80074ec <PrintData+0x2e8>)
 8007490:	4a17      	ldr	r2, [pc, #92]	; (80074f0 <PrintData+0x2ec>)
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8007498:	4916      	ldr	r1, [pc, #88]	; (80074f4 <PrintData+0x2f0>)
 800749a:	4805      	ldr	r0, [pc, #20]	; (80074b0 <PrintData+0x2ac>)
 800749c:	f001 f922 	bl	80086e4 <sprintf>
 80074a0:	e6d9      	b.n	8007256 <PrintData+0x52>
 80074a2:	bf00      	nop
 80074a4:	200007cc 	.word	0x200007cc
 80074a8:	40010c00 	.word	0x40010c00
 80074ac:	0800e507 	.word	0x0800e507
 80074b0:	20000e78 	.word	0x20000e78
 80074b4:	200011bc 	.word	0x200011bc
 80074b8:	20000db8 	.word	0x20000db8
 80074bc:	0800e55e 	.word	0x0800e55e
 80074c0:	0800e5bd 	.word	0x0800e5bd
 80074c4:	20000960 	.word	0x20000960
 80074c8:	0800e5fe 	.word	0x0800e5fe
 80074cc:	20000a54 	.word	0x20000a54
 80074d0:	0800e66a 	.word	0x0800e66a
 80074d4:	20000c68 	.word	0x20000c68
 80074d8:	20000f18 	.word	0x20000f18
 80074dc:	20000ce0 	.word	0x20000ce0
 80074e0:	0800e679 	.word	0x0800e679
 80074e4:	20000a5c 	.word	0x20000a5c
 80074e8:	0800e718 	.word	0x0800e718
 80074ec:	20000ef8 	.word	0x20000ef8
 80074f0:	200010ac 	.word	0x200010ac
 80074f4:	0800e7aa 	.word	0x0800e7aa
		sprintf(Buf, "%f %f %f\r\n",pid.output2[ROLL], pid.output2[PITCH], pid.output2[YAW]);
 80074f8:	4c4d      	ldr	r4, [pc, #308]	; (8007630 <PrintData+0x42c>)
 80074fa:	f8d4 00e8 	ldr.w	r0, [r4, #232]	; 0xe8
 80074fe:	f7f8 ff93 	bl	8000428 <__aeabi_f2d>
 8007502:	4606      	mov	r6, r0
 8007504:	f8d4 00f0 	ldr.w	r0, [r4, #240]	; 0xf0
 8007508:	460f      	mov	r7, r1
 800750a:	f7f8 ff8d 	bl	8000428 <__aeabi_f2d>
 800750e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007512:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
 8007516:	f7f8 ff87 	bl	8000428 <__aeabi_f2d>
 800751a:	4632      	mov	r2, r6
 800751c:	463b      	mov	r3, r7
 800751e:	e9cd 0100 	strd	r0, r1, [sp]
 8007522:	4944      	ldr	r1, [pc, #272]	; (8007634 <PrintData+0x430>)
		sprintf(Buf,"R/P/Y: %f %f %f\r\n",AHRSIMU.Roll, AHRSIMU.Pitch, AHRSIMU.Yaw);
 8007524:	4844      	ldr	r0, [pc, #272]	; (8007638 <PrintData+0x434>)
 8007526:	f001 f8dd 	bl	80086e4 <sprintf>
 800752a:	e694      	b.n	8007256 <PrintData+0x52>
		sprintf(Buf, "Roll:(%.2f), Pitch:(%.2f), Yaw:(%.2f), rx_buffer:(%d)\r\n",AHRSIMU.Roll, AHRSIMU.Pitch, AHRSIMU.Yaw, rx1_buffer[0]);
 800752c:	4c43      	ldr	r4, [pc, #268]	; (800763c <PrintData+0x438>)
 800752e:	4b44      	ldr	r3, [pc, #272]	; (8007640 <PrintData+0x43c>)
 8007530:	6820      	ldr	r0, [r4, #0]
 8007532:	781d      	ldrb	r5, [r3, #0]
 8007534:	f7f8 ff78 	bl	8000428 <__aeabi_f2d>
 8007538:	b2ed      	uxtb	r5, r5
 800753a:	9504      	str	r5, [sp, #16]
 800753c:	4606      	mov	r6, r0
 800753e:	68a0      	ldr	r0, [r4, #8]
 8007540:	460f      	mov	r7, r1
 8007542:	f7f8 ff71 	bl	8000428 <__aeabi_f2d>
 8007546:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800754a:	6860      	ldr	r0, [r4, #4]
 800754c:	f7f8 ff6c 	bl	8000428 <__aeabi_f2d>
 8007550:	4632      	mov	r2, r6
 8007552:	e9cd 0100 	strd	r0, r1, [sp]
 8007556:	463b      	mov	r3, r7
 8007558:	493a      	ldr	r1, [pc, #232]	; (8007644 <PrintData+0x440>)
 800755a:	4837      	ldr	r0, [pc, #220]	; (8007638 <PrintData+0x434>)
 800755c:	f001 f8c2 	bl	80086e4 <sprintf>
 8007560:	e679      	b.n	8007256 <PrintData+0x52>
		sprintf(Buf, "Data : %d, %d, %d, %d, %d, %d, %d \r\n ", l_t, ms5611.realTemperature, (uint32_t)ms5611.realPressure, baroPressureSum, ms5611.BaroAlt, alt.EstAlt, f.ARMED);
 8007562:	4939      	ldr	r1, [pc, #228]	; (8007648 <PrintData+0x444>)
 8007564:	4b39      	ldr	r3, [pc, #228]	; (800764c <PrintData+0x448>)
 8007566:	7849      	ldrb	r1, [r1, #1]
 8007568:	681a      	ldr	r2, [r3, #0]
 800756a:	9104      	str	r1, [sp, #16]
 800756c:	4938      	ldr	r1, [pc, #224]	; (8007650 <PrintData+0x44c>)
 800756e:	4b39      	ldr	r3, [pc, #228]	; (8007654 <PrintData+0x450>)
 8007570:	6809      	ldr	r1, [r1, #0]
 8007572:	4831      	ldr	r0, [pc, #196]	; (8007638 <PrintData+0x434>)
 8007574:	9103      	str	r1, [sp, #12]
 8007576:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8007578:	9102      	str	r1, [sp, #8]
 800757a:	4937      	ldr	r1, [pc, #220]	; (8007658 <PrintData+0x454>)
 800757c:	6809      	ldr	r1, [r1, #0]
 800757e:	9101      	str	r1, [sp, #4]
 8007580:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8007582:	9100      	str	r1, [sp, #0]
 8007584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007586:	4935      	ldr	r1, [pc, #212]	; (800765c <PrintData+0x458>)
 8007588:	f001 f8ac 	bl	80086e4 <sprintf>
 800758c:	e663      	b.n	8007256 <PrintData+0x52>
			sprintf(Buf, "\r\n [KP]: %.2f, %.2f, %.2f \r\n ", pid.kp[0], pid.kp[1], pid.kp[2]);
 800758e:	4c28      	ldr	r4, [pc, #160]	; (8007630 <PrintData+0x42c>)
 8007590:	6860      	ldr	r0, [r4, #4]
 8007592:	f7f8 ff49 	bl	8000428 <__aeabi_f2d>
 8007596:	4606      	mov	r6, r0
 8007598:	68e0      	ldr	r0, [r4, #12]
 800759a:	460f      	mov	r7, r1
 800759c:	f7f8 ff44 	bl	8000428 <__aeabi_f2d>
 80075a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075a4:	68a0      	ldr	r0, [r4, #8]
 80075a6:	f7f8 ff3f 	bl	8000428 <__aeabi_f2d>
 80075aa:	4632      	mov	r2, r6
 80075ac:	e9cd 0100 	strd	r0, r1, [sp]
 80075b0:	463b      	mov	r3, r7
 80075b2:	492b      	ldr	r1, [pc, #172]	; (8007660 <PrintData+0x45c>)
 80075b4:	e7b6      	b.n	8007524 <PrintData+0x320>
			sprintf(Buf, "\r\n [KI]: %.2f, %.2f, %.2f\r\n", pid.ki[0], pid.ki[1], pid.ki[2]);
 80075b6:	4c1e      	ldr	r4, [pc, #120]	; (8007630 <PrintData+0x42c>)
 80075b8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80075ba:	f7f8 ff35 	bl	8000428 <__aeabi_f2d>
 80075be:	4606      	mov	r6, r0
 80075c0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80075c2:	460f      	mov	r7, r1
 80075c4:	f7f8 ff30 	bl	8000428 <__aeabi_f2d>
 80075c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075cc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80075ce:	f7f8 ff2b 	bl	8000428 <__aeabi_f2d>
 80075d2:	4632      	mov	r2, r6
 80075d4:	e9cd 0100 	strd	r0, r1, [sp]
 80075d8:	463b      	mov	r3, r7
 80075da:	4922      	ldr	r1, [pc, #136]	; (8007664 <PrintData+0x460>)
 80075dc:	e7a2      	b.n	8007524 <PrintData+0x320>
			sprintf(Buf, "\r\n [KD]: %.2f, %.2f, %.2f\r\n", pid.kd[0], pid.kd[1], pid.kd[2]);
 80075de:	4c14      	ldr	r4, [pc, #80]	; (8007630 <PrintData+0x42c>)
 80075e0:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80075e2:	f7f8 ff21 	bl	8000428 <__aeabi_f2d>
 80075e6:	4606      	mov	r6, r0
 80075e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80075ea:	460f      	mov	r7, r1
 80075ec:	f7f8 ff1c 	bl	8000428 <__aeabi_f2d>
 80075f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075f4:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80075f6:	f7f8 ff17 	bl	8000428 <__aeabi_f2d>
 80075fa:	4632      	mov	r2, r6
 80075fc:	e9cd 0100 	strd	r0, r1, [sp]
 8007600:	463b      	mov	r3, r7
 8007602:	4919      	ldr	r1, [pc, #100]	; (8007668 <PrintData+0x464>)
 8007604:	e78e      	b.n	8007524 <PrintData+0x320>
		sprintf(Buf,"R/P/Y: %f %f %f\r\n",AHRSIMU.Roll, AHRSIMU.Pitch, AHRSIMU.Yaw);
 8007606:	4c0d      	ldr	r4, [pc, #52]	; (800763c <PrintData+0x438>)
 8007608:	6820      	ldr	r0, [r4, #0]
 800760a:	f7f8 ff0d 	bl	8000428 <__aeabi_f2d>
 800760e:	4606      	mov	r6, r0
 8007610:	68a0      	ldr	r0, [r4, #8]
 8007612:	460f      	mov	r7, r1
 8007614:	f7f8 ff08 	bl	8000428 <__aeabi_f2d>
 8007618:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800761c:	6860      	ldr	r0, [r4, #4]
 800761e:	f7f8 ff03 	bl	8000428 <__aeabi_f2d>
 8007622:	4632      	mov	r2, r6
 8007624:	e9cd 0100 	strd	r0, r1, [sp]
 8007628:	463b      	mov	r3, r7
 800762a:	4910      	ldr	r1, [pc, #64]	; (800766c <PrintData+0x468>)
 800762c:	e77a      	b.n	8007524 <PrintData+0x320>
 800762e:	bf00      	nop
 8007630:	20000a5c 	.word	0x20000a5c
 8007634:	0800e87d 	.word	0x0800e87d
 8007638:	20000e78 	.word	0x20000e78
 800763c:	20000a1c 	.word	0x20000a1c
 8007640:	20000ef8 	.word	0x20000ef8
 8007644:	0800e7c2 	.word	0x0800e7c2
 8007648:	20000c68 	.word	0x20000c68
 800764c:	200008ec 	.word	0x200008ec
 8007650:	20000e58 	.word	0x20000e58
 8007654:	20000d40 	.word	0x20000d40
 8007658:	20000794 	.word	0x20000794
 800765c:	0800e7fa 	.word	0x0800e7fa
 8007660:	0800e820 	.word	0x0800e820
 8007664:	0800e83e 	.word	0x0800e83e
 8007668:	0800e85a 	.word	0x0800e85a
 800766c:	0800e876 	.word	0x0800e876

08007670 <evaluateCommand>:
    }
   }
  }
 }

 void evaluateCommand(void) {
 8007670:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	 uint32_t i=0;

	 switch(currentPortState->cmdMSP){
 8007672:	4ca0      	ldr	r4, [pc, #640]	; (80078f4 <evaluateCommand+0x284>)
 8007674:	6821      	ldr	r1, [r4, #0]
 8007676:	f891 3082 	ldrb.w	r3, [r1, #130]	; 0x82
 800767a:	2b98      	cmp	r3, #152	; 0x98
 800767c:	d05c      	beq.n	8007738 <evaluateCommand+0xc8>
 800767e:	d82e      	bhi.n	80076de <evaluateCommand+0x6e>
 8007680:	2b70      	cmp	r3, #112	; 0x70
 8007682:	f000 80c3 	beq.w	800780c <evaluateCommand+0x19c>
 8007686:	d807      	bhi.n	8007698 <evaluateCommand+0x28>
 8007688:	2b66      	cmp	r3, #102	; 0x66
 800768a:	f000 80b0 	beq.w	80077ee <evaluateCommand+0x17e>
 800768e:	2b69      	cmp	r3, #105	; 0x69
 8007690:	f000 809b 	beq.w	80077ca <evaluateCommand+0x15a>
//          GPSValues result = p.evalGPS(inBuf);
//          logger.logGPS(result);
			 break;
	 }

 }
 8007694:	b004      	add	sp, #16
 8007696:	bd70      	pop	{r4, r5, r6, pc}
	 switch(currentPortState->cmdMSP){
 8007698:	2b96      	cmp	r3, #150	; 0x96
 800769a:	d05d      	beq.n	8007758 <evaluateCommand+0xe8>
 800769c:	2b97      	cmp	r3, #151	; 0x97
 800769e:	d1f9      	bne.n	8007694 <evaluateCommand+0x24>
			 mwArm();
 80076a0:	f7fe f9e8 	bl	8005a74 <mwArm>
		 sprintf(Buf, "LOCK : %d, %d, %d, %d, %d, ARMD : %d\r\n ", currentPortState->inBuf[0], currentPortState->inBuf[1], currentPortState->inBuf[2], currentPortState->inBuf[3], currentPortState->inBuf[4], f.ARMED);
 80076a4:	4894      	ldr	r0, [pc, #592]	; (80078f8 <evaluateCommand+0x288>)
 80076a6:	6821      	ldr	r1, [r4, #0]
 80076a8:	7840      	ldrb	r0, [r0, #1]
 80076aa:	78cb      	ldrb	r3, [r1, #3]
 80076ac:	788a      	ldrb	r2, [r1, #2]
 80076ae:	9003      	str	r0, [sp, #12]
 80076b0:	7988      	ldrb	r0, [r1, #6]
 80076b2:	9002      	str	r0, [sp, #8]
 80076b4:	7948      	ldrb	r0, [r1, #5]
 80076b6:	9001      	str	r0, [sp, #4]
 80076b8:	7909      	ldrb	r1, [r1, #4]
 80076ba:	9100      	str	r1, [sp, #0]
 80076bc:	498f      	ldr	r1, [pc, #572]	; (80078fc <evaluateCommand+0x28c>)
				sprintf(Buf, "UNLOCK : %d, %d, %d, %d, %d, ARMD : %d\r\n ", currentPortState->inBuf[0], currentPortState->inBuf[1], currentPortState->inBuf[2], currentPortState->inBuf[3], currentPortState->inBuf[4], f.ARMED);
 80076be:	4890      	ldr	r0, [pc, #576]	; (8007900 <evaluateCommand+0x290>)
 80076c0:	f001 f810 	bl	80086e4 <sprintf>
		 HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80076c4:	488e      	ldr	r0, [pc, #568]	; (8007900 <evaluateCommand+0x290>)
 80076c6:	f7f8 fd43 	bl	8000150 <strlen>
 80076ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80076ce:	b282      	uxth	r2, r0
 80076d0:	498b      	ldr	r1, [pc, #556]	; (8007900 <evaluateCommand+0x290>)
 80076d2:	488c      	ldr	r0, [pc, #560]	; (8007904 <evaluateCommand+0x294>)
 }
 80076d4:	b004      	add	sp, #16
 80076d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		 HAL_UART_Transmit(&huart2, (uint8_t*)Buf, strlen(Buf), 1000);
 80076da:	f7fc bb2d 	b.w	8003d38 <HAL_UART_Transmit>
	 switch(currentPortState->cmdMSP){
 80076de:	2b9b      	cmp	r3, #155	; 0x9b
 80076e0:	f000 80fa 	beq.w	80078d8 <evaluateCommand+0x268>
 80076e4:	d812      	bhi.n	800770c <evaluateCommand+0x9c>
 80076e6:	2b99      	cmp	r3, #153	; 0x99
 80076e8:	f000 80db 	beq.w	80078a2 <evaluateCommand+0x232>
 80076ec:	2b9a      	cmp	r3, #154	; 0x9a
 80076ee:	d1d1      	bne.n	8007694 <evaluateCommand+0x24>
				MSP_TRIM[PITCH] -= 1;
 80076f0:	4a85      	ldr	r2, [pc, #532]	; (8007908 <evaluateCommand+0x298>)
 80076f2:	6853      	ldr	r3, [r2, #4]
 80076f4:	3b01      	subs	r3, #1
 80076f6:	6053      	str	r3, [r2, #4]
				sprintf(Buf, "MSP_TRIM_DOWN : %d, %d, %d, %d, %d\r\n ", currentPortState->inBuf[0], currentPortState->inBuf[1], currentPortState->inBuf[2], currentPortState->inBuf[3], currentPortState->inBuf[4]);
 80076f8:	7988      	ldrb	r0, [r1, #6]
 80076fa:	78cb      	ldrb	r3, [r1, #3]
 80076fc:	788a      	ldrb	r2, [r1, #2]
 80076fe:	9002      	str	r0, [sp, #8]
 8007700:	7948      	ldrb	r0, [r1, #5]
 8007702:	9001      	str	r0, [sp, #4]
 8007704:	7909      	ldrb	r1, [r1, #4]
 8007706:	9100      	str	r1, [sp, #0]
 8007708:	4980      	ldr	r1, [pc, #512]	; (800790c <evaluateCommand+0x29c>)
 800770a:	e0d7      	b.n	80078bc <evaluateCommand+0x24c>
	 switch(currentPortState->cmdMSP){
 800770c:	2bca      	cmp	r3, #202	; 0xca
 800770e:	f000 80a0 	beq.w	8007852 <evaluateCommand+0x1e2>
 8007712:	2bcd      	cmp	r3, #205	; 0xcd
 8007714:	f000 80bd 	beq.w	8007892 <evaluateCommand+0x222>
 8007718:	2b9c      	cmp	r3, #156	; 0x9c
 800771a:	d1bb      	bne.n	8007694 <evaluateCommand+0x24>
				MSP_TRIM[ROLL] += 1;
 800771c:	4a7a      	ldr	r2, [pc, #488]	; (8007908 <evaluateCommand+0x298>)
 800771e:	6813      	ldr	r3, [r2, #0]
 8007720:	3301      	adds	r3, #1
 8007722:	6013      	str	r3, [r2, #0]
				sprintf(Buf, "MSP_TRIM_RIGHT : %d, %d, %d, %d, %d\r\n ", currentPortState->inBuf[0], currentPortState->inBuf[1], currentPortState->inBuf[2], currentPortState->inBuf[3], currentPortState->inBuf[4]);
 8007724:	7988      	ldrb	r0, [r1, #6]
 8007726:	78cb      	ldrb	r3, [r1, #3]
 8007728:	788a      	ldrb	r2, [r1, #2]
 800772a:	9002      	str	r0, [sp, #8]
 800772c:	7948      	ldrb	r0, [r1, #5]
 800772e:	9001      	str	r0, [sp, #4]
 8007730:	7909      	ldrb	r1, [r1, #4]
 8007732:	9100      	str	r1, [sp, #0]
 8007734:	4976      	ldr	r1, [pc, #472]	; (8007910 <evaluateCommand+0x2a0>)
 8007736:	e0c1      	b.n	80078bc <evaluateCommand+0x24c>
			 mwDisarm();
 8007738:	f7fe f9a6 	bl	8005a88 <mwDisarm>
				sprintf(Buf, "UNLOCK : %d, %d, %d, %d, %d, ARMD : %d\r\n ", currentPortState->inBuf[0], currentPortState->inBuf[1], currentPortState->inBuf[2], currentPortState->inBuf[3], currentPortState->inBuf[4], f.ARMED);
 800773c:	486e      	ldr	r0, [pc, #440]	; (80078f8 <evaluateCommand+0x288>)
 800773e:	6821      	ldr	r1, [r4, #0]
 8007740:	7840      	ldrb	r0, [r0, #1]
 8007742:	78cb      	ldrb	r3, [r1, #3]
 8007744:	788a      	ldrb	r2, [r1, #2]
 8007746:	9003      	str	r0, [sp, #12]
 8007748:	7988      	ldrb	r0, [r1, #6]
 800774a:	9002      	str	r0, [sp, #8]
 800774c:	7948      	ldrb	r0, [r1, #5]
 800774e:	9001      	str	r0, [sp, #4]
 8007750:	7909      	ldrb	r1, [r1, #4]
 8007752:	9100      	str	r1, [sp, #0]
 8007754:	496f      	ldr	r1, [pc, #444]	; (8007914 <evaluateCommand+0x2a4>)
 8007756:	e7b2      	b.n	80076be <evaluateCommand+0x4e>
	 switch(currentPortState->cmdMSP){
 8007758:	2500      	movs	r5, #0
					RC_Raw.rcCommand[i]  = read8();
 800775a:	4c6f      	ldr	r4, [pc, #444]	; (8007918 <evaluateCommand+0x2a8>)
 800775c:	f7ff fd0a 	bl	8007174 <read8>
 8007760:	192b      	adds	r3, r5, r4
 8007762:	3502      	adds	r5, #2
				for(i=0; i < 5; i++){
 8007764:	2d0a      	cmp	r5, #10
					RC_Raw.rcCommand[i]  = read8();
 8007766:	f8a3 0050 	strh.w	r0, [r3, #80]	; 0x50
				for(i=0; i < 5; i++){
 800776a:	d1f7      	bne.n	800775c <evaluateCommand+0xec>
    		RC.rcCommand[ROLL]     = map(RC_Raw.rcCommand[ROLL], 0, 250, -20, 20)+ MSP_TRIM[ROLL]; //0~250 left:0, right:250
 800776c:	2328      	movs	r3, #40	; 0x28
 800776e:	20fa      	movs	r0, #250	; 0xfa
 8007770:	f9b4 2050 	ldrsh.w	r2, [r4, #80]	; 0x50
 8007774:	4e64      	ldr	r6, [pc, #400]	; (8007908 <evaluateCommand+0x298>)
 8007776:	435a      	muls	r2, r3
 8007778:	fb92 f2f0 	sdiv	r2, r2, r0
 800777c:	6835      	ldr	r5, [r6, #0]
 800777e:	4967      	ldr	r1, [pc, #412]	; (800791c <evaluateCommand+0x2ac>)
 8007780:	3d14      	subs	r5, #20
 8007782:	442a      	add	r2, r5
 8007784:	f8a1 2050 	strh.w	r2, [r1, #80]	; 0x50
		    RC.rcCommand[PITCH]    = map(RC_Raw.rcCommand[PITCH], 0, 250, -20, 20)+ MSP_TRIM[PITCH]; //0~250 rear:0, fornt:250
 8007788:	f9b4 2052 	ldrsh.w	r2, [r4, #82]	; 0x52
 800778c:	4353      	muls	r3, r2
 800778e:	fb93 f3f0 	sdiv	r3, r3, r0
 8007792:	6872      	ldr	r2, [r6, #4]
 8007794:	3a14      	subs	r2, #20
 8007796:	4413      	add	r3, r2
 8007798:	f8a1 3052 	strh.w	r3, [r1, #82]	; 0x52
		    RC.rcCommand[YAW]      = map(RC_Raw.rcCommand[YAW], 0, 250, -100, 100); //0~250 left:0, right:250
 800779c:	23c8      	movs	r3, #200	; 0xc8
 800779e:	f9b4 2054 	ldrsh.w	r2, [r4, #84]	; 0x54
 80077a2:	4353      	muls	r3, r2
 80077a4:	fb93 f3f0 	sdiv	r3, r3, r0
 80077a8:	3b64      	subs	r3, #100	; 0x64
 80077aa:	f8a1 3054 	strh.w	r3, [r1, #84]	; 0x54
	      RC.rcCommand[THROTTLE] = map(RC_Raw.rcCommand[THROTTLE], 0, 250, 0, 1800);//0~250
 80077ae:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 80077b2:	f9b4 2056 	ldrsh.w	r2, [r4, #86]	; 0x56
 80077b6:	4353      	muls	r3, r2
 80077b8:	fb93 f3f0 	sdiv	r3, r3, r0
 80077bc:	f8a1 3056 	strh.w	r3, [r1, #86]	; 0x56
	      RC.rcCommand[AUX1] 	   =  RC_Raw.rcCommand[GEAR];
 80077c0:	f8b4 3058 	ldrh.w	r3, [r4, #88]	; 0x58
 80077c4:	f8a1 305a 	strh.w	r3, [r1, #90]	; 0x5a
			 break;
 80077c8:	e764      	b.n	8007694 <evaluateCommand+0x24>
			 	headSerialReply(10);
 80077ca:	200a      	movs	r0, #10
 80077cc:	f7ff fd0e 	bl	80071ec <headSerialReply>
 80077d0:	2400      	movs	r4, #0
                serialize16(RC.rcCommand[i]);
 80077d2:	4d52      	ldr	r5, [pc, #328]	; (800791c <evaluateCommand+0x2ac>)
 80077d4:	1963      	adds	r3, r4, r5
 80077d6:	f9b3 0050 	ldrsh.w	r0, [r3, #80]	; 0x50
 80077da:	3402      	adds	r4, #2
 80077dc:	f7ff fcbe 	bl	800715c <serialize16>
			  for (i = 0; i < 5; i++)
 80077e0:	2c0a      	cmp	r4, #10
 80077e2:	d1f7      	bne.n	80077d4 <evaluateCommand+0x164>
 }
 80077e4:	b004      	add	sp, #16
 80077e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				tailSerialReply();
 80077ea:	f7ff bd03 	b.w	80071f4 <tailSerialReply>
				headSerialReply(12);
 80077ee:	200c      	movs	r0, #12
 80077f0:	f7ff fcfc 	bl	80071ec <headSerialReply>
			  for (i = 0; i < 3; i++)
 80077f4:	2400      	movs	r4, #0
				  serialize32(angle[i]);
 80077f6:	4d4a      	ldr	r5, [pc, #296]	; (8007920 <evaluateCommand+0x2b0>)
 80077f8:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 80077fc:	f7f9 fca0 	bl	8001140 <__aeabi_f2uiz>
			  for (i = 0; i < 3; i++)
 8007800:	3401      	adds	r4, #1
				  serialize32(angle[i]);
 8007802:	f7ff fc99 	bl	8007138 <serialize32>
			  for (i = 0; i < 3; i++)
 8007806:	2c03      	cmp	r4, #3
 8007808:	d1f6      	bne.n	80077f8 <evaluateCommand+0x188>
 800780a:	e7eb      	b.n	80077e4 <evaluateCommand+0x174>
			 	headSerialReply(36);
 800780c:	2024      	movs	r0, #36	; 0x24
 800780e:	f7ff fced 	bl	80071ec <headSerialReply>
 8007812:	4c44      	ldr	r4, [pc, #272]	; (8007924 <evaluateCommand+0x2b4>)
				serialize32(pid.kp[i]*10);
 8007814:	4d44      	ldr	r5, [pc, #272]	; (8007928 <evaluateCommand+0x2b8>)
 8007816:	f104 060c 	add.w	r6, r4, #12
 800781a:	f854 0f04 	ldr.w	r0, [r4, #4]!
 800781e:	4629      	mov	r1, r5
 8007820:	f7f9 fa8c 	bl	8000d3c <__aeabi_fmul>
 8007824:	f7f9 fc8c 	bl	8001140 <__aeabi_f2uiz>
 8007828:	f7ff fc86 	bl	8007138 <serialize32>
				serialize32(pid.ki[i]*10);
 800782c:	4629      	mov	r1, r5
 800782e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007830:	f7f9 fa84 	bl	8000d3c <__aeabi_fmul>
 8007834:	f7f9 fc84 	bl	8001140 <__aeabi_f2uiz>
 8007838:	f7ff fc7e 	bl	8007138 <serialize32>
				serialize32(pid.kd[i]*10);
 800783c:	4629      	mov	r1, r5
 800783e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007840:	f7f9 fa7c 	bl	8000d3c <__aeabi_fmul>
 8007844:	f7f9 fc7c 	bl	8001140 <__aeabi_f2uiz>
 8007848:	f7ff fc76 	bl	8007138 <serialize32>
			  for (i = 0; i < 3; i++){
 800784c:	42a6      	cmp	r6, r4
 800784e:	d1e4      	bne.n	800781a <evaluateCommand+0x1aa>
 8007850:	e7c8      	b.n	80077e4 <evaluateCommand+0x174>
 8007852:	4c34      	ldr	r4, [pc, #208]	; (8007924 <evaluateCommand+0x2b4>)
				 pid.kp[i]/=10;
 8007854:	4d34      	ldr	r5, [pc, #208]	; (8007928 <evaluateCommand+0x2b8>)
 8007856:	f104 060c 	add.w	r6, r4, #12
				 pid.kp[i] = read32();
 800785a:	f7ff fc9f 	bl	800719c <read32>
 800785e:	f7f9 fa15 	bl	8000c8c <__aeabi_ui2f>
				 pid.kp[i]/=10;
 8007862:	4629      	mov	r1, r5
 8007864:	f7f9 fb1e 	bl	8000ea4 <__aeabi_fdiv>
 8007868:	f844 0f04 	str.w	r0, [r4, #4]!
				 pid.ki[i] = read32();
 800786c:	f7ff fc96 	bl	800719c <read32>
 8007870:	f7f9 fa0c 	bl	8000c8c <__aeabi_ui2f>
				 pid.ki[i]/=10;
 8007874:	4629      	mov	r1, r5
 8007876:	f7f9 fb15 	bl	8000ea4 <__aeabi_fdiv>
 800787a:	6260      	str	r0, [r4, #36]	; 0x24
				 pid.kd[i] = read32();
 800787c:	f7ff fc8e 	bl	800719c <read32>
 8007880:	f7f9 fa04 	bl	8000c8c <__aeabi_ui2f>
				 pid.kd[i]/=10;
 8007884:	4629      	mov	r1, r5
 8007886:	f7f9 fb0d 	bl	8000ea4 <__aeabi_fdiv>
			 	for(i=0; i < 3; i++){
 800788a:	42b4      	cmp	r4, r6
				 pid.kd[i]/=10;
 800788c:	64a0      	str	r0, [r4, #72]	; 0x48
			 	for(i=0; i < 3; i++){
 800788e:	d1e4      	bne.n	800785a <evaluateCommand+0x1ea>
 8007890:	e700      	b.n	8007694 <evaluateCommand+0x24>
			 if(!f.HEADFREE_MODE){
 8007892:	4b19      	ldr	r3, [pc, #100]	; (80078f8 <evaluateCommand+0x288>)
 8007894:	7b1a      	ldrb	r2, [r3, #12]
 8007896:	b912      	cbnz	r2, 800789e <evaluateCommand+0x22e>
			   f.HEADFREE_MODE = 1;
 8007898:	2201      	movs	r2, #1
			   f.HEADFREE_MODE = 0;
 800789a:	731a      	strb	r2, [r3, #12]
 800789c:	e6fa      	b.n	8007694 <evaluateCommand+0x24>
 800789e:	2200      	movs	r2, #0
 80078a0:	e7fb      	b.n	800789a <evaluateCommand+0x22a>
				MSP_TRIM[PITCH] += 1;
 80078a2:	4a19      	ldr	r2, [pc, #100]	; (8007908 <evaluateCommand+0x298>)
 80078a4:	6853      	ldr	r3, [r2, #4]
 80078a6:	3301      	adds	r3, #1
 80078a8:	6053      	str	r3, [r2, #4]
				sprintf(Buf, "MSP_TRIM_UP : %d, %d, %d, %d, %d\r\n ", currentPortState->inBuf[0], currentPortState->inBuf[1], currentPortState->inBuf[2], currentPortState->inBuf[3], currentPortState->inBuf[4]);
 80078aa:	7988      	ldrb	r0, [r1, #6]
 80078ac:	78cb      	ldrb	r3, [r1, #3]
 80078ae:	788a      	ldrb	r2, [r1, #2]
 80078b0:	9002      	str	r0, [sp, #8]
 80078b2:	7948      	ldrb	r0, [r1, #5]
 80078b4:	9001      	str	r0, [sp, #4]
 80078b6:	7909      	ldrb	r1, [r1, #4]
 80078b8:	9100      	str	r1, [sp, #0]
 80078ba:	491c      	ldr	r1, [pc, #112]	; (800792c <evaluateCommand+0x2bc>)
				sprintf(Buf, "MSP_TRIM_RIGHT : %d, %d, %d, %d, %d\r\n ", currentPortState->inBuf[0], currentPortState->inBuf[1], currentPortState->inBuf[2], currentPortState->inBuf[3], currentPortState->inBuf[4]);
 80078bc:	4810      	ldr	r0, [pc, #64]	; (8007900 <evaluateCommand+0x290>)
 80078be:	f000 ff11 	bl	80086e4 <sprintf>
    		HAL_UART_Transmit_IT(&huart1, (uint8_t*)Buf, strlen(Buf));
 80078c2:	480f      	ldr	r0, [pc, #60]	; (8007900 <evaluateCommand+0x290>)
 80078c4:	f7f8 fc44 	bl	8000150 <strlen>
 80078c8:	490d      	ldr	r1, [pc, #52]	; (8007900 <evaluateCommand+0x290>)
 80078ca:	b282      	uxth	r2, r0
 80078cc:	4818      	ldr	r0, [pc, #96]	; (8007930 <evaluateCommand+0x2c0>)
 }
 80078ce:	b004      	add	sp, #16
 80078d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    		HAL_UART_Transmit_IT(&huart1, (uint8_t*)Buf, strlen(Buf));
 80078d4:	f7fc ba8c 	b.w	8003df0 <HAL_UART_Transmit_IT>
				MSP_TRIM[ROLL] -= 1;
 80078d8:	4a0b      	ldr	r2, [pc, #44]	; (8007908 <evaluateCommand+0x298>)
 80078da:	6813      	ldr	r3, [r2, #0]
 80078dc:	3b01      	subs	r3, #1
 80078de:	6013      	str	r3, [r2, #0]
				sprintf(Buf, "MSP_TRIM_LEFT : %d, %d, %d, %d, %d\r\n ", currentPortState->inBuf[0], currentPortState->inBuf[1], currentPortState->inBuf[2], currentPortState->inBuf[3], currentPortState->inBuf[4]);
 80078e0:	7988      	ldrb	r0, [r1, #6]
 80078e2:	78cb      	ldrb	r3, [r1, #3]
 80078e4:	788a      	ldrb	r2, [r1, #2]
 80078e6:	9002      	str	r0, [sp, #8]
 80078e8:	7948      	ldrb	r0, [r1, #5]
 80078ea:	9001      	str	r0, [sp, #4]
 80078ec:	7909      	ldrb	r1, [r1, #4]
 80078ee:	9100      	str	r1, [sp, #0]
 80078f0:	4910      	ldr	r1, [pc, #64]	; (8007934 <evaluateCommand+0x2c4>)
 80078f2:	e7e3      	b.n	80078bc <evaluateCommand+0x24c>
 80078f4:	2000000c 	.word	0x2000000c
 80078f8:	20000c68 	.word	0x20000c68
 80078fc:	0800e88a 	.word	0x0800e88a
 8007900:	20000e78 	.word	0x20000e78
 8007904:	200011bc 	.word	0x200011bc
 8007908:	200007d0 	.word	0x200007d0
 800790c:	0800e8d6 	.word	0x0800e8d6
 8007910:	0800e922 	.word	0x0800e922
 8007914:	0800e888 	.word	0x0800e888
 8007918:	20000c80 	.word	0x20000c80
 800791c:	20000ce0 	.word	0x20000ce0
 8007920:	200006b4 	.word	0x200006b4
 8007924:	20000a5c 	.word	0x20000a5c
 8007928:	41200000 	.word	0x41200000
 800792c:	0800e8b2 	.word	0x0800e8b2
 8007930:	20001134 	.word	0x20001134
 8007934:	0800e8fc 	.word	0x0800e8fc

08007938 <SerialCom>:
void SerialCom(void) {
 8007938:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    currentPortState = &ports[i];
 800793c:	4e41      	ldr	r6, [pc, #260]	; (8007a44 <SerialCom+0x10c>)
		for(int i = 0; i < 2; i++){
 800793e:	f04f 0b00 	mov.w	fp, #0
 8007942:	4637      	mov	r7, r6
    currentPortState = &ports[i];
 8007944:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8007a4c <SerialCom+0x114>
 8007948:	2386      	movs	r3, #134	; 0x86
 800794a:	2488      	movs	r4, #136	; 0x88
      currentPortState->c_state = IDLE;
 800794c:	2500      	movs	r5, #0
      currentPortState->c_state = HEADER_CMD;
 800794e:	f04f 0905 	mov.w	r9, #5
        currentPortState->c_state = HEADER_SIZE;
 8007952:	f04f 0a04 	mov.w	sl, #4
    currentPortState = &ports[i];
 8007956:	fb03 830b 	mla	r3, r3, fp, r8
 800795a:	6033      	str	r3, [r6, #0]
 800795c:	4b3a      	ldr	r3, [pc, #232]	; (8007a48 <SerialCom+0x110>)
 800795e:	fb04 340b 	mla	r4, r4, fp, r3
    while(QueueAvailable(&Q_buffer[i]) > 0){
 8007962:	4620      	mov	r0, r4
 8007964:	f7fd ffc1 	bl	80058ea <QueueAvailable>
 8007968:	b938      	cbnz	r0, 800797a <SerialCom+0x42>
		for(int i = 0; i < 2; i++){
 800796a:	f10b 0b01 	add.w	fp, fp, #1
 800796e:	f1bb 0f02 	cmp.w	fp, #2
 8007972:	d1e9      	bne.n	8007948 <SerialCom+0x10>
 }
 8007974:	b003      	add	sp, #12
 8007976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	  c = read_Q(&Q_buffer[i]);
 800797a:	4620      	mov	r0, r4
 800797c:	f7fd ff97 	bl	80058ae <read_Q>
    if (currentPortState->c_state == IDLE) {
 8007980:	683b      	ldr	r3, [r7, #0]
	  c = read_Q(&Q_buffer[i]);
 8007982:	f88d 0007 	strb.w	r0, [sp, #7]
    if (currentPortState->c_state == IDLE) {
 8007986:	f893 2085 	ldrb.w	r2, [r3, #133]	; 0x85
 800798a:	b942      	cbnz	r2, 800799e <SerialCom+0x66>
      currentPortState->c_state = (c=='$') ? HEADER_START : IDLE;
 800798c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8007990:	f1a2 0124 	sub.w	r1, r2, #36	; 0x24
 8007994:	424a      	negs	r2, r1
 8007996:	414a      	adcs	r2, r1
      currentPortState->c_state = (c=='M') ? HEADER_M : IDLE;
 8007998:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 800799c:	e7e1      	b.n	8007962 <SerialCom+0x2a>
    else if (currentPortState->c_state == HEADER_START) {
 800799e:	2a01      	cmp	r2, #1
 80079a0:	d106      	bne.n	80079b0 <SerialCom+0x78>
      currentPortState->c_state = (c=='M') ? HEADER_M : IDLE;
 80079a2:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80079a6:	2a4d      	cmp	r2, #77	; 0x4d
 80079a8:	bf14      	ite	ne
 80079aa:	2200      	movne	r2, #0
 80079ac:	2202      	moveq	r2, #2
 80079ae:	e7f3      	b.n	8007998 <SerialCom+0x60>
    else if (currentPortState->c_state == HEADER_M) {
 80079b0:	2a02      	cmp	r2, #2
 80079b2:	d106      	bne.n	80079c2 <SerialCom+0x8a>
      currentPortState->c_state = (c=='<') ? HEADER_ARROW : IDLE;
 80079b4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80079b8:	2a3c      	cmp	r2, #60	; 0x3c
 80079ba:	bf14      	ite	ne
 80079bc:	2200      	movne	r2, #0
 80079be:	2203      	moveq	r2, #3
 80079c0:	e7ea      	b.n	8007998 <SerialCom+0x60>
    else if (currentPortState->c_state == HEADER_ARROW) {
 80079c2:	2a03      	cmp	r2, #3
 80079c4:	d113      	bne.n	80079ee <SerialCom+0xb6>
      if (c > INBUF_SIZE) {  // now we are expecting the payload size
 80079c6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80079ca:	2a80      	cmp	r2, #128	; 0x80
 80079cc:	d902      	bls.n	80079d4 <SerialCom+0x9c>
      currentPortState->c_state = IDLE;
 80079ce:	f883 5085 	strb.w	r5, [r3, #133]	; 0x85
 80079d2:	e7c6      	b.n	8007962 <SerialCom+0x2a>
        currentPortState->dataSize = c;
 80079d4:	f89d 2007 	ldrb.w	r2, [sp, #7]
        currentPortState->offset = 0;
 80079d8:	f883 5083 	strb.w	r5, [r3, #131]	; 0x83
        currentPortState->dataSize = c;
 80079dc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
        currentPortState->checksum ^= c;
 80079e0:	f89d 2007 	ldrb.w	r2, [sp, #7]
				currentPortState->indRX = 0;
 80079e4:	705d      	strb	r5, [r3, #1]
        currentPortState->checksum ^= c;
 80079e6:	701a      	strb	r2, [r3, #0]
        currentPortState->c_state = HEADER_SIZE;
 80079e8:	f883 a085 	strb.w	sl, [r3, #133]	; 0x85
 80079ec:	e7b9      	b.n	8007962 <SerialCom+0x2a>
    else if (currentPortState->c_state == HEADER_SIZE) {
 80079ee:	2a04      	cmp	r2, #4
 80079f0:	d10b      	bne.n	8007a0a <SerialCom+0xd2>
      currentPortState->cmdMSP = c;
 80079f2:	f89d 2007 	ldrb.w	r2, [sp, #7]
      currentPortState->checksum ^= c;
 80079f6:	7819      	ldrb	r1, [r3, #0]
      currentPortState->cmdMSP = c;
 80079f8:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
      currentPortState->checksum ^= c;
 80079fc:	f89d 2007 	ldrb.w	r2, [sp, #7]
      currentPortState->c_state = HEADER_CMD;
 8007a00:	f883 9085 	strb.w	r9, [r3, #133]	; 0x85
      currentPortState->checksum ^= c;
 8007a04:	404a      	eors	r2, r1
 8007a06:	701a      	strb	r2, [r3, #0]
 8007a08:	e7ab      	b.n	8007962 <SerialCom+0x2a>
    else if (currentPortState->c_state == HEADER_CMD && currentPortState->offset < currentPortState->dataSize) {
 8007a0a:	2a05      	cmp	r2, #5
 8007a0c:	d1a9      	bne.n	8007962 <SerialCom+0x2a>
 8007a0e:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 8007a12:	f893 1084 	ldrb.w	r1, [r3, #132]	; 0x84
 8007a16:	7818      	ldrb	r0, [r3, #0]
 8007a18:	4291      	cmp	r1, r2
 8007a1a:	d90b      	bls.n	8007a34 <SerialCom+0xfc>
      currentPortState->checksum ^= c;
 8007a1c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8007a20:	4041      	eors	r1, r0
 8007a22:	7019      	strb	r1, [r3, #0]
      currentPortState->inBuf[currentPortState->offset++] = c;
 8007a24:	1c51      	adds	r1, r2, #1
 8007a26:	f883 1083 	strb.w	r1, [r3, #131]	; 0x83
 8007a2a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8007a2e:	4413      	add	r3, r2
 8007a30:	7099      	strb	r1, [r3, #2]
 8007a32:	e796      	b.n	8007962 <SerialCom+0x2a>
      if (currentPortState->checksum == c) {
 8007a34:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007a38:	4298      	cmp	r0, r3
 8007a3a:	d101      	bne.n	8007a40 <SerialCom+0x108>
				evaluateCommand();
 8007a3c:	f7ff fe18 	bl	8007670 <evaluateCommand>
      currentPortState->c_state = IDLE;
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	e7c4      	b.n	80079ce <SerialCom+0x96>
 8007a44:	2000000c 	.word	0x2000000c
 8007a48:	20000b58 	.word	0x20000b58
 8007a4c:	200007dc 	.word	0x200007dc

08007a50 <HAL_SYSTICK_Callback>:
static volatile uint32_t msTicks = 0;


void HAL_SYSTICK_Callback(void)
{
	msTicks++;
 8007a50:	4a02      	ldr	r2, [pc, #8]	; (8007a5c <HAL_SYSTICK_Callback+0xc>)
 8007a52:	6813      	ldr	r3, [r2, #0]
 8007a54:	3301      	adds	r3, #1
 8007a56:	6013      	str	r3, [r2, #0]
 8007a58:	4770      	bx	lr
 8007a5a:	bf00      	nop
 8007a5c:	200008e8 	.word	0x200008e8

08007a60 <micros>:
}

uint32_t micros(void)
{
 8007a60:	b510      	push	{r4, lr}
	 register uint32_t ms, cycle_cnt;
	    do {
	        ms = msTicks;
 8007a62:	4909      	ldr	r1, [pc, #36]	; (8007a88 <micros+0x28>)
	        cycle_cnt = SysTick->VAL;
 8007a64:	4c09      	ldr	r4, [pc, #36]	; (8007a8c <micros+0x2c>)
	        ms = msTicks;
 8007a66:	680a      	ldr	r2, [r1, #0]
	        cycle_cnt = SysTick->VAL;
 8007a68:	68a3      	ldr	r3, [r4, #8]
	    } while (ms != msTicks);
 8007a6a:	6808      	ldr	r0, [r1, #0]
 8007a6c:	4282      	cmp	r2, r0
 8007a6e:	d1fa      	bne.n	8007a66 <micros+0x6>
	    return (ms * 1000) + (72 * 1000 - cycle_cnt) / 72; //168
 8007a70:	2048      	movs	r0, #72	; 0x48
 8007a72:	f5c3 338c 	rsb	r3, r3, #71680	; 0x11800
 8007a76:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8007a7a:	fbb3 f3f0 	udiv	r3, r3, r0
}
 8007a7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007a82:	fb00 3002 	mla	r0, r0, r2, r3
 8007a86:	bd10      	pop	{r4, pc}
 8007a88:	200008e8 	.word	0x200008e8
 8007a8c:	e000e010 	.word	0xe000e010

08007a90 <millis>:

uint32_t millis(void)
{
  return HAL_GetTick();
 8007a90:	f7f9 bd40 	b.w	8001514 <HAL_GetTick>

08007a94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007a94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
  {
    RGB_R_TOGGLE;
 8007a96:	4c03      	ldr	r4, [pc, #12]	; (8007aa4 <Error_Handler+0x10>)
 8007a98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	f7fa fa5e 	bl	8001f5e <HAL_GPIO_TogglePin>
 8007aa2:	e7f9      	b.n	8007a98 <Error_Handler+0x4>
 8007aa4:	40010c00 	.word	0x40010c00

08007aa8 <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007aa8:	2228      	movs	r2, #40	; 0x28
{
 8007aaa:	b510      	push	{r4, lr}
 8007aac:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007aae:	2100      	movs	r1, #0
 8007ab0:	eb0d 0002 	add.w	r0, sp, r2
 8007ab4:	f000 fe0d 	bl	80086d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007ab8:	2214      	movs	r2, #20
 8007aba:	2100      	movs	r1, #0
 8007abc:	eb0d 0002 	add.w	r0, sp, r2
 8007ac0:	f000 fe07 	bl	80086d2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007ac4:	2210      	movs	r2, #16
 8007ac6:	2100      	movs	r1, #0
 8007ac8:	a801      	add	r0, sp, #4
 8007aca:	f000 fe02 	bl	80086d2 <memset>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007ace:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007ad2:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007ad4:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007ad6:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007ad8:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8007ada:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007ade:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007ae0:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007ae2:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007ae4:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8007ae6:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007ae8:	f7fb f898 	bl	8002c1c <HAL_RCC_OscConfig>
 8007aec:	b108      	cbz	r0, 8007af2 <SystemClock_Config+0x4a>
    Error_Handler();
 8007aee:	f7ff ffd1 	bl	8007a94 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007af2:	230f      	movs	r3, #15
 8007af4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8007af6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007afa:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007afc:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8007afe:	4621      	mov	r1, r4
 8007b00:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007b02:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8007b04:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8007b06:	f7fb fa51 	bl	8002fac <HAL_RCC_ClockConfig>
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	d1ef      	bne.n	8007aee <SystemClock_Config+0x46>
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8007b0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007b12:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8007b14:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8007b16:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007b18:	f7fb fb12 	bl	8003140 <HAL_RCCEx_PeriphCLKConfig>
 8007b1c:	4604      	mov	r4, r0
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	d1e5      	bne.n	8007aee <SystemClock_Config+0x46>
HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8007b22:	f7fb fae7 	bl	80030f4 <HAL_RCC_GetHCLKFreq>
 8007b26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007b2a:	fbb0 f0f3 	udiv	r0, r0, r3
 8007b2e:	f7f9 ffbd 	bl	8001aac <HAL_SYSTICK_Config>
HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8007b32:	2004      	movs	r0, #4
 8007b34:	f7f9 ffd0 	bl	8001ad8 <HAL_SYSTICK_CLKSourceConfig>
HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8007b38:	4622      	mov	r2, r4
 8007b3a:	4621      	mov	r1, r4
 8007b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b40:	f7f9 ff74 	bl	8001a2c <HAL_NVIC_SetPriority>
}
 8007b44:	b014      	add	sp, #80	; 0x50
 8007b46:	bd10      	pop	{r4, pc}

08007b48 <main>:
{
 8007b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007b4c:	4d3d      	ldr	r5, [pc, #244]	; (8007c44 <main+0xfc>)
{
 8007b4e:	b0a9      	sub	sp, #164	; 0xa4
  HAL_Init();
 8007b50:	f7f9 fcc2 	bl	80014d8 <HAL_Init>
  SystemClock_Config();
 8007b54:	f7ff ffa8 	bl	8007aa8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b58:	2210      	movs	r2, #16
 8007b5a:	2100      	movs	r1, #0
 8007b5c:	a821      	add	r0, sp, #132	; 0x84
 8007b5e:	f000 fdb8 	bl	80086d2 <memset>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007b62:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8007b64:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007b66:	f043 0320 	orr.w	r3, r3, #32
 8007b6a:	61ab      	str	r3, [r5, #24]
 8007b6c:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8007b6e:	2118      	movs	r1, #24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007b70:	f003 0320 	and.w	r3, r3, #32
 8007b74:	9301      	str	r3, [sp, #4]
 8007b76:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b78:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8007b7a:	4833      	ldr	r0, [pc, #204]	; (8007c48 <main+0x100>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b7c:	f043 0304 	orr.w	r3, r3, #4
 8007b80:	61ab      	str	r3, [r5, #24]
 8007b82:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b84:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b86:	f003 0304 	and.w	r3, r3, #4
 8007b8a:	9302      	str	r3, [sp, #8]
 8007b8c:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007b8e:	69ab      	ldr	r3, [r5, #24]
 8007b90:	f043 0308 	orr.w	r3, r3, #8
 8007b94:	61ab      	str	r3, [r5, #24]
 8007b96:	69ab      	ldr	r3, [r5, #24]
 8007b98:	f003 0308 	and.w	r3, r3, #8
 8007b9c:	9303      	str	r3, [sp, #12]
 8007b9e:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8007ba0:	f7fa f9d8 	bl	8001f54 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8007baa:	4827      	ldr	r0, [pc, #156]	; (8007c48 <main+0x100>)
 8007bac:	f7fa f9d2 	bl	8001f54 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8007bb0:	f24e 0318 	movw	r3, #57368	; 0xe018
 8007bb4:	9321      	str	r3, [sp, #132]	; 0x84
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	9322      	str	r3, [sp, #136]	; 0x88
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007bba:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007bbc:	a921      	add	r1, sp, #132	; 0x84
 8007bbe:	4822      	ldr	r0, [pc, #136]	; (8007c48 <main+0x100>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007bc0:	9324      	str	r3, [sp, #144]	; 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bc2:	9423      	str	r4, [sp, #140]	; 0x8c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007bc4:	f7fa f8e6 	bl	8001d94 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007bc8:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8007bca:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007bcc:	f043 0301 	orr.w	r3, r3, #1
 8007bd0:	616b      	str	r3, [r5, #20]
 8007bd2:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8007bd4:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007bd6:	f003 0301 	and.w	r3, r3, #1
 8007bda:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8007bdc:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007bde:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8007be0:	f7f9 ff24 	bl	8001a2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8007be4:	200e      	movs	r0, #14
 8007be6:	f7f9 ff55 	bl	8001a94 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8007bea:	4622      	mov	r2, r4
 8007bec:	4621      	mov	r1, r4
 8007bee:	200f      	movs	r0, #15
 8007bf0:	f7f9 ff1c 	bl	8001a2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8007bf4:	200f      	movs	r0, #15
 8007bf6:	f7f9 ff4d 	bl	8001a94 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8007bfa:	4622      	mov	r2, r4
 8007bfc:	4621      	mov	r1, r4
 8007bfe:	2010      	movs	r0, #16
 8007c00:	f7f9 ff14 	bl	8001a2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8007c04:	2010      	movs	r0, #16
 8007c06:	f7f9 ff45 	bl	8001a94 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8007c0a:	4622      	mov	r2, r4
 8007c0c:	4621      	mov	r1, r4
 8007c0e:	2011      	movs	r0, #17
 8007c10:	f7f9 ff0c 	bl	8001a2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8007c14:	2011      	movs	r0, #17
 8007c16:	f7f9 ff3d 	bl	8001a94 <HAL_NVIC_EnableIRQ>
  hi2c2.Instance = I2C2;
 8007c1a:	480c      	ldr	r0, [pc, #48]	; (8007c4c <main+0x104>)
  hi2c2.Init.ClockSpeed = 400000;
 8007c1c:	4b0c      	ldr	r3, [pc, #48]	; (8007c50 <main+0x108>)
 8007c1e:	f8df c034 	ldr.w	ip, [pc, #52]	; 8007c54 <main+0x10c>
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007c22:	6084      	str	r4, [r0, #8]
  hi2c2.Init.ClockSpeed = 400000;
 8007c24:	e880 1008 	stmia.w	r0, {r3, ip}
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007c28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c2.Init.OwnAddress1 = 0;
 8007c2c:	60c4      	str	r4, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007c2e:	6103      	str	r3, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007c30:	6144      	str	r4, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8007c32:	6184      	str	r4, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007c34:	61c4      	str	r4, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007c36:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8007c38:	f7fa fb5e 	bl	80022f8 <HAL_I2C_Init>
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	b158      	cbz	r0, 8007c58 <main+0x110>
    Error_Handler();
 8007c40:	f7ff ff28 	bl	8007a94 <Error_Handler>
 8007c44:	40021000 	.word	0x40021000
 8007c48:	40010c00 	.word	0x40010c00
 8007c4c:	20000fa4 	.word	0x20000fa4
 8007c50:	40005800 	.word	0x40005800
 8007c54:	00061a80 	.word	0x00061a80
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007c58:	4601      	mov	r1, r0
 8007c5a:	2210      	movs	r2, #16
 8007c5c:	a81d      	add	r0, sp, #116	; 0x74
 8007c5e:	f000 fd38 	bl	80086d2 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007c62:	221c      	movs	r2, #28
 8007c64:	4629      	mov	r1, r5
 8007c66:	a821      	add	r0, sp, #132	; 0x84
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c68:	9508      	str	r5, [sp, #32]
 8007c6a:	9509      	str	r5, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007c6c:	f000 fd31 	bl	80086d2 <memset>
  htim4.Init.Prescaler = 72-1;
 8007c70:	f04f 0e47 	mov.w	lr, #71	; 0x47
  htim4.Instance = TIM4;
 8007c74:	4cb5      	ldr	r4, [pc, #724]	; (8007f4c <main+0x404>)
  htim4.Init.Prescaler = 72-1;
 8007c76:	4bb6      	ldr	r3, [pc, #728]	; (8007f50 <main+0x408>)
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8007c78:	4620      	mov	r0, r4
  htim4.Init.Prescaler = 72-1;
 8007c7a:	e884 4008 	stmia.w	r4, {r3, lr}
  htim4.Init.Period = 2000-1;
 8007c7e:	f240 73cf 	movw	r3, #1999	; 0x7cf
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c82:	60a5      	str	r5, [r4, #8]
  htim4.Init.Period = 2000-1;
 8007c84:	60e3      	str	r3, [r4, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c86:	6125      	str	r5, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c88:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8007c8a:	f7fb fd53 	bl	8003734 <HAL_TIM_Base_Init>
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	d1d6      	bne.n	8007c40 <main+0xf8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007c92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8007c96:	a91d      	add	r1, sp, #116	; 0x74
 8007c98:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007c9a:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8007c9c:	f7fb fbb4 	bl	8003408 <HAL_TIM_ConfigClockSource>
 8007ca0:	2800      	cmp	r0, #0
 8007ca2:	d1cd      	bne.n	8007c40 <main+0xf8>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8007ca4:	4620      	mov	r0, r4
 8007ca6:	f7fb fd5f 	bl	8003768 <HAL_TIM_PWM_Init>
 8007caa:	2800      	cmp	r0, #0
 8007cac:	d1c8      	bne.n	8007c40 <main+0xf8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007cae:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007cb0:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007cb2:	a908      	add	r1, sp, #32
 8007cb4:	4620      	mov	r0, r4
 8007cb6:	f7fb ff19 	bl	8003aec <HAL_TIMEx_MasterConfigSynchronization>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	d1bf      	bne.n	8007c40 <main+0xf8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007cc0:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 8007cc2:	9022      	str	r0, [sp, #136]	; 0x88
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007cc4:	9023      	str	r0, [sp, #140]	; 0x8c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007cc6:	9025      	str	r0, [sp, #148]	; 0x94
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007cc8:	a921      	add	r1, sp, #132	; 0x84
 8007cca:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007ccc:	9321      	str	r3, [sp, #132]	; 0x84
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007cce:	f7fb fdab 	bl	8003828 <HAL_TIM_PWM_ConfigChannel>
 8007cd2:	2800      	cmp	r0, #0
 8007cd4:	d1b4      	bne.n	8007c40 <main+0xf8>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007cd6:	2204      	movs	r2, #4
 8007cd8:	a921      	add	r1, sp, #132	; 0x84
 8007cda:	4620      	mov	r0, r4
 8007cdc:	f7fb fda4 	bl	8003828 <HAL_TIM_PWM_ConfigChannel>
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	d1ad      	bne.n	8007c40 <main+0xf8>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007ce4:	2208      	movs	r2, #8
 8007ce6:	a921      	add	r1, sp, #132	; 0x84
 8007ce8:	4620      	mov	r0, r4
 8007cea:	f7fb fd9d 	bl	8003828 <HAL_TIM_PWM_ConfigChannel>
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	d1a6      	bne.n	8007c40 <main+0xf8>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007cf2:	220c      	movs	r2, #12
 8007cf4:	a921      	add	r1, sp, #132	; 0x84
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	f7fb fd96 	bl	8003828 <HAL_TIM_PWM_ConfigChannel>
 8007cfc:	4605      	mov	r5, r0
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	d19e      	bne.n	8007c40 <main+0xf8>
huart1.Init.BaudRate = 115200;//115200
 8007d02:	f44f 37e1 	mov.w	r7, #115200	; 0x1c200
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8007d06:	4601      	mov	r1, r0
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f7fb fead 	bl	8003a68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8007d0e:	2104      	movs	r1, #4
 8007d10:	4620      	mov	r0, r4
 8007d12:	f7fb fea9 	bl	8003a68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8007d16:	2108      	movs	r1, #8
 8007d18:	4620      	mov	r0, r4
 8007d1a:	f7fb fea5 	bl	8003a68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8007d1e:	210c      	movs	r1, #12
 8007d20:	4620      	mov	r0, r4
 8007d22:	f7fb fea1 	bl	8003a68 <HAL_TIM_PWM_Start>
  HAL_TIM_MspPostInit(&htim4);
 8007d26:	4620      	mov	r0, r4
 8007d28:	f000 fb18 	bl	800835c <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 8007d2c:	4889      	ldr	r0, [pc, #548]	; (8007f54 <main+0x40c>)
huart1.Init.BaudRate = 115200;//115200
 8007d2e:	4b8a      	ldr	r3, [pc, #552]	; (8007f58 <main+0x410>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007d30:	6085      	str	r5, [r0, #8]
huart1.Init.BaudRate = 115200;//115200
 8007d32:	e880 0088 	stmia.w	r0, {r3, r7}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007d36:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007d38:	60c5      	str	r5, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007d3a:	6105      	str	r5, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007d3c:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007d3e:	6185      	str	r5, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007d40:	61c5      	str	r5, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007d42:	f7fb ffcb 	bl	8003cdc <HAL_UART_Init>
 8007d46:	2800      	cmp	r0, #0
 8007d48:	f47f af7a 	bne.w	8007c40 <main+0xf8>
  huart2.Init.BaudRate = 57600;
 8007d4c:	f44f 4661 	mov.w	r6, #57600	; 0xe100
  huart2.Instance = USART2;
 8007d50:	4882      	ldr	r0, [pc, #520]	; (8007f5c <main+0x414>)
  huart2.Init.BaudRate = 57600;
 8007d52:	4b83      	ldr	r3, [pc, #524]	; (8007f60 <main+0x418>)
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007d54:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 57600;
 8007d56:	e880 0048 	stmia.w	r0, {r3, r6}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007d5a:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007d5c:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007d5e:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007d60:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007d62:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007d64:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007d66:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007d68:	f7fb ffb8 	bl	8003cdc <HAL_UART_Init>
 8007d6c:	2800      	cmp	r0, #0
 8007d6e:	f47f af67 	bne.w	8007c40 <main+0xf8>
  hadc1.Instance = ADC1;
 8007d72:	4c7c      	ldr	r4, [pc, #496]	; (8007f64 <main+0x41c>)
 8007d74:	4b7c      	ldr	r3, [pc, #496]	; (8007f68 <main+0x420>)
  hadc1.Init.NbrOfConversion = 1;
 8007d76:	2601      	movs	r6, #1
  hadc1.Instance = ADC1;
 8007d78:	6023      	str	r3, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007d7a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 8007d7e:	900a      	str	r0, [sp, #40]	; 0x28
 8007d80:	900b      	str	r0, [sp, #44]	; 0x2c
 8007d82:	900c      	str	r0, [sp, #48]	; 0x30
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007d84:	60a0      	str	r0, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8007d86:	60e0      	str	r0, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007d88:	6160      	str	r0, [r4, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007d8a:	6060      	str	r0, [r4, #4]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007d8c:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007d8e:	61e3      	str	r3, [r4, #28]
  hadc1.Init.NbrOfConversion = 1;
 8007d90:	6126      	str	r6, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007d92:	f7f9 fdb9 	bl	8001908 <HAL_ADC_Init>
 8007d96:	2800      	cmp	r0, #0
 8007d98:	f47f af52 	bne.w	8007c40 <main+0xf8>
  sConfig.Channel = ADC_CHANNEL_4;
 8007d9c:	2704      	movs	r7, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8007d9e:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007da0:	a90a      	add	r1, sp, #40	; 0x28
 8007da2:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8007da4:	970a      	str	r7, [sp, #40]	; 0x28
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8007da6:	960b      	str	r6, [sp, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007da8:	f7f9 fc6e 	bl	8001688 <HAL_ADC_ConfigChannel>
 8007dac:	4605      	mov	r5, r0
 8007dae:	2800      	cmp	r0, #0
 8007db0:	f47f af46 	bne.w	8007c40 <main+0xf8>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007db4:	4601      	mov	r1, r0
 8007db6:	2210      	movs	r2, #16
 8007db8:	a815      	add	r0, sp, #84	; 0x54
 8007dba:	f000 fc8a 	bl	80086d2 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	2210      	movs	r2, #16
 8007dc2:	a819      	add	r0, sp, #100	; 0x64
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007dc4:	9506      	str	r5, [sp, #24]
 8007dc6:	9507      	str	r5, [sp, #28]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8007dc8:	f000 fc83 	bl	80086d2 <memset>
  htim3.Init.Prescaler = 72-1;
 8007dcc:	2347      	movs	r3, #71	; 0x47
  htim3.Instance = TIM3;
 8007dce:	4c67      	ldr	r4, [pc, #412]	; (8007f6c <main+0x424>)
  htim3.Init.Prescaler = 72-1;
 8007dd0:	4967      	ldr	r1, [pc, #412]	; (8007f70 <main+0x428>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007dd2:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 72-1;
 8007dd4:	e884 000a 	stmia.w	r4, {r1, r3}
  htim3.Init.Period = 0xFFFF;
 8007dd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ddc:	60a5      	str	r5, [r4, #8]
  htim3.Init.Period = 0xFFFF;
 8007dde:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007de0:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007de2:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007de4:	f7fb fca6 	bl	8003734 <HAL_TIM_Base_Init>
 8007de8:	2800      	cmp	r0, #0
 8007dea:	f47f af29 	bne.w	8007c40 <main+0xf8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007dee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007df2:	a915      	add	r1, sp, #84	; 0x54
 8007df4:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007df6:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007df8:	f7fb fb06 	bl	8003408 <HAL_TIM_ConfigClockSource>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	f47f af1f 	bne.w	8007c40 <main+0xf8>
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8007e02:	4620      	mov	r0, r4
 8007e04:	f7fb fcca 	bl	800379c <HAL_TIM_IC_Init>
 8007e08:	2800      	cmp	r0, #0
 8007e0a:	f47f af19 	bne.w	8007c40 <main+0xf8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007e0e:	9006      	str	r0, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007e10:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007e12:	a906      	add	r1, sp, #24
 8007e14:	4620      	mov	r0, r4
 8007e16:	f7fb fe69 	bl	8003aec <HAL_TIMEx_MasterConfigSynchronization>
 8007e1a:	4602      	mov	r2, r0
 8007e1c:	2800      	cmp	r0, #0
 8007e1e:	f47f af0f 	bne.w	8007c40 <main+0xf8>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8007e22:	9019      	str	r0, [sp, #100]	; 0x64
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8007e24:	901b      	str	r0, [sp, #108]	; 0x6c
  sConfigIC.ICFilter = 0;
 8007e26:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8007e28:	a919      	add	r1, sp, #100	; 0x64
 8007e2a:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8007e2c:	961a      	str	r6, [sp, #104]	; 0x68
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8007e2e:	f7fb fd87 	bl	8003940 <HAL_TIM_IC_ConfigChannel>
 8007e32:	2800      	cmp	r0, #0
 8007e34:	f47f af04 	bne.w	8007c40 <main+0xf8>
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8007e38:	463a      	mov	r2, r7
 8007e3a:	a919      	add	r1, sp, #100	; 0x64
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	f7fb fd7f 	bl	8003940 <HAL_TIM_IC_ConfigChannel>
 8007e42:	2800      	cmp	r0, #0
 8007e44:	f47f aefc 	bne.w	8007c40 <main+0xf8>
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8007e48:	2208      	movs	r2, #8
 8007e4a:	a919      	add	r1, sp, #100	; 0x64
 8007e4c:	4620      	mov	r0, r4
 8007e4e:	f7fb fd77 	bl	8003940 <HAL_TIM_IC_ConfigChannel>
 8007e52:	2800      	cmp	r0, #0
 8007e54:	f47f aef4 	bne.w	8007c40 <main+0xf8>
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8007e58:	220c      	movs	r2, #12
 8007e5a:	a919      	add	r1, sp, #100	; 0x64
 8007e5c:	4620      	mov	r0, r4
 8007e5e:	f7fb fd6f 	bl	8003940 <HAL_TIM_IC_ConfigChannel>
 8007e62:	4605      	mov	r5, r0
 8007e64:	2800      	cmp	r0, #0
 8007e66:	f47f aeeb 	bne.w	8007c40 <main+0xf8>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8007e6a:	4601      	mov	r1, r0
 8007e6c:	4620      	mov	r0, r4
 8007e6e:	f7fb fe11 	bl	8003a94 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8007e72:	4639      	mov	r1, r7
 8007e74:	4620      	mov	r0, r4
 8007e76:	f7fb fe0d 	bl	8003a94 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 8007e7a:	2108      	movs	r1, #8
 8007e7c:	4620      	mov	r0, r4
 8007e7e:	f7fb fe09 	bl	8003a94 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 8007e82:	210c      	movs	r1, #12
 8007e84:	4620      	mov	r0, r4
 8007e86:	f7fb fe05 	bl	8003a94 <HAL_TIM_IC_Start_IT>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007e8a:	2210      	movs	r2, #16
 8007e8c:	4629      	mov	r1, r5
 8007e8e:	a80d      	add	r0, sp, #52	; 0x34
 8007e90:	f000 fc1f 	bl	80086d2 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8007e94:	2210      	movs	r2, #16
 8007e96:	4629      	mov	r1, r5
 8007e98:	a811      	add	r0, sp, #68	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007e9a:	9504      	str	r5, [sp, #16]
 8007e9c:	9505      	str	r5, [sp, #20]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8007e9e:	f000 fc18 	bl	80086d2 <memset>
  htim2.Init.Prescaler = 72-1;
 8007ea2:	2347      	movs	r3, #71	; 0x47
 8007ea4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 8007ea8:	4c32      	ldr	r4, [pc, #200]	; (8007f74 <main+0x42c>)
  htim2.Init.Prescaler = 72-1;
 8007eaa:	e884 000c 	stmia.w	r4, {r2, r3}
  htim2.Init.Period = 0xFFFF;
 8007eae:	f64f 73ff 	movw	r3, #65535	; 0xffff
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007eb2:	4620      	mov	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007eb4:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = 0xFFFF;
 8007eb6:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007eb8:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007eba:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007ebc:	f7fb fc3a 	bl	8003734 <HAL_TIM_Base_Init>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	f47f aebd 	bne.w	8007c40 <main+0xf8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007ec6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007eca:	a90d      	add	r1, sp, #52	; 0x34
 8007ecc:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007ece:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007ed0:	f7fb fa9a 	bl	8003408 <HAL_TIM_ConfigClockSource>
 8007ed4:	2800      	cmp	r0, #0
 8007ed6:	f47f aeb3 	bne.w	8007c40 <main+0xf8>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8007eda:	4620      	mov	r0, r4
 8007edc:	f7fb fc5e 	bl	800379c <HAL_TIM_IC_Init>
 8007ee0:	2800      	cmp	r0, #0
 8007ee2:	f47f aead 	bne.w	8007c40 <main+0xf8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007ee6:	9004      	str	r0, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007ee8:	9005      	str	r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007eea:	a904      	add	r1, sp, #16
 8007eec:	4620      	mov	r0, r4
 8007eee:	f7fb fdfd 	bl	8003aec <HAL_TIMEx_MasterConfigSynchronization>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	f47f aea3 	bne.w	8007c40 <main+0xf8>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8007efa:	9011      	str	r0, [sp, #68]	; 0x44
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8007efc:	9013      	str	r0, [sp, #76]	; 0x4c
  sConfigIC.ICFilter = 0;
 8007efe:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8007f00:	a911      	add	r1, sp, #68	; 0x44
 8007f02:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8007f04:	9612      	str	r6, [sp, #72]	; 0x48
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8007f06:	f7fb fd1b 	bl	8003940 <HAL_TIM_IC_ConfigChannel>
 8007f0a:	2800      	cmp	r0, #0
 8007f0c:	f47f ae98 	bne.w	8007c40 <main+0xf8>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8007f10:	463a      	mov	r2, r7
 8007f12:	a911      	add	r1, sp, #68	; 0x44
 8007f14:	4620      	mov	r0, r4
 8007f16:	f7fb fd13 	bl	8003940 <HAL_TIM_IC_ConfigChannel>
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	f47f ae8f 	bne.w	8007c40 <main+0xf8>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8007f22:	4601      	mov	r1, r0
 8007f24:	4620      	mov	r0, r4
 8007f26:	f7fb fdb5 	bl	8003a94 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8007f2a:	4639      	mov	r1, r7
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	f7fb fdb1 	bl	8003a94 <HAL_TIM_IC_Start_IT>
  LED1_ON;
 8007f32:	4632      	mov	r2, r6
 8007f34:	2110      	movs	r1, #16
 8007f36:	4810      	ldr	r0, [pc, #64]	; (8007f78 <main+0x430>)
 8007f38:	f7fa f80c 	bl	8001f54 <HAL_GPIO_WritePin>
   LED0_OFF;
 8007f3c:	462a      	mov	r2, r5
 8007f3e:	2108      	movs	r1, #8
 8007f40:	480d      	ldr	r0, [pc, #52]	; (8007f78 <main+0x430>)
 8007f42:	f7fa f807 	bl	8001f54 <HAL_GPIO_WritePin>
 8007f46:	240a      	movs	r4, #10
       LED1_TOGGLE;
 8007f48:	4d0b      	ldr	r5, [pc, #44]	; (8007f78 <main+0x430>)
 8007f4a:	e017      	b.n	8007f7c <main+0x434>
 8007f4c:	20000f64 	.word	0x20000f64
 8007f50:	40000800 	.word	0x40000800
 8007f54:	20001134 	.word	0x20001134
 8007f58:	40013800 	.word	0x40013800
 8007f5c:	200011bc 	.word	0x200011bc
 8007f60:	40004400 	.word	0x40004400
 8007f64:	2000107c 	.word	0x2000107c
 8007f68:	40012400 	.word	0x40012400
 8007f6c:	20000ff8 	.word	0x20000ff8
 8007f70:	40000400 	.word	0x40000400
 8007f74:	2000117c 	.word	0x2000117c
 8007f78:	40010c00 	.word	0x40010c00
 8007f7c:	2110      	movs	r1, #16
 8007f7e:	4628      	mov	r0, r5
 8007f80:	f7f9 ffed 	bl	8001f5e <HAL_GPIO_TogglePin>
       LED0_TOGGLE;
 8007f84:	2108      	movs	r1, #8
 8007f86:	4628      	mov	r0, r5
 8007f88:	f7f9 ffe9 	bl	8001f5e <HAL_GPIO_TogglePin>
       HAL_Delay(25);
 8007f8c:	2019      	movs	r0, #25
 8007f8e:	f7f9 fac7 	bl	8001520 <HAL_Delay>
       HAL_Delay(25);
 8007f92:	2019      	movs	r0, #25
 8007f94:	f7f9 fac4 	bl	8001520 <HAL_Delay>
  for (int i = 0; i < 10; i++) {
 8007f98:	3c01      	subs	r4, #1
 8007f9a:	d1ef      	bne.n	8007f7c <main+0x434>
   LED0_OFF;
 8007f9c:	4622      	mov	r2, r4
                 BAT.VBAT = (((BAT.VBAT_Sense*3.3)/4095)*(BAT_RUP+BAT_RDW))/BAT_RDW;
 8007f9e:	a758      	add	r7, pc, #352	; (adr r7, 8008100 <main+0x5b8>)
 8007fa0:	e9d7 6700 	ldrd	r6, r7, [r7]
   LED0_OFF;
 8007fa4:	2108      	movs	r1, #8
 8007fa6:	485a      	ldr	r0, [pc, #360]	; (8008110 <main+0x5c8>)
 8007fa8:	f7f9 ffd4 	bl	8001f54 <HAL_GPIO_WritePin>
   LED1_OFF;
 8007fac:	4622      	mov	r2, r4
 8007fae:	2110      	movs	r1, #16
 8007fb0:	4857      	ldr	r0, [pc, #348]	; (8008110 <main+0x5c8>)
 8007fb2:	f7f9 ffcf 	bl	8001f54 <HAL_GPIO_WritePin>
   MPU9250_Init();
 8007fb6:	f7fe fb71 	bl	800669c <MPU9250_Init>
   MS5611_Init(MS5611_ULTRA_HIGH_RES);
 8007fba:	2008      	movs	r0, #8
 8007fbc:	f7fe ffde 	bl	8006f7c <MS5611_Init>
   gps_Init();
 8007fc0:	f7fc f9a8 	bl	8004314 <gps_Init>
  TM_AHRSIMU_Init(&AHRSIMU, 250, 0.1f, 0.0f);
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	4a53      	ldr	r2, [pc, #332]	; (8008114 <main+0x5cc>)
 8007fc8:	4953      	ldr	r1, [pc, #332]	; (8008118 <main+0x5d0>)
 8007fca:	4854      	ldr	r0, [pc, #336]	; (800811c <main+0x5d4>)
 8007fcc:	f7fc fc1c 	bl	8004808 <TM_AHRSIMU_Init>
  Calibrate_gyro();
 8007fd0:	f7fd ff12 	bl	8005df8 <Calibrate_gyro>
  mixerInit();
 8007fd4:	f7fc ff98 	bl	8004f08 <mixerInit>
   QueueCreate(UART1);
 8007fd8:	4620      	mov	r0, r4
                 BAT.VBAT = (((BAT.VBAT_Sense*3.3)/4095)*(BAT_RUP+BAT_RDW))/BAT_RDW;
 8007fda:	a54b      	add	r5, pc, #300	; (adr r5, 8008108 <main+0x5c0>)
 8007fdc:	e9d5 4500 	ldrd	r4, r5, [r5]
   QueueCreate(UART1);
 8007fe0:	f7fd fc3e 	bl	8005860 <QueueCreate>
   QueueCreate(UART2);
 8007fe4:	2001      	movs	r0, #1
 8007fe6:	f7fd fc3b 	bl	8005860 <QueueCreate>
   PIDControlInit(&pid);
 8007fea:	484d      	ldr	r0, [pc, #308]	; (8008120 <main+0x5d8>)
 8007fec:	f7fd f816 	bl	800501c <PIDControlInit>
   EEPROM_Init();
 8007ff0:	f7fc f978 	bl	80042e4 <EEPROM_Init>
   HAL_UART_Receive_DMA(&huart1, (uint8_t*)rx1_buffer, 1);
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	494b      	ldr	r1, [pc, #300]	; (8008124 <main+0x5dc>)
 8007ff8:	484b      	ldr	r0, [pc, #300]	; (8008128 <main+0x5e0>)
 8007ffa:	f7fb ff53 	bl	8003ea4 <HAL_UART_Receive_DMA>
   HAL_UART_Receive_DMA(&huart2, (uint8_t*)rx2_buffer, 1);
 8007ffe:	2201      	movs	r2, #1
 8008000:	494a      	ldr	r1, [pc, #296]	; (800812c <main+0x5e4>)
 8008002:	484b      	ldr	r0, [pc, #300]	; (8008130 <main+0x5e8>)
 8008004:	f7fb ff4e 	bl	8003ea4 <HAL_UART_Receive_DMA>
                 BAT.VBAT = (((BAT.VBAT_Sense*3.3)/4095)*(BAT_RUP+BAT_RDW))/BAT_RDW;
 8008008:	f04f 0800 	mov.w	r8, #0
 800800c:	f8df 9138 	ldr.w	r9, [pc, #312]	; 8008148 <main+0x600>
        switch (taskOrder){
 8008010:	f8df a138 	ldr.w	sl, [pc, #312]	; 800814c <main+0x604>
    LED0_TOGGLE; //RED
 8008014:	2108      	movs	r1, #8
 8008016:	483e      	ldr	r0, [pc, #248]	; (8008110 <main+0x5c8>)
 8008018:	f7f9 ffa1 	bl	8001f5e <HAL_GPIO_TogglePin>
        computeIMU();
 800801c:	f7fc fea8 	bl	8004d70 <computeIMU>
        switch (taskOrder){
 8008020:	f89a 3000 	ldrb.w	r3, [sl]
 8008024:	2b03      	cmp	r3, #3
 8008026:	d839      	bhi.n	800809c <main+0x554>
 8008028:	e8df f003 	tbb	[pc, r3]
 800802c:	10100802 	.word	0x10100802
               taskOrder++;
 8008030:	2301      	movs	r3, #1
 8008032:	f88a 3000 	strb.w	r3, [sl]
               if(Baro_update() !=0) break;
 8008036:	f7ff f809 	bl	800704c <Baro_update>
 800803a:	bb78      	cbnz	r0, 800809c <main+0x554>
              taskOrder++;
 800803c:	f89a 3000 	ldrb.w	r3, [sl]
 8008040:	3301      	adds	r3, #1
 8008042:	f88a 3000 	strb.w	r3, [sl]
               if(getEstimatedAltitude() !=0) break;
 8008046:	f7fe fe6b 	bl	8006d20 <getEstimatedAltitude>
 800804a:	bb38      	cbnz	r0, 800809c <main+0x554>
              taskOrder = 0;
 800804c:	2300      	movs	r3, #0
              HAL_ADC_Start(&hadc1);
 800804e:	4839      	ldr	r0, [pc, #228]	; (8008134 <main+0x5ec>)
              taskOrder = 0;
 8008050:	f88a 3000 	strb.w	r3, [sl]
              HAL_ADC_Start(&hadc1);
 8008054:	f7f9 fbd4 	bl	8001800 <HAL_ADC_Start>
               if(HAL_ADC_PollForConversion(&hadc1,1000000) == HAL_OK)
 8008058:	4937      	ldr	r1, [pc, #220]	; (8008138 <main+0x5f0>)
 800805a:	4836      	ldr	r0, [pc, #216]	; (8008134 <main+0x5ec>)
 800805c:	f7f9 fa72 	bl	8001544 <HAL_ADC_PollForConversion>
 8008060:	b9e0      	cbnz	r0, 800809c <main+0x554>
                 BAT.VBAT_Sense = HAL_ADC_GetValue(&hadc1);
 8008062:	4834      	ldr	r0, [pc, #208]	; (8008134 <main+0x5ec>)
 8008064:	f7f9 fb0c 	bl	8001680 <HAL_ADC_GetValue>
 8008068:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008150 <main+0x608>
 800806c:	f8ca 0000 	str.w	r0, [sl]
                 BAT.VBAT = (((BAT.VBAT_Sense*3.3)/4095)*(BAT_RUP+BAT_RDW))/BAT_RDW;
 8008070:	f7f8 f9b8 	bl	80003e4 <__aeabi_ui2d>
 8008074:	4622      	mov	r2, r4
 8008076:	462b      	mov	r3, r5
 8008078:	f7f8 fa2a 	bl	80004d0 <__aeabi_dmul>
 800807c:	4632      	mov	r2, r6
 800807e:	463b      	mov	r3, r7
 8008080:	f7f8 fb50 	bl	8000724 <__aeabi_ddiv>
 8008084:	4642      	mov	r2, r8
 8008086:	464b      	mov	r3, r9
 8008088:	f7f8 fa22 	bl	80004d0 <__aeabi_dmul>
 800808c:	2200      	movs	r2, #0
 800808e:	4b2b      	ldr	r3, [pc, #172]	; (800813c <main+0x5f4>)
 8008090:	f7f8 fb48 	bl	8000724 <__aeabi_ddiv>
 8008094:	f7f8 fcf4 	bl	8000a80 <__aeabi_d2f>
 8008098:	f8ca 0004 	str.w	r0, [sl, #4]
        Control();
 800809c:	f7fd f834 	bl	8005108 <Control>
        mixTable();
 80080a0:	f7fc ff44 	bl	8004f2c <mixTable>
        PwmWriteMotor();
 80080a4:	f7fd fbb8 	bl	8005818 <PwmWriteMotor>
        PrintData(10);
 80080a8:	200a      	movs	r0, #10
 80080aa:	f7ff f8ab 	bl	8007204 <PrintData>
       flight_mode_signal();
 80080ae:	f7fc feb9 	bl	8004e24 <flight_mode_signal>
      SerialCom();
 80080b2:	f7ff fc41 	bl	8007938 <SerialCom>
      if (micros() - loop_timer > 4050)Error.error = 4;                                      //Output an error if the loop time exceeds 4050us.
 80080b6:	f7ff fcd3 	bl	8007a60 <micros>
 80080ba:	f8df a098 	ldr.w	sl, [pc, #152]	; 8008154 <main+0x60c>
 80080be:	f8da 3000 	ldr.w	r3, [sl]
 80080c2:	46d3      	mov	fp, sl
 80080c4:	1ac0      	subs	r0, r0, r3
 80080c6:	f640 73d2 	movw	r3, #4050	; 0xfd2
 80080ca:	4298      	cmp	r0, r3
 80080cc:	bf82      	ittt	hi
 80080ce:	2204      	movhi	r2, #4
 80080d0:	4b1b      	ldrhi	r3, [pc, #108]	; (8008140 <main+0x5f8>)
 80080d2:	701a      	strbhi	r2, [r3, #0]
      l_t = micros() - loop_timer;
 80080d4:	f7ff fcc4 	bl	8007a60 <micros>
 80080d8:	f8da 3000 	ldr.w	r3, [sl]
 80080dc:	1ac0      	subs	r0, r0, r3
 80080de:	4b19      	ldr	r3, [pc, #100]	; (8008144 <main+0x5fc>)
 80080e0:	6018      	str	r0, [r3, #0]
      while (micros() - loop_timer < 4000);                                            //We wait until 4000us are passed.
 80080e2:	f7ff fcbd 	bl	8007a60 <micros>
 80080e6:	f8db 3000 	ldr.w	r3, [fp]
 80080ea:	1ac0      	subs	r0, r0, r3
 80080ec:	f5b0 6f7a 	cmp.w	r0, #4000	; 0xfa0
 80080f0:	d3f7      	bcc.n	80080e2 <main+0x59a>
      loop_timer = micros();
 80080f2:	f7ff fcb5 	bl	8007a60 <micros>
 80080f6:	f8ca 0000 	str.w	r0, [sl]
  {
 80080fa:	e789      	b.n	8008010 <main+0x4c8>
 80080fc:	f3af 8000 	nop.w
 8008100:	00000000 	.word	0x00000000
 8008104:	40affe00 	.word	0x40affe00
 8008108:	66666666 	.word	0x66666666
 800810c:	400a6666 	.word	0x400a6666
 8008110:	40010c00 	.word	0x40010c00
 8008114:	3dcccccd 	.word	0x3dcccccd
 8008118:	437a0000 	.word	0x437a0000
 800811c:	20000a1c 	.word	0x20000a1c
 8008120:	20000a5c 	.word	0x20000a5c
 8008124:	20000ef8 	.word	0x20000ef8
 8008128:	20001134 	.word	0x20001134
 800812c:	20000f08 	.word	0x20000f08
 8008130:	200011bc 	.word	0x200011bc
 8008134:	2000107c 	.word	0x2000107c
 8008138:	000f4240 	.word	0x000f4240
 800813c:	40340000 	.word	0x40340000
 8008140:	20001174 	.word	0x20001174
 8008144:	200008ec 	.word	0x200008ec
 8008148:	403e0000 	.word	0x403e0000
 800814c:	200008f4 	.word	0x200008f4
 8008150:	20000f18 	.word	0x20000f18
 8008154:	200008f0 	.word	0x200008f0

08008158 <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008158:	4770      	bx	lr
	...

0800815c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800815c:	4b0e      	ldr	r3, [pc, #56]	; (8008198 <HAL_MspInit+0x3c>)
{
 800815e:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8008160:	699a      	ldr	r2, [r3, #24]
 8008162:	f042 0201 	orr.w	r2, r2, #1
 8008166:	619a      	str	r2, [r3, #24]
 8008168:	699a      	ldr	r2, [r3, #24]
 800816a:	f002 0201 	and.w	r2, r2, #1
 800816e:	9200      	str	r2, [sp, #0]
 8008170:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008172:	69da      	ldr	r2, [r3, #28]
 8008174:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008178:	61da      	str	r2, [r3, #28]
 800817a:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800817c:	4a07      	ldr	r2, [pc, #28]	; (800819c <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800817e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008182:	9301      	str	r3, [sp, #4]
 8008184:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8008186:	6853      	ldr	r3, [r2, #4]
 8008188:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800818c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008190:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008192:	b002      	add	sp, #8
 8008194:	4770      	bx	lr
 8008196:	bf00      	nop
 8008198:	40021000 	.word	0x40021000
 800819c:	40010000 	.word	0x40010000

080081a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80081a0:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081a2:	2410      	movs	r4, #16
{
 80081a4:	4605      	mov	r5, r0
 80081a6:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081a8:	4622      	mov	r2, r4
 80081aa:	2100      	movs	r1, #0
 80081ac:	a802      	add	r0, sp, #8
 80081ae:	f000 fa90 	bl	80086d2 <memset>
  if(hadc->Instance==ADC1)
 80081b2:	682a      	ldr	r2, [r5, #0]
 80081b4:	4b0f      	ldr	r3, [pc, #60]	; (80081f4 <HAL_ADC_MspInit+0x54>)
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d11a      	bne.n	80081f0 <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80081ba:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80081be:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA4     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80081c0:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80081c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80081c6:	619a      	str	r2, [r3, #24]
 80081c8:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80081ca:	480b      	ldr	r0, [pc, #44]	; (80081f8 <HAL_ADC_MspInit+0x58>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80081cc:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80081d0:	9200      	str	r2, [sp, #0]
 80081d2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80081d4:	699a      	ldr	r2, [r3, #24]
 80081d6:	f042 0204 	orr.w	r2, r2, #4
 80081da:	619a      	str	r2, [r3, #24]
 80081dc:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80081de:	9402      	str	r4, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80081e0:	f003 0304 	and.w	r3, r3, #4
 80081e4:	9301      	str	r3, [sp, #4]
 80081e6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80081e8:	2303      	movs	r3, #3
 80081ea:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80081ec:	f7f9 fdd2 	bl	8001d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80081f0:	b007      	add	sp, #28
 80081f2:	bd30      	pop	{r4, r5, pc}
 80081f4:	40012400 	.word	0x40012400
 80081f8:	40010800 	.word	0x40010800

080081fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80081fc:	b510      	push	{r4, lr}
 80081fe:	4604      	mov	r4, r0
 8008200:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008202:	2210      	movs	r2, #16
 8008204:	2100      	movs	r1, #0
 8008206:	a802      	add	r0, sp, #8
 8008208:	f000 fa63 	bl	80086d2 <memset>
  if(hi2c->Instance==I2C2)
 800820c:	6822      	ldr	r2, [r4, #0]
 800820e:	4b11      	ldr	r3, [pc, #68]	; (8008254 <HAL_I2C_MspInit+0x58>)
 8008210:	429a      	cmp	r2, r3
 8008212:	d11d      	bne.n	8008250 <HAL_I2C_MspInit+0x54>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008214:	4c10      	ldr	r4, [pc, #64]	; (8008258 <HAL_I2C_MspInit+0x5c>)
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008216:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008218:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800821a:	4810      	ldr	r0, [pc, #64]	; (800825c <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800821c:	f043 0308 	orr.w	r3, r3, #8
 8008220:	61a3      	str	r3, [r4, #24]
 8008222:	69a3      	ldr	r3, [r4, #24]
 8008224:	f003 0308 	and.w	r3, r3, #8
 8008228:	9300      	str	r3, [sp, #0]
 800822a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800822c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008230:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008232:	2312      	movs	r3, #18
 8008234:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008236:	2303      	movs	r3, #3
 8008238:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800823a:	f7f9 fdab 	bl	8001d94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800823e:	69e3      	ldr	r3, [r4, #28]
 8008240:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008244:	61e3      	str	r3, [r4, #28]
 8008246:	69e3      	ldr	r3, [r4, #28]
 8008248:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800824c:	9301      	str	r3, [sp, #4]
 800824e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8008250:	b006      	add	sp, #24
 8008252:	bd10      	pop	{r4, pc}
 8008254:	40005800 	.word	0x40005800
 8008258:	40021000 	.word	0x40021000
 800825c:	40010c00 	.word	0x40010c00

08008260 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008260:	b510      	push	{r4, lr}
 8008262:	4604      	mov	r4, r0
 8008264:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008266:	2210      	movs	r2, #16
 8008268:	2100      	movs	r1, #0
 800826a:	a806      	add	r0, sp, #24
 800826c:	f000 fa31 	bl	80086d2 <memset>
  if(htim_base->Instance==TIM2)
 8008270:	6823      	ldr	r3, [r4, #0]
 8008272:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008276:	d122      	bne.n	80082be <HAL_TIM_Base_MspInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008278:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800827c:	69da      	ldr	r2, [r3, #28]
    PA3     ------> TIM2_CH4  //UART2 reserved
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800827e:	a906      	add	r1, sp, #24
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008280:	f042 0201 	orr.w	r2, r2, #1
 8008284:	61da      	str	r2, [r3, #28]
 8008286:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008288:	482f      	ldr	r0, [pc, #188]	; (8008348 <HAL_TIM_Base_MspInit+0xe8>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 800828a:	f002 0201 	and.w	r2, r2, #1
 800828e:	9200      	str	r2, [sp, #0]
 8008290:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008292:	699a      	ldr	r2, [r3, #24]
 8008294:	f042 0204 	orr.w	r2, r2, #4
 8008298:	619a      	str	r2, [r3, #24]
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	f003 0304 	and.w	r3, r3, #4
 80082a0:	9301      	str	r3, [sp, #4]
 80082a2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80082a4:	2303      	movs	r3, #3
 80082a6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082a8:	f7f9 fd74 	bl	8001d94 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80082ac:	2200      	movs	r2, #0
 80082ae:	201c      	movs	r0, #28
 80082b0:	4611      	mov	r1, r2
 80082b2:	f7f9 fbbb 	bl	8001a2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80082b6:	201c      	movs	r0, #28
  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80082b8:	f7f9 fbec 	bl	8001a94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80082bc:	e02d      	b.n	800831a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80082be:	4a23      	ldr	r2, [pc, #140]	; (800834c <HAL_TIM_Base_MspInit+0xec>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d12c      	bne.n	800831e <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80082c4:	4b22      	ldr	r3, [pc, #136]	; (8008350 <HAL_TIM_Base_MspInit+0xf0>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082c6:	a906      	add	r1, sp, #24
    __HAL_RCC_TIM3_CLK_ENABLE();
 80082c8:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082ca:	481f      	ldr	r0, [pc, #124]	; (8008348 <HAL_TIM_Base_MspInit+0xe8>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 80082cc:	f042 0202 	orr.w	r2, r2, #2
 80082d0:	61da      	str	r2, [r3, #28]
 80082d2:	69da      	ldr	r2, [r3, #28]
 80082d4:	f002 0202 	and.w	r2, r2, #2
 80082d8:	9202      	str	r2, [sp, #8]
 80082da:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80082dc:	699a      	ldr	r2, [r3, #24]
 80082de:	f042 0204 	orr.w	r2, r2, #4
 80082e2:	619a      	str	r2, [r3, #24]
 80082e4:	699a      	ldr	r2, [r3, #24]
 80082e6:	f002 0204 	and.w	r2, r2, #4
 80082ea:	9203      	str	r2, [sp, #12]
 80082ec:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80082ee:	699a      	ldr	r2, [r3, #24]
 80082f0:	f042 0208 	orr.w	r2, r2, #8
 80082f4:	619a      	str	r2, [r3, #24]
 80082f6:	699b      	ldr	r3, [r3, #24]
 80082f8:	f003 0308 	and.w	r3, r3, #8
 80082fc:	9304      	str	r3, [sp, #16]
 80082fe:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008300:	23c0      	movs	r3, #192	; 0xc0
 8008302:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008304:	f7f9 fd46 	bl	8001d94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008308:	2303      	movs	r3, #3
 800830a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800830c:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800830e:	a906      	add	r1, sp, #24
 8008310:	4810      	ldr	r0, [pc, #64]	; (8008354 <HAL_TIM_Base_MspInit+0xf4>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008312:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008314:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008316:	f7f9 fd3d 	bl	8001d94 <HAL_GPIO_Init>
}
 800831a:	b00a      	add	sp, #40	; 0x28
 800831c:	bd10      	pop	{r4, pc}
  else if(htim_base->Instance==TIM4)
 800831e:	4a0e      	ldr	r2, [pc, #56]	; (8008358 <HAL_TIM_Base_MspInit+0xf8>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d1fa      	bne.n	800831a <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008324:	4b0a      	ldr	r3, [pc, #40]	; (8008350 <HAL_TIM_Base_MspInit+0xf0>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8008326:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008328:	69da      	ldr	r2, [r3, #28]
 800832a:	f042 0204 	orr.w	r2, r2, #4
 800832e:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8008330:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008332:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8008334:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008336:	f003 0304 	and.w	r3, r3, #4
 800833a:	9305      	str	r3, [sp, #20]
 800833c:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800833e:	f7f9 fb75 	bl	8001a2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8008342:	201e      	movs	r0, #30
 8008344:	e7b8      	b.n	80082b8 <HAL_TIM_Base_MspInit+0x58>
 8008346:	bf00      	nop
 8008348:	40010800 	.word	0x40010800
 800834c:	40000400 	.word	0x40000400
 8008350:	40021000 	.word	0x40021000
 8008354:	40010c00 	.word	0x40010c00
 8008358:	40000800 	.word	0x40000800

0800835c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800835c:	b510      	push	{r4, lr}
 800835e:	4604      	mov	r4, r0
 8008360:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008362:	2210      	movs	r2, #16
 8008364:	2100      	movs	r1, #0
 8008366:	a802      	add	r0, sp, #8
 8008368:	f000 f9b3 	bl	80086d2 <memset>
  if(htim->Instance==TIM4)
 800836c:	6822      	ldr	r2, [r4, #0]
 800836e:	4b0d      	ldr	r3, [pc, #52]	; (80083a4 <HAL_TIM_MspPostInit+0x48>)
 8008370:	429a      	cmp	r2, r3
 8008372:	d115      	bne.n	80083a0 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008374:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8008378:	699a      	ldr	r2, [r3, #24]
    PB9     ------> TIM4_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800837a:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800837c:	f042 0208 	orr.w	r2, r2, #8
 8008380:	619a      	str	r2, [r3, #24]
 8008382:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008384:	4808      	ldr	r0, [pc, #32]	; (80083a8 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008386:	f003 0308 	and.w	r3, r3, #8
 800838a:	9301      	str	r3, [sp, #4]
 800838c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800838e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8008392:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008394:	2302      	movs	r3, #2
 8008396:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008398:	2303      	movs	r3, #3
 800839a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800839c:	f7f9 fcfa 	bl	8001d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80083a0:	b006      	add	sp, #24
 80083a2:	bd10      	pop	{r4, pc}
 80083a4:	40000800 	.word	0x40000800
 80083a8:	40010c00 	.word	0x40010c00

080083ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80083ac:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80083ae:	2710      	movs	r7, #16
{
 80083b0:	4605      	mov	r5, r0
 80083b2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80083b4:	463a      	mov	r2, r7
 80083b6:	2100      	movs	r1, #0
 80083b8:	eb0d 0007 	add.w	r0, sp, r7
 80083bc:	f000 f989 	bl	80086d2 <memset>
  if(huart->Instance==USART1)
 80083c0:	682b      	ldr	r3, [r5, #0]
 80083c2:	4a57      	ldr	r2, [pc, #348]	; (8008520 <HAL_UART_MspInit+0x174>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d15b      	bne.n	8008480 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80083c8:	4b56      	ldr	r3, [pc, #344]	; (8008524 <HAL_UART_MspInit+0x178>)
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80083ca:	eb0d 0107 	add.w	r1, sp, r7
    __HAL_RCC_USART1_CLK_ENABLE();
 80083ce:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80083d0:	4855      	ldr	r0, [pc, #340]	; (8008528 <HAL_UART_MspInit+0x17c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80083d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80083d6:	619a      	str	r2, [r3, #24]
 80083d8:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80083da:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 80083dc:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80083e0:	9201      	str	r2, [sp, #4]
 80083e2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80083e4:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80083e6:	4c51      	ldr	r4, [pc, #324]	; (800852c <HAL_UART_MspInit+0x180>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80083e8:	f042 0204 	orr.w	r2, r2, #4
 80083ec:	619a      	str	r2, [r3, #24]
 80083ee:	699b      	ldr	r3, [r3, #24]
 80083f0:	f003 0304 	and.w	r3, r3, #4
 80083f4:	9302      	str	r3, [sp, #8]
 80083f6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80083f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80083fc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80083fe:	2302      	movs	r3, #2
 8008400:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008402:	2303      	movs	r3, #3
 8008404:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008406:	f7f9 fcc5 	bl	8001d94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800840a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800840e:	4846      	ldr	r0, [pc, #280]	; (8008528 <HAL_UART_MspInit+0x17c>)
 8008410:	eb0d 0107 	add.w	r1, sp, r7
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008414:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008416:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008418:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800841a:	f7f9 fcbb 	bl	8001d94 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800841e:	4b44      	ldr	r3, [pc, #272]	; (8008530 <HAL_UART_MspInit+0x184>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8008420:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008422:	e884 0088 	stmia.w	r4, {r3, r7}
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008426:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008428:	60a6      	str	r6, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800842a:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800842c:	6126      	str	r6, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800842e:	6166      	str	r6, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8008430:	61a6      	str	r6, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8008432:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8008434:	f7f9 fb60 	bl	8001af8 <HAL_DMA_Init>
 8008438:	b108      	cbz	r0, 800843e <HAL_UART_MspInit+0x92>
    {
      Error_Handler();
 800843a:	f7ff fb2b 	bl	8007a94 <Error_Handler>

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800843e:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8008440:	4b3c      	ldr	r3, [pc, #240]	; (8008534 <HAL_UART_MspInit+0x188>)
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8008442:	632c      	str	r4, [r5, #48]	; 0x30
 8008444:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8008446:	4c3c      	ldr	r4, [pc, #240]	; (8008538 <HAL_UART_MspInit+0x18c>)
 8008448:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800844a:	60e2      	str	r2, [r4, #12]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800844c:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800844e:	2220      	movs	r2, #32
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8008450:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008452:	6063      	str	r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008454:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008456:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008458:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800845a:	61a2      	str	r2, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800845c:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800845e:	f7f9 fb4b 	bl	8001af8 <HAL_DMA_Init>
 8008462:	b108      	cbz	r0, 8008468 <HAL_UART_MspInit+0xbc>
    {
      Error_Handler();
 8008464:	f7ff fb16 	bl	8007a94 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8008468:	2200      	movs	r2, #0
 800846a:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800846c:	636c      	str	r4, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800846e:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8008470:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8008472:	f7f9 fadb 	bl	8001a2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008476:	2025      	movs	r0, #37	; 0x25

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008478:	f7f9 fb0c 	bl	8001a94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800847c:	b009      	add	sp, #36	; 0x24
 800847e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(huart->Instance==USART2)
 8008480:	4a2e      	ldr	r2, [pc, #184]	; (800853c <HAL_UART_MspInit+0x190>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d1fa      	bne.n	800847c <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008486:	4b27      	ldr	r3, [pc, #156]	; (8008524 <HAL_UART_MspInit+0x178>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008488:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 800848a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800848c:	4826      	ldr	r0, [pc, #152]	; (8008528 <HAL_UART_MspInit+0x17c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800848e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008492:	61da      	str	r2, [r3, #28]
 8008494:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008496:	2600      	movs	r6, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8008498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800849c:	9303      	str	r3, [sp, #12]
 800849e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80084a0:	2304      	movs	r3, #4
 80084a2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084a4:	2302      	movs	r3, #2
 80084a6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80084a8:	2303      	movs	r3, #3
 80084aa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084ac:	f7f9 fc72 	bl	8001d94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80084b0:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084b2:	481d      	ldr	r0, [pc, #116]	; (8008528 <HAL_UART_MspInit+0x17c>)
 80084b4:	a904      	add	r1, sp, #16
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80084b6:	4c22      	ldr	r4, [pc, #136]	; (8008540 <HAL_UART_MspInit+0x194>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80084b8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80084ba:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084bc:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084be:	f7f9 fc69 	bl	8001d94 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80084c2:	4b20      	ldr	r3, [pc, #128]	; (8008544 <HAL_UART_MspInit+0x198>)
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80084c4:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80084c6:	e884 0088 	stmia.w	r4, {r3, r7}
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80084ca:	2380      	movs	r3, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80084cc:	60a6      	str	r6, [r4, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80084ce:	60e3      	str	r3, [r4, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80084d0:	6126      	str	r6, [r4, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80084d2:	6166      	str	r6, [r4, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80084d4:	61a6      	str	r6, [r4, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80084d6:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80084d8:	f7f9 fb0e 	bl	8001af8 <HAL_DMA_Init>
 80084dc:	b108      	cbz	r0, 80084e2 <HAL_UART_MspInit+0x136>
      Error_Handler();
 80084de:	f7ff fad9 	bl	8007a94 <Error_Handler>
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80084e2:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80084e4:	4b18      	ldr	r3, [pc, #96]	; (8008548 <HAL_UART_MspInit+0x19c>)
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80084e6:	632c      	str	r4, [r5, #48]	; 0x30
 80084e8:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80084ea:	4c18      	ldr	r4, [pc, #96]	; (800854c <HAL_UART_MspInit+0x1a0>)
 80084ec:	6023      	str	r3, [r4, #0]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80084ee:	60e2      	str	r2, [r4, #12]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80084f0:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80084f2:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80084f4:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80084f6:	6063      	str	r3, [r4, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80084f8:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80084fa:	6123      	str	r3, [r4, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80084fc:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80084fe:	61a2      	str	r2, [r4, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008500:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8008502:	f7f9 faf9 	bl	8001af8 <HAL_DMA_Init>
 8008506:	b108      	cbz	r0, 800850c <HAL_UART_MspInit+0x160>
      Error_Handler();
 8008508:	f7ff fac4 	bl	8007a94 <Error_Handler>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800850c:	2200      	movs	r2, #0
 800850e:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8008510:	636c      	str	r4, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8008512:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8008514:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8008516:	f7f9 fa89 	bl	8001a2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800851a:	2026      	movs	r0, #38	; 0x26
 800851c:	e7ac      	b.n	8008478 <HAL_UART_MspInit+0xcc>
 800851e:	bf00      	nop
 8008520:	40013800 	.word	0x40013800
 8008524:	40021000 	.word	0x40021000
 8008528:	40010800 	.word	0x40010800
 800852c:	20001038 	.word	0x20001038
 8008530:	40020044 	.word	0x40020044
 8008534:	40020058 	.word	0x40020058
 8008538:	200010ac 	.word	0x200010ac
 800853c:	40004400 	.word	0x40004400
 8008540:	200010f0 	.word	0x200010f0
 8008544:	40020080 	.word	0x40020080
 8008548:	4002006c 	.word	0x4002006c
 800854c:	20000f20 	.word	0x20000f20

08008550 <NMI_Handler>:
 8008550:	4770      	bx	lr

08008552 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008552:	e7fe      	b.n	8008552 <HardFault_Handler>

08008554 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008554:	e7fe      	b.n	8008554 <MemManage_Handler>

08008556 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008556:	e7fe      	b.n	8008556 <BusFault_Handler>

08008558 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008558:	e7fe      	b.n	8008558 <UsageFault_Handler>

0800855a <SVC_Handler>:
 800855a:	4770      	bx	lr

0800855c <DebugMon_Handler>:
 800855c:	4770      	bx	lr

0800855e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800855e:	4770      	bx	lr

08008560 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008560:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008562:	f7f8 ffcb 	bl	80014fc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008566:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800856a:	f7f9 bac1 	b.w	8001af0 <HAL_SYSTICK_IRQHandler>
	...

08008570 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8008570:	4801      	ldr	r0, [pc, #4]	; (8008578 <DMA1_Channel4_IRQHandler+0x8>)
 8008572:	f7f9 bb7b 	b.w	8001c6c <HAL_DMA_IRQHandler>
 8008576:	bf00      	nop
 8008578:	20001038 	.word	0x20001038

0800857c <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800857c:	4801      	ldr	r0, [pc, #4]	; (8008584 <DMA1_Channel5_IRQHandler+0x8>)
 800857e:	f7f9 bb75 	b.w	8001c6c <HAL_DMA_IRQHandler>
 8008582:	bf00      	nop
 8008584:	200010ac 	.word	0x200010ac

08008588 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8008588:	4801      	ldr	r0, [pc, #4]	; (8008590 <DMA1_Channel6_IRQHandler+0x8>)
 800858a:	f7f9 bb6f 	b.w	8001c6c <HAL_DMA_IRQHandler>
 800858e:	bf00      	nop
 8008590:	20000f20 	.word	0x20000f20

08008594 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8008594:	4801      	ldr	r0, [pc, #4]	; (800859c <DMA1_Channel7_IRQHandler+0x8>)
 8008596:	f7f9 bb69 	b.w	8001c6c <HAL_DMA_IRQHandler>
 800859a:	bf00      	nop
 800859c:	200010f0 	.word	0x200010f0

080085a0 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80085a0:	4801      	ldr	r0, [pc, #4]	; (80085a8 <TIM2_IRQHandler+0x8>)
 80085a2:	f7fa bfed 	b.w	8003580 <HAL_TIM_IRQHandler>
 80085a6:	bf00      	nop
 80085a8:	2000117c 	.word	0x2000117c

080085ac <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80085ac:	4801      	ldr	r0, [pc, #4]	; (80085b4 <TIM3_IRQHandler+0x8>)
 80085ae:	f7fa bfe7 	b.w	8003580 <HAL_TIM_IRQHandler>
 80085b2:	bf00      	nop
 80085b4:	20000ff8 	.word	0x20000ff8

080085b8 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80085b8:	4801      	ldr	r0, [pc, #4]	; (80085c0 <TIM4_IRQHandler+0x8>)
 80085ba:	f7fa bfe1 	b.w	8003580 <HAL_TIM_IRQHandler>
 80085be:	bf00      	nop
 80085c0:	20000f64 	.word	0x20000f64

080085c4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80085c4:	4801      	ldr	r0, [pc, #4]	; (80085cc <USART1_IRQHandler+0x8>)
 80085c6:	f7fb bd5b 	b.w	8004080 <HAL_UART_IRQHandler>
 80085ca:	bf00      	nop
 80085cc:	20001134 	.word	0x20001134

080085d0 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80085d0:	4801      	ldr	r0, [pc, #4]	; (80085d8 <USART2_IRQHandler+0x8>)
 80085d2:	f7fb bd55 	b.w	8004080 <HAL_UART_IRQHandler>
 80085d6:	bf00      	nop
 80085d8:	200011bc 	.word	0x200011bc

080085dc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80085dc:	4b0f      	ldr	r3, [pc, #60]	; (800861c <SystemInit+0x40>)
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	f042 0201 	orr.w	r2, r2, #1
 80085e4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80085e6:	6859      	ldr	r1, [r3, #4]
 80085e8:	4a0d      	ldr	r2, [pc, #52]	; (8008620 <SystemInit+0x44>)
 80085ea:	400a      	ands	r2, r1
 80085ec:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80085f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80085f8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008600:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8008602:	685a      	ldr	r2, [r3, #4]
 8008604:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8008608:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800860a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800860e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8008610:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008614:	4b03      	ldr	r3, [pc, #12]	; (8008624 <SystemInit+0x48>)
 8008616:	609a      	str	r2, [r3, #8]
 8008618:	4770      	bx	lr
 800861a:	bf00      	nop
 800861c:	40021000 	.word	0x40021000
 8008620:	f8ff0000 	.word	0xf8ff0000
 8008624:	e000ed00 	.word	0xe000ed00

08008628 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8008628:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800862a:	e003      	b.n	8008634 <LoopCopyDataInit>

0800862c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800862c:	4b0b      	ldr	r3, [pc, #44]	; (800865c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800862e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8008630:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8008632:	3104      	adds	r1, #4

08008634 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8008634:	480a      	ldr	r0, [pc, #40]	; (8008660 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8008636:	4b0b      	ldr	r3, [pc, #44]	; (8008664 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8008638:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800863a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800863c:	d3f6      	bcc.n	800862c <CopyDataInit>
  ldr r2, =_sbss
 800863e:	4a0a      	ldr	r2, [pc, #40]	; (8008668 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8008640:	e002      	b.n	8008648 <LoopFillZerobss>

08008642 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8008642:	2300      	movs	r3, #0
  str r3, [r2], #4
 8008644:	f842 3b04 	str.w	r3, [r2], #4

08008648 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8008648:	4b08      	ldr	r3, [pc, #32]	; (800866c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800864a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800864c:	d3f9      	bcc.n	8008642 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800864e:	f7ff ffc5 	bl	80085dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008652:	f000 f80f 	bl	8008674 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008656:	f7ff fa77 	bl	8007b48 <main>
  bx lr
 800865a:	4770      	bx	lr
  ldr r3, =_sidata
 800865c:	0800ee80 	.word	0x0800ee80
  ldr r0, =_sdata
 8008660:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8008664:	20000688 	.word	0x20000688
  ldr r2, =_sbss
 8008668:	20000688 	.word	0x20000688
  ldr r3, = _ebss
 800866c:	2000120c 	.word	0x2000120c

08008670 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008670:	e7fe      	b.n	8008670 <ADC1_2_IRQHandler>
	...

08008674 <__libc_init_array>:
 8008674:	b570      	push	{r4, r5, r6, lr}
 8008676:	2500      	movs	r5, #0
 8008678:	4e0c      	ldr	r6, [pc, #48]	; (80086ac <__libc_init_array+0x38>)
 800867a:	4c0d      	ldr	r4, [pc, #52]	; (80086b0 <__libc_init_array+0x3c>)
 800867c:	1ba4      	subs	r4, r4, r6
 800867e:	10a4      	asrs	r4, r4, #2
 8008680:	42a5      	cmp	r5, r4
 8008682:	d109      	bne.n	8008698 <__libc_init_array+0x24>
 8008684:	f005 fcf4 	bl	800e070 <_init>
 8008688:	2500      	movs	r5, #0
 800868a:	4e0a      	ldr	r6, [pc, #40]	; (80086b4 <__libc_init_array+0x40>)
 800868c:	4c0a      	ldr	r4, [pc, #40]	; (80086b8 <__libc_init_array+0x44>)
 800868e:	1ba4      	subs	r4, r4, r6
 8008690:	10a4      	asrs	r4, r4, #2
 8008692:	42a5      	cmp	r5, r4
 8008694:	d105      	bne.n	80086a2 <__libc_init_array+0x2e>
 8008696:	bd70      	pop	{r4, r5, r6, pc}
 8008698:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800869c:	4798      	blx	r3
 800869e:	3501      	adds	r5, #1
 80086a0:	e7ee      	b.n	8008680 <__libc_init_array+0xc>
 80086a2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80086a6:	4798      	blx	r3
 80086a8:	3501      	adds	r5, #1
 80086aa:	e7f2      	b.n	8008692 <__libc_init_array+0x1e>
 80086ac:	0800ee78 	.word	0x0800ee78
 80086b0:	0800ee78 	.word	0x0800ee78
 80086b4:	0800ee78 	.word	0x0800ee78
 80086b8:	0800ee7c 	.word	0x0800ee7c

080086bc <memcpy>:
 80086bc:	b510      	push	{r4, lr}
 80086be:	1e43      	subs	r3, r0, #1
 80086c0:	440a      	add	r2, r1
 80086c2:	4291      	cmp	r1, r2
 80086c4:	d100      	bne.n	80086c8 <memcpy+0xc>
 80086c6:	bd10      	pop	{r4, pc}
 80086c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086d0:	e7f7      	b.n	80086c2 <memcpy+0x6>

080086d2 <memset>:
 80086d2:	4603      	mov	r3, r0
 80086d4:	4402      	add	r2, r0
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d100      	bne.n	80086dc <memset+0xa>
 80086da:	4770      	bx	lr
 80086dc:	f803 1b01 	strb.w	r1, [r3], #1
 80086e0:	e7f9      	b.n	80086d6 <memset+0x4>
	...

080086e4 <sprintf>:
 80086e4:	b40e      	push	{r1, r2, r3}
 80086e6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80086ea:	b500      	push	{lr}
 80086ec:	b09c      	sub	sp, #112	; 0x70
 80086ee:	f8ad 1014 	strh.w	r1, [sp, #20]
 80086f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80086f6:	9104      	str	r1, [sp, #16]
 80086f8:	9107      	str	r1, [sp, #28]
 80086fa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80086fe:	ab1d      	add	r3, sp, #116	; 0x74
 8008700:	9002      	str	r0, [sp, #8]
 8008702:	9006      	str	r0, [sp, #24]
 8008704:	4808      	ldr	r0, [pc, #32]	; (8008728 <sprintf+0x44>)
 8008706:	f853 2b04 	ldr.w	r2, [r3], #4
 800870a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800870e:	6800      	ldr	r0, [r0, #0]
 8008710:	a902      	add	r1, sp, #8
 8008712:	9301      	str	r3, [sp, #4]
 8008714:	f000 f812 	bl	800873c <_svfprintf_r>
 8008718:	2200      	movs	r2, #0
 800871a:	9b02      	ldr	r3, [sp, #8]
 800871c:	701a      	strb	r2, [r3, #0]
 800871e:	b01c      	add	sp, #112	; 0x70
 8008720:	f85d eb04 	ldr.w	lr, [sp], #4
 8008724:	b003      	add	sp, #12
 8008726:	4770      	bx	lr
 8008728:	20000014 	.word	0x20000014

0800872c <strcpy>:
 800872c:	4603      	mov	r3, r0
 800872e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008732:	f803 2b01 	strb.w	r2, [r3], #1
 8008736:	2a00      	cmp	r2, #0
 8008738:	d1f9      	bne.n	800872e <strcpy+0x2>
 800873a:	4770      	bx	lr

0800873c <_svfprintf_r>:
 800873c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008740:	b0bf      	sub	sp, #252	; 0xfc
 8008742:	4689      	mov	r9, r1
 8008744:	4615      	mov	r5, r2
 8008746:	461f      	mov	r7, r3
 8008748:	4682      	mov	sl, r0
 800874a:	f001 fe29 	bl	800a3a0 <_localeconv_r>
 800874e:	6803      	ldr	r3, [r0, #0]
 8008750:	4618      	mov	r0, r3
 8008752:	9311      	str	r3, [sp, #68]	; 0x44
 8008754:	f7f7 fcfc 	bl	8000150 <strlen>
 8008758:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800875c:	900a      	str	r0, [sp, #40]	; 0x28
 800875e:	061b      	lsls	r3, r3, #24
 8008760:	d518      	bpl.n	8008794 <_svfprintf_r+0x58>
 8008762:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008766:	b9ab      	cbnz	r3, 8008794 <_svfprintf_r+0x58>
 8008768:	2140      	movs	r1, #64	; 0x40
 800876a:	4650      	mov	r0, sl
 800876c:	f001 fe30 	bl	800a3d0 <_malloc_r>
 8008770:	f8c9 0000 	str.w	r0, [r9]
 8008774:	f8c9 0010 	str.w	r0, [r9, #16]
 8008778:	b948      	cbnz	r0, 800878e <_svfprintf_r+0x52>
 800877a:	230c      	movs	r3, #12
 800877c:	f8ca 3000 	str.w	r3, [sl]
 8008780:	f04f 33ff 	mov.w	r3, #4294967295
 8008784:	930b      	str	r3, [sp, #44]	; 0x2c
 8008786:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008788:	b03f      	add	sp, #252	; 0xfc
 800878a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800878e:	2340      	movs	r3, #64	; 0x40
 8008790:	f8c9 3014 	str.w	r3, [r9, #20]
 8008794:	2300      	movs	r3, #0
 8008796:	ac2e      	add	r4, sp, #184	; 0xb8
 8008798:	9421      	str	r4, [sp, #132]	; 0x84
 800879a:	9323      	str	r3, [sp, #140]	; 0x8c
 800879c:	9322      	str	r3, [sp, #136]	; 0x88
 800879e:	9509      	str	r5, [sp, #36]	; 0x24
 80087a0:	9307      	str	r3, [sp, #28]
 80087a2:	930d      	str	r3, [sp, #52]	; 0x34
 80087a4:	930e      	str	r3, [sp, #56]	; 0x38
 80087a6:	9315      	str	r3, [sp, #84]	; 0x54
 80087a8:	9314      	str	r3, [sp, #80]	; 0x50
 80087aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80087ac:	9312      	str	r3, [sp, #72]	; 0x48
 80087ae:	9313      	str	r3, [sp, #76]	; 0x4c
 80087b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80087b2:	462b      	mov	r3, r5
 80087b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087b8:	b112      	cbz	r2, 80087c0 <_svfprintf_r+0x84>
 80087ba:	2a25      	cmp	r2, #37	; 0x25
 80087bc:	f040 8083 	bne.w	80088c6 <_svfprintf_r+0x18a>
 80087c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087c2:	1aee      	subs	r6, r5, r3
 80087c4:	d00d      	beq.n	80087e2 <_svfprintf_r+0xa6>
 80087c6:	e884 0048 	stmia.w	r4, {r3, r6}
 80087ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80087cc:	4433      	add	r3, r6
 80087ce:	9323      	str	r3, [sp, #140]	; 0x8c
 80087d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80087d2:	3301      	adds	r3, #1
 80087d4:	2b07      	cmp	r3, #7
 80087d6:	9322      	str	r3, [sp, #136]	; 0x88
 80087d8:	dc77      	bgt.n	80088ca <_svfprintf_r+0x18e>
 80087da:	3408      	adds	r4, #8
 80087dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087de:	4433      	add	r3, r6
 80087e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80087e2:	782b      	ldrb	r3, [r5, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	f000 8725 	beq.w	8009634 <_svfprintf_r+0xef8>
 80087ea:	2300      	movs	r3, #0
 80087ec:	1c69      	adds	r1, r5, #1
 80087ee:	461a      	mov	r2, r3
 80087f0:	f04f 3bff 	mov.w	fp, #4294967295
 80087f4:	461d      	mov	r5, r3
 80087f6:	200a      	movs	r0, #10
 80087f8:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80087fc:	930c      	str	r3, [sp, #48]	; 0x30
 80087fe:	1c4e      	adds	r6, r1, #1
 8008800:	7809      	ldrb	r1, [r1, #0]
 8008802:	9609      	str	r6, [sp, #36]	; 0x24
 8008804:	9106      	str	r1, [sp, #24]
 8008806:	9906      	ldr	r1, [sp, #24]
 8008808:	3920      	subs	r1, #32
 800880a:	2958      	cmp	r1, #88	; 0x58
 800880c:	f200 8414 	bhi.w	8009038 <_svfprintf_r+0x8fc>
 8008810:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008814:	041200a5 	.word	0x041200a5
 8008818:	00aa0412 	.word	0x00aa0412
 800881c:	04120412 	.word	0x04120412
 8008820:	04120412 	.word	0x04120412
 8008824:	04120412 	.word	0x04120412
 8008828:	006500ad 	.word	0x006500ad
 800882c:	00b50412 	.word	0x00b50412
 8008830:	041200b8 	.word	0x041200b8
 8008834:	00d800d5 	.word	0x00d800d5
 8008838:	00d800d8 	.word	0x00d800d8
 800883c:	00d800d8 	.word	0x00d800d8
 8008840:	00d800d8 	.word	0x00d800d8
 8008844:	00d800d8 	.word	0x00d800d8
 8008848:	04120412 	.word	0x04120412
 800884c:	04120412 	.word	0x04120412
 8008850:	04120412 	.word	0x04120412
 8008854:	04120412 	.word	0x04120412
 8008858:	04120412 	.word	0x04120412
 800885c:	0122010c 	.word	0x0122010c
 8008860:	01220412 	.word	0x01220412
 8008864:	04120412 	.word	0x04120412
 8008868:	04120412 	.word	0x04120412
 800886c:	041200eb 	.word	0x041200eb
 8008870:	033c0412 	.word	0x033c0412
 8008874:	04120412 	.word	0x04120412
 8008878:	04120412 	.word	0x04120412
 800887c:	03a40412 	.word	0x03a40412
 8008880:	04120412 	.word	0x04120412
 8008884:	04120085 	.word	0x04120085
 8008888:	04120412 	.word	0x04120412
 800888c:	04120412 	.word	0x04120412
 8008890:	04120412 	.word	0x04120412
 8008894:	04120412 	.word	0x04120412
 8008898:	00fe0412 	.word	0x00fe0412
 800889c:	0122006b 	.word	0x0122006b
 80088a0:	01220122 	.word	0x01220122
 80088a4:	006b00ee 	.word	0x006b00ee
 80088a8:	04120412 	.word	0x04120412
 80088ac:	041200f1 	.word	0x041200f1
 80088b0:	033e031e 	.word	0x033e031e
 80088b4:	00f80372 	.word	0x00f80372
 80088b8:	03830412 	.word	0x03830412
 80088bc:	03a60412 	.word	0x03a60412
 80088c0:	04120412 	.word	0x04120412
 80088c4:	03be      	.short	0x03be
 80088c6:	461d      	mov	r5, r3
 80088c8:	e773      	b.n	80087b2 <_svfprintf_r+0x76>
 80088ca:	aa21      	add	r2, sp, #132	; 0x84
 80088cc:	4649      	mov	r1, r9
 80088ce:	4650      	mov	r0, sl
 80088d0:	f002 fc34 	bl	800b13c <__ssprint_r>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	f040 868e 	bne.w	80095f6 <_svfprintf_r+0xeba>
 80088da:	ac2e      	add	r4, sp, #184	; 0xb8
 80088dc:	e77e      	b.n	80087dc <_svfprintf_r+0xa0>
 80088de:	2301      	movs	r3, #1
 80088e0:	222b      	movs	r2, #43	; 0x2b
 80088e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088e4:	e78b      	b.n	80087fe <_svfprintf_r+0xc2>
 80088e6:	460f      	mov	r7, r1
 80088e8:	e7fb      	b.n	80088e2 <_svfprintf_r+0x1a6>
 80088ea:	b10b      	cbz	r3, 80088f0 <_svfprintf_r+0x1b4>
 80088ec:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80088f0:	06ae      	lsls	r6, r5, #26
 80088f2:	f140 80a1 	bpl.w	8008a38 <_svfprintf_r+0x2fc>
 80088f6:	3707      	adds	r7, #7
 80088f8:	f027 0707 	bic.w	r7, r7, #7
 80088fc:	f107 0308 	add.w	r3, r7, #8
 8008900:	9308      	str	r3, [sp, #32]
 8008902:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008906:	2e00      	cmp	r6, #0
 8008908:	f177 0300 	sbcs.w	r3, r7, #0
 800890c:	da05      	bge.n	800891a <_svfprintf_r+0x1de>
 800890e:	232d      	movs	r3, #45	; 0x2d
 8008910:	4276      	negs	r6, r6
 8008912:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008916:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800891a:	2301      	movs	r3, #1
 800891c:	e2c7      	b.n	8008eae <_svfprintf_r+0x772>
 800891e:	b10b      	cbz	r3, 8008924 <_svfprintf_r+0x1e8>
 8008920:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008924:	4ba0      	ldr	r3, [pc, #640]	; (8008ba8 <_svfprintf_r+0x46c>)
 8008926:	9315      	str	r3, [sp, #84]	; 0x54
 8008928:	06ab      	lsls	r3, r5, #26
 800892a:	f140 8336 	bpl.w	8008f9a <_svfprintf_r+0x85e>
 800892e:	3707      	adds	r7, #7
 8008930:	f027 0707 	bic.w	r7, r7, #7
 8008934:	f107 0308 	add.w	r3, r7, #8
 8008938:	9308      	str	r3, [sp, #32]
 800893a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800893e:	07e8      	lsls	r0, r5, #31
 8008940:	d50b      	bpl.n	800895a <_svfprintf_r+0x21e>
 8008942:	ea56 0307 	orrs.w	r3, r6, r7
 8008946:	d008      	beq.n	800895a <_svfprintf_r+0x21e>
 8008948:	2330      	movs	r3, #48	; 0x30
 800894a:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800894e:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8008952:	f045 0502 	orr.w	r5, r5, #2
 8008956:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 800895a:	2302      	movs	r3, #2
 800895c:	e2a4      	b.n	8008ea8 <_svfprintf_r+0x76c>
 800895e:	2a00      	cmp	r2, #0
 8008960:	d1bf      	bne.n	80088e2 <_svfprintf_r+0x1a6>
 8008962:	2301      	movs	r3, #1
 8008964:	2220      	movs	r2, #32
 8008966:	e7bc      	b.n	80088e2 <_svfprintf_r+0x1a6>
 8008968:	f045 0501 	orr.w	r5, r5, #1
 800896c:	e7b9      	b.n	80088e2 <_svfprintf_r+0x1a6>
 800896e:	683e      	ldr	r6, [r7, #0]
 8008970:	1d39      	adds	r1, r7, #4
 8008972:	2e00      	cmp	r6, #0
 8008974:	960c      	str	r6, [sp, #48]	; 0x30
 8008976:	dab6      	bge.n	80088e6 <_svfprintf_r+0x1aa>
 8008978:	460f      	mov	r7, r1
 800897a:	4276      	negs	r6, r6
 800897c:	960c      	str	r6, [sp, #48]	; 0x30
 800897e:	f045 0504 	orr.w	r5, r5, #4
 8008982:	e7ae      	b.n	80088e2 <_svfprintf_r+0x1a6>
 8008984:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008986:	1c4e      	adds	r6, r1, #1
 8008988:	7809      	ldrb	r1, [r1, #0]
 800898a:	292a      	cmp	r1, #42	; 0x2a
 800898c:	9106      	str	r1, [sp, #24]
 800898e:	d010      	beq.n	80089b2 <_svfprintf_r+0x276>
 8008990:	f04f 0b00 	mov.w	fp, #0
 8008994:	9609      	str	r6, [sp, #36]	; 0x24
 8008996:	9906      	ldr	r1, [sp, #24]
 8008998:	3930      	subs	r1, #48	; 0x30
 800899a:	2909      	cmp	r1, #9
 800899c:	f63f af33 	bhi.w	8008806 <_svfprintf_r+0xca>
 80089a0:	fb00 1b0b 	mla	fp, r0, fp, r1
 80089a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089a6:	460e      	mov	r6, r1
 80089a8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80089ac:	9106      	str	r1, [sp, #24]
 80089ae:	9609      	str	r6, [sp, #36]	; 0x24
 80089b0:	e7f1      	b.n	8008996 <_svfprintf_r+0x25a>
 80089b2:	6839      	ldr	r1, [r7, #0]
 80089b4:	9609      	str	r6, [sp, #36]	; 0x24
 80089b6:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 80089ba:	3704      	adds	r7, #4
 80089bc:	e791      	b.n	80088e2 <_svfprintf_r+0x1a6>
 80089be:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80089c2:	e78e      	b.n	80088e2 <_svfprintf_r+0x1a6>
 80089c4:	2100      	movs	r1, #0
 80089c6:	910c      	str	r1, [sp, #48]	; 0x30
 80089c8:	9906      	ldr	r1, [sp, #24]
 80089ca:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80089cc:	3930      	subs	r1, #48	; 0x30
 80089ce:	fb00 1106 	mla	r1, r0, r6, r1
 80089d2:	910c      	str	r1, [sp, #48]	; 0x30
 80089d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089d6:	460e      	mov	r6, r1
 80089d8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80089dc:	9106      	str	r1, [sp, #24]
 80089de:	9906      	ldr	r1, [sp, #24]
 80089e0:	9609      	str	r6, [sp, #36]	; 0x24
 80089e2:	3930      	subs	r1, #48	; 0x30
 80089e4:	2909      	cmp	r1, #9
 80089e6:	d9ef      	bls.n	80089c8 <_svfprintf_r+0x28c>
 80089e8:	e70d      	b.n	8008806 <_svfprintf_r+0xca>
 80089ea:	f045 0508 	orr.w	r5, r5, #8
 80089ee:	e778      	b.n	80088e2 <_svfprintf_r+0x1a6>
 80089f0:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80089f4:	e775      	b.n	80088e2 <_svfprintf_r+0x1a6>
 80089f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089f8:	7809      	ldrb	r1, [r1, #0]
 80089fa:	296c      	cmp	r1, #108	; 0x6c
 80089fc:	d105      	bne.n	8008a0a <_svfprintf_r+0x2ce>
 80089fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a00:	3101      	adds	r1, #1
 8008a02:	9109      	str	r1, [sp, #36]	; 0x24
 8008a04:	f045 0520 	orr.w	r5, r5, #32
 8008a08:	e76b      	b.n	80088e2 <_svfprintf_r+0x1a6>
 8008a0a:	f045 0510 	orr.w	r5, r5, #16
 8008a0e:	e768      	b.n	80088e2 <_svfprintf_r+0x1a6>
 8008a10:	2600      	movs	r6, #0
 8008a12:	1d3b      	adds	r3, r7, #4
 8008a14:	9308      	str	r3, [sp, #32]
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8008a1c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8008a20:	f04f 0b01 	mov.w	fp, #1
 8008a24:	4637      	mov	r7, r6
 8008a26:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8008a2a:	e11c      	b.n	8008c66 <_svfprintf_r+0x52a>
 8008a2c:	b10b      	cbz	r3, 8008a32 <_svfprintf_r+0x2f6>
 8008a2e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008a32:	f045 0510 	orr.w	r5, r5, #16
 8008a36:	e75b      	b.n	80088f0 <_svfprintf_r+0x1b4>
 8008a38:	f015 0f10 	tst.w	r5, #16
 8008a3c:	f107 0304 	add.w	r3, r7, #4
 8008a40:	d003      	beq.n	8008a4a <_svfprintf_r+0x30e>
 8008a42:	683e      	ldr	r6, [r7, #0]
 8008a44:	9308      	str	r3, [sp, #32]
 8008a46:	17f7      	asrs	r7, r6, #31
 8008a48:	e75d      	b.n	8008906 <_svfprintf_r+0x1ca>
 8008a4a:	683e      	ldr	r6, [r7, #0]
 8008a4c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008a50:	9308      	str	r3, [sp, #32]
 8008a52:	bf18      	it	ne
 8008a54:	b236      	sxthne	r6, r6
 8008a56:	e7f6      	b.n	8008a46 <_svfprintf_r+0x30a>
 8008a58:	b10b      	cbz	r3, 8008a5e <_svfprintf_r+0x322>
 8008a5a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008a5e:	3707      	adds	r7, #7
 8008a60:	f027 0707 	bic.w	r7, r7, #7
 8008a64:	f107 0308 	add.w	r3, r7, #8
 8008a68:	9308      	str	r3, [sp, #32]
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a70:	930d      	str	r3, [sp, #52]	; 0x34
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008a76:	930e      	str	r3, [sp, #56]	; 0x38
 8008a78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a7a:	4638      	mov	r0, r7
 8008a7c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8008a80:	4631      	mov	r1, r6
 8008a82:	4b4a      	ldr	r3, [pc, #296]	; (8008bac <_svfprintf_r+0x470>)
 8008a84:	f7f7 ffbe 	bl	8000a04 <__aeabi_dcmpun>
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	f040 85dc 	bne.w	8009646 <_svfprintf_r+0xf0a>
 8008a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a92:	4b46      	ldr	r3, [pc, #280]	; (8008bac <_svfprintf_r+0x470>)
 8008a94:	4638      	mov	r0, r7
 8008a96:	4631      	mov	r1, r6
 8008a98:	f7f7 ff96 	bl	80009c8 <__aeabi_dcmple>
 8008a9c:	2800      	cmp	r0, #0
 8008a9e:	f040 85d2 	bne.w	8009646 <_svfprintf_r+0xf0a>
 8008aa2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008aa4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008aa6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008aa8:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008aaa:	f7f7 ff83 	bl	80009b4 <__aeabi_dcmplt>
 8008aae:	b110      	cbz	r0, 8008ab6 <_svfprintf_r+0x37a>
 8008ab0:	232d      	movs	r3, #45	; 0x2d
 8008ab2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8008ab6:	4b3e      	ldr	r3, [pc, #248]	; (8008bb0 <_svfprintf_r+0x474>)
 8008ab8:	4a3e      	ldr	r2, [pc, #248]	; (8008bb4 <_svfprintf_r+0x478>)
 8008aba:	9906      	ldr	r1, [sp, #24]
 8008abc:	f04f 0b03 	mov.w	fp, #3
 8008ac0:	2947      	cmp	r1, #71	; 0x47
 8008ac2:	bfcc      	ite	gt
 8008ac4:	4690      	movgt	r8, r2
 8008ac6:	4698      	movle	r8, r3
 8008ac8:	2600      	movs	r6, #0
 8008aca:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8008ace:	4637      	mov	r7, r6
 8008ad0:	e0c9      	b.n	8008c66 <_svfprintf_r+0x52a>
 8008ad2:	f1bb 3fff 	cmp.w	fp, #4294967295
 8008ad6:	d026      	beq.n	8008b26 <_svfprintf_r+0x3ea>
 8008ad8:	9b06      	ldr	r3, [sp, #24]
 8008ada:	f023 0320 	bic.w	r3, r3, #32
 8008ade:	2b47      	cmp	r3, #71	; 0x47
 8008ae0:	d104      	bne.n	8008aec <_svfprintf_r+0x3b0>
 8008ae2:	f1bb 0f00 	cmp.w	fp, #0
 8008ae6:	bf08      	it	eq
 8008ae8:	f04f 0b01 	moveq.w	fp, #1
 8008aec:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8008af0:	9317      	str	r3, [sp, #92]	; 0x5c
 8008af2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008af4:	1e1f      	subs	r7, r3, #0
 8008af6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008af8:	bfa8      	it	ge
 8008afa:	9710      	strge	r7, [sp, #64]	; 0x40
 8008afc:	930f      	str	r3, [sp, #60]	; 0x3c
 8008afe:	bfbd      	ittte	lt
 8008b00:	463b      	movlt	r3, r7
 8008b02:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8008b06:	9310      	strlt	r3, [sp, #64]	; 0x40
 8008b08:	2300      	movge	r3, #0
 8008b0a:	bfb8      	it	lt
 8008b0c:	232d      	movlt	r3, #45	; 0x2d
 8008b0e:	9316      	str	r3, [sp, #88]	; 0x58
 8008b10:	9b06      	ldr	r3, [sp, #24]
 8008b12:	f023 0720 	bic.w	r7, r3, #32
 8008b16:	2f46      	cmp	r7, #70	; 0x46
 8008b18:	d008      	beq.n	8008b2c <_svfprintf_r+0x3f0>
 8008b1a:	2f45      	cmp	r7, #69	; 0x45
 8008b1c:	d142      	bne.n	8008ba4 <_svfprintf_r+0x468>
 8008b1e:	f10b 0601 	add.w	r6, fp, #1
 8008b22:	2302      	movs	r3, #2
 8008b24:	e004      	b.n	8008b30 <_svfprintf_r+0x3f4>
 8008b26:	f04f 0b06 	mov.w	fp, #6
 8008b2a:	e7df      	b.n	8008aec <_svfprintf_r+0x3b0>
 8008b2c:	465e      	mov	r6, fp
 8008b2e:	2303      	movs	r3, #3
 8008b30:	aa1f      	add	r2, sp, #124	; 0x7c
 8008b32:	9204      	str	r2, [sp, #16]
 8008b34:	aa1c      	add	r2, sp, #112	; 0x70
 8008b36:	9203      	str	r2, [sp, #12]
 8008b38:	aa1b      	add	r2, sp, #108	; 0x6c
 8008b3a:	9202      	str	r2, [sp, #8]
 8008b3c:	e88d 0048 	stmia.w	sp, {r3, r6}
 8008b40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b42:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b44:	4650      	mov	r0, sl
 8008b46:	f000 fe57 	bl	80097f8 <_dtoa_r>
 8008b4a:	2f47      	cmp	r7, #71	; 0x47
 8008b4c:	4680      	mov	r8, r0
 8008b4e:	d102      	bne.n	8008b56 <_svfprintf_r+0x41a>
 8008b50:	07e8      	lsls	r0, r5, #31
 8008b52:	f140 8585 	bpl.w	8009660 <_svfprintf_r+0xf24>
 8008b56:	eb08 0306 	add.w	r3, r8, r6
 8008b5a:	2f46      	cmp	r7, #70	; 0x46
 8008b5c:	9307      	str	r3, [sp, #28]
 8008b5e:	d111      	bne.n	8008b84 <_svfprintf_r+0x448>
 8008b60:	f898 3000 	ldrb.w	r3, [r8]
 8008b64:	2b30      	cmp	r3, #48	; 0x30
 8008b66:	d109      	bne.n	8008b7c <_svfprintf_r+0x440>
 8008b68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008b6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b6c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8008b6e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008b70:	f7f7 ff16 	bl	80009a0 <__aeabi_dcmpeq>
 8008b74:	b910      	cbnz	r0, 8008b7c <_svfprintf_r+0x440>
 8008b76:	f1c6 0601 	rsb	r6, r6, #1
 8008b7a:	961b      	str	r6, [sp, #108]	; 0x6c
 8008b7c:	9a07      	ldr	r2, [sp, #28]
 8008b7e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008b80:	441a      	add	r2, r3
 8008b82:	9207      	str	r2, [sp, #28]
 8008b84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008b86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b88:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8008b8a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008b8c:	f7f7 ff08 	bl	80009a0 <__aeabi_dcmpeq>
 8008b90:	b990      	cbnz	r0, 8008bb8 <_svfprintf_r+0x47c>
 8008b92:	2230      	movs	r2, #48	; 0x30
 8008b94:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008b96:	9907      	ldr	r1, [sp, #28]
 8008b98:	4299      	cmp	r1, r3
 8008b9a:	d90f      	bls.n	8008bbc <_svfprintf_r+0x480>
 8008b9c:	1c59      	adds	r1, r3, #1
 8008b9e:	911f      	str	r1, [sp, #124]	; 0x7c
 8008ba0:	701a      	strb	r2, [r3, #0]
 8008ba2:	e7f7      	b.n	8008b94 <_svfprintf_r+0x458>
 8008ba4:	465e      	mov	r6, fp
 8008ba6:	e7bc      	b.n	8008b22 <_svfprintf_r+0x3e6>
 8008ba8:	0800e96d 	.word	0x0800e96d
 8008bac:	7fefffff 	.word	0x7fefffff
 8008bb0:	0800e961 	.word	0x0800e961
 8008bb4:	0800ec2f 	.word	0x0800ec2f
 8008bb8:	9b07      	ldr	r3, [sp, #28]
 8008bba:	931f      	str	r3, [sp, #124]	; 0x7c
 8008bbc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008bbe:	2f47      	cmp	r7, #71	; 0x47
 8008bc0:	eba3 0308 	sub.w	r3, r3, r8
 8008bc4:	9307      	str	r3, [sp, #28]
 8008bc6:	f040 8100 	bne.w	8008dca <_svfprintf_r+0x68e>
 8008bca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008bcc:	1cd9      	adds	r1, r3, #3
 8008bce:	db02      	blt.n	8008bd6 <_svfprintf_r+0x49a>
 8008bd0:	459b      	cmp	fp, r3
 8008bd2:	f280 8126 	bge.w	8008e22 <_svfprintf_r+0x6e6>
 8008bd6:	9b06      	ldr	r3, [sp, #24]
 8008bd8:	3b02      	subs	r3, #2
 8008bda:	9306      	str	r3, [sp, #24]
 8008bdc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008bde:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8008be2:	1e53      	subs	r3, r2, #1
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	bfa8      	it	ge
 8008be8:	222b      	movge	r2, #43	; 0x2b
 8008bea:	931b      	str	r3, [sp, #108]	; 0x6c
 8008bec:	bfbc      	itt	lt
 8008bee:	f1c2 0301 	rsblt	r3, r2, #1
 8008bf2:	222d      	movlt	r2, #45	; 0x2d
 8008bf4:	2b09      	cmp	r3, #9
 8008bf6:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8008bfa:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8008bfe:	f340 8100 	ble.w	8008e02 <_svfprintf_r+0x6c6>
 8008c02:	260a      	movs	r6, #10
 8008c04:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8008c08:	fb93 f0f6 	sdiv	r0, r3, r6
 8008c0c:	fb06 3310 	mls	r3, r6, r0, r3
 8008c10:	2809      	cmp	r0, #9
 8008c12:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8008c16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008c1a:	f102 31ff 	add.w	r1, r2, #4294967295
 8008c1e:	4603      	mov	r3, r0
 8008c20:	f300 80e8 	bgt.w	8008df4 <_svfprintf_r+0x6b8>
 8008c24:	3330      	adds	r3, #48	; 0x30
 8008c26:	f801 3c01 	strb.w	r3, [r1, #-1]
 8008c2a:	3a02      	subs	r2, #2
 8008c2c:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8008c30:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8008c34:	4282      	cmp	r2, r0
 8008c36:	4619      	mov	r1, r3
 8008c38:	f0c0 80de 	bcc.w	8008df8 <_svfprintf_r+0x6bc>
 8008c3c:	9a07      	ldr	r2, [sp, #28]
 8008c3e:	ab1d      	add	r3, sp, #116	; 0x74
 8008c40:	1acb      	subs	r3, r1, r3
 8008c42:	2a01      	cmp	r2, #1
 8008c44:	9314      	str	r3, [sp, #80]	; 0x50
 8008c46:	eb03 0b02 	add.w	fp, r3, r2
 8008c4a:	dc02      	bgt.n	8008c52 <_svfprintf_r+0x516>
 8008c4c:	f015 0701 	ands.w	r7, r5, #1
 8008c50:	d002      	beq.n	8008c58 <_svfprintf_r+0x51c>
 8008c52:	2700      	movs	r7, #0
 8008c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c56:	449b      	add	fp, r3
 8008c58:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c5a:	b113      	cbz	r3, 8008c62 <_svfprintf_r+0x526>
 8008c5c:	232d      	movs	r3, #45	; 0x2d
 8008c5e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8008c62:	2600      	movs	r6, #0
 8008c64:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8008c66:	455e      	cmp	r6, fp
 8008c68:	4633      	mov	r3, r6
 8008c6a:	bfb8      	it	lt
 8008c6c:	465b      	movlt	r3, fp
 8008c6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c70:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8008c74:	b113      	cbz	r3, 8008c7c <_svfprintf_r+0x540>
 8008c76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c78:	3301      	adds	r3, #1
 8008c7a:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c7c:	f015 0302 	ands.w	r3, r5, #2
 8008c80:	9316      	str	r3, [sp, #88]	; 0x58
 8008c82:	bf1e      	ittt	ne
 8008c84:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8008c86:	3302      	addne	r3, #2
 8008c88:	930f      	strne	r3, [sp, #60]	; 0x3c
 8008c8a:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8008c8e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008c90:	d118      	bne.n	8008cc4 <_svfprintf_r+0x588>
 8008c92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c96:	1a9b      	subs	r3, r3, r2
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	9310      	str	r3, [sp, #64]	; 0x40
 8008c9c:	dd12      	ble.n	8008cc4 <_svfprintf_r+0x588>
 8008c9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ca0:	2b10      	cmp	r3, #16
 8008ca2:	4bab      	ldr	r3, [pc, #684]	; (8008f50 <_svfprintf_r+0x814>)
 8008ca4:	6023      	str	r3, [r4, #0]
 8008ca6:	f300 81d9 	bgt.w	800905c <_svfprintf_r+0x920>
 8008caa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008cac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008cae:	6063      	str	r3, [r4, #4]
 8008cb0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008cb2:	4413      	add	r3, r2
 8008cb4:	9323      	str	r3, [sp, #140]	; 0x8c
 8008cb6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cb8:	3301      	adds	r3, #1
 8008cba:	2b07      	cmp	r3, #7
 8008cbc:	9322      	str	r3, [sp, #136]	; 0x88
 8008cbe:	f300 81e6 	bgt.w	800908e <_svfprintf_r+0x952>
 8008cc2:	3408      	adds	r4, #8
 8008cc4:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8008cc8:	b173      	cbz	r3, 8008ce8 <_svfprintf_r+0x5ac>
 8008cca:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8008cce:	6023      	str	r3, [r4, #0]
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	6063      	str	r3, [r4, #4]
 8008cd4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	9323      	str	r3, [sp, #140]	; 0x8c
 8008cda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cdc:	3301      	adds	r3, #1
 8008cde:	2b07      	cmp	r3, #7
 8008ce0:	9322      	str	r3, [sp, #136]	; 0x88
 8008ce2:	f300 81de 	bgt.w	80090a2 <_svfprintf_r+0x966>
 8008ce6:	3408      	adds	r4, #8
 8008ce8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008cea:	b16b      	cbz	r3, 8008d08 <_svfprintf_r+0x5cc>
 8008cec:	ab1a      	add	r3, sp, #104	; 0x68
 8008cee:	6023      	str	r3, [r4, #0]
 8008cf0:	2302      	movs	r3, #2
 8008cf2:	6063      	str	r3, [r4, #4]
 8008cf4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008cf6:	3302      	adds	r3, #2
 8008cf8:	9323      	str	r3, [sp, #140]	; 0x8c
 8008cfa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	2b07      	cmp	r3, #7
 8008d00:	9322      	str	r3, [sp, #136]	; 0x88
 8008d02:	f300 81d8 	bgt.w	80090b6 <_svfprintf_r+0x97a>
 8008d06:	3408      	adds	r4, #8
 8008d08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d0a:	2b80      	cmp	r3, #128	; 0x80
 8008d0c:	d118      	bne.n	8008d40 <_svfprintf_r+0x604>
 8008d0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008d12:	1a9b      	subs	r3, r3, r2
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	9310      	str	r3, [sp, #64]	; 0x40
 8008d18:	dd12      	ble.n	8008d40 <_svfprintf_r+0x604>
 8008d1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d1c:	2b10      	cmp	r3, #16
 8008d1e:	4b8d      	ldr	r3, [pc, #564]	; (8008f54 <_svfprintf_r+0x818>)
 8008d20:	6023      	str	r3, [r4, #0]
 8008d22:	f300 81d2 	bgt.w	80090ca <_svfprintf_r+0x98e>
 8008d26:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d28:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008d2a:	6063      	str	r3, [r4, #4]
 8008d2c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d2e:	4413      	add	r3, r2
 8008d30:	9323      	str	r3, [sp, #140]	; 0x8c
 8008d32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d34:	3301      	adds	r3, #1
 8008d36:	2b07      	cmp	r3, #7
 8008d38:	9322      	str	r3, [sp, #136]	; 0x88
 8008d3a:	f300 81df 	bgt.w	80090fc <_svfprintf_r+0x9c0>
 8008d3e:	3408      	adds	r4, #8
 8008d40:	eba6 060b 	sub.w	r6, r6, fp
 8008d44:	2e00      	cmp	r6, #0
 8008d46:	dd0f      	ble.n	8008d68 <_svfprintf_r+0x62c>
 8008d48:	4b82      	ldr	r3, [pc, #520]	; (8008f54 <_svfprintf_r+0x818>)
 8008d4a:	2e10      	cmp	r6, #16
 8008d4c:	6023      	str	r3, [r4, #0]
 8008d4e:	f300 81df 	bgt.w	8009110 <_svfprintf_r+0x9d4>
 8008d52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d54:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8008d56:	3301      	adds	r3, #1
 8008d58:	6066      	str	r6, [r4, #4]
 8008d5a:	2b07      	cmp	r3, #7
 8008d5c:	4406      	add	r6, r0
 8008d5e:	9623      	str	r6, [sp, #140]	; 0x8c
 8008d60:	9322      	str	r3, [sp, #136]	; 0x88
 8008d62:	f300 81ec 	bgt.w	800913e <_svfprintf_r+0xa02>
 8008d66:	3408      	adds	r4, #8
 8008d68:	05eb      	lsls	r3, r5, #23
 8008d6a:	f100 81f2 	bmi.w	8009152 <_svfprintf_r+0xa16>
 8008d6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d70:	e884 0900 	stmia.w	r4, {r8, fp}
 8008d74:	445b      	add	r3, fp
 8008d76:	9323      	str	r3, [sp, #140]	; 0x8c
 8008d78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	2b07      	cmp	r3, #7
 8008d7e:	9322      	str	r3, [sp, #136]	; 0x88
 8008d80:	f340 8419 	ble.w	80095b6 <_svfprintf_r+0xe7a>
 8008d84:	aa21      	add	r2, sp, #132	; 0x84
 8008d86:	4649      	mov	r1, r9
 8008d88:	4650      	mov	r0, sl
 8008d8a:	f002 f9d7 	bl	800b13c <__ssprint_r>
 8008d8e:	2800      	cmp	r0, #0
 8008d90:	f040 8431 	bne.w	80095f6 <_svfprintf_r+0xeba>
 8008d94:	ac2e      	add	r4, sp, #184	; 0xb8
 8008d96:	076b      	lsls	r3, r5, #29
 8008d98:	f100 8410 	bmi.w	80095bc <_svfprintf_r+0xe80>
 8008d9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008da0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008da2:	428a      	cmp	r2, r1
 8008da4:	bfac      	ite	ge
 8008da6:	189b      	addge	r3, r3, r2
 8008da8:	185b      	addlt	r3, r3, r1
 8008daa:	930b      	str	r3, [sp, #44]	; 0x2c
 8008dac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008dae:	b13b      	cbz	r3, 8008dc0 <_svfprintf_r+0x684>
 8008db0:	aa21      	add	r2, sp, #132	; 0x84
 8008db2:	4649      	mov	r1, r9
 8008db4:	4650      	mov	r0, sl
 8008db6:	f002 f9c1 	bl	800b13c <__ssprint_r>
 8008dba:	2800      	cmp	r0, #0
 8008dbc:	f040 841b 	bne.w	80095f6 <_svfprintf_r+0xeba>
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	9f08      	ldr	r7, [sp, #32]
 8008dc4:	9322      	str	r3, [sp, #136]	; 0x88
 8008dc6:	ac2e      	add	r4, sp, #184	; 0xb8
 8008dc8:	e4f2      	b.n	80087b0 <_svfprintf_r+0x74>
 8008dca:	9b06      	ldr	r3, [sp, #24]
 8008dcc:	2b65      	cmp	r3, #101	; 0x65
 8008dce:	f77f af05 	ble.w	8008bdc <_svfprintf_r+0x4a0>
 8008dd2:	9b06      	ldr	r3, [sp, #24]
 8008dd4:	2b66      	cmp	r3, #102	; 0x66
 8008dd6:	d124      	bne.n	8008e22 <_svfprintf_r+0x6e6>
 8008dd8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	dd19      	ble.n	8008e12 <_svfprintf_r+0x6d6>
 8008dde:	f1bb 0f00 	cmp.w	fp, #0
 8008de2:	d101      	bne.n	8008de8 <_svfprintf_r+0x6ac>
 8008de4:	07ea      	lsls	r2, r5, #31
 8008de6:	d502      	bpl.n	8008dee <_svfprintf_r+0x6b2>
 8008de8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008dea:	4413      	add	r3, r2
 8008dec:	445b      	add	r3, fp
 8008dee:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008df0:	469b      	mov	fp, r3
 8008df2:	e731      	b.n	8008c58 <_svfprintf_r+0x51c>
 8008df4:	460a      	mov	r2, r1
 8008df6:	e707      	b.n	8008c08 <_svfprintf_r+0x4cc>
 8008df8:	f812 1b01 	ldrb.w	r1, [r2], #1
 8008dfc:	f803 1b01 	strb.w	r1, [r3], #1
 8008e00:	e718      	b.n	8008c34 <_svfprintf_r+0x4f8>
 8008e02:	2230      	movs	r2, #48	; 0x30
 8008e04:	4413      	add	r3, r2
 8008e06:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8008e0a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8008e0e:	a91e      	add	r1, sp, #120	; 0x78
 8008e10:	e714      	b.n	8008c3c <_svfprintf_r+0x500>
 8008e12:	f1bb 0f00 	cmp.w	fp, #0
 8008e16:	d101      	bne.n	8008e1c <_svfprintf_r+0x6e0>
 8008e18:	07eb      	lsls	r3, r5, #31
 8008e1a:	d515      	bpl.n	8008e48 <_svfprintf_r+0x70c>
 8008e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e1e:	3301      	adds	r3, #1
 8008e20:	e7e4      	b.n	8008dec <_svfprintf_r+0x6b0>
 8008e22:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008e24:	9b07      	ldr	r3, [sp, #28]
 8008e26:	429a      	cmp	r2, r3
 8008e28:	db06      	blt.n	8008e38 <_svfprintf_r+0x6fc>
 8008e2a:	07ef      	lsls	r7, r5, #31
 8008e2c:	d50e      	bpl.n	8008e4c <_svfprintf_r+0x710>
 8008e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e30:	4413      	add	r3, r2
 8008e32:	2267      	movs	r2, #103	; 0x67
 8008e34:	9206      	str	r2, [sp, #24]
 8008e36:	e7da      	b.n	8008dee <_svfprintf_r+0x6b2>
 8008e38:	9b07      	ldr	r3, [sp, #28]
 8008e3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008e3c:	2a00      	cmp	r2, #0
 8008e3e:	440b      	add	r3, r1
 8008e40:	dcf7      	bgt.n	8008e32 <_svfprintf_r+0x6f6>
 8008e42:	f1c2 0201 	rsb	r2, r2, #1
 8008e46:	e7f3      	b.n	8008e30 <_svfprintf_r+0x6f4>
 8008e48:	2301      	movs	r3, #1
 8008e4a:	e7d0      	b.n	8008dee <_svfprintf_r+0x6b2>
 8008e4c:	4613      	mov	r3, r2
 8008e4e:	e7f0      	b.n	8008e32 <_svfprintf_r+0x6f6>
 8008e50:	b10b      	cbz	r3, 8008e56 <_svfprintf_r+0x71a>
 8008e52:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008e56:	f015 0f20 	tst.w	r5, #32
 8008e5a:	f107 0304 	add.w	r3, r7, #4
 8008e5e:	d008      	beq.n	8008e72 <_svfprintf_r+0x736>
 8008e60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e62:	683a      	ldr	r2, [r7, #0]
 8008e64:	17ce      	asrs	r6, r1, #31
 8008e66:	4608      	mov	r0, r1
 8008e68:	4631      	mov	r1, r6
 8008e6a:	e9c2 0100 	strd	r0, r1, [r2]
 8008e6e:	461f      	mov	r7, r3
 8008e70:	e49e      	b.n	80087b0 <_svfprintf_r+0x74>
 8008e72:	06ee      	lsls	r6, r5, #27
 8008e74:	d503      	bpl.n	8008e7e <_svfprintf_r+0x742>
 8008e76:	683a      	ldr	r2, [r7, #0]
 8008e78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e7a:	6011      	str	r1, [r2, #0]
 8008e7c:	e7f7      	b.n	8008e6e <_svfprintf_r+0x732>
 8008e7e:	0668      	lsls	r0, r5, #25
 8008e80:	d5f9      	bpl.n	8008e76 <_svfprintf_r+0x73a>
 8008e82:	683a      	ldr	r2, [r7, #0]
 8008e84:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8008e88:	8011      	strh	r1, [r2, #0]
 8008e8a:	e7f0      	b.n	8008e6e <_svfprintf_r+0x732>
 8008e8c:	f045 0510 	orr.w	r5, r5, #16
 8008e90:	f015 0320 	ands.w	r3, r5, #32
 8008e94:	d022      	beq.n	8008edc <_svfprintf_r+0x7a0>
 8008e96:	3707      	adds	r7, #7
 8008e98:	f027 0707 	bic.w	r7, r7, #7
 8008e9c:	f107 0308 	add.w	r3, r7, #8
 8008ea0:	9308      	str	r3, [sp, #32]
 8008ea2:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008eae:	f1bb 3fff 	cmp.w	fp, #4294967295
 8008eb2:	f000 83db 	beq.w	800966c <_svfprintf_r+0xf30>
 8008eb6:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8008eba:	920f      	str	r2, [sp, #60]	; 0x3c
 8008ebc:	ea56 0207 	orrs.w	r2, r6, r7
 8008ec0:	f040 83d9 	bne.w	8009676 <_svfprintf_r+0xf3a>
 8008ec4:	f1bb 0f00 	cmp.w	fp, #0
 8008ec8:	f000 80aa 	beq.w	8009020 <_svfprintf_r+0x8e4>
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d076      	beq.n	8008fbe <_svfprintf_r+0x882>
 8008ed0:	2b02      	cmp	r3, #2
 8008ed2:	f000 8091 	beq.w	8008ff8 <_svfprintf_r+0x8bc>
 8008ed6:	2600      	movs	r6, #0
 8008ed8:	2700      	movs	r7, #0
 8008eda:	e3d2      	b.n	8009682 <_svfprintf_r+0xf46>
 8008edc:	1d3a      	adds	r2, r7, #4
 8008ede:	f015 0110 	ands.w	r1, r5, #16
 8008ee2:	9208      	str	r2, [sp, #32]
 8008ee4:	d002      	beq.n	8008eec <_svfprintf_r+0x7b0>
 8008ee6:	683e      	ldr	r6, [r7, #0]
 8008ee8:	2700      	movs	r7, #0
 8008eea:	e7dd      	b.n	8008ea8 <_svfprintf_r+0x76c>
 8008eec:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8008ef0:	d0f9      	beq.n	8008ee6 <_svfprintf_r+0x7aa>
 8008ef2:	883e      	ldrh	r6, [r7, #0]
 8008ef4:	2700      	movs	r7, #0
 8008ef6:	e7d6      	b.n	8008ea6 <_svfprintf_r+0x76a>
 8008ef8:	1d3b      	adds	r3, r7, #4
 8008efa:	9308      	str	r3, [sp, #32]
 8008efc:	2330      	movs	r3, #48	; 0x30
 8008efe:	2278      	movs	r2, #120	; 0x78
 8008f00:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8008f04:	4b14      	ldr	r3, [pc, #80]	; (8008f58 <_svfprintf_r+0x81c>)
 8008f06:	683e      	ldr	r6, [r7, #0]
 8008f08:	9315      	str	r3, [sp, #84]	; 0x54
 8008f0a:	2700      	movs	r7, #0
 8008f0c:	f045 0502 	orr.w	r5, r5, #2
 8008f10:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8008f14:	2302      	movs	r3, #2
 8008f16:	9206      	str	r2, [sp, #24]
 8008f18:	e7c6      	b.n	8008ea8 <_svfprintf_r+0x76c>
 8008f1a:	2600      	movs	r6, #0
 8008f1c:	1d3b      	adds	r3, r7, #4
 8008f1e:	f1bb 3fff 	cmp.w	fp, #4294967295
 8008f22:	9308      	str	r3, [sp, #32]
 8008f24:	f8d7 8000 	ldr.w	r8, [r7]
 8008f28:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8008f2c:	d00a      	beq.n	8008f44 <_svfprintf_r+0x808>
 8008f2e:	465a      	mov	r2, fp
 8008f30:	4631      	mov	r1, r6
 8008f32:	4640      	mov	r0, r8
 8008f34:	f001 fc6a 	bl	800a80c <memchr>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	f000 808d 	beq.w	8009058 <_svfprintf_r+0x91c>
 8008f3e:	eba0 0b08 	sub.w	fp, r0, r8
 8008f42:	e5c4      	b.n	8008ace <_svfprintf_r+0x392>
 8008f44:	4640      	mov	r0, r8
 8008f46:	f7f7 f903 	bl	8000150 <strlen>
 8008f4a:	4683      	mov	fp, r0
 8008f4c:	e5bf      	b.n	8008ace <_svfprintf_r+0x392>
 8008f4e:	bf00      	nop
 8008f50:	0800e991 	.word	0x0800e991
 8008f54:	0800e9a1 	.word	0x0800e9a1
 8008f58:	0800e97e 	.word	0x0800e97e
 8008f5c:	f045 0510 	orr.w	r5, r5, #16
 8008f60:	06a9      	lsls	r1, r5, #26
 8008f62:	d509      	bpl.n	8008f78 <_svfprintf_r+0x83c>
 8008f64:	3707      	adds	r7, #7
 8008f66:	f027 0707 	bic.w	r7, r7, #7
 8008f6a:	f107 0308 	add.w	r3, r7, #8
 8008f6e:	9308      	str	r3, [sp, #32]
 8008f70:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008f74:	2301      	movs	r3, #1
 8008f76:	e797      	b.n	8008ea8 <_svfprintf_r+0x76c>
 8008f78:	1d3b      	adds	r3, r7, #4
 8008f7a:	f015 0f10 	tst.w	r5, #16
 8008f7e:	9308      	str	r3, [sp, #32]
 8008f80:	d001      	beq.n	8008f86 <_svfprintf_r+0x84a>
 8008f82:	683e      	ldr	r6, [r7, #0]
 8008f84:	e002      	b.n	8008f8c <_svfprintf_r+0x850>
 8008f86:	066a      	lsls	r2, r5, #25
 8008f88:	d5fb      	bpl.n	8008f82 <_svfprintf_r+0x846>
 8008f8a:	883e      	ldrh	r6, [r7, #0]
 8008f8c:	2700      	movs	r7, #0
 8008f8e:	e7f1      	b.n	8008f74 <_svfprintf_r+0x838>
 8008f90:	b10b      	cbz	r3, 8008f96 <_svfprintf_r+0x85a>
 8008f92:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008f96:	4ba3      	ldr	r3, [pc, #652]	; (8009224 <_svfprintf_r+0xae8>)
 8008f98:	e4c5      	b.n	8008926 <_svfprintf_r+0x1ea>
 8008f9a:	1d3b      	adds	r3, r7, #4
 8008f9c:	f015 0f10 	tst.w	r5, #16
 8008fa0:	9308      	str	r3, [sp, #32]
 8008fa2:	d001      	beq.n	8008fa8 <_svfprintf_r+0x86c>
 8008fa4:	683e      	ldr	r6, [r7, #0]
 8008fa6:	e002      	b.n	8008fae <_svfprintf_r+0x872>
 8008fa8:	066e      	lsls	r6, r5, #25
 8008faa:	d5fb      	bpl.n	8008fa4 <_svfprintf_r+0x868>
 8008fac:	883e      	ldrh	r6, [r7, #0]
 8008fae:	2700      	movs	r7, #0
 8008fb0:	e4c5      	b.n	800893e <_svfprintf_r+0x202>
 8008fb2:	4643      	mov	r3, r8
 8008fb4:	e366      	b.n	8009684 <_svfprintf_r+0xf48>
 8008fb6:	2f00      	cmp	r7, #0
 8008fb8:	bf08      	it	eq
 8008fba:	2e0a      	cmpeq	r6, #10
 8008fbc:	d205      	bcs.n	8008fca <_svfprintf_r+0x88e>
 8008fbe:	3630      	adds	r6, #48	; 0x30
 8008fc0:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8008fc4:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8008fc8:	e377      	b.n	80096ba <_svfprintf_r+0xf7e>
 8008fca:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8008fce:	4630      	mov	r0, r6
 8008fd0:	4639      	mov	r1, r7
 8008fd2:	220a      	movs	r2, #10
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	f7f8 f8d3 	bl	8001180 <__aeabi_uldivmod>
 8008fda:	3230      	adds	r2, #48	; 0x30
 8008fdc:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	4630      	mov	r0, r6
 8008fe4:	4639      	mov	r1, r7
 8008fe6:	220a      	movs	r2, #10
 8008fe8:	f7f8 f8ca 	bl	8001180 <__aeabi_uldivmod>
 8008fec:	4606      	mov	r6, r0
 8008fee:	460f      	mov	r7, r1
 8008ff0:	ea56 0307 	orrs.w	r3, r6, r7
 8008ff4:	d1eb      	bne.n	8008fce <_svfprintf_r+0x892>
 8008ff6:	e360      	b.n	80096ba <_svfprintf_r+0xf7e>
 8008ff8:	2600      	movs	r6, #0
 8008ffa:	2700      	movs	r7, #0
 8008ffc:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8009000:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009002:	f006 030f 	and.w	r3, r6, #15
 8009006:	5cd3      	ldrb	r3, [r2, r3]
 8009008:	093a      	lsrs	r2, r7, #4
 800900a:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800900e:	0933      	lsrs	r3, r6, #4
 8009010:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8009014:	461e      	mov	r6, r3
 8009016:	4617      	mov	r7, r2
 8009018:	ea56 0307 	orrs.w	r3, r6, r7
 800901c:	d1f0      	bne.n	8009000 <_svfprintf_r+0x8c4>
 800901e:	e34c      	b.n	80096ba <_svfprintf_r+0xf7e>
 8009020:	b93b      	cbnz	r3, 8009032 <_svfprintf_r+0x8f6>
 8009022:	07ea      	lsls	r2, r5, #31
 8009024:	d505      	bpl.n	8009032 <_svfprintf_r+0x8f6>
 8009026:	2330      	movs	r3, #48	; 0x30
 8009028:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 800902c:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8009030:	e343      	b.n	80096ba <_svfprintf_r+0xf7e>
 8009032:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8009036:	e340      	b.n	80096ba <_svfprintf_r+0xf7e>
 8009038:	b10b      	cbz	r3, 800903e <_svfprintf_r+0x902>
 800903a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800903e:	9b06      	ldr	r3, [sp, #24]
 8009040:	2b00      	cmp	r3, #0
 8009042:	f000 82f7 	beq.w	8009634 <_svfprintf_r+0xef8>
 8009046:	2600      	movs	r6, #0
 8009048:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800904c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8009050:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8009054:	9708      	str	r7, [sp, #32]
 8009056:	e4e3      	b.n	8008a20 <_svfprintf_r+0x2e4>
 8009058:	4606      	mov	r6, r0
 800905a:	e538      	b.n	8008ace <_svfprintf_r+0x392>
 800905c:	2310      	movs	r3, #16
 800905e:	6063      	str	r3, [r4, #4]
 8009060:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009062:	3310      	adds	r3, #16
 8009064:	9323      	str	r3, [sp, #140]	; 0x8c
 8009066:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009068:	3301      	adds	r3, #1
 800906a:	2b07      	cmp	r3, #7
 800906c:	9322      	str	r3, [sp, #136]	; 0x88
 800906e:	dc04      	bgt.n	800907a <_svfprintf_r+0x93e>
 8009070:	3408      	adds	r4, #8
 8009072:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009074:	3b10      	subs	r3, #16
 8009076:	9310      	str	r3, [sp, #64]	; 0x40
 8009078:	e611      	b.n	8008c9e <_svfprintf_r+0x562>
 800907a:	aa21      	add	r2, sp, #132	; 0x84
 800907c:	4649      	mov	r1, r9
 800907e:	4650      	mov	r0, sl
 8009080:	f002 f85c 	bl	800b13c <__ssprint_r>
 8009084:	2800      	cmp	r0, #0
 8009086:	f040 82b6 	bne.w	80095f6 <_svfprintf_r+0xeba>
 800908a:	ac2e      	add	r4, sp, #184	; 0xb8
 800908c:	e7f1      	b.n	8009072 <_svfprintf_r+0x936>
 800908e:	aa21      	add	r2, sp, #132	; 0x84
 8009090:	4649      	mov	r1, r9
 8009092:	4650      	mov	r0, sl
 8009094:	f002 f852 	bl	800b13c <__ssprint_r>
 8009098:	2800      	cmp	r0, #0
 800909a:	f040 82ac 	bne.w	80095f6 <_svfprintf_r+0xeba>
 800909e:	ac2e      	add	r4, sp, #184	; 0xb8
 80090a0:	e610      	b.n	8008cc4 <_svfprintf_r+0x588>
 80090a2:	aa21      	add	r2, sp, #132	; 0x84
 80090a4:	4649      	mov	r1, r9
 80090a6:	4650      	mov	r0, sl
 80090a8:	f002 f848 	bl	800b13c <__ssprint_r>
 80090ac:	2800      	cmp	r0, #0
 80090ae:	f040 82a2 	bne.w	80095f6 <_svfprintf_r+0xeba>
 80090b2:	ac2e      	add	r4, sp, #184	; 0xb8
 80090b4:	e618      	b.n	8008ce8 <_svfprintf_r+0x5ac>
 80090b6:	aa21      	add	r2, sp, #132	; 0x84
 80090b8:	4649      	mov	r1, r9
 80090ba:	4650      	mov	r0, sl
 80090bc:	f002 f83e 	bl	800b13c <__ssprint_r>
 80090c0:	2800      	cmp	r0, #0
 80090c2:	f040 8298 	bne.w	80095f6 <_svfprintf_r+0xeba>
 80090c6:	ac2e      	add	r4, sp, #184	; 0xb8
 80090c8:	e61e      	b.n	8008d08 <_svfprintf_r+0x5cc>
 80090ca:	2310      	movs	r3, #16
 80090cc:	6063      	str	r3, [r4, #4]
 80090ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80090d0:	3310      	adds	r3, #16
 80090d2:	9323      	str	r3, [sp, #140]	; 0x8c
 80090d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090d6:	3301      	adds	r3, #1
 80090d8:	2b07      	cmp	r3, #7
 80090da:	9322      	str	r3, [sp, #136]	; 0x88
 80090dc:	dc04      	bgt.n	80090e8 <_svfprintf_r+0x9ac>
 80090de:	3408      	adds	r4, #8
 80090e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80090e2:	3b10      	subs	r3, #16
 80090e4:	9310      	str	r3, [sp, #64]	; 0x40
 80090e6:	e618      	b.n	8008d1a <_svfprintf_r+0x5de>
 80090e8:	aa21      	add	r2, sp, #132	; 0x84
 80090ea:	4649      	mov	r1, r9
 80090ec:	4650      	mov	r0, sl
 80090ee:	f002 f825 	bl	800b13c <__ssprint_r>
 80090f2:	2800      	cmp	r0, #0
 80090f4:	f040 827f 	bne.w	80095f6 <_svfprintf_r+0xeba>
 80090f8:	ac2e      	add	r4, sp, #184	; 0xb8
 80090fa:	e7f1      	b.n	80090e0 <_svfprintf_r+0x9a4>
 80090fc:	aa21      	add	r2, sp, #132	; 0x84
 80090fe:	4649      	mov	r1, r9
 8009100:	4650      	mov	r0, sl
 8009102:	f002 f81b 	bl	800b13c <__ssprint_r>
 8009106:	2800      	cmp	r0, #0
 8009108:	f040 8275 	bne.w	80095f6 <_svfprintf_r+0xeba>
 800910c:	ac2e      	add	r4, sp, #184	; 0xb8
 800910e:	e617      	b.n	8008d40 <_svfprintf_r+0x604>
 8009110:	2310      	movs	r3, #16
 8009112:	6063      	str	r3, [r4, #4]
 8009114:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009116:	3310      	adds	r3, #16
 8009118:	9323      	str	r3, [sp, #140]	; 0x8c
 800911a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800911c:	3301      	adds	r3, #1
 800911e:	2b07      	cmp	r3, #7
 8009120:	9322      	str	r3, [sp, #136]	; 0x88
 8009122:	dc02      	bgt.n	800912a <_svfprintf_r+0x9ee>
 8009124:	3408      	adds	r4, #8
 8009126:	3e10      	subs	r6, #16
 8009128:	e60e      	b.n	8008d48 <_svfprintf_r+0x60c>
 800912a:	aa21      	add	r2, sp, #132	; 0x84
 800912c:	4649      	mov	r1, r9
 800912e:	4650      	mov	r0, sl
 8009130:	f002 f804 	bl	800b13c <__ssprint_r>
 8009134:	2800      	cmp	r0, #0
 8009136:	f040 825e 	bne.w	80095f6 <_svfprintf_r+0xeba>
 800913a:	ac2e      	add	r4, sp, #184	; 0xb8
 800913c:	e7f3      	b.n	8009126 <_svfprintf_r+0x9ea>
 800913e:	aa21      	add	r2, sp, #132	; 0x84
 8009140:	4649      	mov	r1, r9
 8009142:	4650      	mov	r0, sl
 8009144:	f001 fffa 	bl	800b13c <__ssprint_r>
 8009148:	2800      	cmp	r0, #0
 800914a:	f040 8254 	bne.w	80095f6 <_svfprintf_r+0xeba>
 800914e:	ac2e      	add	r4, sp, #184	; 0xb8
 8009150:	e60a      	b.n	8008d68 <_svfprintf_r+0x62c>
 8009152:	9b06      	ldr	r3, [sp, #24]
 8009154:	2b65      	cmp	r3, #101	; 0x65
 8009156:	f340 81a9 	ble.w	80094ac <_svfprintf_r+0xd70>
 800915a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800915c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800915e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009160:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009162:	f7f7 fc1d 	bl	80009a0 <__aeabi_dcmpeq>
 8009166:	2800      	cmp	r0, #0
 8009168:	d062      	beq.n	8009230 <_svfprintf_r+0xaf4>
 800916a:	4b2f      	ldr	r3, [pc, #188]	; (8009228 <_svfprintf_r+0xaec>)
 800916c:	6023      	str	r3, [r4, #0]
 800916e:	2301      	movs	r3, #1
 8009170:	6063      	str	r3, [r4, #4]
 8009172:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009174:	3301      	adds	r3, #1
 8009176:	9323      	str	r3, [sp, #140]	; 0x8c
 8009178:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800917a:	3301      	adds	r3, #1
 800917c:	2b07      	cmp	r3, #7
 800917e:	9322      	str	r3, [sp, #136]	; 0x88
 8009180:	dc25      	bgt.n	80091ce <_svfprintf_r+0xa92>
 8009182:	3408      	adds	r4, #8
 8009184:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009186:	9a07      	ldr	r2, [sp, #28]
 8009188:	4293      	cmp	r3, r2
 800918a:	db02      	blt.n	8009192 <_svfprintf_r+0xa56>
 800918c:	07ee      	lsls	r6, r5, #31
 800918e:	f57f ae02 	bpl.w	8008d96 <_svfprintf_r+0x65a>
 8009192:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009194:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009196:	6023      	str	r3, [r4, #0]
 8009198:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800919a:	6063      	str	r3, [r4, #4]
 800919c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800919e:	4413      	add	r3, r2
 80091a0:	9323      	str	r3, [sp, #140]	; 0x8c
 80091a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091a4:	3301      	adds	r3, #1
 80091a6:	2b07      	cmp	r3, #7
 80091a8:	9322      	str	r3, [sp, #136]	; 0x88
 80091aa:	dc1a      	bgt.n	80091e2 <_svfprintf_r+0xaa6>
 80091ac:	3408      	adds	r4, #8
 80091ae:	9b07      	ldr	r3, [sp, #28]
 80091b0:	1e5e      	subs	r6, r3, #1
 80091b2:	2e00      	cmp	r6, #0
 80091b4:	f77f adef 	ble.w	8008d96 <_svfprintf_r+0x65a>
 80091b8:	f04f 0810 	mov.w	r8, #16
 80091bc:	4f1b      	ldr	r7, [pc, #108]	; (800922c <_svfprintf_r+0xaf0>)
 80091be:	2e10      	cmp	r6, #16
 80091c0:	6027      	str	r7, [r4, #0]
 80091c2:	dc18      	bgt.n	80091f6 <_svfprintf_r+0xaba>
 80091c4:	6066      	str	r6, [r4, #4]
 80091c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091c8:	441e      	add	r6, r3
 80091ca:	9623      	str	r6, [sp, #140]	; 0x8c
 80091cc:	e5d4      	b.n	8008d78 <_svfprintf_r+0x63c>
 80091ce:	aa21      	add	r2, sp, #132	; 0x84
 80091d0:	4649      	mov	r1, r9
 80091d2:	4650      	mov	r0, sl
 80091d4:	f001 ffb2 	bl	800b13c <__ssprint_r>
 80091d8:	2800      	cmp	r0, #0
 80091da:	f040 820c 	bne.w	80095f6 <_svfprintf_r+0xeba>
 80091de:	ac2e      	add	r4, sp, #184	; 0xb8
 80091e0:	e7d0      	b.n	8009184 <_svfprintf_r+0xa48>
 80091e2:	aa21      	add	r2, sp, #132	; 0x84
 80091e4:	4649      	mov	r1, r9
 80091e6:	4650      	mov	r0, sl
 80091e8:	f001 ffa8 	bl	800b13c <__ssprint_r>
 80091ec:	2800      	cmp	r0, #0
 80091ee:	f040 8202 	bne.w	80095f6 <_svfprintf_r+0xeba>
 80091f2:	ac2e      	add	r4, sp, #184	; 0xb8
 80091f4:	e7db      	b.n	80091ae <_svfprintf_r+0xa72>
 80091f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091f8:	f8c4 8004 	str.w	r8, [r4, #4]
 80091fc:	3310      	adds	r3, #16
 80091fe:	9323      	str	r3, [sp, #140]	; 0x8c
 8009200:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009202:	3301      	adds	r3, #1
 8009204:	2b07      	cmp	r3, #7
 8009206:	9322      	str	r3, [sp, #136]	; 0x88
 8009208:	dc02      	bgt.n	8009210 <_svfprintf_r+0xad4>
 800920a:	3408      	adds	r4, #8
 800920c:	3e10      	subs	r6, #16
 800920e:	e7d6      	b.n	80091be <_svfprintf_r+0xa82>
 8009210:	aa21      	add	r2, sp, #132	; 0x84
 8009212:	4649      	mov	r1, r9
 8009214:	4650      	mov	r0, sl
 8009216:	f001 ff91 	bl	800b13c <__ssprint_r>
 800921a:	2800      	cmp	r0, #0
 800921c:	f040 81eb 	bne.w	80095f6 <_svfprintf_r+0xeba>
 8009220:	ac2e      	add	r4, sp, #184	; 0xb8
 8009222:	e7f3      	b.n	800920c <_svfprintf_r+0xad0>
 8009224:	0800e97e 	.word	0x0800e97e
 8009228:	0800e98f 	.word	0x0800e98f
 800922c:	0800e9a1 	.word	0x0800e9a1
 8009230:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009232:	2b00      	cmp	r3, #0
 8009234:	dc7a      	bgt.n	800932c <_svfprintf_r+0xbf0>
 8009236:	4b9b      	ldr	r3, [pc, #620]	; (80094a4 <_svfprintf_r+0xd68>)
 8009238:	6023      	str	r3, [r4, #0]
 800923a:	2301      	movs	r3, #1
 800923c:	6063      	str	r3, [r4, #4]
 800923e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009240:	3301      	adds	r3, #1
 8009242:	9323      	str	r3, [sp, #140]	; 0x8c
 8009244:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009246:	3301      	adds	r3, #1
 8009248:	2b07      	cmp	r3, #7
 800924a:	9322      	str	r3, [sp, #136]	; 0x88
 800924c:	dc44      	bgt.n	80092d8 <_svfprintf_r+0xb9c>
 800924e:	3408      	adds	r4, #8
 8009250:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009252:	b923      	cbnz	r3, 800925e <_svfprintf_r+0xb22>
 8009254:	9b07      	ldr	r3, [sp, #28]
 8009256:	b913      	cbnz	r3, 800925e <_svfprintf_r+0xb22>
 8009258:	07e8      	lsls	r0, r5, #31
 800925a:	f57f ad9c 	bpl.w	8008d96 <_svfprintf_r+0x65a>
 800925e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009260:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009262:	6023      	str	r3, [r4, #0]
 8009264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009266:	6063      	str	r3, [r4, #4]
 8009268:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800926a:	4413      	add	r3, r2
 800926c:	9323      	str	r3, [sp, #140]	; 0x8c
 800926e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009270:	3301      	adds	r3, #1
 8009272:	2b07      	cmp	r3, #7
 8009274:	9322      	str	r3, [sp, #136]	; 0x88
 8009276:	dc39      	bgt.n	80092ec <_svfprintf_r+0xbb0>
 8009278:	f104 0308 	add.w	r3, r4, #8
 800927c:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800927e:	2e00      	cmp	r6, #0
 8009280:	da19      	bge.n	80092b6 <_svfprintf_r+0xb7a>
 8009282:	2410      	movs	r4, #16
 8009284:	4f88      	ldr	r7, [pc, #544]	; (80094a8 <_svfprintf_r+0xd6c>)
 8009286:	4276      	negs	r6, r6
 8009288:	2e10      	cmp	r6, #16
 800928a:	601f      	str	r7, [r3, #0]
 800928c:	dc38      	bgt.n	8009300 <_svfprintf_r+0xbc4>
 800928e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009290:	605e      	str	r6, [r3, #4]
 8009292:	4416      	add	r6, r2
 8009294:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009296:	9623      	str	r6, [sp, #140]	; 0x8c
 8009298:	3201      	adds	r2, #1
 800929a:	2a07      	cmp	r2, #7
 800929c:	f103 0308 	add.w	r3, r3, #8
 80092a0:	9222      	str	r2, [sp, #136]	; 0x88
 80092a2:	dd08      	ble.n	80092b6 <_svfprintf_r+0xb7a>
 80092a4:	aa21      	add	r2, sp, #132	; 0x84
 80092a6:	4649      	mov	r1, r9
 80092a8:	4650      	mov	r0, sl
 80092aa:	f001 ff47 	bl	800b13c <__ssprint_r>
 80092ae:	2800      	cmp	r0, #0
 80092b0:	f040 81a1 	bne.w	80095f6 <_svfprintf_r+0xeba>
 80092b4:	ab2e      	add	r3, sp, #184	; 0xb8
 80092b6:	9a07      	ldr	r2, [sp, #28]
 80092b8:	9907      	ldr	r1, [sp, #28]
 80092ba:	605a      	str	r2, [r3, #4]
 80092bc:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80092be:	f8c3 8000 	str.w	r8, [r3]
 80092c2:	440a      	add	r2, r1
 80092c4:	9223      	str	r2, [sp, #140]	; 0x8c
 80092c6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80092c8:	3201      	adds	r2, #1
 80092ca:	2a07      	cmp	r2, #7
 80092cc:	9222      	str	r2, [sp, #136]	; 0x88
 80092ce:	f73f ad59 	bgt.w	8008d84 <_svfprintf_r+0x648>
 80092d2:	f103 0408 	add.w	r4, r3, #8
 80092d6:	e55e      	b.n	8008d96 <_svfprintf_r+0x65a>
 80092d8:	aa21      	add	r2, sp, #132	; 0x84
 80092da:	4649      	mov	r1, r9
 80092dc:	4650      	mov	r0, sl
 80092de:	f001 ff2d 	bl	800b13c <__ssprint_r>
 80092e2:	2800      	cmp	r0, #0
 80092e4:	f040 8187 	bne.w	80095f6 <_svfprintf_r+0xeba>
 80092e8:	ac2e      	add	r4, sp, #184	; 0xb8
 80092ea:	e7b1      	b.n	8009250 <_svfprintf_r+0xb14>
 80092ec:	aa21      	add	r2, sp, #132	; 0x84
 80092ee:	4649      	mov	r1, r9
 80092f0:	4650      	mov	r0, sl
 80092f2:	f001 ff23 	bl	800b13c <__ssprint_r>
 80092f6:	2800      	cmp	r0, #0
 80092f8:	f040 817d 	bne.w	80095f6 <_svfprintf_r+0xeba>
 80092fc:	ab2e      	add	r3, sp, #184	; 0xb8
 80092fe:	e7bd      	b.n	800927c <_svfprintf_r+0xb40>
 8009300:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009302:	605c      	str	r4, [r3, #4]
 8009304:	3210      	adds	r2, #16
 8009306:	9223      	str	r2, [sp, #140]	; 0x8c
 8009308:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800930a:	3201      	adds	r2, #1
 800930c:	2a07      	cmp	r2, #7
 800930e:	9222      	str	r2, [sp, #136]	; 0x88
 8009310:	dc02      	bgt.n	8009318 <_svfprintf_r+0xbdc>
 8009312:	3308      	adds	r3, #8
 8009314:	3e10      	subs	r6, #16
 8009316:	e7b7      	b.n	8009288 <_svfprintf_r+0xb4c>
 8009318:	aa21      	add	r2, sp, #132	; 0x84
 800931a:	4649      	mov	r1, r9
 800931c:	4650      	mov	r0, sl
 800931e:	f001 ff0d 	bl	800b13c <__ssprint_r>
 8009322:	2800      	cmp	r0, #0
 8009324:	f040 8167 	bne.w	80095f6 <_svfprintf_r+0xeba>
 8009328:	ab2e      	add	r3, sp, #184	; 0xb8
 800932a:	e7f3      	b.n	8009314 <_svfprintf_r+0xbd8>
 800932c:	9b07      	ldr	r3, [sp, #28]
 800932e:	42bb      	cmp	r3, r7
 8009330:	bfa8      	it	ge
 8009332:	463b      	movge	r3, r7
 8009334:	2b00      	cmp	r3, #0
 8009336:	461e      	mov	r6, r3
 8009338:	dd0b      	ble.n	8009352 <_svfprintf_r+0xc16>
 800933a:	6063      	str	r3, [r4, #4]
 800933c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800933e:	f8c4 8000 	str.w	r8, [r4]
 8009342:	4433      	add	r3, r6
 8009344:	9323      	str	r3, [sp, #140]	; 0x8c
 8009346:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009348:	3301      	adds	r3, #1
 800934a:	2b07      	cmp	r3, #7
 800934c:	9322      	str	r3, [sp, #136]	; 0x88
 800934e:	dc5f      	bgt.n	8009410 <_svfprintf_r+0xcd4>
 8009350:	3408      	adds	r4, #8
 8009352:	2e00      	cmp	r6, #0
 8009354:	bfb4      	ite	lt
 8009356:	463e      	movlt	r6, r7
 8009358:	1bbe      	subge	r6, r7, r6
 800935a:	2e00      	cmp	r6, #0
 800935c:	dd0f      	ble.n	800937e <_svfprintf_r+0xc42>
 800935e:	f8df b148 	ldr.w	fp, [pc, #328]	; 80094a8 <_svfprintf_r+0xd6c>
 8009362:	2e10      	cmp	r6, #16
 8009364:	f8c4 b000 	str.w	fp, [r4]
 8009368:	dc5c      	bgt.n	8009424 <_svfprintf_r+0xce8>
 800936a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800936c:	6066      	str	r6, [r4, #4]
 800936e:	441e      	add	r6, r3
 8009370:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009372:	9623      	str	r6, [sp, #140]	; 0x8c
 8009374:	3301      	adds	r3, #1
 8009376:	2b07      	cmp	r3, #7
 8009378:	9322      	str	r3, [sp, #136]	; 0x88
 800937a:	dc6a      	bgt.n	8009452 <_svfprintf_r+0xd16>
 800937c:	3408      	adds	r4, #8
 800937e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009380:	9a07      	ldr	r2, [sp, #28]
 8009382:	4293      	cmp	r3, r2
 8009384:	db01      	blt.n	800938a <_svfprintf_r+0xc4e>
 8009386:	07e9      	lsls	r1, r5, #31
 8009388:	d50d      	bpl.n	80093a6 <_svfprintf_r+0xc6a>
 800938a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800938c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800938e:	6023      	str	r3, [r4, #0]
 8009390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009392:	6063      	str	r3, [r4, #4]
 8009394:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009396:	4413      	add	r3, r2
 8009398:	9323      	str	r3, [sp, #140]	; 0x8c
 800939a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800939c:	3301      	adds	r3, #1
 800939e:	2b07      	cmp	r3, #7
 80093a0:	9322      	str	r3, [sp, #136]	; 0x88
 80093a2:	dc60      	bgt.n	8009466 <_svfprintf_r+0xd2a>
 80093a4:	3408      	adds	r4, #8
 80093a6:	9b07      	ldr	r3, [sp, #28]
 80093a8:	9a07      	ldr	r2, [sp, #28]
 80093aa:	1bde      	subs	r6, r3, r7
 80093ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80093ae:	1ad3      	subs	r3, r2, r3
 80093b0:	429e      	cmp	r6, r3
 80093b2:	bfa8      	it	ge
 80093b4:	461e      	movge	r6, r3
 80093b6:	2e00      	cmp	r6, #0
 80093b8:	dd0b      	ble.n	80093d2 <_svfprintf_r+0xc96>
 80093ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80093bc:	4447      	add	r7, r8
 80093be:	4433      	add	r3, r6
 80093c0:	9323      	str	r3, [sp, #140]	; 0x8c
 80093c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80093c4:	6027      	str	r7, [r4, #0]
 80093c6:	3301      	adds	r3, #1
 80093c8:	2b07      	cmp	r3, #7
 80093ca:	6066      	str	r6, [r4, #4]
 80093cc:	9322      	str	r3, [sp, #136]	; 0x88
 80093ce:	dc54      	bgt.n	800947a <_svfprintf_r+0xd3e>
 80093d0:	3408      	adds	r4, #8
 80093d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80093d4:	9a07      	ldr	r2, [sp, #28]
 80093d6:	2e00      	cmp	r6, #0
 80093d8:	eba2 0303 	sub.w	r3, r2, r3
 80093dc:	bfb4      	ite	lt
 80093de:	461e      	movlt	r6, r3
 80093e0:	1b9e      	subge	r6, r3, r6
 80093e2:	2e00      	cmp	r6, #0
 80093e4:	f77f acd7 	ble.w	8008d96 <_svfprintf_r+0x65a>
 80093e8:	f04f 0810 	mov.w	r8, #16
 80093ec:	4f2e      	ldr	r7, [pc, #184]	; (80094a8 <_svfprintf_r+0xd6c>)
 80093ee:	2e10      	cmp	r6, #16
 80093f0:	6027      	str	r7, [r4, #0]
 80093f2:	f77f aee7 	ble.w	80091c4 <_svfprintf_r+0xa88>
 80093f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80093f8:	f8c4 8004 	str.w	r8, [r4, #4]
 80093fc:	3310      	adds	r3, #16
 80093fe:	9323      	str	r3, [sp, #140]	; 0x8c
 8009400:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009402:	3301      	adds	r3, #1
 8009404:	2b07      	cmp	r3, #7
 8009406:	9322      	str	r3, [sp, #136]	; 0x88
 8009408:	dc41      	bgt.n	800948e <_svfprintf_r+0xd52>
 800940a:	3408      	adds	r4, #8
 800940c:	3e10      	subs	r6, #16
 800940e:	e7ee      	b.n	80093ee <_svfprintf_r+0xcb2>
 8009410:	aa21      	add	r2, sp, #132	; 0x84
 8009412:	4649      	mov	r1, r9
 8009414:	4650      	mov	r0, sl
 8009416:	f001 fe91 	bl	800b13c <__ssprint_r>
 800941a:	2800      	cmp	r0, #0
 800941c:	f040 80eb 	bne.w	80095f6 <_svfprintf_r+0xeba>
 8009420:	ac2e      	add	r4, sp, #184	; 0xb8
 8009422:	e796      	b.n	8009352 <_svfprintf_r+0xc16>
 8009424:	2310      	movs	r3, #16
 8009426:	6063      	str	r3, [r4, #4]
 8009428:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800942a:	3310      	adds	r3, #16
 800942c:	9323      	str	r3, [sp, #140]	; 0x8c
 800942e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009430:	3301      	adds	r3, #1
 8009432:	2b07      	cmp	r3, #7
 8009434:	9322      	str	r3, [sp, #136]	; 0x88
 8009436:	dc02      	bgt.n	800943e <_svfprintf_r+0xd02>
 8009438:	3408      	adds	r4, #8
 800943a:	3e10      	subs	r6, #16
 800943c:	e791      	b.n	8009362 <_svfprintf_r+0xc26>
 800943e:	aa21      	add	r2, sp, #132	; 0x84
 8009440:	4649      	mov	r1, r9
 8009442:	4650      	mov	r0, sl
 8009444:	f001 fe7a 	bl	800b13c <__ssprint_r>
 8009448:	2800      	cmp	r0, #0
 800944a:	f040 80d4 	bne.w	80095f6 <_svfprintf_r+0xeba>
 800944e:	ac2e      	add	r4, sp, #184	; 0xb8
 8009450:	e7f3      	b.n	800943a <_svfprintf_r+0xcfe>
 8009452:	aa21      	add	r2, sp, #132	; 0x84
 8009454:	4649      	mov	r1, r9
 8009456:	4650      	mov	r0, sl
 8009458:	f001 fe70 	bl	800b13c <__ssprint_r>
 800945c:	2800      	cmp	r0, #0
 800945e:	f040 80ca 	bne.w	80095f6 <_svfprintf_r+0xeba>
 8009462:	ac2e      	add	r4, sp, #184	; 0xb8
 8009464:	e78b      	b.n	800937e <_svfprintf_r+0xc42>
 8009466:	aa21      	add	r2, sp, #132	; 0x84
 8009468:	4649      	mov	r1, r9
 800946a:	4650      	mov	r0, sl
 800946c:	f001 fe66 	bl	800b13c <__ssprint_r>
 8009470:	2800      	cmp	r0, #0
 8009472:	f040 80c0 	bne.w	80095f6 <_svfprintf_r+0xeba>
 8009476:	ac2e      	add	r4, sp, #184	; 0xb8
 8009478:	e795      	b.n	80093a6 <_svfprintf_r+0xc6a>
 800947a:	aa21      	add	r2, sp, #132	; 0x84
 800947c:	4649      	mov	r1, r9
 800947e:	4650      	mov	r0, sl
 8009480:	f001 fe5c 	bl	800b13c <__ssprint_r>
 8009484:	2800      	cmp	r0, #0
 8009486:	f040 80b6 	bne.w	80095f6 <_svfprintf_r+0xeba>
 800948a:	ac2e      	add	r4, sp, #184	; 0xb8
 800948c:	e7a1      	b.n	80093d2 <_svfprintf_r+0xc96>
 800948e:	aa21      	add	r2, sp, #132	; 0x84
 8009490:	4649      	mov	r1, r9
 8009492:	4650      	mov	r0, sl
 8009494:	f001 fe52 	bl	800b13c <__ssprint_r>
 8009498:	2800      	cmp	r0, #0
 800949a:	f040 80ac 	bne.w	80095f6 <_svfprintf_r+0xeba>
 800949e:	ac2e      	add	r4, sp, #184	; 0xb8
 80094a0:	e7b4      	b.n	800940c <_svfprintf_r+0xcd0>
 80094a2:	bf00      	nop
 80094a4:	0800e98f 	.word	0x0800e98f
 80094a8:	0800e9a1 	.word	0x0800e9a1
 80094ac:	9b07      	ldr	r3, [sp, #28]
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	dc01      	bgt.n	80094b6 <_svfprintf_r+0xd7a>
 80094b2:	07ea      	lsls	r2, r5, #31
 80094b4:	d576      	bpl.n	80095a4 <_svfprintf_r+0xe68>
 80094b6:	2301      	movs	r3, #1
 80094b8:	6063      	str	r3, [r4, #4]
 80094ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80094bc:	f8c4 8000 	str.w	r8, [r4]
 80094c0:	3301      	adds	r3, #1
 80094c2:	9323      	str	r3, [sp, #140]	; 0x8c
 80094c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80094c6:	3301      	adds	r3, #1
 80094c8:	2b07      	cmp	r3, #7
 80094ca:	9322      	str	r3, [sp, #136]	; 0x88
 80094cc:	dc36      	bgt.n	800953c <_svfprintf_r+0xe00>
 80094ce:	3408      	adds	r4, #8
 80094d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094d4:	6023      	str	r3, [r4, #0]
 80094d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094d8:	6063      	str	r3, [r4, #4]
 80094da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80094dc:	4413      	add	r3, r2
 80094de:	9323      	str	r3, [sp, #140]	; 0x8c
 80094e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80094e2:	3301      	adds	r3, #1
 80094e4:	2b07      	cmp	r3, #7
 80094e6:	9322      	str	r3, [sp, #136]	; 0x88
 80094e8:	dc31      	bgt.n	800954e <_svfprintf_r+0xe12>
 80094ea:	3408      	adds	r4, #8
 80094ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80094ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80094f0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80094f2:	990e      	ldr	r1, [sp, #56]	; 0x38
 80094f4:	f7f7 fa54 	bl	80009a0 <__aeabi_dcmpeq>
 80094f8:	9b07      	ldr	r3, [sp, #28]
 80094fa:	1e5e      	subs	r6, r3, #1
 80094fc:	2800      	cmp	r0, #0
 80094fe:	d12f      	bne.n	8009560 <_svfprintf_r+0xe24>
 8009500:	f108 0301 	add.w	r3, r8, #1
 8009504:	e884 0048 	stmia.w	r4, {r3, r6}
 8009508:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800950a:	9a07      	ldr	r2, [sp, #28]
 800950c:	3b01      	subs	r3, #1
 800950e:	4413      	add	r3, r2
 8009510:	9323      	str	r3, [sp, #140]	; 0x8c
 8009512:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009514:	3301      	adds	r3, #1
 8009516:	2b07      	cmp	r3, #7
 8009518:	9322      	str	r3, [sp, #136]	; 0x88
 800951a:	dd4a      	ble.n	80095b2 <_svfprintf_r+0xe76>
 800951c:	aa21      	add	r2, sp, #132	; 0x84
 800951e:	4649      	mov	r1, r9
 8009520:	4650      	mov	r0, sl
 8009522:	f001 fe0b 	bl	800b13c <__ssprint_r>
 8009526:	2800      	cmp	r0, #0
 8009528:	d165      	bne.n	80095f6 <_svfprintf_r+0xeba>
 800952a:	ac2e      	add	r4, sp, #184	; 0xb8
 800952c:	ab1d      	add	r3, sp, #116	; 0x74
 800952e:	6023      	str	r3, [r4, #0]
 8009530:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009532:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009534:	6063      	str	r3, [r4, #4]
 8009536:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009538:	4413      	add	r3, r2
 800953a:	e41c      	b.n	8008d76 <_svfprintf_r+0x63a>
 800953c:	aa21      	add	r2, sp, #132	; 0x84
 800953e:	4649      	mov	r1, r9
 8009540:	4650      	mov	r0, sl
 8009542:	f001 fdfb 	bl	800b13c <__ssprint_r>
 8009546:	2800      	cmp	r0, #0
 8009548:	d155      	bne.n	80095f6 <_svfprintf_r+0xeba>
 800954a:	ac2e      	add	r4, sp, #184	; 0xb8
 800954c:	e7c0      	b.n	80094d0 <_svfprintf_r+0xd94>
 800954e:	aa21      	add	r2, sp, #132	; 0x84
 8009550:	4649      	mov	r1, r9
 8009552:	4650      	mov	r0, sl
 8009554:	f001 fdf2 	bl	800b13c <__ssprint_r>
 8009558:	2800      	cmp	r0, #0
 800955a:	d14c      	bne.n	80095f6 <_svfprintf_r+0xeba>
 800955c:	ac2e      	add	r4, sp, #184	; 0xb8
 800955e:	e7c5      	b.n	80094ec <_svfprintf_r+0xdb0>
 8009560:	2e00      	cmp	r6, #0
 8009562:	dde3      	ble.n	800952c <_svfprintf_r+0xdf0>
 8009564:	f04f 0810 	mov.w	r8, #16
 8009568:	4f58      	ldr	r7, [pc, #352]	; (80096cc <_svfprintf_r+0xf90>)
 800956a:	2e10      	cmp	r6, #16
 800956c:	6027      	str	r7, [r4, #0]
 800956e:	dc04      	bgt.n	800957a <_svfprintf_r+0xe3e>
 8009570:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009572:	6066      	str	r6, [r4, #4]
 8009574:	441e      	add	r6, r3
 8009576:	9623      	str	r6, [sp, #140]	; 0x8c
 8009578:	e7cb      	b.n	8009512 <_svfprintf_r+0xdd6>
 800957a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800957c:	f8c4 8004 	str.w	r8, [r4, #4]
 8009580:	3310      	adds	r3, #16
 8009582:	9323      	str	r3, [sp, #140]	; 0x8c
 8009584:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009586:	3301      	adds	r3, #1
 8009588:	2b07      	cmp	r3, #7
 800958a:	9322      	str	r3, [sp, #136]	; 0x88
 800958c:	dc02      	bgt.n	8009594 <_svfprintf_r+0xe58>
 800958e:	3408      	adds	r4, #8
 8009590:	3e10      	subs	r6, #16
 8009592:	e7ea      	b.n	800956a <_svfprintf_r+0xe2e>
 8009594:	aa21      	add	r2, sp, #132	; 0x84
 8009596:	4649      	mov	r1, r9
 8009598:	4650      	mov	r0, sl
 800959a:	f001 fdcf 	bl	800b13c <__ssprint_r>
 800959e:	bb50      	cbnz	r0, 80095f6 <_svfprintf_r+0xeba>
 80095a0:	ac2e      	add	r4, sp, #184	; 0xb8
 80095a2:	e7f5      	b.n	8009590 <_svfprintf_r+0xe54>
 80095a4:	2301      	movs	r3, #1
 80095a6:	6063      	str	r3, [r4, #4]
 80095a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80095aa:	f8c4 8000 	str.w	r8, [r4]
 80095ae:	3301      	adds	r3, #1
 80095b0:	e7ae      	b.n	8009510 <_svfprintf_r+0xdd4>
 80095b2:	3408      	adds	r4, #8
 80095b4:	e7ba      	b.n	800952c <_svfprintf_r+0xdf0>
 80095b6:	3408      	adds	r4, #8
 80095b8:	f7ff bbed 	b.w	8008d96 <_svfprintf_r+0x65a>
 80095bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80095c0:	1a9d      	subs	r5, r3, r2
 80095c2:	2d00      	cmp	r5, #0
 80095c4:	f77f abea 	ble.w	8008d9c <_svfprintf_r+0x660>
 80095c8:	2610      	movs	r6, #16
 80095ca:	4b41      	ldr	r3, [pc, #260]	; (80096d0 <_svfprintf_r+0xf94>)
 80095cc:	2d10      	cmp	r5, #16
 80095ce:	6023      	str	r3, [r4, #0]
 80095d0:	dc1b      	bgt.n	800960a <_svfprintf_r+0xece>
 80095d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80095d4:	6065      	str	r5, [r4, #4]
 80095d6:	441d      	add	r5, r3
 80095d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80095da:	9523      	str	r5, [sp, #140]	; 0x8c
 80095dc:	3301      	adds	r3, #1
 80095de:	2b07      	cmp	r3, #7
 80095e0:	9322      	str	r3, [sp, #136]	; 0x88
 80095e2:	f77f abdb 	ble.w	8008d9c <_svfprintf_r+0x660>
 80095e6:	aa21      	add	r2, sp, #132	; 0x84
 80095e8:	4649      	mov	r1, r9
 80095ea:	4650      	mov	r0, sl
 80095ec:	f001 fda6 	bl	800b13c <__ssprint_r>
 80095f0:	2800      	cmp	r0, #0
 80095f2:	f43f abd3 	beq.w	8008d9c <_svfprintf_r+0x660>
 80095f6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80095fa:	f013 0f40 	tst.w	r3, #64	; 0x40
 80095fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009600:	bf18      	it	ne
 8009602:	f04f 33ff 	movne.w	r3, #4294967295
 8009606:	f7ff b8bd 	b.w	8008784 <_svfprintf_r+0x48>
 800960a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800960c:	6066      	str	r6, [r4, #4]
 800960e:	3310      	adds	r3, #16
 8009610:	9323      	str	r3, [sp, #140]	; 0x8c
 8009612:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009614:	3301      	adds	r3, #1
 8009616:	2b07      	cmp	r3, #7
 8009618:	9322      	str	r3, [sp, #136]	; 0x88
 800961a:	dc02      	bgt.n	8009622 <_svfprintf_r+0xee6>
 800961c:	3408      	adds	r4, #8
 800961e:	3d10      	subs	r5, #16
 8009620:	e7d3      	b.n	80095ca <_svfprintf_r+0xe8e>
 8009622:	aa21      	add	r2, sp, #132	; 0x84
 8009624:	4649      	mov	r1, r9
 8009626:	4650      	mov	r0, sl
 8009628:	f001 fd88 	bl	800b13c <__ssprint_r>
 800962c:	2800      	cmp	r0, #0
 800962e:	d1e2      	bne.n	80095f6 <_svfprintf_r+0xeba>
 8009630:	ac2e      	add	r4, sp, #184	; 0xb8
 8009632:	e7f4      	b.n	800961e <_svfprintf_r+0xee2>
 8009634:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009636:	2b00      	cmp	r3, #0
 8009638:	d0dd      	beq.n	80095f6 <_svfprintf_r+0xeba>
 800963a:	aa21      	add	r2, sp, #132	; 0x84
 800963c:	4649      	mov	r1, r9
 800963e:	4650      	mov	r0, sl
 8009640:	f001 fd7c 	bl	800b13c <__ssprint_r>
 8009644:	e7d7      	b.n	80095f6 <_svfprintf_r+0xeba>
 8009646:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009648:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800964a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800964c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800964e:	f7f7 f9d9 	bl	8000a04 <__aeabi_dcmpun>
 8009652:	2800      	cmp	r0, #0
 8009654:	f43f aa3d 	beq.w	8008ad2 <_svfprintf_r+0x396>
 8009658:	4b1e      	ldr	r3, [pc, #120]	; (80096d4 <_svfprintf_r+0xf98>)
 800965a:	4a1f      	ldr	r2, [pc, #124]	; (80096d8 <_svfprintf_r+0xf9c>)
 800965c:	f7ff ba2d 	b.w	8008aba <_svfprintf_r+0x37e>
 8009660:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009662:	eba3 0308 	sub.w	r3, r3, r8
 8009666:	9307      	str	r3, [sp, #28]
 8009668:	f7ff baaf 	b.w	8008bca <_svfprintf_r+0x48e>
 800966c:	ea56 0207 	orrs.w	r2, r6, r7
 8009670:	950f      	str	r5, [sp, #60]	; 0x3c
 8009672:	f43f ac2b 	beq.w	8008ecc <_svfprintf_r+0x790>
 8009676:	2b01      	cmp	r3, #1
 8009678:	f43f ac9d 	beq.w	8008fb6 <_svfprintf_r+0x87a>
 800967c:	2b02      	cmp	r3, #2
 800967e:	f43f acbd 	beq.w	8008ffc <_svfprintf_r+0x8c0>
 8009682:	ab2e      	add	r3, sp, #184	; 0xb8
 8009684:	08f1      	lsrs	r1, r6, #3
 8009686:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800968a:	08f8      	lsrs	r0, r7, #3
 800968c:	f006 0207 	and.w	r2, r6, #7
 8009690:	4607      	mov	r7, r0
 8009692:	460e      	mov	r6, r1
 8009694:	3230      	adds	r2, #48	; 0x30
 8009696:	ea56 0107 	orrs.w	r1, r6, r7
 800969a:	f103 38ff 	add.w	r8, r3, #4294967295
 800969e:	f803 2c01 	strb.w	r2, [r3, #-1]
 80096a2:	f47f ac86 	bne.w	8008fb2 <_svfprintf_r+0x876>
 80096a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80096a8:	07c9      	lsls	r1, r1, #31
 80096aa:	d506      	bpl.n	80096ba <_svfprintf_r+0xf7e>
 80096ac:	2a30      	cmp	r2, #48	; 0x30
 80096ae:	d004      	beq.n	80096ba <_svfprintf_r+0xf7e>
 80096b0:	2230      	movs	r2, #48	; 0x30
 80096b2:	f808 2c01 	strb.w	r2, [r8, #-1]
 80096b6:	f1a3 0802 	sub.w	r8, r3, #2
 80096ba:	ab2e      	add	r3, sp, #184	; 0xb8
 80096bc:	465e      	mov	r6, fp
 80096be:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80096c0:	eba3 0b08 	sub.w	fp, r3, r8
 80096c4:	2700      	movs	r7, #0
 80096c6:	f7ff bace 	b.w	8008c66 <_svfprintf_r+0x52a>
 80096ca:	bf00      	nop
 80096cc:	0800e9a1 	.word	0x0800e9a1
 80096d0:	0800e991 	.word	0x0800e991
 80096d4:	0800e965 	.word	0x0800e965
 80096d8:	0800e969 	.word	0x0800e969

080096dc <quorem>:
 80096dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096e0:	6903      	ldr	r3, [r0, #16]
 80096e2:	690c      	ldr	r4, [r1, #16]
 80096e4:	4680      	mov	r8, r0
 80096e6:	429c      	cmp	r4, r3
 80096e8:	f300 8082 	bgt.w	80097f0 <quorem+0x114>
 80096ec:	3c01      	subs	r4, #1
 80096ee:	f101 0714 	add.w	r7, r1, #20
 80096f2:	f100 0614 	add.w	r6, r0, #20
 80096f6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80096fa:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80096fe:	3501      	adds	r5, #1
 8009700:	fbb0 f5f5 	udiv	r5, r0, r5
 8009704:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8009708:	eb06 030e 	add.w	r3, r6, lr
 800970c:	eb07 090e 	add.w	r9, r7, lr
 8009710:	9301      	str	r3, [sp, #4]
 8009712:	b38d      	cbz	r5, 8009778 <quorem+0x9c>
 8009714:	f04f 0a00 	mov.w	sl, #0
 8009718:	4638      	mov	r0, r7
 800971a:	46b4      	mov	ip, r6
 800971c:	46d3      	mov	fp, sl
 800971e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009722:	b293      	uxth	r3, r2
 8009724:	fb05 a303 	mla	r3, r5, r3, sl
 8009728:	0c12      	lsrs	r2, r2, #16
 800972a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800972e:	fb05 a202 	mla	r2, r5, r2, sl
 8009732:	b29b      	uxth	r3, r3
 8009734:	ebab 0303 	sub.w	r3, fp, r3
 8009738:	f8bc b000 	ldrh.w	fp, [ip]
 800973c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009740:	445b      	add	r3, fp
 8009742:	fa1f fb82 	uxth.w	fp, r2
 8009746:	f8dc 2000 	ldr.w	r2, [ip]
 800974a:	4581      	cmp	r9, r0
 800974c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009750:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009754:	b29b      	uxth	r3, r3
 8009756:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800975a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800975e:	f84c 3b04 	str.w	r3, [ip], #4
 8009762:	d2dc      	bcs.n	800971e <quorem+0x42>
 8009764:	f856 300e 	ldr.w	r3, [r6, lr]
 8009768:	b933      	cbnz	r3, 8009778 <quorem+0x9c>
 800976a:	9b01      	ldr	r3, [sp, #4]
 800976c:	3b04      	subs	r3, #4
 800976e:	429e      	cmp	r6, r3
 8009770:	461a      	mov	r2, r3
 8009772:	d331      	bcc.n	80097d8 <quorem+0xfc>
 8009774:	f8c8 4010 	str.w	r4, [r8, #16]
 8009778:	4640      	mov	r0, r8
 800977a:	f001 fa84 	bl	800ac86 <__mcmp>
 800977e:	2800      	cmp	r0, #0
 8009780:	db26      	blt.n	80097d0 <quorem+0xf4>
 8009782:	4630      	mov	r0, r6
 8009784:	f04f 0e00 	mov.w	lr, #0
 8009788:	3501      	adds	r5, #1
 800978a:	f857 1b04 	ldr.w	r1, [r7], #4
 800978e:	f8d0 c000 	ldr.w	ip, [r0]
 8009792:	b28b      	uxth	r3, r1
 8009794:	ebae 0303 	sub.w	r3, lr, r3
 8009798:	fa1f f28c 	uxth.w	r2, ip
 800979c:	4413      	add	r3, r2
 800979e:	0c0a      	lsrs	r2, r1, #16
 80097a0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80097a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097ae:	45b9      	cmp	r9, r7
 80097b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80097b4:	f840 3b04 	str.w	r3, [r0], #4
 80097b8:	d2e7      	bcs.n	800978a <quorem+0xae>
 80097ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80097be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80097c2:	b92a      	cbnz	r2, 80097d0 <quorem+0xf4>
 80097c4:	3b04      	subs	r3, #4
 80097c6:	429e      	cmp	r6, r3
 80097c8:	461a      	mov	r2, r3
 80097ca:	d30b      	bcc.n	80097e4 <quorem+0x108>
 80097cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80097d0:	4628      	mov	r0, r5
 80097d2:	b003      	add	sp, #12
 80097d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097d8:	6812      	ldr	r2, [r2, #0]
 80097da:	3b04      	subs	r3, #4
 80097dc:	2a00      	cmp	r2, #0
 80097de:	d1c9      	bne.n	8009774 <quorem+0x98>
 80097e0:	3c01      	subs	r4, #1
 80097e2:	e7c4      	b.n	800976e <quorem+0x92>
 80097e4:	6812      	ldr	r2, [r2, #0]
 80097e6:	3b04      	subs	r3, #4
 80097e8:	2a00      	cmp	r2, #0
 80097ea:	d1ef      	bne.n	80097cc <quorem+0xf0>
 80097ec:	3c01      	subs	r4, #1
 80097ee:	e7ea      	b.n	80097c6 <quorem+0xea>
 80097f0:	2000      	movs	r0, #0
 80097f2:	e7ee      	b.n	80097d2 <quorem+0xf6>
 80097f4:	0000      	movs	r0, r0
	...

080097f8 <_dtoa_r>:
 80097f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097fc:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80097fe:	b095      	sub	sp, #84	; 0x54
 8009800:	4604      	mov	r4, r0
 8009802:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8009804:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009808:	b93e      	cbnz	r6, 800981a <_dtoa_r+0x22>
 800980a:	2010      	movs	r0, #16
 800980c:	f000 fdd8 	bl	800a3c0 <malloc>
 8009810:	6260      	str	r0, [r4, #36]	; 0x24
 8009812:	6046      	str	r6, [r0, #4]
 8009814:	6086      	str	r6, [r0, #8]
 8009816:	6006      	str	r6, [r0, #0]
 8009818:	60c6      	str	r6, [r0, #12]
 800981a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800981c:	6819      	ldr	r1, [r3, #0]
 800981e:	b151      	cbz	r1, 8009836 <_dtoa_r+0x3e>
 8009820:	685a      	ldr	r2, [r3, #4]
 8009822:	2301      	movs	r3, #1
 8009824:	4093      	lsls	r3, r2
 8009826:	604a      	str	r2, [r1, #4]
 8009828:	608b      	str	r3, [r1, #8]
 800982a:	4620      	mov	r0, r4
 800982c:	f001 f856 	bl	800a8dc <_Bfree>
 8009830:	2200      	movs	r2, #0
 8009832:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009834:	601a      	str	r2, [r3, #0]
 8009836:	9b03      	ldr	r3, [sp, #12]
 8009838:	2b00      	cmp	r3, #0
 800983a:	bfb7      	itett	lt
 800983c:	2301      	movlt	r3, #1
 800983e:	2300      	movge	r3, #0
 8009840:	602b      	strlt	r3, [r5, #0]
 8009842:	9b03      	ldrlt	r3, [sp, #12]
 8009844:	bfae      	itee	ge
 8009846:	602b      	strge	r3, [r5, #0]
 8009848:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800984c:	9303      	strlt	r3, [sp, #12]
 800984e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009852:	4bab      	ldr	r3, [pc, #684]	; (8009b00 <_dtoa_r+0x308>)
 8009854:	ea33 0309 	bics.w	r3, r3, r9
 8009858:	d11b      	bne.n	8009892 <_dtoa_r+0x9a>
 800985a:	f242 730f 	movw	r3, #9999	; 0x270f
 800985e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009860:	6013      	str	r3, [r2, #0]
 8009862:	9b02      	ldr	r3, [sp, #8]
 8009864:	b923      	cbnz	r3, 8009870 <_dtoa_r+0x78>
 8009866:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800986a:	2800      	cmp	r0, #0
 800986c:	f000 8583 	beq.w	800a376 <_dtoa_r+0xb7e>
 8009870:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009872:	b953      	cbnz	r3, 800988a <_dtoa_r+0x92>
 8009874:	4ba3      	ldr	r3, [pc, #652]	; (8009b04 <_dtoa_r+0x30c>)
 8009876:	e021      	b.n	80098bc <_dtoa_r+0xc4>
 8009878:	4ba3      	ldr	r3, [pc, #652]	; (8009b08 <_dtoa_r+0x310>)
 800987a:	9306      	str	r3, [sp, #24]
 800987c:	3308      	adds	r3, #8
 800987e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009880:	6013      	str	r3, [r2, #0]
 8009882:	9806      	ldr	r0, [sp, #24]
 8009884:	b015      	add	sp, #84	; 0x54
 8009886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800988a:	4b9e      	ldr	r3, [pc, #632]	; (8009b04 <_dtoa_r+0x30c>)
 800988c:	9306      	str	r3, [sp, #24]
 800988e:	3303      	adds	r3, #3
 8009890:	e7f5      	b.n	800987e <_dtoa_r+0x86>
 8009892:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009896:	2200      	movs	r2, #0
 8009898:	2300      	movs	r3, #0
 800989a:	4630      	mov	r0, r6
 800989c:	4639      	mov	r1, r7
 800989e:	f7f7 f87f 	bl	80009a0 <__aeabi_dcmpeq>
 80098a2:	4680      	mov	r8, r0
 80098a4:	b160      	cbz	r0, 80098c0 <_dtoa_r+0xc8>
 80098a6:	2301      	movs	r3, #1
 80098a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80098aa:	6013      	str	r3, [r2, #0]
 80098ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	f000 855e 	beq.w	800a370 <_dtoa_r+0xb78>
 80098b4:	4b95      	ldr	r3, [pc, #596]	; (8009b0c <_dtoa_r+0x314>)
 80098b6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80098b8:	6013      	str	r3, [r2, #0]
 80098ba:	3b01      	subs	r3, #1
 80098bc:	9306      	str	r3, [sp, #24]
 80098be:	e7e0      	b.n	8009882 <_dtoa_r+0x8a>
 80098c0:	ab12      	add	r3, sp, #72	; 0x48
 80098c2:	9301      	str	r3, [sp, #4]
 80098c4:	ab13      	add	r3, sp, #76	; 0x4c
 80098c6:	9300      	str	r3, [sp, #0]
 80098c8:	4632      	mov	r2, r6
 80098ca:	463b      	mov	r3, r7
 80098cc:	4620      	mov	r0, r4
 80098ce:	f001 fa53 	bl	800ad78 <__d2b>
 80098d2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80098d6:	4682      	mov	sl, r0
 80098d8:	2d00      	cmp	r5, #0
 80098da:	d07d      	beq.n	80099d8 <_dtoa_r+0x1e0>
 80098dc:	4630      	mov	r0, r6
 80098de:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098e2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80098e6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80098ea:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80098ee:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80098f2:	2200      	movs	r2, #0
 80098f4:	4b86      	ldr	r3, [pc, #536]	; (8009b10 <_dtoa_r+0x318>)
 80098f6:	f7f6 fc37 	bl	8000168 <__aeabi_dsub>
 80098fa:	a37b      	add	r3, pc, #492	; (adr r3, 8009ae8 <_dtoa_r+0x2f0>)
 80098fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009900:	f7f6 fde6 	bl	80004d0 <__aeabi_dmul>
 8009904:	a37a      	add	r3, pc, #488	; (adr r3, 8009af0 <_dtoa_r+0x2f8>)
 8009906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990a:	f7f6 fc2f 	bl	800016c <__adddf3>
 800990e:	4606      	mov	r6, r0
 8009910:	4628      	mov	r0, r5
 8009912:	460f      	mov	r7, r1
 8009914:	f7f6 fd76 	bl	8000404 <__aeabi_i2d>
 8009918:	a377      	add	r3, pc, #476	; (adr r3, 8009af8 <_dtoa_r+0x300>)
 800991a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800991e:	f7f6 fdd7 	bl	80004d0 <__aeabi_dmul>
 8009922:	4602      	mov	r2, r0
 8009924:	460b      	mov	r3, r1
 8009926:	4630      	mov	r0, r6
 8009928:	4639      	mov	r1, r7
 800992a:	f7f6 fc1f 	bl	800016c <__adddf3>
 800992e:	4606      	mov	r6, r0
 8009930:	460f      	mov	r7, r1
 8009932:	f7f7 f87d 	bl	8000a30 <__aeabi_d2iz>
 8009936:	2200      	movs	r2, #0
 8009938:	4683      	mov	fp, r0
 800993a:	2300      	movs	r3, #0
 800993c:	4630      	mov	r0, r6
 800993e:	4639      	mov	r1, r7
 8009940:	f7f7 f838 	bl	80009b4 <__aeabi_dcmplt>
 8009944:	b158      	cbz	r0, 800995e <_dtoa_r+0x166>
 8009946:	4658      	mov	r0, fp
 8009948:	f7f6 fd5c 	bl	8000404 <__aeabi_i2d>
 800994c:	4602      	mov	r2, r0
 800994e:	460b      	mov	r3, r1
 8009950:	4630      	mov	r0, r6
 8009952:	4639      	mov	r1, r7
 8009954:	f7f7 f824 	bl	80009a0 <__aeabi_dcmpeq>
 8009958:	b908      	cbnz	r0, 800995e <_dtoa_r+0x166>
 800995a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800995e:	f1bb 0f16 	cmp.w	fp, #22
 8009962:	d858      	bhi.n	8009a16 <_dtoa_r+0x21e>
 8009964:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009968:	496a      	ldr	r1, [pc, #424]	; (8009b14 <_dtoa_r+0x31c>)
 800996a:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800996e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009972:	f7f7 f83d 	bl	80009f0 <__aeabi_dcmpgt>
 8009976:	2800      	cmp	r0, #0
 8009978:	d04f      	beq.n	8009a1a <_dtoa_r+0x222>
 800997a:	2300      	movs	r3, #0
 800997c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009980:	930d      	str	r3, [sp, #52]	; 0x34
 8009982:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009984:	1b5d      	subs	r5, r3, r5
 8009986:	1e6b      	subs	r3, r5, #1
 8009988:	9307      	str	r3, [sp, #28]
 800998a:	bf43      	ittte	mi
 800998c:	2300      	movmi	r3, #0
 800998e:	f1c5 0801 	rsbmi	r8, r5, #1
 8009992:	9307      	strmi	r3, [sp, #28]
 8009994:	f04f 0800 	movpl.w	r8, #0
 8009998:	f1bb 0f00 	cmp.w	fp, #0
 800999c:	db3f      	blt.n	8009a1e <_dtoa_r+0x226>
 800999e:	9b07      	ldr	r3, [sp, #28]
 80099a0:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80099a4:	445b      	add	r3, fp
 80099a6:	9307      	str	r3, [sp, #28]
 80099a8:	2300      	movs	r3, #0
 80099aa:	9308      	str	r3, [sp, #32]
 80099ac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80099ae:	2b09      	cmp	r3, #9
 80099b0:	f200 80b4 	bhi.w	8009b1c <_dtoa_r+0x324>
 80099b4:	2b05      	cmp	r3, #5
 80099b6:	bfc4      	itt	gt
 80099b8:	3b04      	subgt	r3, #4
 80099ba:	931e      	strgt	r3, [sp, #120]	; 0x78
 80099bc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80099be:	bfc8      	it	gt
 80099c0:	2600      	movgt	r6, #0
 80099c2:	f1a3 0302 	sub.w	r3, r3, #2
 80099c6:	bfd8      	it	le
 80099c8:	2601      	movle	r6, #1
 80099ca:	2b03      	cmp	r3, #3
 80099cc:	f200 80b2 	bhi.w	8009b34 <_dtoa_r+0x33c>
 80099d0:	e8df f003 	tbb	[pc, r3]
 80099d4:	782d8684 	.word	0x782d8684
 80099d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80099da:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80099dc:	441d      	add	r5, r3
 80099de:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80099e2:	2b20      	cmp	r3, #32
 80099e4:	dd11      	ble.n	8009a0a <_dtoa_r+0x212>
 80099e6:	9a02      	ldr	r2, [sp, #8]
 80099e8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80099ec:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80099f0:	fa22 f000 	lsr.w	r0, r2, r0
 80099f4:	fa09 f303 	lsl.w	r3, r9, r3
 80099f8:	4318      	orrs	r0, r3
 80099fa:	f7f6 fcf3 	bl	80003e4 <__aeabi_ui2d>
 80099fe:	2301      	movs	r3, #1
 8009a00:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009a04:	3d01      	subs	r5, #1
 8009a06:	9310      	str	r3, [sp, #64]	; 0x40
 8009a08:	e773      	b.n	80098f2 <_dtoa_r+0xfa>
 8009a0a:	f1c3 0020 	rsb	r0, r3, #32
 8009a0e:	9b02      	ldr	r3, [sp, #8]
 8009a10:	fa03 f000 	lsl.w	r0, r3, r0
 8009a14:	e7f1      	b.n	80099fa <_dtoa_r+0x202>
 8009a16:	2301      	movs	r3, #1
 8009a18:	e7b2      	b.n	8009980 <_dtoa_r+0x188>
 8009a1a:	900d      	str	r0, [sp, #52]	; 0x34
 8009a1c:	e7b1      	b.n	8009982 <_dtoa_r+0x18a>
 8009a1e:	f1cb 0300 	rsb	r3, fp, #0
 8009a22:	9308      	str	r3, [sp, #32]
 8009a24:	2300      	movs	r3, #0
 8009a26:	eba8 080b 	sub.w	r8, r8, fp
 8009a2a:	930c      	str	r3, [sp, #48]	; 0x30
 8009a2c:	e7be      	b.n	80099ac <_dtoa_r+0x1b4>
 8009a2e:	2301      	movs	r3, #1
 8009a30:	9309      	str	r3, [sp, #36]	; 0x24
 8009a32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	f340 8080 	ble.w	8009b3a <_dtoa_r+0x342>
 8009a3a:	4699      	mov	r9, r3
 8009a3c:	9304      	str	r3, [sp, #16]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	2104      	movs	r1, #4
 8009a42:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009a44:	606a      	str	r2, [r5, #4]
 8009a46:	f101 0214 	add.w	r2, r1, #20
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d97a      	bls.n	8009b44 <_dtoa_r+0x34c>
 8009a4e:	6869      	ldr	r1, [r5, #4]
 8009a50:	4620      	mov	r0, r4
 8009a52:	f000 ff0f 	bl	800a874 <_Balloc>
 8009a56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a58:	6028      	str	r0, [r5, #0]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f1b9 0f0e 	cmp.w	r9, #14
 8009a60:	9306      	str	r3, [sp, #24]
 8009a62:	f200 80f0 	bhi.w	8009c46 <_dtoa_r+0x44e>
 8009a66:	2e00      	cmp	r6, #0
 8009a68:	f000 80ed 	beq.w	8009c46 <_dtoa_r+0x44e>
 8009a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a70:	f1bb 0f00 	cmp.w	fp, #0
 8009a74:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009a78:	dd79      	ble.n	8009b6e <_dtoa_r+0x376>
 8009a7a:	4a26      	ldr	r2, [pc, #152]	; (8009b14 <_dtoa_r+0x31c>)
 8009a7c:	f00b 030f 	and.w	r3, fp, #15
 8009a80:	ea4f 162b 	mov.w	r6, fp, asr #4
 8009a84:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009a88:	06f0      	lsls	r0, r6, #27
 8009a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a8e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009a92:	d55c      	bpl.n	8009b4e <_dtoa_r+0x356>
 8009a94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009a98:	4b1f      	ldr	r3, [pc, #124]	; (8009b18 <_dtoa_r+0x320>)
 8009a9a:	2503      	movs	r5, #3
 8009a9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009aa0:	f7f6 fe40 	bl	8000724 <__aeabi_ddiv>
 8009aa4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009aa8:	f006 060f 	and.w	r6, r6, #15
 8009aac:	4f1a      	ldr	r7, [pc, #104]	; (8009b18 <_dtoa_r+0x320>)
 8009aae:	2e00      	cmp	r6, #0
 8009ab0:	d14f      	bne.n	8009b52 <_dtoa_r+0x35a>
 8009ab2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009ab6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009aba:	f7f6 fe33 	bl	8000724 <__aeabi_ddiv>
 8009abe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ac2:	e06e      	b.n	8009ba2 <_dtoa_r+0x3aa>
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	9309      	str	r3, [sp, #36]	; 0x24
 8009ac8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009aca:	445b      	add	r3, fp
 8009acc:	f103 0901 	add.w	r9, r3, #1
 8009ad0:	9304      	str	r3, [sp, #16]
 8009ad2:	464b      	mov	r3, r9
 8009ad4:	2b01      	cmp	r3, #1
 8009ad6:	bfb8      	it	lt
 8009ad8:	2301      	movlt	r3, #1
 8009ada:	e7b0      	b.n	8009a3e <_dtoa_r+0x246>
 8009adc:	2300      	movs	r3, #0
 8009ade:	e7a7      	b.n	8009a30 <_dtoa_r+0x238>
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	e7f0      	b.n	8009ac6 <_dtoa_r+0x2ce>
 8009ae4:	f3af 8000 	nop.w
 8009ae8:	636f4361 	.word	0x636f4361
 8009aec:	3fd287a7 	.word	0x3fd287a7
 8009af0:	8b60c8b3 	.word	0x8b60c8b3
 8009af4:	3fc68a28 	.word	0x3fc68a28
 8009af8:	509f79fb 	.word	0x509f79fb
 8009afc:	3fd34413 	.word	0x3fd34413
 8009b00:	7ff00000 	.word	0x7ff00000
 8009b04:	0800e9ba 	.word	0x0800e9ba
 8009b08:	0800e9b1 	.word	0x0800e9b1
 8009b0c:	0800e990 	.word	0x0800e990
 8009b10:	3ff80000 	.word	0x3ff80000
 8009b14:	0800ea50 	.word	0x0800ea50
 8009b18:	0800ea28 	.word	0x0800ea28
 8009b1c:	2601      	movs	r6, #1
 8009b1e:	2300      	movs	r3, #0
 8009b20:	9609      	str	r6, [sp, #36]	; 0x24
 8009b22:	931e      	str	r3, [sp, #120]	; 0x78
 8009b24:	f04f 33ff 	mov.w	r3, #4294967295
 8009b28:	2200      	movs	r2, #0
 8009b2a:	9304      	str	r3, [sp, #16]
 8009b2c:	4699      	mov	r9, r3
 8009b2e:	2312      	movs	r3, #18
 8009b30:	921f      	str	r2, [sp, #124]	; 0x7c
 8009b32:	e784      	b.n	8009a3e <_dtoa_r+0x246>
 8009b34:	2301      	movs	r3, #1
 8009b36:	9309      	str	r3, [sp, #36]	; 0x24
 8009b38:	e7f4      	b.n	8009b24 <_dtoa_r+0x32c>
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	9304      	str	r3, [sp, #16]
 8009b3e:	4699      	mov	r9, r3
 8009b40:	461a      	mov	r2, r3
 8009b42:	e7f5      	b.n	8009b30 <_dtoa_r+0x338>
 8009b44:	686a      	ldr	r2, [r5, #4]
 8009b46:	0049      	lsls	r1, r1, #1
 8009b48:	3201      	adds	r2, #1
 8009b4a:	606a      	str	r2, [r5, #4]
 8009b4c:	e77b      	b.n	8009a46 <_dtoa_r+0x24e>
 8009b4e:	2502      	movs	r5, #2
 8009b50:	e7ac      	b.n	8009aac <_dtoa_r+0x2b4>
 8009b52:	07f1      	lsls	r1, r6, #31
 8009b54:	d508      	bpl.n	8009b68 <_dtoa_r+0x370>
 8009b56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009b5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b5e:	f7f6 fcb7 	bl	80004d0 <__aeabi_dmul>
 8009b62:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009b66:	3501      	adds	r5, #1
 8009b68:	1076      	asrs	r6, r6, #1
 8009b6a:	3708      	adds	r7, #8
 8009b6c:	e79f      	b.n	8009aae <_dtoa_r+0x2b6>
 8009b6e:	f000 80a5 	beq.w	8009cbc <_dtoa_r+0x4c4>
 8009b72:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009b76:	f1cb 0600 	rsb	r6, fp, #0
 8009b7a:	4ba2      	ldr	r3, [pc, #648]	; (8009e04 <_dtoa_r+0x60c>)
 8009b7c:	f006 020f 	and.w	r2, r6, #15
 8009b80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b88:	f7f6 fca2 	bl	80004d0 <__aeabi_dmul>
 8009b8c:	2502      	movs	r5, #2
 8009b8e:	2300      	movs	r3, #0
 8009b90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b94:	4f9c      	ldr	r7, [pc, #624]	; (8009e08 <_dtoa_r+0x610>)
 8009b96:	1136      	asrs	r6, r6, #4
 8009b98:	2e00      	cmp	r6, #0
 8009b9a:	f040 8084 	bne.w	8009ca6 <_dtoa_r+0x4ae>
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d18d      	bne.n	8009abe <_dtoa_r+0x2c6>
 8009ba2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	f000 808b 	beq.w	8009cc0 <_dtoa_r+0x4c8>
 8009baa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009bae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009bb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	4b94      	ldr	r3, [pc, #592]	; (8009e0c <_dtoa_r+0x614>)
 8009bba:	f7f6 fefb 	bl	80009b4 <__aeabi_dcmplt>
 8009bbe:	2800      	cmp	r0, #0
 8009bc0:	d07e      	beq.n	8009cc0 <_dtoa_r+0x4c8>
 8009bc2:	f1b9 0f00 	cmp.w	r9, #0
 8009bc6:	d07b      	beq.n	8009cc0 <_dtoa_r+0x4c8>
 8009bc8:	9b04      	ldr	r3, [sp, #16]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	dd37      	ble.n	8009c3e <_dtoa_r+0x446>
 8009bce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	4b8e      	ldr	r3, [pc, #568]	; (8009e10 <_dtoa_r+0x618>)
 8009bd6:	f7f6 fc7b 	bl	80004d0 <__aeabi_dmul>
 8009bda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009bde:	9e04      	ldr	r6, [sp, #16]
 8009be0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009be4:	3501      	adds	r5, #1
 8009be6:	4628      	mov	r0, r5
 8009be8:	f7f6 fc0c 	bl	8000404 <__aeabi_i2d>
 8009bec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009bf0:	f7f6 fc6e 	bl	80004d0 <__aeabi_dmul>
 8009bf4:	4b87      	ldr	r3, [pc, #540]	; (8009e14 <_dtoa_r+0x61c>)
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	f7f6 fab8 	bl	800016c <__adddf3>
 8009bfc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009c00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c02:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8009c06:	950b      	str	r5, [sp, #44]	; 0x2c
 8009c08:	2e00      	cmp	r6, #0
 8009c0a:	d15c      	bne.n	8009cc6 <_dtoa_r+0x4ce>
 8009c0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c10:	2200      	movs	r2, #0
 8009c12:	4b81      	ldr	r3, [pc, #516]	; (8009e18 <_dtoa_r+0x620>)
 8009c14:	f7f6 faa8 	bl	8000168 <__aeabi_dsub>
 8009c18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c1a:	462b      	mov	r3, r5
 8009c1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c20:	f7f6 fee6 	bl	80009f0 <__aeabi_dcmpgt>
 8009c24:	2800      	cmp	r0, #0
 8009c26:	f040 82f7 	bne.w	800a218 <_dtoa_r+0xa20>
 8009c2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c30:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009c34:	f7f6 febe 	bl	80009b4 <__aeabi_dcmplt>
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	f040 82eb 	bne.w	800a214 <_dtoa_r+0xa1c>
 8009c3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009c42:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009c46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	f2c0 8150 	blt.w	8009eee <_dtoa_r+0x6f6>
 8009c4e:	f1bb 0f0e 	cmp.w	fp, #14
 8009c52:	f300 814c 	bgt.w	8009eee <_dtoa_r+0x6f6>
 8009c56:	4b6b      	ldr	r3, [pc, #428]	; (8009e04 <_dtoa_r+0x60c>)
 8009c58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c64:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	f280 80da 	bge.w	8009e20 <_dtoa_r+0x628>
 8009c6c:	f1b9 0f00 	cmp.w	r9, #0
 8009c70:	f300 80d6 	bgt.w	8009e20 <_dtoa_r+0x628>
 8009c74:	f040 82cd 	bne.w	800a212 <_dtoa_r+0xa1a>
 8009c78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	4b66      	ldr	r3, [pc, #408]	; (8009e18 <_dtoa_r+0x620>)
 8009c80:	f7f6 fc26 	bl	80004d0 <__aeabi_dmul>
 8009c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c88:	f7f6 fea8 	bl	80009dc <__aeabi_dcmpge>
 8009c8c:	464e      	mov	r6, r9
 8009c8e:	464f      	mov	r7, r9
 8009c90:	2800      	cmp	r0, #0
 8009c92:	f040 82a4 	bne.w	800a1de <_dtoa_r+0x9e6>
 8009c96:	9b06      	ldr	r3, [sp, #24]
 8009c98:	9a06      	ldr	r2, [sp, #24]
 8009c9a:	1c5d      	adds	r5, r3, #1
 8009c9c:	2331      	movs	r3, #49	; 0x31
 8009c9e:	f10b 0b01 	add.w	fp, fp, #1
 8009ca2:	7013      	strb	r3, [r2, #0]
 8009ca4:	e29f      	b.n	800a1e6 <_dtoa_r+0x9ee>
 8009ca6:	07f2      	lsls	r2, r6, #31
 8009ca8:	d505      	bpl.n	8009cb6 <_dtoa_r+0x4be>
 8009caa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009cae:	f7f6 fc0f 	bl	80004d0 <__aeabi_dmul>
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	3501      	adds	r5, #1
 8009cb6:	1076      	asrs	r6, r6, #1
 8009cb8:	3708      	adds	r7, #8
 8009cba:	e76d      	b.n	8009b98 <_dtoa_r+0x3a0>
 8009cbc:	2502      	movs	r5, #2
 8009cbe:	e770      	b.n	8009ba2 <_dtoa_r+0x3aa>
 8009cc0:	465f      	mov	r7, fp
 8009cc2:	464e      	mov	r6, r9
 8009cc4:	e78f      	b.n	8009be6 <_dtoa_r+0x3ee>
 8009cc6:	9a06      	ldr	r2, [sp, #24]
 8009cc8:	4b4e      	ldr	r3, [pc, #312]	; (8009e04 <_dtoa_r+0x60c>)
 8009cca:	4432      	add	r2, r6
 8009ccc:	9211      	str	r2, [sp, #68]	; 0x44
 8009cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cd0:	1e71      	subs	r1, r6, #1
 8009cd2:	2a00      	cmp	r2, #0
 8009cd4:	d048      	beq.n	8009d68 <_dtoa_r+0x570>
 8009cd6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cde:	2000      	movs	r0, #0
 8009ce0:	494e      	ldr	r1, [pc, #312]	; (8009e1c <_dtoa_r+0x624>)
 8009ce2:	f7f6 fd1f 	bl	8000724 <__aeabi_ddiv>
 8009ce6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009cea:	f7f6 fa3d 	bl	8000168 <__aeabi_dsub>
 8009cee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009cf2:	9d06      	ldr	r5, [sp, #24]
 8009cf4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cf8:	f7f6 fe9a 	bl	8000a30 <__aeabi_d2iz>
 8009cfc:	4606      	mov	r6, r0
 8009cfe:	f7f6 fb81 	bl	8000404 <__aeabi_i2d>
 8009d02:	4602      	mov	r2, r0
 8009d04:	460b      	mov	r3, r1
 8009d06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d0a:	f7f6 fa2d 	bl	8000168 <__aeabi_dsub>
 8009d0e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009d12:	3630      	adds	r6, #48	; 0x30
 8009d14:	f805 6b01 	strb.w	r6, [r5], #1
 8009d18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d1c:	f7f6 fe4a 	bl	80009b4 <__aeabi_dcmplt>
 8009d20:	2800      	cmp	r0, #0
 8009d22:	d164      	bne.n	8009dee <_dtoa_r+0x5f6>
 8009d24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009d28:	2000      	movs	r0, #0
 8009d2a:	4938      	ldr	r1, [pc, #224]	; (8009e0c <_dtoa_r+0x614>)
 8009d2c:	f7f6 fa1c 	bl	8000168 <__aeabi_dsub>
 8009d30:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009d34:	f7f6 fe3e 	bl	80009b4 <__aeabi_dcmplt>
 8009d38:	2800      	cmp	r0, #0
 8009d3a:	f040 80b9 	bne.w	8009eb0 <_dtoa_r+0x6b8>
 8009d3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009d40:	429d      	cmp	r5, r3
 8009d42:	f43f af7c 	beq.w	8009c3e <_dtoa_r+0x446>
 8009d46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	4b30      	ldr	r3, [pc, #192]	; (8009e10 <_dtoa_r+0x618>)
 8009d4e:	f7f6 fbbf 	bl	80004d0 <__aeabi_dmul>
 8009d52:	2200      	movs	r2, #0
 8009d54:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009d58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d5c:	4b2c      	ldr	r3, [pc, #176]	; (8009e10 <_dtoa_r+0x618>)
 8009d5e:	f7f6 fbb7 	bl	80004d0 <__aeabi_dmul>
 8009d62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d66:	e7c5      	b.n	8009cf4 <_dtoa_r+0x4fc>
 8009d68:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8009d6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d70:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009d74:	f7f6 fbac 	bl	80004d0 <__aeabi_dmul>
 8009d78:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009d7c:	9d06      	ldr	r5, [sp, #24]
 8009d7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d82:	f7f6 fe55 	bl	8000a30 <__aeabi_d2iz>
 8009d86:	4606      	mov	r6, r0
 8009d88:	f7f6 fb3c 	bl	8000404 <__aeabi_i2d>
 8009d8c:	4602      	mov	r2, r0
 8009d8e:	460b      	mov	r3, r1
 8009d90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d94:	f7f6 f9e8 	bl	8000168 <__aeabi_dsub>
 8009d98:	3630      	adds	r6, #48	; 0x30
 8009d9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009d9c:	f805 6b01 	strb.w	r6, [r5], #1
 8009da0:	42ab      	cmp	r3, r5
 8009da2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009da6:	f04f 0200 	mov.w	r2, #0
 8009daa:	d124      	bne.n	8009df6 <_dtoa_r+0x5fe>
 8009dac:	4b1b      	ldr	r3, [pc, #108]	; (8009e1c <_dtoa_r+0x624>)
 8009dae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009db2:	f7f6 f9db 	bl	800016c <__adddf3>
 8009db6:	4602      	mov	r2, r0
 8009db8:	460b      	mov	r3, r1
 8009dba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009dbe:	f7f6 fe17 	bl	80009f0 <__aeabi_dcmpgt>
 8009dc2:	2800      	cmp	r0, #0
 8009dc4:	d174      	bne.n	8009eb0 <_dtoa_r+0x6b8>
 8009dc6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009dca:	2000      	movs	r0, #0
 8009dcc:	4913      	ldr	r1, [pc, #76]	; (8009e1c <_dtoa_r+0x624>)
 8009dce:	f7f6 f9cb 	bl	8000168 <__aeabi_dsub>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	460b      	mov	r3, r1
 8009dd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009dda:	f7f6 fdeb 	bl	80009b4 <__aeabi_dcmplt>
 8009dde:	2800      	cmp	r0, #0
 8009de0:	f43f af2d 	beq.w	8009c3e <_dtoa_r+0x446>
 8009de4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009de8:	1e6a      	subs	r2, r5, #1
 8009dea:	2b30      	cmp	r3, #48	; 0x30
 8009dec:	d001      	beq.n	8009df2 <_dtoa_r+0x5fa>
 8009dee:	46bb      	mov	fp, r7
 8009df0:	e04d      	b.n	8009e8e <_dtoa_r+0x696>
 8009df2:	4615      	mov	r5, r2
 8009df4:	e7f6      	b.n	8009de4 <_dtoa_r+0x5ec>
 8009df6:	4b06      	ldr	r3, [pc, #24]	; (8009e10 <_dtoa_r+0x618>)
 8009df8:	f7f6 fb6a 	bl	80004d0 <__aeabi_dmul>
 8009dfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e00:	e7bd      	b.n	8009d7e <_dtoa_r+0x586>
 8009e02:	bf00      	nop
 8009e04:	0800ea50 	.word	0x0800ea50
 8009e08:	0800ea28 	.word	0x0800ea28
 8009e0c:	3ff00000 	.word	0x3ff00000
 8009e10:	40240000 	.word	0x40240000
 8009e14:	401c0000 	.word	0x401c0000
 8009e18:	40140000 	.word	0x40140000
 8009e1c:	3fe00000 	.word	0x3fe00000
 8009e20:	9d06      	ldr	r5, [sp, #24]
 8009e22:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009e26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e2a:	4630      	mov	r0, r6
 8009e2c:	4639      	mov	r1, r7
 8009e2e:	f7f6 fc79 	bl	8000724 <__aeabi_ddiv>
 8009e32:	f7f6 fdfd 	bl	8000a30 <__aeabi_d2iz>
 8009e36:	4680      	mov	r8, r0
 8009e38:	f7f6 fae4 	bl	8000404 <__aeabi_i2d>
 8009e3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e40:	f7f6 fb46 	bl	80004d0 <__aeabi_dmul>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	4630      	mov	r0, r6
 8009e4a:	4639      	mov	r1, r7
 8009e4c:	f7f6 f98c 	bl	8000168 <__aeabi_dsub>
 8009e50:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009e54:	f805 6b01 	strb.w	r6, [r5], #1
 8009e58:	9e06      	ldr	r6, [sp, #24]
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	1bae      	subs	r6, r5, r6
 8009e5e:	45b1      	cmp	r9, r6
 8009e60:	460b      	mov	r3, r1
 8009e62:	d137      	bne.n	8009ed4 <_dtoa_r+0x6dc>
 8009e64:	f7f6 f982 	bl	800016c <__adddf3>
 8009e68:	4606      	mov	r6, r0
 8009e6a:	460f      	mov	r7, r1
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	460b      	mov	r3, r1
 8009e70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e74:	f7f6 fd9e 	bl	80009b4 <__aeabi_dcmplt>
 8009e78:	b9c8      	cbnz	r0, 8009eae <_dtoa_r+0x6b6>
 8009e7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e7e:	4632      	mov	r2, r6
 8009e80:	463b      	mov	r3, r7
 8009e82:	f7f6 fd8d 	bl	80009a0 <__aeabi_dcmpeq>
 8009e86:	b110      	cbz	r0, 8009e8e <_dtoa_r+0x696>
 8009e88:	f018 0f01 	tst.w	r8, #1
 8009e8c:	d10f      	bne.n	8009eae <_dtoa_r+0x6b6>
 8009e8e:	4651      	mov	r1, sl
 8009e90:	4620      	mov	r0, r4
 8009e92:	f000 fd23 	bl	800a8dc <_Bfree>
 8009e96:	2300      	movs	r3, #0
 8009e98:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009e9a:	702b      	strb	r3, [r5, #0]
 8009e9c:	f10b 0301 	add.w	r3, fp, #1
 8009ea0:	6013      	str	r3, [r2, #0]
 8009ea2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	f43f acec 	beq.w	8009882 <_dtoa_r+0x8a>
 8009eaa:	601d      	str	r5, [r3, #0]
 8009eac:	e4e9      	b.n	8009882 <_dtoa_r+0x8a>
 8009eae:	465f      	mov	r7, fp
 8009eb0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009eb4:	1e6b      	subs	r3, r5, #1
 8009eb6:	2a39      	cmp	r2, #57	; 0x39
 8009eb8:	d106      	bne.n	8009ec8 <_dtoa_r+0x6d0>
 8009eba:	9a06      	ldr	r2, [sp, #24]
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d107      	bne.n	8009ed0 <_dtoa_r+0x6d8>
 8009ec0:	2330      	movs	r3, #48	; 0x30
 8009ec2:	7013      	strb	r3, [r2, #0]
 8009ec4:	4613      	mov	r3, r2
 8009ec6:	3701      	adds	r7, #1
 8009ec8:	781a      	ldrb	r2, [r3, #0]
 8009eca:	3201      	adds	r2, #1
 8009ecc:	701a      	strb	r2, [r3, #0]
 8009ece:	e78e      	b.n	8009dee <_dtoa_r+0x5f6>
 8009ed0:	461d      	mov	r5, r3
 8009ed2:	e7ed      	b.n	8009eb0 <_dtoa_r+0x6b8>
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	4bb5      	ldr	r3, [pc, #724]	; (800a1ac <_dtoa_r+0x9b4>)
 8009ed8:	f7f6 fafa 	bl	80004d0 <__aeabi_dmul>
 8009edc:	2200      	movs	r2, #0
 8009ede:	2300      	movs	r3, #0
 8009ee0:	4606      	mov	r6, r0
 8009ee2:	460f      	mov	r7, r1
 8009ee4:	f7f6 fd5c 	bl	80009a0 <__aeabi_dcmpeq>
 8009ee8:	2800      	cmp	r0, #0
 8009eea:	d09c      	beq.n	8009e26 <_dtoa_r+0x62e>
 8009eec:	e7cf      	b.n	8009e8e <_dtoa_r+0x696>
 8009eee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ef0:	2a00      	cmp	r2, #0
 8009ef2:	f000 8129 	beq.w	800a148 <_dtoa_r+0x950>
 8009ef6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009ef8:	2a01      	cmp	r2, #1
 8009efa:	f300 810e 	bgt.w	800a11a <_dtoa_r+0x922>
 8009efe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009f00:	2a00      	cmp	r2, #0
 8009f02:	f000 8106 	beq.w	800a112 <_dtoa_r+0x91a>
 8009f06:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009f0a:	4645      	mov	r5, r8
 8009f0c:	9e08      	ldr	r6, [sp, #32]
 8009f0e:	9a07      	ldr	r2, [sp, #28]
 8009f10:	2101      	movs	r1, #1
 8009f12:	441a      	add	r2, r3
 8009f14:	4620      	mov	r0, r4
 8009f16:	4498      	add	r8, r3
 8009f18:	9207      	str	r2, [sp, #28]
 8009f1a:	f000 fd7f 	bl	800aa1c <__i2b>
 8009f1e:	4607      	mov	r7, r0
 8009f20:	2d00      	cmp	r5, #0
 8009f22:	dd0b      	ble.n	8009f3c <_dtoa_r+0x744>
 8009f24:	9b07      	ldr	r3, [sp, #28]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	dd08      	ble.n	8009f3c <_dtoa_r+0x744>
 8009f2a:	42ab      	cmp	r3, r5
 8009f2c:	bfa8      	it	ge
 8009f2e:	462b      	movge	r3, r5
 8009f30:	9a07      	ldr	r2, [sp, #28]
 8009f32:	eba8 0803 	sub.w	r8, r8, r3
 8009f36:	1aed      	subs	r5, r5, r3
 8009f38:	1ad3      	subs	r3, r2, r3
 8009f3a:	9307      	str	r3, [sp, #28]
 8009f3c:	9b08      	ldr	r3, [sp, #32]
 8009f3e:	b1fb      	cbz	r3, 8009f80 <_dtoa_r+0x788>
 8009f40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	f000 8104 	beq.w	800a150 <_dtoa_r+0x958>
 8009f48:	2e00      	cmp	r6, #0
 8009f4a:	dd11      	ble.n	8009f70 <_dtoa_r+0x778>
 8009f4c:	4639      	mov	r1, r7
 8009f4e:	4632      	mov	r2, r6
 8009f50:	4620      	mov	r0, r4
 8009f52:	f000 fdf9 	bl	800ab48 <__pow5mult>
 8009f56:	4652      	mov	r2, sl
 8009f58:	4601      	mov	r1, r0
 8009f5a:	4607      	mov	r7, r0
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	f000 fd66 	bl	800aa2e <__multiply>
 8009f62:	4651      	mov	r1, sl
 8009f64:	900a      	str	r0, [sp, #40]	; 0x28
 8009f66:	4620      	mov	r0, r4
 8009f68:	f000 fcb8 	bl	800a8dc <_Bfree>
 8009f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f6e:	469a      	mov	sl, r3
 8009f70:	9b08      	ldr	r3, [sp, #32]
 8009f72:	1b9a      	subs	r2, r3, r6
 8009f74:	d004      	beq.n	8009f80 <_dtoa_r+0x788>
 8009f76:	4651      	mov	r1, sl
 8009f78:	4620      	mov	r0, r4
 8009f7a:	f000 fde5 	bl	800ab48 <__pow5mult>
 8009f7e:	4682      	mov	sl, r0
 8009f80:	2101      	movs	r1, #1
 8009f82:	4620      	mov	r0, r4
 8009f84:	f000 fd4a 	bl	800aa1c <__i2b>
 8009f88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f8a:	4606      	mov	r6, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	f340 80e1 	ble.w	800a154 <_dtoa_r+0x95c>
 8009f92:	461a      	mov	r2, r3
 8009f94:	4601      	mov	r1, r0
 8009f96:	4620      	mov	r0, r4
 8009f98:	f000 fdd6 	bl	800ab48 <__pow5mult>
 8009f9c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009f9e:	4606      	mov	r6, r0
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	f340 80da 	ble.w	800a15a <_dtoa_r+0x962>
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	9308      	str	r3, [sp, #32]
 8009faa:	6933      	ldr	r3, [r6, #16]
 8009fac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009fb0:	6918      	ldr	r0, [r3, #16]
 8009fb2:	f000 fce5 	bl	800a980 <__hi0bits>
 8009fb6:	f1c0 0020 	rsb	r0, r0, #32
 8009fba:	9b07      	ldr	r3, [sp, #28]
 8009fbc:	4418      	add	r0, r3
 8009fbe:	f010 001f 	ands.w	r0, r0, #31
 8009fc2:	f000 80f0 	beq.w	800a1a6 <_dtoa_r+0x9ae>
 8009fc6:	f1c0 0320 	rsb	r3, r0, #32
 8009fca:	2b04      	cmp	r3, #4
 8009fcc:	f340 80e2 	ble.w	800a194 <_dtoa_r+0x99c>
 8009fd0:	9b07      	ldr	r3, [sp, #28]
 8009fd2:	f1c0 001c 	rsb	r0, r0, #28
 8009fd6:	4480      	add	r8, r0
 8009fd8:	4405      	add	r5, r0
 8009fda:	4403      	add	r3, r0
 8009fdc:	9307      	str	r3, [sp, #28]
 8009fde:	f1b8 0f00 	cmp.w	r8, #0
 8009fe2:	dd05      	ble.n	8009ff0 <_dtoa_r+0x7f8>
 8009fe4:	4651      	mov	r1, sl
 8009fe6:	4642      	mov	r2, r8
 8009fe8:	4620      	mov	r0, r4
 8009fea:	f000 fdfb 	bl	800abe4 <__lshift>
 8009fee:	4682      	mov	sl, r0
 8009ff0:	9b07      	ldr	r3, [sp, #28]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	dd05      	ble.n	800a002 <_dtoa_r+0x80a>
 8009ff6:	4631      	mov	r1, r6
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	4620      	mov	r0, r4
 8009ffc:	f000 fdf2 	bl	800abe4 <__lshift>
 800a000:	4606      	mov	r6, r0
 800a002:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a004:	2b00      	cmp	r3, #0
 800a006:	f000 80d3 	beq.w	800a1b0 <_dtoa_r+0x9b8>
 800a00a:	4631      	mov	r1, r6
 800a00c:	4650      	mov	r0, sl
 800a00e:	f000 fe3a 	bl	800ac86 <__mcmp>
 800a012:	2800      	cmp	r0, #0
 800a014:	f280 80cc 	bge.w	800a1b0 <_dtoa_r+0x9b8>
 800a018:	2300      	movs	r3, #0
 800a01a:	4651      	mov	r1, sl
 800a01c:	220a      	movs	r2, #10
 800a01e:	4620      	mov	r0, r4
 800a020:	f000 fc73 	bl	800a90a <__multadd>
 800a024:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a026:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a02a:	4682      	mov	sl, r0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	f000 81a9 	beq.w	800a384 <_dtoa_r+0xb8c>
 800a032:	2300      	movs	r3, #0
 800a034:	4639      	mov	r1, r7
 800a036:	220a      	movs	r2, #10
 800a038:	4620      	mov	r0, r4
 800a03a:	f000 fc66 	bl	800a90a <__multadd>
 800a03e:	9b04      	ldr	r3, [sp, #16]
 800a040:	4607      	mov	r7, r0
 800a042:	2b00      	cmp	r3, #0
 800a044:	dc03      	bgt.n	800a04e <_dtoa_r+0x856>
 800a046:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a048:	2b02      	cmp	r3, #2
 800a04a:	f300 80b9 	bgt.w	800a1c0 <_dtoa_r+0x9c8>
 800a04e:	2d00      	cmp	r5, #0
 800a050:	dd05      	ble.n	800a05e <_dtoa_r+0x866>
 800a052:	4639      	mov	r1, r7
 800a054:	462a      	mov	r2, r5
 800a056:	4620      	mov	r0, r4
 800a058:	f000 fdc4 	bl	800abe4 <__lshift>
 800a05c:	4607      	mov	r7, r0
 800a05e:	9b08      	ldr	r3, [sp, #32]
 800a060:	2b00      	cmp	r3, #0
 800a062:	f000 8110 	beq.w	800a286 <_dtoa_r+0xa8e>
 800a066:	6879      	ldr	r1, [r7, #4]
 800a068:	4620      	mov	r0, r4
 800a06a:	f000 fc03 	bl	800a874 <_Balloc>
 800a06e:	4605      	mov	r5, r0
 800a070:	693a      	ldr	r2, [r7, #16]
 800a072:	f107 010c 	add.w	r1, r7, #12
 800a076:	3202      	adds	r2, #2
 800a078:	0092      	lsls	r2, r2, #2
 800a07a:	300c      	adds	r0, #12
 800a07c:	f7fe fb1e 	bl	80086bc <memcpy>
 800a080:	2201      	movs	r2, #1
 800a082:	4629      	mov	r1, r5
 800a084:	4620      	mov	r0, r4
 800a086:	f000 fdad 	bl	800abe4 <__lshift>
 800a08a:	9707      	str	r7, [sp, #28]
 800a08c:	4607      	mov	r7, r0
 800a08e:	9b02      	ldr	r3, [sp, #8]
 800a090:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800a094:	f003 0301 	and.w	r3, r3, #1
 800a098:	9308      	str	r3, [sp, #32]
 800a09a:	4631      	mov	r1, r6
 800a09c:	4650      	mov	r0, sl
 800a09e:	f7ff fb1d 	bl	80096dc <quorem>
 800a0a2:	9907      	ldr	r1, [sp, #28]
 800a0a4:	4605      	mov	r5, r0
 800a0a6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a0aa:	4650      	mov	r0, sl
 800a0ac:	f000 fdeb 	bl	800ac86 <__mcmp>
 800a0b0:	463a      	mov	r2, r7
 800a0b2:	9002      	str	r0, [sp, #8]
 800a0b4:	4631      	mov	r1, r6
 800a0b6:	4620      	mov	r0, r4
 800a0b8:	f000 fdff 	bl	800acba <__mdiff>
 800a0bc:	68c3      	ldr	r3, [r0, #12]
 800a0be:	4602      	mov	r2, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	f040 80e2 	bne.w	800a28a <_dtoa_r+0xa92>
 800a0c6:	4601      	mov	r1, r0
 800a0c8:	9009      	str	r0, [sp, #36]	; 0x24
 800a0ca:	4650      	mov	r0, sl
 800a0cc:	f000 fddb 	bl	800ac86 <__mcmp>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0d4:	4611      	mov	r1, r2
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	9309      	str	r3, [sp, #36]	; 0x24
 800a0da:	f000 fbff 	bl	800a8dc <_Bfree>
 800a0de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	f040 80d4 	bne.w	800a28e <_dtoa_r+0xa96>
 800a0e6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a0e8:	2a00      	cmp	r2, #0
 800a0ea:	f040 80d0 	bne.w	800a28e <_dtoa_r+0xa96>
 800a0ee:	9a08      	ldr	r2, [sp, #32]
 800a0f0:	2a00      	cmp	r2, #0
 800a0f2:	f040 80cc 	bne.w	800a28e <_dtoa_r+0xa96>
 800a0f6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a0fa:	f000 80e8 	beq.w	800a2ce <_dtoa_r+0xad6>
 800a0fe:	9b02      	ldr	r3, [sp, #8]
 800a100:	2b00      	cmp	r3, #0
 800a102:	dd01      	ble.n	800a108 <_dtoa_r+0x910>
 800a104:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800a108:	f108 0501 	add.w	r5, r8, #1
 800a10c:	f888 9000 	strb.w	r9, [r8]
 800a110:	e06b      	b.n	800a1ea <_dtoa_r+0x9f2>
 800a112:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a114:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a118:	e6f7      	b.n	8009f0a <_dtoa_r+0x712>
 800a11a:	9b08      	ldr	r3, [sp, #32]
 800a11c:	f109 36ff 	add.w	r6, r9, #4294967295
 800a120:	42b3      	cmp	r3, r6
 800a122:	bfb7      	itett	lt
 800a124:	9b08      	ldrlt	r3, [sp, #32]
 800a126:	1b9e      	subge	r6, r3, r6
 800a128:	1af2      	sublt	r2, r6, r3
 800a12a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800a12c:	bfbf      	itttt	lt
 800a12e:	9608      	strlt	r6, [sp, #32]
 800a130:	189b      	addlt	r3, r3, r2
 800a132:	930c      	strlt	r3, [sp, #48]	; 0x30
 800a134:	2600      	movlt	r6, #0
 800a136:	f1b9 0f00 	cmp.w	r9, #0
 800a13a:	bfb9      	ittee	lt
 800a13c:	eba8 0509 	sublt.w	r5, r8, r9
 800a140:	2300      	movlt	r3, #0
 800a142:	4645      	movge	r5, r8
 800a144:	464b      	movge	r3, r9
 800a146:	e6e2      	b.n	8009f0e <_dtoa_r+0x716>
 800a148:	9e08      	ldr	r6, [sp, #32]
 800a14a:	4645      	mov	r5, r8
 800a14c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a14e:	e6e7      	b.n	8009f20 <_dtoa_r+0x728>
 800a150:	9a08      	ldr	r2, [sp, #32]
 800a152:	e710      	b.n	8009f76 <_dtoa_r+0x77e>
 800a154:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a156:	2b01      	cmp	r3, #1
 800a158:	dc18      	bgt.n	800a18c <_dtoa_r+0x994>
 800a15a:	9b02      	ldr	r3, [sp, #8]
 800a15c:	b9b3      	cbnz	r3, 800a18c <_dtoa_r+0x994>
 800a15e:	9b03      	ldr	r3, [sp, #12]
 800a160:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a164:	b9a3      	cbnz	r3, 800a190 <_dtoa_r+0x998>
 800a166:	9b03      	ldr	r3, [sp, #12]
 800a168:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a16c:	0d1b      	lsrs	r3, r3, #20
 800a16e:	051b      	lsls	r3, r3, #20
 800a170:	b12b      	cbz	r3, 800a17e <_dtoa_r+0x986>
 800a172:	9b07      	ldr	r3, [sp, #28]
 800a174:	f108 0801 	add.w	r8, r8, #1
 800a178:	3301      	adds	r3, #1
 800a17a:	9307      	str	r3, [sp, #28]
 800a17c:	2301      	movs	r3, #1
 800a17e:	9308      	str	r3, [sp, #32]
 800a180:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a182:	2b00      	cmp	r3, #0
 800a184:	f47f af11 	bne.w	8009faa <_dtoa_r+0x7b2>
 800a188:	2001      	movs	r0, #1
 800a18a:	e716      	b.n	8009fba <_dtoa_r+0x7c2>
 800a18c:	2300      	movs	r3, #0
 800a18e:	e7f6      	b.n	800a17e <_dtoa_r+0x986>
 800a190:	9b02      	ldr	r3, [sp, #8]
 800a192:	e7f4      	b.n	800a17e <_dtoa_r+0x986>
 800a194:	f43f af23 	beq.w	8009fde <_dtoa_r+0x7e6>
 800a198:	9a07      	ldr	r2, [sp, #28]
 800a19a:	331c      	adds	r3, #28
 800a19c:	441a      	add	r2, r3
 800a19e:	4498      	add	r8, r3
 800a1a0:	441d      	add	r5, r3
 800a1a2:	4613      	mov	r3, r2
 800a1a4:	e71a      	b.n	8009fdc <_dtoa_r+0x7e4>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	e7f6      	b.n	800a198 <_dtoa_r+0x9a0>
 800a1aa:	bf00      	nop
 800a1ac:	40240000 	.word	0x40240000
 800a1b0:	f1b9 0f00 	cmp.w	r9, #0
 800a1b4:	dc33      	bgt.n	800a21e <_dtoa_r+0xa26>
 800a1b6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a1b8:	2b02      	cmp	r3, #2
 800a1ba:	dd30      	ble.n	800a21e <_dtoa_r+0xa26>
 800a1bc:	f8cd 9010 	str.w	r9, [sp, #16]
 800a1c0:	9b04      	ldr	r3, [sp, #16]
 800a1c2:	b963      	cbnz	r3, 800a1de <_dtoa_r+0x9e6>
 800a1c4:	4631      	mov	r1, r6
 800a1c6:	2205      	movs	r2, #5
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	f000 fb9e 	bl	800a90a <__multadd>
 800a1ce:	4601      	mov	r1, r0
 800a1d0:	4606      	mov	r6, r0
 800a1d2:	4650      	mov	r0, sl
 800a1d4:	f000 fd57 	bl	800ac86 <__mcmp>
 800a1d8:	2800      	cmp	r0, #0
 800a1da:	f73f ad5c 	bgt.w	8009c96 <_dtoa_r+0x49e>
 800a1de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a1e0:	9d06      	ldr	r5, [sp, #24]
 800a1e2:	ea6f 0b03 	mvn.w	fp, r3
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	9307      	str	r3, [sp, #28]
 800a1ea:	4631      	mov	r1, r6
 800a1ec:	4620      	mov	r0, r4
 800a1ee:	f000 fb75 	bl	800a8dc <_Bfree>
 800a1f2:	2f00      	cmp	r7, #0
 800a1f4:	f43f ae4b 	beq.w	8009e8e <_dtoa_r+0x696>
 800a1f8:	9b07      	ldr	r3, [sp, #28]
 800a1fa:	b12b      	cbz	r3, 800a208 <_dtoa_r+0xa10>
 800a1fc:	42bb      	cmp	r3, r7
 800a1fe:	d003      	beq.n	800a208 <_dtoa_r+0xa10>
 800a200:	4619      	mov	r1, r3
 800a202:	4620      	mov	r0, r4
 800a204:	f000 fb6a 	bl	800a8dc <_Bfree>
 800a208:	4639      	mov	r1, r7
 800a20a:	4620      	mov	r0, r4
 800a20c:	f000 fb66 	bl	800a8dc <_Bfree>
 800a210:	e63d      	b.n	8009e8e <_dtoa_r+0x696>
 800a212:	2600      	movs	r6, #0
 800a214:	4637      	mov	r7, r6
 800a216:	e7e2      	b.n	800a1de <_dtoa_r+0x9e6>
 800a218:	46bb      	mov	fp, r7
 800a21a:	4637      	mov	r7, r6
 800a21c:	e53b      	b.n	8009c96 <_dtoa_r+0x49e>
 800a21e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a220:	f8cd 9010 	str.w	r9, [sp, #16]
 800a224:	2b00      	cmp	r3, #0
 800a226:	f47f af12 	bne.w	800a04e <_dtoa_r+0x856>
 800a22a:	9d06      	ldr	r5, [sp, #24]
 800a22c:	4631      	mov	r1, r6
 800a22e:	4650      	mov	r0, sl
 800a230:	f7ff fa54 	bl	80096dc <quorem>
 800a234:	9b06      	ldr	r3, [sp, #24]
 800a236:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a23a:	f805 9b01 	strb.w	r9, [r5], #1
 800a23e:	9a04      	ldr	r2, [sp, #16]
 800a240:	1aeb      	subs	r3, r5, r3
 800a242:	429a      	cmp	r2, r3
 800a244:	f300 8081 	bgt.w	800a34a <_dtoa_r+0xb52>
 800a248:	9b06      	ldr	r3, [sp, #24]
 800a24a:	2a01      	cmp	r2, #1
 800a24c:	bfac      	ite	ge
 800a24e:	189b      	addge	r3, r3, r2
 800a250:	3301      	addlt	r3, #1
 800a252:	4698      	mov	r8, r3
 800a254:	2300      	movs	r3, #0
 800a256:	9307      	str	r3, [sp, #28]
 800a258:	4651      	mov	r1, sl
 800a25a:	2201      	movs	r2, #1
 800a25c:	4620      	mov	r0, r4
 800a25e:	f000 fcc1 	bl	800abe4 <__lshift>
 800a262:	4631      	mov	r1, r6
 800a264:	4682      	mov	sl, r0
 800a266:	f000 fd0e 	bl	800ac86 <__mcmp>
 800a26a:	2800      	cmp	r0, #0
 800a26c:	dc34      	bgt.n	800a2d8 <_dtoa_r+0xae0>
 800a26e:	d102      	bne.n	800a276 <_dtoa_r+0xa7e>
 800a270:	f019 0f01 	tst.w	r9, #1
 800a274:	d130      	bne.n	800a2d8 <_dtoa_r+0xae0>
 800a276:	4645      	mov	r5, r8
 800a278:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a27c:	1e6a      	subs	r2, r5, #1
 800a27e:	2b30      	cmp	r3, #48	; 0x30
 800a280:	d1b3      	bne.n	800a1ea <_dtoa_r+0x9f2>
 800a282:	4615      	mov	r5, r2
 800a284:	e7f8      	b.n	800a278 <_dtoa_r+0xa80>
 800a286:	4638      	mov	r0, r7
 800a288:	e6ff      	b.n	800a08a <_dtoa_r+0x892>
 800a28a:	2301      	movs	r3, #1
 800a28c:	e722      	b.n	800a0d4 <_dtoa_r+0x8dc>
 800a28e:	9a02      	ldr	r2, [sp, #8]
 800a290:	2a00      	cmp	r2, #0
 800a292:	db04      	blt.n	800a29e <_dtoa_r+0xaa6>
 800a294:	d128      	bne.n	800a2e8 <_dtoa_r+0xaf0>
 800a296:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a298:	bb32      	cbnz	r2, 800a2e8 <_dtoa_r+0xaf0>
 800a29a:	9a08      	ldr	r2, [sp, #32]
 800a29c:	bb22      	cbnz	r2, 800a2e8 <_dtoa_r+0xaf0>
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	f77f af32 	ble.w	800a108 <_dtoa_r+0x910>
 800a2a4:	4651      	mov	r1, sl
 800a2a6:	2201      	movs	r2, #1
 800a2a8:	4620      	mov	r0, r4
 800a2aa:	f000 fc9b 	bl	800abe4 <__lshift>
 800a2ae:	4631      	mov	r1, r6
 800a2b0:	4682      	mov	sl, r0
 800a2b2:	f000 fce8 	bl	800ac86 <__mcmp>
 800a2b6:	2800      	cmp	r0, #0
 800a2b8:	dc05      	bgt.n	800a2c6 <_dtoa_r+0xace>
 800a2ba:	f47f af25 	bne.w	800a108 <_dtoa_r+0x910>
 800a2be:	f019 0f01 	tst.w	r9, #1
 800a2c2:	f43f af21 	beq.w	800a108 <_dtoa_r+0x910>
 800a2c6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a2ca:	f47f af1b 	bne.w	800a104 <_dtoa_r+0x90c>
 800a2ce:	2339      	movs	r3, #57	; 0x39
 800a2d0:	f108 0801 	add.w	r8, r8, #1
 800a2d4:	f808 3c01 	strb.w	r3, [r8, #-1]
 800a2d8:	4645      	mov	r5, r8
 800a2da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a2de:	1e6a      	subs	r2, r5, #1
 800a2e0:	2b39      	cmp	r3, #57	; 0x39
 800a2e2:	d03a      	beq.n	800a35a <_dtoa_r+0xb62>
 800a2e4:	3301      	adds	r3, #1
 800a2e6:	e03f      	b.n	800a368 <_dtoa_r+0xb70>
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	f108 0501 	add.w	r5, r8, #1
 800a2ee:	dd05      	ble.n	800a2fc <_dtoa_r+0xb04>
 800a2f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a2f4:	d0eb      	beq.n	800a2ce <_dtoa_r+0xad6>
 800a2f6:	f109 0901 	add.w	r9, r9, #1
 800a2fa:	e707      	b.n	800a10c <_dtoa_r+0x914>
 800a2fc:	9b06      	ldr	r3, [sp, #24]
 800a2fe:	9a04      	ldr	r2, [sp, #16]
 800a300:	1aeb      	subs	r3, r5, r3
 800a302:	4293      	cmp	r3, r2
 800a304:	46a8      	mov	r8, r5
 800a306:	f805 9c01 	strb.w	r9, [r5, #-1]
 800a30a:	d0a5      	beq.n	800a258 <_dtoa_r+0xa60>
 800a30c:	4651      	mov	r1, sl
 800a30e:	2300      	movs	r3, #0
 800a310:	220a      	movs	r2, #10
 800a312:	4620      	mov	r0, r4
 800a314:	f000 faf9 	bl	800a90a <__multadd>
 800a318:	9b07      	ldr	r3, [sp, #28]
 800a31a:	4682      	mov	sl, r0
 800a31c:	42bb      	cmp	r3, r7
 800a31e:	f04f 020a 	mov.w	r2, #10
 800a322:	f04f 0300 	mov.w	r3, #0
 800a326:	9907      	ldr	r1, [sp, #28]
 800a328:	4620      	mov	r0, r4
 800a32a:	d104      	bne.n	800a336 <_dtoa_r+0xb3e>
 800a32c:	f000 faed 	bl	800a90a <__multadd>
 800a330:	9007      	str	r0, [sp, #28]
 800a332:	4607      	mov	r7, r0
 800a334:	e6b1      	b.n	800a09a <_dtoa_r+0x8a2>
 800a336:	f000 fae8 	bl	800a90a <__multadd>
 800a33a:	2300      	movs	r3, #0
 800a33c:	9007      	str	r0, [sp, #28]
 800a33e:	220a      	movs	r2, #10
 800a340:	4639      	mov	r1, r7
 800a342:	4620      	mov	r0, r4
 800a344:	f000 fae1 	bl	800a90a <__multadd>
 800a348:	e7f3      	b.n	800a332 <_dtoa_r+0xb3a>
 800a34a:	4651      	mov	r1, sl
 800a34c:	2300      	movs	r3, #0
 800a34e:	220a      	movs	r2, #10
 800a350:	4620      	mov	r0, r4
 800a352:	f000 fada 	bl	800a90a <__multadd>
 800a356:	4682      	mov	sl, r0
 800a358:	e768      	b.n	800a22c <_dtoa_r+0xa34>
 800a35a:	9b06      	ldr	r3, [sp, #24]
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d105      	bne.n	800a36c <_dtoa_r+0xb74>
 800a360:	2331      	movs	r3, #49	; 0x31
 800a362:	9a06      	ldr	r2, [sp, #24]
 800a364:	f10b 0b01 	add.w	fp, fp, #1
 800a368:	7013      	strb	r3, [r2, #0]
 800a36a:	e73e      	b.n	800a1ea <_dtoa_r+0x9f2>
 800a36c:	4615      	mov	r5, r2
 800a36e:	e7b4      	b.n	800a2da <_dtoa_r+0xae2>
 800a370:	4b09      	ldr	r3, [pc, #36]	; (800a398 <_dtoa_r+0xba0>)
 800a372:	f7ff baa3 	b.w	80098bc <_dtoa_r+0xc4>
 800a376:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a378:	2b00      	cmp	r3, #0
 800a37a:	f47f aa7d 	bne.w	8009878 <_dtoa_r+0x80>
 800a37e:	4b07      	ldr	r3, [pc, #28]	; (800a39c <_dtoa_r+0xba4>)
 800a380:	f7ff ba9c 	b.w	80098bc <_dtoa_r+0xc4>
 800a384:	9b04      	ldr	r3, [sp, #16]
 800a386:	2b00      	cmp	r3, #0
 800a388:	f73f af4f 	bgt.w	800a22a <_dtoa_r+0xa32>
 800a38c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a38e:	2b02      	cmp	r3, #2
 800a390:	f77f af4b 	ble.w	800a22a <_dtoa_r+0xa32>
 800a394:	e714      	b.n	800a1c0 <_dtoa_r+0x9c8>
 800a396:	bf00      	nop
 800a398:	0800e98f 	.word	0x0800e98f
 800a39c:	0800e9b1 	.word	0x0800e9b1

0800a3a0 <_localeconv_r>:
 800a3a0:	4b04      	ldr	r3, [pc, #16]	; (800a3b4 <_localeconv_r+0x14>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	6a18      	ldr	r0, [r3, #32]
 800a3a6:	4b04      	ldr	r3, [pc, #16]	; (800a3b8 <_localeconv_r+0x18>)
 800a3a8:	2800      	cmp	r0, #0
 800a3aa:	bf08      	it	eq
 800a3ac:	4618      	moveq	r0, r3
 800a3ae:	30f0      	adds	r0, #240	; 0xf0
 800a3b0:	4770      	bx	lr
 800a3b2:	bf00      	nop
 800a3b4:	20000014 	.word	0x20000014
 800a3b8:	20000108 	.word	0x20000108

0800a3bc <__retarget_lock_acquire_recursive>:
 800a3bc:	4770      	bx	lr

0800a3be <__retarget_lock_release_recursive>:
 800a3be:	4770      	bx	lr

0800a3c0 <malloc>:
 800a3c0:	4b02      	ldr	r3, [pc, #8]	; (800a3cc <malloc+0xc>)
 800a3c2:	4601      	mov	r1, r0
 800a3c4:	6818      	ldr	r0, [r3, #0]
 800a3c6:	f000 b803 	b.w	800a3d0 <_malloc_r>
 800a3ca:	bf00      	nop
 800a3cc:	20000014 	.word	0x20000014

0800a3d0 <_malloc_r>:
 800a3d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d4:	f101 040b 	add.w	r4, r1, #11
 800a3d8:	2c16      	cmp	r4, #22
 800a3da:	4681      	mov	r9, r0
 800a3dc:	d907      	bls.n	800a3ee <_malloc_r+0x1e>
 800a3de:	f034 0407 	bics.w	r4, r4, #7
 800a3e2:	d505      	bpl.n	800a3f0 <_malloc_r+0x20>
 800a3e4:	230c      	movs	r3, #12
 800a3e6:	f8c9 3000 	str.w	r3, [r9]
 800a3ea:	2600      	movs	r6, #0
 800a3ec:	e131      	b.n	800a652 <_malloc_r+0x282>
 800a3ee:	2410      	movs	r4, #16
 800a3f0:	428c      	cmp	r4, r1
 800a3f2:	d3f7      	bcc.n	800a3e4 <_malloc_r+0x14>
 800a3f4:	4648      	mov	r0, r9
 800a3f6:	f000 fa31 	bl	800a85c <__malloc_lock>
 800a3fa:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800a3fe:	4d9b      	ldr	r5, [pc, #620]	; (800a66c <_malloc_r+0x29c>)
 800a400:	d236      	bcs.n	800a470 <_malloc_r+0xa0>
 800a402:	f104 0208 	add.w	r2, r4, #8
 800a406:	442a      	add	r2, r5
 800a408:	6856      	ldr	r6, [r2, #4]
 800a40a:	f1a2 0108 	sub.w	r1, r2, #8
 800a40e:	428e      	cmp	r6, r1
 800a410:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800a414:	d102      	bne.n	800a41c <_malloc_r+0x4c>
 800a416:	68d6      	ldr	r6, [r2, #12]
 800a418:	42b2      	cmp	r2, r6
 800a41a:	d010      	beq.n	800a43e <_malloc_r+0x6e>
 800a41c:	6873      	ldr	r3, [r6, #4]
 800a41e:	68f2      	ldr	r2, [r6, #12]
 800a420:	68b1      	ldr	r1, [r6, #8]
 800a422:	f023 0303 	bic.w	r3, r3, #3
 800a426:	60ca      	str	r2, [r1, #12]
 800a428:	4433      	add	r3, r6
 800a42a:	6091      	str	r1, [r2, #8]
 800a42c:	685a      	ldr	r2, [r3, #4]
 800a42e:	f042 0201 	orr.w	r2, r2, #1
 800a432:	605a      	str	r2, [r3, #4]
 800a434:	4648      	mov	r0, r9
 800a436:	f000 fa17 	bl	800a868 <__malloc_unlock>
 800a43a:	3608      	adds	r6, #8
 800a43c:	e109      	b.n	800a652 <_malloc_r+0x282>
 800a43e:	3302      	adds	r3, #2
 800a440:	4a8b      	ldr	r2, [pc, #556]	; (800a670 <_malloc_r+0x2a0>)
 800a442:	692e      	ldr	r6, [r5, #16]
 800a444:	4611      	mov	r1, r2
 800a446:	4296      	cmp	r6, r2
 800a448:	d06d      	beq.n	800a526 <_malloc_r+0x156>
 800a44a:	6870      	ldr	r0, [r6, #4]
 800a44c:	f020 0003 	bic.w	r0, r0, #3
 800a450:	1b07      	subs	r7, r0, r4
 800a452:	2f0f      	cmp	r7, #15
 800a454:	dd47      	ble.n	800a4e6 <_malloc_r+0x116>
 800a456:	1933      	adds	r3, r6, r4
 800a458:	f044 0401 	orr.w	r4, r4, #1
 800a45c:	6074      	str	r4, [r6, #4]
 800a45e:	616b      	str	r3, [r5, #20]
 800a460:	612b      	str	r3, [r5, #16]
 800a462:	60da      	str	r2, [r3, #12]
 800a464:	609a      	str	r2, [r3, #8]
 800a466:	f047 0201 	orr.w	r2, r7, #1
 800a46a:	605a      	str	r2, [r3, #4]
 800a46c:	5037      	str	r7, [r6, r0]
 800a46e:	e7e1      	b.n	800a434 <_malloc_r+0x64>
 800a470:	0a63      	lsrs	r3, r4, #9
 800a472:	d02a      	beq.n	800a4ca <_malloc_r+0xfa>
 800a474:	2b04      	cmp	r3, #4
 800a476:	d812      	bhi.n	800a49e <_malloc_r+0xce>
 800a478:	09a3      	lsrs	r3, r4, #6
 800a47a:	3338      	adds	r3, #56	; 0x38
 800a47c:	1c5a      	adds	r2, r3, #1
 800a47e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800a482:	6856      	ldr	r6, [r2, #4]
 800a484:	f1a2 0008 	sub.w	r0, r2, #8
 800a488:	4286      	cmp	r6, r0
 800a48a:	d006      	beq.n	800a49a <_malloc_r+0xca>
 800a48c:	6872      	ldr	r2, [r6, #4]
 800a48e:	f022 0203 	bic.w	r2, r2, #3
 800a492:	1b11      	subs	r1, r2, r4
 800a494:	290f      	cmp	r1, #15
 800a496:	dd1c      	ble.n	800a4d2 <_malloc_r+0x102>
 800a498:	3b01      	subs	r3, #1
 800a49a:	3301      	adds	r3, #1
 800a49c:	e7d0      	b.n	800a440 <_malloc_r+0x70>
 800a49e:	2b14      	cmp	r3, #20
 800a4a0:	d801      	bhi.n	800a4a6 <_malloc_r+0xd6>
 800a4a2:	335b      	adds	r3, #91	; 0x5b
 800a4a4:	e7ea      	b.n	800a47c <_malloc_r+0xac>
 800a4a6:	2b54      	cmp	r3, #84	; 0x54
 800a4a8:	d802      	bhi.n	800a4b0 <_malloc_r+0xe0>
 800a4aa:	0b23      	lsrs	r3, r4, #12
 800a4ac:	336e      	adds	r3, #110	; 0x6e
 800a4ae:	e7e5      	b.n	800a47c <_malloc_r+0xac>
 800a4b0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a4b4:	d802      	bhi.n	800a4bc <_malloc_r+0xec>
 800a4b6:	0be3      	lsrs	r3, r4, #15
 800a4b8:	3377      	adds	r3, #119	; 0x77
 800a4ba:	e7df      	b.n	800a47c <_malloc_r+0xac>
 800a4bc:	f240 5254 	movw	r2, #1364	; 0x554
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d804      	bhi.n	800a4ce <_malloc_r+0xfe>
 800a4c4:	0ca3      	lsrs	r3, r4, #18
 800a4c6:	337c      	adds	r3, #124	; 0x7c
 800a4c8:	e7d8      	b.n	800a47c <_malloc_r+0xac>
 800a4ca:	233f      	movs	r3, #63	; 0x3f
 800a4cc:	e7d6      	b.n	800a47c <_malloc_r+0xac>
 800a4ce:	237e      	movs	r3, #126	; 0x7e
 800a4d0:	e7d4      	b.n	800a47c <_malloc_r+0xac>
 800a4d2:	2900      	cmp	r1, #0
 800a4d4:	68f1      	ldr	r1, [r6, #12]
 800a4d6:	db04      	blt.n	800a4e2 <_malloc_r+0x112>
 800a4d8:	68b3      	ldr	r3, [r6, #8]
 800a4da:	60d9      	str	r1, [r3, #12]
 800a4dc:	608b      	str	r3, [r1, #8]
 800a4de:	18b3      	adds	r3, r6, r2
 800a4e0:	e7a4      	b.n	800a42c <_malloc_r+0x5c>
 800a4e2:	460e      	mov	r6, r1
 800a4e4:	e7d0      	b.n	800a488 <_malloc_r+0xb8>
 800a4e6:	2f00      	cmp	r7, #0
 800a4e8:	616a      	str	r2, [r5, #20]
 800a4ea:	612a      	str	r2, [r5, #16]
 800a4ec:	db05      	blt.n	800a4fa <_malloc_r+0x12a>
 800a4ee:	4430      	add	r0, r6
 800a4f0:	6843      	ldr	r3, [r0, #4]
 800a4f2:	f043 0301 	orr.w	r3, r3, #1
 800a4f6:	6043      	str	r3, [r0, #4]
 800a4f8:	e79c      	b.n	800a434 <_malloc_r+0x64>
 800a4fa:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a4fe:	d244      	bcs.n	800a58a <_malloc_r+0x1ba>
 800a500:	2201      	movs	r2, #1
 800a502:	08c0      	lsrs	r0, r0, #3
 800a504:	1087      	asrs	r7, r0, #2
 800a506:	fa02 f707 	lsl.w	r7, r2, r7
 800a50a:	686a      	ldr	r2, [r5, #4]
 800a50c:	3001      	adds	r0, #1
 800a50e:	433a      	orrs	r2, r7
 800a510:	606a      	str	r2, [r5, #4]
 800a512:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800a516:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a51a:	3a08      	subs	r2, #8
 800a51c:	60f2      	str	r2, [r6, #12]
 800a51e:	60b7      	str	r7, [r6, #8]
 800a520:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800a524:	60fe      	str	r6, [r7, #12]
 800a526:	2001      	movs	r0, #1
 800a528:	109a      	asrs	r2, r3, #2
 800a52a:	fa00 f202 	lsl.w	r2, r0, r2
 800a52e:	6868      	ldr	r0, [r5, #4]
 800a530:	4282      	cmp	r2, r0
 800a532:	f200 809f 	bhi.w	800a674 <_malloc_r+0x2a4>
 800a536:	4202      	tst	r2, r0
 800a538:	d106      	bne.n	800a548 <_malloc_r+0x178>
 800a53a:	f023 0303 	bic.w	r3, r3, #3
 800a53e:	0052      	lsls	r2, r2, #1
 800a540:	4202      	tst	r2, r0
 800a542:	f103 0304 	add.w	r3, r3, #4
 800a546:	d0fa      	beq.n	800a53e <_malloc_r+0x16e>
 800a548:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800a54c:	46e0      	mov	r8, ip
 800a54e:	469e      	mov	lr, r3
 800a550:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800a554:	4546      	cmp	r6, r8
 800a556:	d153      	bne.n	800a600 <_malloc_r+0x230>
 800a558:	f10e 0e01 	add.w	lr, lr, #1
 800a55c:	f01e 0f03 	tst.w	lr, #3
 800a560:	f108 0808 	add.w	r8, r8, #8
 800a564:	d1f4      	bne.n	800a550 <_malloc_r+0x180>
 800a566:	0798      	lsls	r0, r3, #30
 800a568:	d179      	bne.n	800a65e <_malloc_r+0x28e>
 800a56a:	686b      	ldr	r3, [r5, #4]
 800a56c:	ea23 0302 	bic.w	r3, r3, r2
 800a570:	606b      	str	r3, [r5, #4]
 800a572:	6868      	ldr	r0, [r5, #4]
 800a574:	0052      	lsls	r2, r2, #1
 800a576:	4282      	cmp	r2, r0
 800a578:	d87c      	bhi.n	800a674 <_malloc_r+0x2a4>
 800a57a:	2a00      	cmp	r2, #0
 800a57c:	d07a      	beq.n	800a674 <_malloc_r+0x2a4>
 800a57e:	4673      	mov	r3, lr
 800a580:	4202      	tst	r2, r0
 800a582:	d1e1      	bne.n	800a548 <_malloc_r+0x178>
 800a584:	3304      	adds	r3, #4
 800a586:	0052      	lsls	r2, r2, #1
 800a588:	e7fa      	b.n	800a580 <_malloc_r+0x1b0>
 800a58a:	0a42      	lsrs	r2, r0, #9
 800a58c:	2a04      	cmp	r2, #4
 800a58e:	d815      	bhi.n	800a5bc <_malloc_r+0x1ec>
 800a590:	0982      	lsrs	r2, r0, #6
 800a592:	3238      	adds	r2, #56	; 0x38
 800a594:	1c57      	adds	r7, r2, #1
 800a596:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800a59a:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800a59e:	45be      	cmp	lr, r7
 800a5a0:	d126      	bne.n	800a5f0 <_malloc_r+0x220>
 800a5a2:	2001      	movs	r0, #1
 800a5a4:	1092      	asrs	r2, r2, #2
 800a5a6:	fa00 f202 	lsl.w	r2, r0, r2
 800a5aa:	6868      	ldr	r0, [r5, #4]
 800a5ac:	4310      	orrs	r0, r2
 800a5ae:	6068      	str	r0, [r5, #4]
 800a5b0:	f8c6 e00c 	str.w	lr, [r6, #12]
 800a5b4:	60b7      	str	r7, [r6, #8]
 800a5b6:	f8ce 6008 	str.w	r6, [lr, #8]
 800a5ba:	e7b3      	b.n	800a524 <_malloc_r+0x154>
 800a5bc:	2a14      	cmp	r2, #20
 800a5be:	d801      	bhi.n	800a5c4 <_malloc_r+0x1f4>
 800a5c0:	325b      	adds	r2, #91	; 0x5b
 800a5c2:	e7e7      	b.n	800a594 <_malloc_r+0x1c4>
 800a5c4:	2a54      	cmp	r2, #84	; 0x54
 800a5c6:	d802      	bhi.n	800a5ce <_malloc_r+0x1fe>
 800a5c8:	0b02      	lsrs	r2, r0, #12
 800a5ca:	326e      	adds	r2, #110	; 0x6e
 800a5cc:	e7e2      	b.n	800a594 <_malloc_r+0x1c4>
 800a5ce:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a5d2:	d802      	bhi.n	800a5da <_malloc_r+0x20a>
 800a5d4:	0bc2      	lsrs	r2, r0, #15
 800a5d6:	3277      	adds	r2, #119	; 0x77
 800a5d8:	e7dc      	b.n	800a594 <_malloc_r+0x1c4>
 800a5da:	f240 5754 	movw	r7, #1364	; 0x554
 800a5de:	42ba      	cmp	r2, r7
 800a5e0:	bf9a      	itte	ls
 800a5e2:	0c82      	lsrls	r2, r0, #18
 800a5e4:	327c      	addls	r2, #124	; 0x7c
 800a5e6:	227e      	movhi	r2, #126	; 0x7e
 800a5e8:	e7d4      	b.n	800a594 <_malloc_r+0x1c4>
 800a5ea:	68bf      	ldr	r7, [r7, #8]
 800a5ec:	45be      	cmp	lr, r7
 800a5ee:	d004      	beq.n	800a5fa <_malloc_r+0x22a>
 800a5f0:	687a      	ldr	r2, [r7, #4]
 800a5f2:	f022 0203 	bic.w	r2, r2, #3
 800a5f6:	4290      	cmp	r0, r2
 800a5f8:	d3f7      	bcc.n	800a5ea <_malloc_r+0x21a>
 800a5fa:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800a5fe:	e7d7      	b.n	800a5b0 <_malloc_r+0x1e0>
 800a600:	6870      	ldr	r0, [r6, #4]
 800a602:	68f7      	ldr	r7, [r6, #12]
 800a604:	f020 0003 	bic.w	r0, r0, #3
 800a608:	eba0 0a04 	sub.w	sl, r0, r4
 800a60c:	f1ba 0f0f 	cmp.w	sl, #15
 800a610:	dd10      	ble.n	800a634 <_malloc_r+0x264>
 800a612:	68b2      	ldr	r2, [r6, #8]
 800a614:	1933      	adds	r3, r6, r4
 800a616:	f044 0401 	orr.w	r4, r4, #1
 800a61a:	6074      	str	r4, [r6, #4]
 800a61c:	60d7      	str	r7, [r2, #12]
 800a61e:	60ba      	str	r2, [r7, #8]
 800a620:	f04a 0201 	orr.w	r2, sl, #1
 800a624:	616b      	str	r3, [r5, #20]
 800a626:	612b      	str	r3, [r5, #16]
 800a628:	60d9      	str	r1, [r3, #12]
 800a62a:	6099      	str	r1, [r3, #8]
 800a62c:	605a      	str	r2, [r3, #4]
 800a62e:	f846 a000 	str.w	sl, [r6, r0]
 800a632:	e6ff      	b.n	800a434 <_malloc_r+0x64>
 800a634:	f1ba 0f00 	cmp.w	sl, #0
 800a638:	db0f      	blt.n	800a65a <_malloc_r+0x28a>
 800a63a:	4430      	add	r0, r6
 800a63c:	6843      	ldr	r3, [r0, #4]
 800a63e:	f043 0301 	orr.w	r3, r3, #1
 800a642:	6043      	str	r3, [r0, #4]
 800a644:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800a648:	4648      	mov	r0, r9
 800a64a:	60df      	str	r7, [r3, #12]
 800a64c:	60bb      	str	r3, [r7, #8]
 800a64e:	f000 f90b 	bl	800a868 <__malloc_unlock>
 800a652:	4630      	mov	r0, r6
 800a654:	b003      	add	sp, #12
 800a656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a65a:	463e      	mov	r6, r7
 800a65c:	e77a      	b.n	800a554 <_malloc_r+0x184>
 800a65e:	f85c 0908 	ldr.w	r0, [ip], #-8
 800a662:	3b01      	subs	r3, #1
 800a664:	4584      	cmp	ip, r0
 800a666:	f43f af7e 	beq.w	800a566 <_malloc_r+0x196>
 800a66a:	e782      	b.n	800a572 <_malloc_r+0x1a2>
 800a66c:	20000274 	.word	0x20000274
 800a670:	2000027c 	.word	0x2000027c
 800a674:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800a678:	f8db 6004 	ldr.w	r6, [fp, #4]
 800a67c:	f026 0603 	bic.w	r6, r6, #3
 800a680:	42b4      	cmp	r4, r6
 800a682:	d803      	bhi.n	800a68c <_malloc_r+0x2bc>
 800a684:	1b33      	subs	r3, r6, r4
 800a686:	2b0f      	cmp	r3, #15
 800a688:	f300 8095 	bgt.w	800a7b6 <_malloc_r+0x3e6>
 800a68c:	4a4f      	ldr	r2, [pc, #316]	; (800a7cc <_malloc_r+0x3fc>)
 800a68e:	eb0b 0306 	add.w	r3, fp, r6
 800a692:	6817      	ldr	r7, [r2, #0]
 800a694:	4a4e      	ldr	r2, [pc, #312]	; (800a7d0 <_malloc_r+0x400>)
 800a696:	3710      	adds	r7, #16
 800a698:	6811      	ldr	r1, [r2, #0]
 800a69a:	4427      	add	r7, r4
 800a69c:	3101      	adds	r1, #1
 800a69e:	d005      	beq.n	800a6ac <_malloc_r+0x2dc>
 800a6a0:	494c      	ldr	r1, [pc, #304]	; (800a7d4 <_malloc_r+0x404>)
 800a6a2:	3901      	subs	r1, #1
 800a6a4:	440f      	add	r7, r1
 800a6a6:	3101      	adds	r1, #1
 800a6a8:	4249      	negs	r1, r1
 800a6aa:	400f      	ands	r7, r1
 800a6ac:	4639      	mov	r1, r7
 800a6ae:	4648      	mov	r0, r9
 800a6b0:	9201      	str	r2, [sp, #4]
 800a6b2:	9300      	str	r3, [sp, #0]
 800a6b4:	f000 fd32 	bl	800b11c <_sbrk_r>
 800a6b8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a6bc:	4680      	mov	r8, r0
 800a6be:	d055      	beq.n	800a76c <_malloc_r+0x39c>
 800a6c0:	9b00      	ldr	r3, [sp, #0]
 800a6c2:	9a01      	ldr	r2, [sp, #4]
 800a6c4:	4283      	cmp	r3, r0
 800a6c6:	d901      	bls.n	800a6cc <_malloc_r+0x2fc>
 800a6c8:	45ab      	cmp	fp, r5
 800a6ca:	d14f      	bne.n	800a76c <_malloc_r+0x39c>
 800a6cc:	4842      	ldr	r0, [pc, #264]	; (800a7d8 <_malloc_r+0x408>)
 800a6ce:	4543      	cmp	r3, r8
 800a6d0:	6801      	ldr	r1, [r0, #0]
 800a6d2:	4682      	mov	sl, r0
 800a6d4:	eb07 0e01 	add.w	lr, r7, r1
 800a6d8:	f8c0 e000 	str.w	lr, [r0]
 800a6dc:	493f      	ldr	r1, [pc, #252]	; (800a7dc <_malloc_r+0x40c>)
 800a6de:	d113      	bne.n	800a708 <_malloc_r+0x338>
 800a6e0:	420b      	tst	r3, r1
 800a6e2:	d111      	bne.n	800a708 <_malloc_r+0x338>
 800a6e4:	68ab      	ldr	r3, [r5, #8]
 800a6e6:	443e      	add	r6, r7
 800a6e8:	f046 0601 	orr.w	r6, r6, #1
 800a6ec:	605e      	str	r6, [r3, #4]
 800a6ee:	4a3c      	ldr	r2, [pc, #240]	; (800a7e0 <_malloc_r+0x410>)
 800a6f0:	f8da 3000 	ldr.w	r3, [sl]
 800a6f4:	6811      	ldr	r1, [r2, #0]
 800a6f6:	428b      	cmp	r3, r1
 800a6f8:	bf88      	it	hi
 800a6fa:	6013      	strhi	r3, [r2, #0]
 800a6fc:	4a39      	ldr	r2, [pc, #228]	; (800a7e4 <_malloc_r+0x414>)
 800a6fe:	6811      	ldr	r1, [r2, #0]
 800a700:	428b      	cmp	r3, r1
 800a702:	bf88      	it	hi
 800a704:	6013      	strhi	r3, [r2, #0]
 800a706:	e031      	b.n	800a76c <_malloc_r+0x39c>
 800a708:	6810      	ldr	r0, [r2, #0]
 800a70a:	3001      	adds	r0, #1
 800a70c:	bf1b      	ittet	ne
 800a70e:	eba8 0303 	subne.w	r3, r8, r3
 800a712:	4473      	addne	r3, lr
 800a714:	f8c2 8000 	streq.w	r8, [r2]
 800a718:	f8ca 3000 	strne.w	r3, [sl]
 800a71c:	f018 0007 	ands.w	r0, r8, #7
 800a720:	bf1c      	itt	ne
 800a722:	f1c0 0008 	rsbne	r0, r0, #8
 800a726:	4480      	addne	r8, r0
 800a728:	4b2a      	ldr	r3, [pc, #168]	; (800a7d4 <_malloc_r+0x404>)
 800a72a:	4447      	add	r7, r8
 800a72c:	4418      	add	r0, r3
 800a72e:	400f      	ands	r7, r1
 800a730:	1bc7      	subs	r7, r0, r7
 800a732:	4639      	mov	r1, r7
 800a734:	4648      	mov	r0, r9
 800a736:	f000 fcf1 	bl	800b11c <_sbrk_r>
 800a73a:	1c43      	adds	r3, r0, #1
 800a73c:	bf04      	itt	eq
 800a73e:	4640      	moveq	r0, r8
 800a740:	2700      	moveq	r7, #0
 800a742:	f8da 3000 	ldr.w	r3, [sl]
 800a746:	eba0 0008 	sub.w	r0, r0, r8
 800a74a:	443b      	add	r3, r7
 800a74c:	4407      	add	r7, r0
 800a74e:	f047 0701 	orr.w	r7, r7, #1
 800a752:	45ab      	cmp	fp, r5
 800a754:	f8c5 8008 	str.w	r8, [r5, #8]
 800a758:	f8ca 3000 	str.w	r3, [sl]
 800a75c:	f8c8 7004 	str.w	r7, [r8, #4]
 800a760:	d0c5      	beq.n	800a6ee <_malloc_r+0x31e>
 800a762:	2e0f      	cmp	r6, #15
 800a764:	d810      	bhi.n	800a788 <_malloc_r+0x3b8>
 800a766:	2301      	movs	r3, #1
 800a768:	f8c8 3004 	str.w	r3, [r8, #4]
 800a76c:	68ab      	ldr	r3, [r5, #8]
 800a76e:	685a      	ldr	r2, [r3, #4]
 800a770:	f022 0203 	bic.w	r2, r2, #3
 800a774:	4294      	cmp	r4, r2
 800a776:	eba2 0304 	sub.w	r3, r2, r4
 800a77a:	d801      	bhi.n	800a780 <_malloc_r+0x3b0>
 800a77c:	2b0f      	cmp	r3, #15
 800a77e:	dc1a      	bgt.n	800a7b6 <_malloc_r+0x3e6>
 800a780:	4648      	mov	r0, r9
 800a782:	f000 f871 	bl	800a868 <__malloc_unlock>
 800a786:	e630      	b.n	800a3ea <_malloc_r+0x1a>
 800a788:	2205      	movs	r2, #5
 800a78a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800a78e:	3e0c      	subs	r6, #12
 800a790:	f026 0607 	bic.w	r6, r6, #7
 800a794:	f003 0301 	and.w	r3, r3, #1
 800a798:	4333      	orrs	r3, r6
 800a79a:	f8cb 3004 	str.w	r3, [fp, #4]
 800a79e:	2e0f      	cmp	r6, #15
 800a7a0:	eb0b 0306 	add.w	r3, fp, r6
 800a7a4:	605a      	str	r2, [r3, #4]
 800a7a6:	609a      	str	r2, [r3, #8]
 800a7a8:	d9a1      	bls.n	800a6ee <_malloc_r+0x31e>
 800a7aa:	f10b 0108 	add.w	r1, fp, #8
 800a7ae:	4648      	mov	r0, r9
 800a7b0:	f000 fdce 	bl	800b350 <_free_r>
 800a7b4:	e79b      	b.n	800a6ee <_malloc_r+0x31e>
 800a7b6:	68ae      	ldr	r6, [r5, #8]
 800a7b8:	f044 0201 	orr.w	r2, r4, #1
 800a7bc:	f043 0301 	orr.w	r3, r3, #1
 800a7c0:	4434      	add	r4, r6
 800a7c2:	6072      	str	r2, [r6, #4]
 800a7c4:	60ac      	str	r4, [r5, #8]
 800a7c6:	6063      	str	r3, [r4, #4]
 800a7c8:	e634      	b.n	800a434 <_malloc_r+0x64>
 800a7ca:	bf00      	nop
 800a7cc:	20000928 	.word	0x20000928
 800a7d0:	2000067c 	.word	0x2000067c
 800a7d4:	00000080 	.word	0x00000080
 800a7d8:	200008f8 	.word	0x200008f8
 800a7dc:	0000007f 	.word	0x0000007f
 800a7e0:	20000920 	.word	0x20000920
 800a7e4:	20000924 	.word	0x20000924

0800a7e8 <__ascii_mbtowc>:
 800a7e8:	b082      	sub	sp, #8
 800a7ea:	b901      	cbnz	r1, 800a7ee <__ascii_mbtowc+0x6>
 800a7ec:	a901      	add	r1, sp, #4
 800a7ee:	b142      	cbz	r2, 800a802 <__ascii_mbtowc+0x1a>
 800a7f0:	b14b      	cbz	r3, 800a806 <__ascii_mbtowc+0x1e>
 800a7f2:	7813      	ldrb	r3, [r2, #0]
 800a7f4:	600b      	str	r3, [r1, #0]
 800a7f6:	7812      	ldrb	r2, [r2, #0]
 800a7f8:	1c10      	adds	r0, r2, #0
 800a7fa:	bf18      	it	ne
 800a7fc:	2001      	movne	r0, #1
 800a7fe:	b002      	add	sp, #8
 800a800:	4770      	bx	lr
 800a802:	4610      	mov	r0, r2
 800a804:	e7fb      	b.n	800a7fe <__ascii_mbtowc+0x16>
 800a806:	f06f 0001 	mvn.w	r0, #1
 800a80a:	e7f8      	b.n	800a7fe <__ascii_mbtowc+0x16>

0800a80c <memchr>:
 800a80c:	b510      	push	{r4, lr}
 800a80e:	b2c9      	uxtb	r1, r1
 800a810:	4402      	add	r2, r0
 800a812:	4290      	cmp	r0, r2
 800a814:	4603      	mov	r3, r0
 800a816:	d101      	bne.n	800a81c <memchr+0x10>
 800a818:	2000      	movs	r0, #0
 800a81a:	bd10      	pop	{r4, pc}
 800a81c:	781c      	ldrb	r4, [r3, #0]
 800a81e:	3001      	adds	r0, #1
 800a820:	428c      	cmp	r4, r1
 800a822:	d1f6      	bne.n	800a812 <memchr+0x6>
 800a824:	4618      	mov	r0, r3
 800a826:	bd10      	pop	{r4, pc}

0800a828 <memmove>:
 800a828:	4288      	cmp	r0, r1
 800a82a:	b510      	push	{r4, lr}
 800a82c:	eb01 0302 	add.w	r3, r1, r2
 800a830:	d803      	bhi.n	800a83a <memmove+0x12>
 800a832:	1e42      	subs	r2, r0, #1
 800a834:	4299      	cmp	r1, r3
 800a836:	d10c      	bne.n	800a852 <memmove+0x2a>
 800a838:	bd10      	pop	{r4, pc}
 800a83a:	4298      	cmp	r0, r3
 800a83c:	d2f9      	bcs.n	800a832 <memmove+0xa>
 800a83e:	1881      	adds	r1, r0, r2
 800a840:	1ad2      	subs	r2, r2, r3
 800a842:	42d3      	cmn	r3, r2
 800a844:	d100      	bne.n	800a848 <memmove+0x20>
 800a846:	bd10      	pop	{r4, pc}
 800a848:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a84c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a850:	e7f7      	b.n	800a842 <memmove+0x1a>
 800a852:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a856:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a85a:	e7eb      	b.n	800a834 <memmove+0xc>

0800a85c <__malloc_lock>:
 800a85c:	4801      	ldr	r0, [pc, #4]	; (800a864 <__malloc_lock+0x8>)
 800a85e:	f7ff bdad 	b.w	800a3bc <__retarget_lock_acquire_recursive>
 800a862:	bf00      	nop
 800a864:	20001200 	.word	0x20001200

0800a868 <__malloc_unlock>:
 800a868:	4801      	ldr	r0, [pc, #4]	; (800a870 <__malloc_unlock+0x8>)
 800a86a:	f7ff bda8 	b.w	800a3be <__retarget_lock_release_recursive>
 800a86e:	bf00      	nop
 800a870:	20001200 	.word	0x20001200

0800a874 <_Balloc>:
 800a874:	b570      	push	{r4, r5, r6, lr}
 800a876:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a878:	4604      	mov	r4, r0
 800a87a:	460e      	mov	r6, r1
 800a87c:	b93d      	cbnz	r5, 800a88e <_Balloc+0x1a>
 800a87e:	2010      	movs	r0, #16
 800a880:	f7ff fd9e 	bl	800a3c0 <malloc>
 800a884:	6260      	str	r0, [r4, #36]	; 0x24
 800a886:	6045      	str	r5, [r0, #4]
 800a888:	6085      	str	r5, [r0, #8]
 800a88a:	6005      	str	r5, [r0, #0]
 800a88c:	60c5      	str	r5, [r0, #12]
 800a88e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a890:	68eb      	ldr	r3, [r5, #12]
 800a892:	b183      	cbz	r3, 800a8b6 <_Balloc+0x42>
 800a894:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a896:	68db      	ldr	r3, [r3, #12]
 800a898:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a89c:	b9b8      	cbnz	r0, 800a8ce <_Balloc+0x5a>
 800a89e:	2101      	movs	r1, #1
 800a8a0:	fa01 f506 	lsl.w	r5, r1, r6
 800a8a4:	1d6a      	adds	r2, r5, #5
 800a8a6:	0092      	lsls	r2, r2, #2
 800a8a8:	4620      	mov	r0, r4
 800a8aa:	f000 fcce 	bl	800b24a <_calloc_r>
 800a8ae:	b160      	cbz	r0, 800a8ca <_Balloc+0x56>
 800a8b0:	6046      	str	r6, [r0, #4]
 800a8b2:	6085      	str	r5, [r0, #8]
 800a8b4:	e00e      	b.n	800a8d4 <_Balloc+0x60>
 800a8b6:	2221      	movs	r2, #33	; 0x21
 800a8b8:	2104      	movs	r1, #4
 800a8ba:	4620      	mov	r0, r4
 800a8bc:	f000 fcc5 	bl	800b24a <_calloc_r>
 800a8c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a8c2:	60e8      	str	r0, [r5, #12]
 800a8c4:	68db      	ldr	r3, [r3, #12]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d1e4      	bne.n	800a894 <_Balloc+0x20>
 800a8ca:	2000      	movs	r0, #0
 800a8cc:	bd70      	pop	{r4, r5, r6, pc}
 800a8ce:	6802      	ldr	r2, [r0, #0]
 800a8d0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	6103      	str	r3, [r0, #16]
 800a8d8:	60c3      	str	r3, [r0, #12]
 800a8da:	bd70      	pop	{r4, r5, r6, pc}

0800a8dc <_Bfree>:
 800a8dc:	b570      	push	{r4, r5, r6, lr}
 800a8de:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a8e0:	4606      	mov	r6, r0
 800a8e2:	460d      	mov	r5, r1
 800a8e4:	b93c      	cbnz	r4, 800a8f6 <_Bfree+0x1a>
 800a8e6:	2010      	movs	r0, #16
 800a8e8:	f7ff fd6a 	bl	800a3c0 <malloc>
 800a8ec:	6270      	str	r0, [r6, #36]	; 0x24
 800a8ee:	6044      	str	r4, [r0, #4]
 800a8f0:	6084      	str	r4, [r0, #8]
 800a8f2:	6004      	str	r4, [r0, #0]
 800a8f4:	60c4      	str	r4, [r0, #12]
 800a8f6:	b13d      	cbz	r5, 800a908 <_Bfree+0x2c>
 800a8f8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a8fa:	686a      	ldr	r2, [r5, #4]
 800a8fc:	68db      	ldr	r3, [r3, #12]
 800a8fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a902:	6029      	str	r1, [r5, #0]
 800a904:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a908:	bd70      	pop	{r4, r5, r6, pc}

0800a90a <__multadd>:
 800a90a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a90e:	461f      	mov	r7, r3
 800a910:	4606      	mov	r6, r0
 800a912:	460c      	mov	r4, r1
 800a914:	2300      	movs	r3, #0
 800a916:	690d      	ldr	r5, [r1, #16]
 800a918:	f101 0e14 	add.w	lr, r1, #20
 800a91c:	f8de 0000 	ldr.w	r0, [lr]
 800a920:	3301      	adds	r3, #1
 800a922:	b281      	uxth	r1, r0
 800a924:	fb02 7101 	mla	r1, r2, r1, r7
 800a928:	0c00      	lsrs	r0, r0, #16
 800a92a:	0c0f      	lsrs	r7, r1, #16
 800a92c:	fb02 7000 	mla	r0, r2, r0, r7
 800a930:	b289      	uxth	r1, r1
 800a932:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a936:	429d      	cmp	r5, r3
 800a938:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a93c:	f84e 1b04 	str.w	r1, [lr], #4
 800a940:	dcec      	bgt.n	800a91c <__multadd+0x12>
 800a942:	b1d7      	cbz	r7, 800a97a <__multadd+0x70>
 800a944:	68a3      	ldr	r3, [r4, #8]
 800a946:	429d      	cmp	r5, r3
 800a948:	db12      	blt.n	800a970 <__multadd+0x66>
 800a94a:	6861      	ldr	r1, [r4, #4]
 800a94c:	4630      	mov	r0, r6
 800a94e:	3101      	adds	r1, #1
 800a950:	f7ff ff90 	bl	800a874 <_Balloc>
 800a954:	4680      	mov	r8, r0
 800a956:	6922      	ldr	r2, [r4, #16]
 800a958:	f104 010c 	add.w	r1, r4, #12
 800a95c:	3202      	adds	r2, #2
 800a95e:	0092      	lsls	r2, r2, #2
 800a960:	300c      	adds	r0, #12
 800a962:	f7fd feab 	bl	80086bc <memcpy>
 800a966:	4621      	mov	r1, r4
 800a968:	4630      	mov	r0, r6
 800a96a:	f7ff ffb7 	bl	800a8dc <_Bfree>
 800a96e:	4644      	mov	r4, r8
 800a970:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a974:	3501      	adds	r5, #1
 800a976:	615f      	str	r7, [r3, #20]
 800a978:	6125      	str	r5, [r4, #16]
 800a97a:	4620      	mov	r0, r4
 800a97c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a980 <__hi0bits>:
 800a980:	0c02      	lsrs	r2, r0, #16
 800a982:	0412      	lsls	r2, r2, #16
 800a984:	4603      	mov	r3, r0
 800a986:	b9b2      	cbnz	r2, 800a9b6 <__hi0bits+0x36>
 800a988:	0403      	lsls	r3, r0, #16
 800a98a:	2010      	movs	r0, #16
 800a98c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a990:	bf04      	itt	eq
 800a992:	021b      	lsleq	r3, r3, #8
 800a994:	3008      	addeq	r0, #8
 800a996:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a99a:	bf04      	itt	eq
 800a99c:	011b      	lsleq	r3, r3, #4
 800a99e:	3004      	addeq	r0, #4
 800a9a0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a9a4:	bf04      	itt	eq
 800a9a6:	009b      	lsleq	r3, r3, #2
 800a9a8:	3002      	addeq	r0, #2
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	db06      	blt.n	800a9bc <__hi0bits+0x3c>
 800a9ae:	005b      	lsls	r3, r3, #1
 800a9b0:	d503      	bpl.n	800a9ba <__hi0bits+0x3a>
 800a9b2:	3001      	adds	r0, #1
 800a9b4:	4770      	bx	lr
 800a9b6:	2000      	movs	r0, #0
 800a9b8:	e7e8      	b.n	800a98c <__hi0bits+0xc>
 800a9ba:	2020      	movs	r0, #32
 800a9bc:	4770      	bx	lr

0800a9be <__lo0bits>:
 800a9be:	6803      	ldr	r3, [r0, #0]
 800a9c0:	4601      	mov	r1, r0
 800a9c2:	f013 0207 	ands.w	r2, r3, #7
 800a9c6:	d00b      	beq.n	800a9e0 <__lo0bits+0x22>
 800a9c8:	07da      	lsls	r2, r3, #31
 800a9ca:	d423      	bmi.n	800aa14 <__lo0bits+0x56>
 800a9cc:	0798      	lsls	r0, r3, #30
 800a9ce:	bf49      	itett	mi
 800a9d0:	085b      	lsrmi	r3, r3, #1
 800a9d2:	089b      	lsrpl	r3, r3, #2
 800a9d4:	2001      	movmi	r0, #1
 800a9d6:	600b      	strmi	r3, [r1, #0]
 800a9d8:	bf5c      	itt	pl
 800a9da:	600b      	strpl	r3, [r1, #0]
 800a9dc:	2002      	movpl	r0, #2
 800a9de:	4770      	bx	lr
 800a9e0:	b298      	uxth	r0, r3
 800a9e2:	b9a8      	cbnz	r0, 800aa10 <__lo0bits+0x52>
 800a9e4:	2010      	movs	r0, #16
 800a9e6:	0c1b      	lsrs	r3, r3, #16
 800a9e8:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a9ec:	bf04      	itt	eq
 800a9ee:	0a1b      	lsreq	r3, r3, #8
 800a9f0:	3008      	addeq	r0, #8
 800a9f2:	071a      	lsls	r2, r3, #28
 800a9f4:	bf04      	itt	eq
 800a9f6:	091b      	lsreq	r3, r3, #4
 800a9f8:	3004      	addeq	r0, #4
 800a9fa:	079a      	lsls	r2, r3, #30
 800a9fc:	bf04      	itt	eq
 800a9fe:	089b      	lsreq	r3, r3, #2
 800aa00:	3002      	addeq	r0, #2
 800aa02:	07da      	lsls	r2, r3, #31
 800aa04:	d402      	bmi.n	800aa0c <__lo0bits+0x4e>
 800aa06:	085b      	lsrs	r3, r3, #1
 800aa08:	d006      	beq.n	800aa18 <__lo0bits+0x5a>
 800aa0a:	3001      	adds	r0, #1
 800aa0c:	600b      	str	r3, [r1, #0]
 800aa0e:	4770      	bx	lr
 800aa10:	4610      	mov	r0, r2
 800aa12:	e7e9      	b.n	800a9e8 <__lo0bits+0x2a>
 800aa14:	2000      	movs	r0, #0
 800aa16:	4770      	bx	lr
 800aa18:	2020      	movs	r0, #32
 800aa1a:	4770      	bx	lr

0800aa1c <__i2b>:
 800aa1c:	b510      	push	{r4, lr}
 800aa1e:	460c      	mov	r4, r1
 800aa20:	2101      	movs	r1, #1
 800aa22:	f7ff ff27 	bl	800a874 <_Balloc>
 800aa26:	2201      	movs	r2, #1
 800aa28:	6144      	str	r4, [r0, #20]
 800aa2a:	6102      	str	r2, [r0, #16]
 800aa2c:	bd10      	pop	{r4, pc}

0800aa2e <__multiply>:
 800aa2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa32:	4614      	mov	r4, r2
 800aa34:	690a      	ldr	r2, [r1, #16]
 800aa36:	6923      	ldr	r3, [r4, #16]
 800aa38:	4689      	mov	r9, r1
 800aa3a:	429a      	cmp	r2, r3
 800aa3c:	bfbe      	ittt	lt
 800aa3e:	460b      	movlt	r3, r1
 800aa40:	46a1      	movlt	r9, r4
 800aa42:	461c      	movlt	r4, r3
 800aa44:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aa48:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800aa4c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800aa50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aa54:	eb07 060a 	add.w	r6, r7, sl
 800aa58:	429e      	cmp	r6, r3
 800aa5a:	bfc8      	it	gt
 800aa5c:	3101      	addgt	r1, #1
 800aa5e:	f7ff ff09 	bl	800a874 <_Balloc>
 800aa62:	f100 0514 	add.w	r5, r0, #20
 800aa66:	462b      	mov	r3, r5
 800aa68:	2200      	movs	r2, #0
 800aa6a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aa6e:	4543      	cmp	r3, r8
 800aa70:	d316      	bcc.n	800aaa0 <__multiply+0x72>
 800aa72:	f104 0214 	add.w	r2, r4, #20
 800aa76:	f109 0114 	add.w	r1, r9, #20
 800aa7a:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800aa7e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800aa82:	9301      	str	r3, [sp, #4]
 800aa84:	9c01      	ldr	r4, [sp, #4]
 800aa86:	4613      	mov	r3, r2
 800aa88:	4294      	cmp	r4, r2
 800aa8a:	d80c      	bhi.n	800aaa6 <__multiply+0x78>
 800aa8c:	2e00      	cmp	r6, #0
 800aa8e:	dd03      	ble.n	800aa98 <__multiply+0x6a>
 800aa90:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d054      	beq.n	800ab42 <__multiply+0x114>
 800aa98:	6106      	str	r6, [r0, #16]
 800aa9a:	b003      	add	sp, #12
 800aa9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaa0:	f843 2b04 	str.w	r2, [r3], #4
 800aaa4:	e7e3      	b.n	800aa6e <__multiply+0x40>
 800aaa6:	f8b3 a000 	ldrh.w	sl, [r3]
 800aaaa:	3204      	adds	r2, #4
 800aaac:	f1ba 0f00 	cmp.w	sl, #0
 800aab0:	d020      	beq.n	800aaf4 <__multiply+0xc6>
 800aab2:	46ae      	mov	lr, r5
 800aab4:	4689      	mov	r9, r1
 800aab6:	f04f 0c00 	mov.w	ip, #0
 800aaba:	f859 4b04 	ldr.w	r4, [r9], #4
 800aabe:	f8be b000 	ldrh.w	fp, [lr]
 800aac2:	b2a3      	uxth	r3, r4
 800aac4:	fb0a b303 	mla	r3, sl, r3, fp
 800aac8:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800aacc:	f8de 4000 	ldr.w	r4, [lr]
 800aad0:	4463      	add	r3, ip
 800aad2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800aad6:	fb0a c40b 	mla	r4, sl, fp, ip
 800aada:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800aade:	b29b      	uxth	r3, r3
 800aae0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800aae4:	454f      	cmp	r7, r9
 800aae6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800aaea:	f84e 3b04 	str.w	r3, [lr], #4
 800aaee:	d8e4      	bhi.n	800aaba <__multiply+0x8c>
 800aaf0:	f8ce c000 	str.w	ip, [lr]
 800aaf4:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800aaf8:	f1b9 0f00 	cmp.w	r9, #0
 800aafc:	d01f      	beq.n	800ab3e <__multiply+0x110>
 800aafe:	46ae      	mov	lr, r5
 800ab00:	468c      	mov	ip, r1
 800ab02:	f04f 0a00 	mov.w	sl, #0
 800ab06:	682b      	ldr	r3, [r5, #0]
 800ab08:	f8bc 4000 	ldrh.w	r4, [ip]
 800ab0c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ab10:	b29b      	uxth	r3, r3
 800ab12:	fb09 b404 	mla	r4, r9, r4, fp
 800ab16:	44a2      	add	sl, r4
 800ab18:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800ab1c:	f84e 3b04 	str.w	r3, [lr], #4
 800ab20:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ab24:	f8be 4000 	ldrh.w	r4, [lr]
 800ab28:	0c1b      	lsrs	r3, r3, #16
 800ab2a:	fb09 4303 	mla	r3, r9, r3, r4
 800ab2e:	4567      	cmp	r7, ip
 800ab30:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800ab34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab38:	d8e6      	bhi.n	800ab08 <__multiply+0xda>
 800ab3a:	f8ce 3000 	str.w	r3, [lr]
 800ab3e:	3504      	adds	r5, #4
 800ab40:	e7a0      	b.n	800aa84 <__multiply+0x56>
 800ab42:	3e01      	subs	r6, #1
 800ab44:	e7a2      	b.n	800aa8c <__multiply+0x5e>
	...

0800ab48 <__pow5mult>:
 800ab48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab4c:	4615      	mov	r5, r2
 800ab4e:	f012 0203 	ands.w	r2, r2, #3
 800ab52:	4606      	mov	r6, r0
 800ab54:	460f      	mov	r7, r1
 800ab56:	d007      	beq.n	800ab68 <__pow5mult+0x20>
 800ab58:	4c21      	ldr	r4, [pc, #132]	; (800abe0 <__pow5mult+0x98>)
 800ab5a:	3a01      	subs	r2, #1
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ab62:	f7ff fed2 	bl	800a90a <__multadd>
 800ab66:	4607      	mov	r7, r0
 800ab68:	10ad      	asrs	r5, r5, #2
 800ab6a:	d035      	beq.n	800abd8 <__pow5mult+0x90>
 800ab6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ab6e:	b93c      	cbnz	r4, 800ab80 <__pow5mult+0x38>
 800ab70:	2010      	movs	r0, #16
 800ab72:	f7ff fc25 	bl	800a3c0 <malloc>
 800ab76:	6270      	str	r0, [r6, #36]	; 0x24
 800ab78:	6044      	str	r4, [r0, #4]
 800ab7a:	6084      	str	r4, [r0, #8]
 800ab7c:	6004      	str	r4, [r0, #0]
 800ab7e:	60c4      	str	r4, [r0, #12]
 800ab80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ab84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ab88:	b94c      	cbnz	r4, 800ab9e <__pow5mult+0x56>
 800ab8a:	f240 2171 	movw	r1, #625	; 0x271
 800ab8e:	4630      	mov	r0, r6
 800ab90:	f7ff ff44 	bl	800aa1c <__i2b>
 800ab94:	2300      	movs	r3, #0
 800ab96:	4604      	mov	r4, r0
 800ab98:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab9c:	6003      	str	r3, [r0, #0]
 800ab9e:	f04f 0800 	mov.w	r8, #0
 800aba2:	07eb      	lsls	r3, r5, #31
 800aba4:	d50a      	bpl.n	800abbc <__pow5mult+0x74>
 800aba6:	4639      	mov	r1, r7
 800aba8:	4622      	mov	r2, r4
 800abaa:	4630      	mov	r0, r6
 800abac:	f7ff ff3f 	bl	800aa2e <__multiply>
 800abb0:	4681      	mov	r9, r0
 800abb2:	4639      	mov	r1, r7
 800abb4:	4630      	mov	r0, r6
 800abb6:	f7ff fe91 	bl	800a8dc <_Bfree>
 800abba:	464f      	mov	r7, r9
 800abbc:	106d      	asrs	r5, r5, #1
 800abbe:	d00b      	beq.n	800abd8 <__pow5mult+0x90>
 800abc0:	6820      	ldr	r0, [r4, #0]
 800abc2:	b938      	cbnz	r0, 800abd4 <__pow5mult+0x8c>
 800abc4:	4622      	mov	r2, r4
 800abc6:	4621      	mov	r1, r4
 800abc8:	4630      	mov	r0, r6
 800abca:	f7ff ff30 	bl	800aa2e <__multiply>
 800abce:	6020      	str	r0, [r4, #0]
 800abd0:	f8c0 8000 	str.w	r8, [r0]
 800abd4:	4604      	mov	r4, r0
 800abd6:	e7e4      	b.n	800aba2 <__pow5mult+0x5a>
 800abd8:	4638      	mov	r0, r7
 800abda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abde:	bf00      	nop
 800abe0:	0800eb18 	.word	0x0800eb18

0800abe4 <__lshift>:
 800abe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abe8:	460c      	mov	r4, r1
 800abea:	4607      	mov	r7, r0
 800abec:	4616      	mov	r6, r2
 800abee:	6923      	ldr	r3, [r4, #16]
 800abf0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800abf4:	eb0a 0903 	add.w	r9, sl, r3
 800abf8:	6849      	ldr	r1, [r1, #4]
 800abfa:	68a3      	ldr	r3, [r4, #8]
 800abfc:	f109 0501 	add.w	r5, r9, #1
 800ac00:	42ab      	cmp	r3, r5
 800ac02:	db31      	blt.n	800ac68 <__lshift+0x84>
 800ac04:	4638      	mov	r0, r7
 800ac06:	f7ff fe35 	bl	800a874 <_Balloc>
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	4680      	mov	r8, r0
 800ac0e:	4611      	mov	r1, r2
 800ac10:	f100 0314 	add.w	r3, r0, #20
 800ac14:	4552      	cmp	r2, sl
 800ac16:	db2a      	blt.n	800ac6e <__lshift+0x8a>
 800ac18:	6920      	ldr	r0, [r4, #16]
 800ac1a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac1e:	f104 0114 	add.w	r1, r4, #20
 800ac22:	f016 021f 	ands.w	r2, r6, #31
 800ac26:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800ac2a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800ac2e:	d022      	beq.n	800ac76 <__lshift+0x92>
 800ac30:	2000      	movs	r0, #0
 800ac32:	f1c2 0c20 	rsb	ip, r2, #32
 800ac36:	680e      	ldr	r6, [r1, #0]
 800ac38:	4096      	lsls	r6, r2
 800ac3a:	4330      	orrs	r0, r6
 800ac3c:	f843 0b04 	str.w	r0, [r3], #4
 800ac40:	f851 0b04 	ldr.w	r0, [r1], #4
 800ac44:	458e      	cmp	lr, r1
 800ac46:	fa20 f00c 	lsr.w	r0, r0, ip
 800ac4a:	d8f4      	bhi.n	800ac36 <__lshift+0x52>
 800ac4c:	6018      	str	r0, [r3, #0]
 800ac4e:	b108      	cbz	r0, 800ac54 <__lshift+0x70>
 800ac50:	f109 0502 	add.w	r5, r9, #2
 800ac54:	3d01      	subs	r5, #1
 800ac56:	4638      	mov	r0, r7
 800ac58:	f8c8 5010 	str.w	r5, [r8, #16]
 800ac5c:	4621      	mov	r1, r4
 800ac5e:	f7ff fe3d 	bl	800a8dc <_Bfree>
 800ac62:	4640      	mov	r0, r8
 800ac64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac68:	3101      	adds	r1, #1
 800ac6a:	005b      	lsls	r3, r3, #1
 800ac6c:	e7c8      	b.n	800ac00 <__lshift+0x1c>
 800ac6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ac72:	3201      	adds	r2, #1
 800ac74:	e7ce      	b.n	800ac14 <__lshift+0x30>
 800ac76:	3b04      	subs	r3, #4
 800ac78:	f851 2b04 	ldr.w	r2, [r1], #4
 800ac7c:	458e      	cmp	lr, r1
 800ac7e:	f843 2f04 	str.w	r2, [r3, #4]!
 800ac82:	d8f9      	bhi.n	800ac78 <__lshift+0x94>
 800ac84:	e7e6      	b.n	800ac54 <__lshift+0x70>

0800ac86 <__mcmp>:
 800ac86:	6903      	ldr	r3, [r0, #16]
 800ac88:	690a      	ldr	r2, [r1, #16]
 800ac8a:	b530      	push	{r4, r5, lr}
 800ac8c:	1a9b      	subs	r3, r3, r2
 800ac8e:	d10c      	bne.n	800acaa <__mcmp+0x24>
 800ac90:	0092      	lsls	r2, r2, #2
 800ac92:	3014      	adds	r0, #20
 800ac94:	3114      	adds	r1, #20
 800ac96:	1884      	adds	r4, r0, r2
 800ac98:	4411      	add	r1, r2
 800ac9a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ac9e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aca2:	4295      	cmp	r5, r2
 800aca4:	d003      	beq.n	800acae <__mcmp+0x28>
 800aca6:	d305      	bcc.n	800acb4 <__mcmp+0x2e>
 800aca8:	2301      	movs	r3, #1
 800acaa:	4618      	mov	r0, r3
 800acac:	bd30      	pop	{r4, r5, pc}
 800acae:	42a0      	cmp	r0, r4
 800acb0:	d3f3      	bcc.n	800ac9a <__mcmp+0x14>
 800acb2:	e7fa      	b.n	800acaa <__mcmp+0x24>
 800acb4:	f04f 33ff 	mov.w	r3, #4294967295
 800acb8:	e7f7      	b.n	800acaa <__mcmp+0x24>

0800acba <__mdiff>:
 800acba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acbe:	460d      	mov	r5, r1
 800acc0:	4607      	mov	r7, r0
 800acc2:	4611      	mov	r1, r2
 800acc4:	4628      	mov	r0, r5
 800acc6:	4614      	mov	r4, r2
 800acc8:	f7ff ffdd 	bl	800ac86 <__mcmp>
 800accc:	1e06      	subs	r6, r0, #0
 800acce:	d108      	bne.n	800ace2 <__mdiff+0x28>
 800acd0:	4631      	mov	r1, r6
 800acd2:	4638      	mov	r0, r7
 800acd4:	f7ff fdce 	bl	800a874 <_Balloc>
 800acd8:	2301      	movs	r3, #1
 800acda:	6146      	str	r6, [r0, #20]
 800acdc:	6103      	str	r3, [r0, #16]
 800acde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ace2:	bfa4      	itt	ge
 800ace4:	4623      	movge	r3, r4
 800ace6:	462c      	movge	r4, r5
 800ace8:	4638      	mov	r0, r7
 800acea:	6861      	ldr	r1, [r4, #4]
 800acec:	bfa6      	itte	ge
 800acee:	461d      	movge	r5, r3
 800acf0:	2600      	movge	r6, #0
 800acf2:	2601      	movlt	r6, #1
 800acf4:	f7ff fdbe 	bl	800a874 <_Balloc>
 800acf8:	f04f 0c00 	mov.w	ip, #0
 800acfc:	60c6      	str	r6, [r0, #12]
 800acfe:	692b      	ldr	r3, [r5, #16]
 800ad00:	6926      	ldr	r6, [r4, #16]
 800ad02:	f104 0214 	add.w	r2, r4, #20
 800ad06:	f105 0914 	add.w	r9, r5, #20
 800ad0a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ad0e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ad12:	f100 0114 	add.w	r1, r0, #20
 800ad16:	f852 ab04 	ldr.w	sl, [r2], #4
 800ad1a:	f859 5b04 	ldr.w	r5, [r9], #4
 800ad1e:	fa1f f38a 	uxth.w	r3, sl
 800ad22:	4463      	add	r3, ip
 800ad24:	b2ac      	uxth	r4, r5
 800ad26:	1b1b      	subs	r3, r3, r4
 800ad28:	0c2c      	lsrs	r4, r5, #16
 800ad2a:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800ad2e:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800ad32:	b29b      	uxth	r3, r3
 800ad34:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800ad38:	45c8      	cmp	r8, r9
 800ad3a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800ad3e:	4696      	mov	lr, r2
 800ad40:	f841 4b04 	str.w	r4, [r1], #4
 800ad44:	d8e7      	bhi.n	800ad16 <__mdiff+0x5c>
 800ad46:	45be      	cmp	lr, r7
 800ad48:	d305      	bcc.n	800ad56 <__mdiff+0x9c>
 800ad4a:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ad4e:	b18b      	cbz	r3, 800ad74 <__mdiff+0xba>
 800ad50:	6106      	str	r6, [r0, #16]
 800ad52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad56:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ad5a:	b2a2      	uxth	r2, r4
 800ad5c:	4462      	add	r2, ip
 800ad5e:	1413      	asrs	r3, r2, #16
 800ad60:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ad64:	b292      	uxth	r2, r2
 800ad66:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ad6a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800ad6e:	f841 2b04 	str.w	r2, [r1], #4
 800ad72:	e7e8      	b.n	800ad46 <__mdiff+0x8c>
 800ad74:	3e01      	subs	r6, #1
 800ad76:	e7e8      	b.n	800ad4a <__mdiff+0x90>

0800ad78 <__d2b>:
 800ad78:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ad7c:	461c      	mov	r4, r3
 800ad7e:	2101      	movs	r1, #1
 800ad80:	4690      	mov	r8, r2
 800ad82:	9e08      	ldr	r6, [sp, #32]
 800ad84:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ad86:	f7ff fd75 	bl	800a874 <_Balloc>
 800ad8a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800ad8e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800ad92:	4607      	mov	r7, r0
 800ad94:	bb34      	cbnz	r4, 800ade4 <__d2b+0x6c>
 800ad96:	9201      	str	r2, [sp, #4]
 800ad98:	f1b8 0f00 	cmp.w	r8, #0
 800ad9c:	d027      	beq.n	800adee <__d2b+0x76>
 800ad9e:	a802      	add	r0, sp, #8
 800ada0:	f840 8d08 	str.w	r8, [r0, #-8]!
 800ada4:	f7ff fe0b 	bl	800a9be <__lo0bits>
 800ada8:	9900      	ldr	r1, [sp, #0]
 800adaa:	b1f0      	cbz	r0, 800adea <__d2b+0x72>
 800adac:	9a01      	ldr	r2, [sp, #4]
 800adae:	f1c0 0320 	rsb	r3, r0, #32
 800adb2:	fa02 f303 	lsl.w	r3, r2, r3
 800adb6:	430b      	orrs	r3, r1
 800adb8:	40c2      	lsrs	r2, r0
 800adba:	617b      	str	r3, [r7, #20]
 800adbc:	9201      	str	r2, [sp, #4]
 800adbe:	9b01      	ldr	r3, [sp, #4]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	bf14      	ite	ne
 800adc4:	2102      	movne	r1, #2
 800adc6:	2101      	moveq	r1, #1
 800adc8:	61bb      	str	r3, [r7, #24]
 800adca:	6139      	str	r1, [r7, #16]
 800adcc:	b1c4      	cbz	r4, 800ae00 <__d2b+0x88>
 800adce:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800add2:	4404      	add	r4, r0
 800add4:	6034      	str	r4, [r6, #0]
 800add6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800adda:	6028      	str	r0, [r5, #0]
 800addc:	4638      	mov	r0, r7
 800adde:	b002      	add	sp, #8
 800ade0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ade4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800ade8:	e7d5      	b.n	800ad96 <__d2b+0x1e>
 800adea:	6179      	str	r1, [r7, #20]
 800adec:	e7e7      	b.n	800adbe <__d2b+0x46>
 800adee:	a801      	add	r0, sp, #4
 800adf0:	f7ff fde5 	bl	800a9be <__lo0bits>
 800adf4:	2101      	movs	r1, #1
 800adf6:	9b01      	ldr	r3, [sp, #4]
 800adf8:	6139      	str	r1, [r7, #16]
 800adfa:	617b      	str	r3, [r7, #20]
 800adfc:	3020      	adds	r0, #32
 800adfe:	e7e5      	b.n	800adcc <__d2b+0x54>
 800ae00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ae04:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ae08:	6030      	str	r0, [r6, #0]
 800ae0a:	6918      	ldr	r0, [r3, #16]
 800ae0c:	f7ff fdb8 	bl	800a980 <__hi0bits>
 800ae10:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ae14:	e7e1      	b.n	800adda <__d2b+0x62>
	...

0800ae18 <_realloc_r>:
 800ae18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae1c:	4682      	mov	sl, r0
 800ae1e:	460c      	mov	r4, r1
 800ae20:	b929      	cbnz	r1, 800ae2e <_realloc_r+0x16>
 800ae22:	4611      	mov	r1, r2
 800ae24:	b003      	add	sp, #12
 800ae26:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae2a:	f7ff bad1 	b.w	800a3d0 <_malloc_r>
 800ae2e:	9201      	str	r2, [sp, #4]
 800ae30:	f7ff fd14 	bl	800a85c <__malloc_lock>
 800ae34:	9a01      	ldr	r2, [sp, #4]
 800ae36:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800ae3a:	f102 080b 	add.w	r8, r2, #11
 800ae3e:	f1b8 0f16 	cmp.w	r8, #22
 800ae42:	f1a4 0908 	sub.w	r9, r4, #8
 800ae46:	f025 0603 	bic.w	r6, r5, #3
 800ae4a:	d90a      	bls.n	800ae62 <_realloc_r+0x4a>
 800ae4c:	f038 0807 	bics.w	r8, r8, #7
 800ae50:	d509      	bpl.n	800ae66 <_realloc_r+0x4e>
 800ae52:	230c      	movs	r3, #12
 800ae54:	2700      	movs	r7, #0
 800ae56:	f8ca 3000 	str.w	r3, [sl]
 800ae5a:	4638      	mov	r0, r7
 800ae5c:	b003      	add	sp, #12
 800ae5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae62:	f04f 0810 	mov.w	r8, #16
 800ae66:	4590      	cmp	r8, r2
 800ae68:	d3f3      	bcc.n	800ae52 <_realloc_r+0x3a>
 800ae6a:	45b0      	cmp	r8, r6
 800ae6c:	f340 8148 	ble.w	800b100 <_realloc_r+0x2e8>
 800ae70:	4ba9      	ldr	r3, [pc, #676]	; (800b118 <_realloc_r+0x300>)
 800ae72:	eb09 0106 	add.w	r1, r9, r6
 800ae76:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800ae7a:	469b      	mov	fp, r3
 800ae7c:	4571      	cmp	r1, lr
 800ae7e:	684b      	ldr	r3, [r1, #4]
 800ae80:	d005      	beq.n	800ae8e <_realloc_r+0x76>
 800ae82:	f023 0001 	bic.w	r0, r3, #1
 800ae86:	4408      	add	r0, r1
 800ae88:	6840      	ldr	r0, [r0, #4]
 800ae8a:	07c7      	lsls	r7, r0, #31
 800ae8c:	d447      	bmi.n	800af1e <_realloc_r+0x106>
 800ae8e:	f023 0303 	bic.w	r3, r3, #3
 800ae92:	4571      	cmp	r1, lr
 800ae94:	eb06 0703 	add.w	r7, r6, r3
 800ae98:	d119      	bne.n	800aece <_realloc_r+0xb6>
 800ae9a:	f108 0010 	add.w	r0, r8, #16
 800ae9e:	4287      	cmp	r7, r0
 800aea0:	db3f      	blt.n	800af22 <_realloc_r+0x10a>
 800aea2:	eba7 0708 	sub.w	r7, r7, r8
 800aea6:	eb09 0308 	add.w	r3, r9, r8
 800aeaa:	f047 0701 	orr.w	r7, r7, #1
 800aeae:	f8cb 3008 	str.w	r3, [fp, #8]
 800aeb2:	605f      	str	r7, [r3, #4]
 800aeb4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800aeb8:	4650      	mov	r0, sl
 800aeba:	f003 0301 	and.w	r3, r3, #1
 800aebe:	ea43 0308 	orr.w	r3, r3, r8
 800aec2:	f844 3c04 	str.w	r3, [r4, #-4]
 800aec6:	f7ff fccf 	bl	800a868 <__malloc_unlock>
 800aeca:	4627      	mov	r7, r4
 800aecc:	e7c5      	b.n	800ae5a <_realloc_r+0x42>
 800aece:	45b8      	cmp	r8, r7
 800aed0:	dc27      	bgt.n	800af22 <_realloc_r+0x10a>
 800aed2:	68cb      	ldr	r3, [r1, #12]
 800aed4:	688a      	ldr	r2, [r1, #8]
 800aed6:	60d3      	str	r3, [r2, #12]
 800aed8:	609a      	str	r2, [r3, #8]
 800aeda:	eba7 0008 	sub.w	r0, r7, r8
 800aede:	280f      	cmp	r0, #15
 800aee0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800aee4:	eb09 0207 	add.w	r2, r9, r7
 800aee8:	f240 810c 	bls.w	800b104 <_realloc_r+0x2ec>
 800aeec:	f003 0301 	and.w	r3, r3, #1
 800aef0:	eb09 0108 	add.w	r1, r9, r8
 800aef4:	ea43 0308 	orr.w	r3, r3, r8
 800aef8:	f040 0001 	orr.w	r0, r0, #1
 800aefc:	f8c9 3004 	str.w	r3, [r9, #4]
 800af00:	6048      	str	r0, [r1, #4]
 800af02:	6853      	ldr	r3, [r2, #4]
 800af04:	3108      	adds	r1, #8
 800af06:	f043 0301 	orr.w	r3, r3, #1
 800af0a:	6053      	str	r3, [r2, #4]
 800af0c:	4650      	mov	r0, sl
 800af0e:	f000 fa1f 	bl	800b350 <_free_r>
 800af12:	4650      	mov	r0, sl
 800af14:	f7ff fca8 	bl	800a868 <__malloc_unlock>
 800af18:	f109 0708 	add.w	r7, r9, #8
 800af1c:	e79d      	b.n	800ae5a <_realloc_r+0x42>
 800af1e:	2300      	movs	r3, #0
 800af20:	4619      	mov	r1, r3
 800af22:	07e8      	lsls	r0, r5, #31
 800af24:	f100 8085 	bmi.w	800b032 <_realloc_r+0x21a>
 800af28:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800af2c:	eba9 0505 	sub.w	r5, r9, r5
 800af30:	6868      	ldr	r0, [r5, #4]
 800af32:	f020 0003 	bic.w	r0, r0, #3
 800af36:	4430      	add	r0, r6
 800af38:	2900      	cmp	r1, #0
 800af3a:	d077      	beq.n	800b02c <_realloc_r+0x214>
 800af3c:	4571      	cmp	r1, lr
 800af3e:	d151      	bne.n	800afe4 <_realloc_r+0x1cc>
 800af40:	4403      	add	r3, r0
 800af42:	f108 0110 	add.w	r1, r8, #16
 800af46:	428b      	cmp	r3, r1
 800af48:	db70      	blt.n	800b02c <_realloc_r+0x214>
 800af4a:	462f      	mov	r7, r5
 800af4c:	68ea      	ldr	r2, [r5, #12]
 800af4e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800af52:	60ca      	str	r2, [r1, #12]
 800af54:	6091      	str	r1, [r2, #8]
 800af56:	1f32      	subs	r2, r6, #4
 800af58:	2a24      	cmp	r2, #36	; 0x24
 800af5a:	d83c      	bhi.n	800afd6 <_realloc_r+0x1be>
 800af5c:	2a13      	cmp	r2, #19
 800af5e:	d937      	bls.n	800afd0 <_realloc_r+0x1b8>
 800af60:	6821      	ldr	r1, [r4, #0]
 800af62:	2a1b      	cmp	r2, #27
 800af64:	60a9      	str	r1, [r5, #8]
 800af66:	6861      	ldr	r1, [r4, #4]
 800af68:	60e9      	str	r1, [r5, #12]
 800af6a:	d81c      	bhi.n	800afa6 <_realloc_r+0x18e>
 800af6c:	f105 0210 	add.w	r2, r5, #16
 800af70:	f104 0108 	add.w	r1, r4, #8
 800af74:	6808      	ldr	r0, [r1, #0]
 800af76:	6010      	str	r0, [r2, #0]
 800af78:	6848      	ldr	r0, [r1, #4]
 800af7a:	6050      	str	r0, [r2, #4]
 800af7c:	6889      	ldr	r1, [r1, #8]
 800af7e:	6091      	str	r1, [r2, #8]
 800af80:	eba3 0308 	sub.w	r3, r3, r8
 800af84:	eb05 0208 	add.w	r2, r5, r8
 800af88:	f043 0301 	orr.w	r3, r3, #1
 800af8c:	f8cb 2008 	str.w	r2, [fp, #8]
 800af90:	6053      	str	r3, [r2, #4]
 800af92:	686b      	ldr	r3, [r5, #4]
 800af94:	f003 0301 	and.w	r3, r3, #1
 800af98:	ea43 0308 	orr.w	r3, r3, r8
 800af9c:	606b      	str	r3, [r5, #4]
 800af9e:	4650      	mov	r0, sl
 800afa0:	f7ff fc62 	bl	800a868 <__malloc_unlock>
 800afa4:	e759      	b.n	800ae5a <_realloc_r+0x42>
 800afa6:	68a1      	ldr	r1, [r4, #8]
 800afa8:	2a24      	cmp	r2, #36	; 0x24
 800afaa:	6129      	str	r1, [r5, #16]
 800afac:	68e1      	ldr	r1, [r4, #12]
 800afae:	bf18      	it	ne
 800afb0:	f105 0218 	addne.w	r2, r5, #24
 800afb4:	6169      	str	r1, [r5, #20]
 800afb6:	bf09      	itett	eq
 800afb8:	6922      	ldreq	r2, [r4, #16]
 800afba:	f104 0110 	addne.w	r1, r4, #16
 800afbe:	61aa      	streq	r2, [r5, #24]
 800afc0:	6960      	ldreq	r0, [r4, #20]
 800afc2:	bf02      	ittt	eq
 800afc4:	f105 0220 	addeq.w	r2, r5, #32
 800afc8:	f104 0118 	addeq.w	r1, r4, #24
 800afcc:	61e8      	streq	r0, [r5, #28]
 800afce:	e7d1      	b.n	800af74 <_realloc_r+0x15c>
 800afd0:	463a      	mov	r2, r7
 800afd2:	4621      	mov	r1, r4
 800afd4:	e7ce      	b.n	800af74 <_realloc_r+0x15c>
 800afd6:	4621      	mov	r1, r4
 800afd8:	4638      	mov	r0, r7
 800afda:	9301      	str	r3, [sp, #4]
 800afdc:	f7ff fc24 	bl	800a828 <memmove>
 800afe0:	9b01      	ldr	r3, [sp, #4]
 800afe2:	e7cd      	b.n	800af80 <_realloc_r+0x168>
 800afe4:	18c7      	adds	r7, r0, r3
 800afe6:	45b8      	cmp	r8, r7
 800afe8:	dc20      	bgt.n	800b02c <_realloc_r+0x214>
 800afea:	68cb      	ldr	r3, [r1, #12]
 800afec:	688a      	ldr	r2, [r1, #8]
 800afee:	60d3      	str	r3, [r2, #12]
 800aff0:	609a      	str	r2, [r3, #8]
 800aff2:	4628      	mov	r0, r5
 800aff4:	68eb      	ldr	r3, [r5, #12]
 800aff6:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800affa:	60d3      	str	r3, [r2, #12]
 800affc:	609a      	str	r2, [r3, #8]
 800affe:	1f32      	subs	r2, r6, #4
 800b000:	2a24      	cmp	r2, #36	; 0x24
 800b002:	d843      	bhi.n	800b08c <_realloc_r+0x274>
 800b004:	2a13      	cmp	r2, #19
 800b006:	d93f      	bls.n	800b088 <_realloc_r+0x270>
 800b008:	6823      	ldr	r3, [r4, #0]
 800b00a:	2a1b      	cmp	r2, #27
 800b00c:	60ab      	str	r3, [r5, #8]
 800b00e:	6863      	ldr	r3, [r4, #4]
 800b010:	60eb      	str	r3, [r5, #12]
 800b012:	d824      	bhi.n	800b05e <_realloc_r+0x246>
 800b014:	f105 0010 	add.w	r0, r5, #16
 800b018:	f104 0308 	add.w	r3, r4, #8
 800b01c:	681a      	ldr	r2, [r3, #0]
 800b01e:	6002      	str	r2, [r0, #0]
 800b020:	685a      	ldr	r2, [r3, #4]
 800b022:	6042      	str	r2, [r0, #4]
 800b024:	689b      	ldr	r3, [r3, #8]
 800b026:	6083      	str	r3, [r0, #8]
 800b028:	46a9      	mov	r9, r5
 800b02a:	e756      	b.n	800aeda <_realloc_r+0xc2>
 800b02c:	4580      	cmp	r8, r0
 800b02e:	4607      	mov	r7, r0
 800b030:	dddf      	ble.n	800aff2 <_realloc_r+0x1da>
 800b032:	4611      	mov	r1, r2
 800b034:	4650      	mov	r0, sl
 800b036:	f7ff f9cb 	bl	800a3d0 <_malloc_r>
 800b03a:	4607      	mov	r7, r0
 800b03c:	2800      	cmp	r0, #0
 800b03e:	d0ae      	beq.n	800af9e <_realloc_r+0x186>
 800b040:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b044:	f1a0 0208 	sub.w	r2, r0, #8
 800b048:	f023 0301 	bic.w	r3, r3, #1
 800b04c:	444b      	add	r3, r9
 800b04e:	429a      	cmp	r2, r3
 800b050:	d120      	bne.n	800b094 <_realloc_r+0x27c>
 800b052:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b056:	f027 0703 	bic.w	r7, r7, #3
 800b05a:	4437      	add	r7, r6
 800b05c:	e73d      	b.n	800aeda <_realloc_r+0xc2>
 800b05e:	68a3      	ldr	r3, [r4, #8]
 800b060:	2a24      	cmp	r2, #36	; 0x24
 800b062:	612b      	str	r3, [r5, #16]
 800b064:	68e3      	ldr	r3, [r4, #12]
 800b066:	bf18      	it	ne
 800b068:	f105 0018 	addne.w	r0, r5, #24
 800b06c:	616b      	str	r3, [r5, #20]
 800b06e:	bf09      	itett	eq
 800b070:	6923      	ldreq	r3, [r4, #16]
 800b072:	f104 0310 	addne.w	r3, r4, #16
 800b076:	61ab      	streq	r3, [r5, #24]
 800b078:	6962      	ldreq	r2, [r4, #20]
 800b07a:	bf02      	ittt	eq
 800b07c:	f105 0020 	addeq.w	r0, r5, #32
 800b080:	f104 0318 	addeq.w	r3, r4, #24
 800b084:	61ea      	streq	r2, [r5, #28]
 800b086:	e7c9      	b.n	800b01c <_realloc_r+0x204>
 800b088:	4623      	mov	r3, r4
 800b08a:	e7c7      	b.n	800b01c <_realloc_r+0x204>
 800b08c:	4621      	mov	r1, r4
 800b08e:	f7ff fbcb 	bl	800a828 <memmove>
 800b092:	e7c9      	b.n	800b028 <_realloc_r+0x210>
 800b094:	1f32      	subs	r2, r6, #4
 800b096:	2a24      	cmp	r2, #36	; 0x24
 800b098:	d82e      	bhi.n	800b0f8 <_realloc_r+0x2e0>
 800b09a:	2a13      	cmp	r2, #19
 800b09c:	d929      	bls.n	800b0f2 <_realloc_r+0x2da>
 800b09e:	6823      	ldr	r3, [r4, #0]
 800b0a0:	2a1b      	cmp	r2, #27
 800b0a2:	6003      	str	r3, [r0, #0]
 800b0a4:	6863      	ldr	r3, [r4, #4]
 800b0a6:	6043      	str	r3, [r0, #4]
 800b0a8:	d80e      	bhi.n	800b0c8 <_realloc_r+0x2b0>
 800b0aa:	f100 0308 	add.w	r3, r0, #8
 800b0ae:	f104 0208 	add.w	r2, r4, #8
 800b0b2:	6811      	ldr	r1, [r2, #0]
 800b0b4:	6019      	str	r1, [r3, #0]
 800b0b6:	6851      	ldr	r1, [r2, #4]
 800b0b8:	6059      	str	r1, [r3, #4]
 800b0ba:	6892      	ldr	r2, [r2, #8]
 800b0bc:	609a      	str	r2, [r3, #8]
 800b0be:	4621      	mov	r1, r4
 800b0c0:	4650      	mov	r0, sl
 800b0c2:	f000 f945 	bl	800b350 <_free_r>
 800b0c6:	e76a      	b.n	800af9e <_realloc_r+0x186>
 800b0c8:	68a3      	ldr	r3, [r4, #8]
 800b0ca:	2a24      	cmp	r2, #36	; 0x24
 800b0cc:	6083      	str	r3, [r0, #8]
 800b0ce:	68e3      	ldr	r3, [r4, #12]
 800b0d0:	bf18      	it	ne
 800b0d2:	f104 0210 	addne.w	r2, r4, #16
 800b0d6:	60c3      	str	r3, [r0, #12]
 800b0d8:	bf09      	itett	eq
 800b0da:	6923      	ldreq	r3, [r4, #16]
 800b0dc:	f100 0310 	addne.w	r3, r0, #16
 800b0e0:	6103      	streq	r3, [r0, #16]
 800b0e2:	6961      	ldreq	r1, [r4, #20]
 800b0e4:	bf02      	ittt	eq
 800b0e6:	f100 0318 	addeq.w	r3, r0, #24
 800b0ea:	f104 0218 	addeq.w	r2, r4, #24
 800b0ee:	6141      	streq	r1, [r0, #20]
 800b0f0:	e7df      	b.n	800b0b2 <_realloc_r+0x29a>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	4622      	mov	r2, r4
 800b0f6:	e7dc      	b.n	800b0b2 <_realloc_r+0x29a>
 800b0f8:	4621      	mov	r1, r4
 800b0fa:	f7ff fb95 	bl	800a828 <memmove>
 800b0fe:	e7de      	b.n	800b0be <_realloc_r+0x2a6>
 800b100:	4637      	mov	r7, r6
 800b102:	e6ea      	b.n	800aeda <_realloc_r+0xc2>
 800b104:	f003 0301 	and.w	r3, r3, #1
 800b108:	431f      	orrs	r7, r3
 800b10a:	f8c9 7004 	str.w	r7, [r9, #4]
 800b10e:	6853      	ldr	r3, [r2, #4]
 800b110:	f043 0301 	orr.w	r3, r3, #1
 800b114:	6053      	str	r3, [r2, #4]
 800b116:	e6fc      	b.n	800af12 <_realloc_r+0xfa>
 800b118:	20000274 	.word	0x20000274

0800b11c <_sbrk_r>:
 800b11c:	b538      	push	{r3, r4, r5, lr}
 800b11e:	2300      	movs	r3, #0
 800b120:	4c05      	ldr	r4, [pc, #20]	; (800b138 <_sbrk_r+0x1c>)
 800b122:	4605      	mov	r5, r0
 800b124:	4608      	mov	r0, r1
 800b126:	6023      	str	r3, [r4, #0]
 800b128:	f002 ff94 	bl	800e054 <_sbrk>
 800b12c:	1c43      	adds	r3, r0, #1
 800b12e:	d102      	bne.n	800b136 <_sbrk_r+0x1a>
 800b130:	6823      	ldr	r3, [r4, #0]
 800b132:	b103      	cbz	r3, 800b136 <_sbrk_r+0x1a>
 800b134:	602b      	str	r3, [r5, #0]
 800b136:	bd38      	pop	{r3, r4, r5, pc}
 800b138:	20001208 	.word	0x20001208

0800b13c <__ssprint_r>:
 800b13c:	6893      	ldr	r3, [r2, #8]
 800b13e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b142:	4681      	mov	r9, r0
 800b144:	460c      	mov	r4, r1
 800b146:	4617      	mov	r7, r2
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d060      	beq.n	800b20e <__ssprint_r+0xd2>
 800b14c:	f04f 0b00 	mov.w	fp, #0
 800b150:	465e      	mov	r6, fp
 800b152:	f8d2 a000 	ldr.w	sl, [r2]
 800b156:	b356      	cbz	r6, 800b1ae <__ssprint_r+0x72>
 800b158:	68a3      	ldr	r3, [r4, #8]
 800b15a:	429e      	cmp	r6, r3
 800b15c:	d344      	bcc.n	800b1e8 <__ssprint_r+0xac>
 800b15e:	89a2      	ldrh	r2, [r4, #12]
 800b160:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b164:	d03e      	beq.n	800b1e4 <__ssprint_r+0xa8>
 800b166:	2302      	movs	r3, #2
 800b168:	6825      	ldr	r5, [r4, #0]
 800b16a:	6921      	ldr	r1, [r4, #16]
 800b16c:	eba5 0801 	sub.w	r8, r5, r1
 800b170:	6965      	ldr	r5, [r4, #20]
 800b172:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b176:	fb95 f5f3 	sdiv	r5, r5, r3
 800b17a:	f108 0301 	add.w	r3, r8, #1
 800b17e:	4433      	add	r3, r6
 800b180:	429d      	cmp	r5, r3
 800b182:	bf38      	it	cc
 800b184:	461d      	movcc	r5, r3
 800b186:	0553      	lsls	r3, r2, #21
 800b188:	d546      	bpl.n	800b218 <__ssprint_r+0xdc>
 800b18a:	4629      	mov	r1, r5
 800b18c:	4648      	mov	r0, r9
 800b18e:	f7ff f91f 	bl	800a3d0 <_malloc_r>
 800b192:	b998      	cbnz	r0, 800b1bc <__ssprint_r+0x80>
 800b194:	230c      	movs	r3, #12
 800b196:	f8c9 3000 	str.w	r3, [r9]
 800b19a:	89a3      	ldrh	r3, [r4, #12]
 800b19c:	f04f 30ff 	mov.w	r0, #4294967295
 800b1a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1a4:	81a3      	strh	r3, [r4, #12]
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	60bb      	str	r3, [r7, #8]
 800b1aa:	607b      	str	r3, [r7, #4]
 800b1ac:	e031      	b.n	800b212 <__ssprint_r+0xd6>
 800b1ae:	f8da b000 	ldr.w	fp, [sl]
 800b1b2:	f8da 6004 	ldr.w	r6, [sl, #4]
 800b1b6:	f10a 0a08 	add.w	sl, sl, #8
 800b1ba:	e7cc      	b.n	800b156 <__ssprint_r+0x1a>
 800b1bc:	4642      	mov	r2, r8
 800b1be:	6921      	ldr	r1, [r4, #16]
 800b1c0:	9001      	str	r0, [sp, #4]
 800b1c2:	f7fd fa7b 	bl	80086bc <memcpy>
 800b1c6:	89a2      	ldrh	r2, [r4, #12]
 800b1c8:	9b01      	ldr	r3, [sp, #4]
 800b1ca:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b1ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b1d2:	81a2      	strh	r2, [r4, #12]
 800b1d4:	6123      	str	r3, [r4, #16]
 800b1d6:	4443      	add	r3, r8
 800b1d8:	6023      	str	r3, [r4, #0]
 800b1da:	4633      	mov	r3, r6
 800b1dc:	6165      	str	r5, [r4, #20]
 800b1de:	eba5 0508 	sub.w	r5, r5, r8
 800b1e2:	60a5      	str	r5, [r4, #8]
 800b1e4:	429e      	cmp	r6, r3
 800b1e6:	d200      	bcs.n	800b1ea <__ssprint_r+0xae>
 800b1e8:	4633      	mov	r3, r6
 800b1ea:	461a      	mov	r2, r3
 800b1ec:	4659      	mov	r1, fp
 800b1ee:	6820      	ldr	r0, [r4, #0]
 800b1f0:	9301      	str	r3, [sp, #4]
 800b1f2:	f7ff fb19 	bl	800a828 <memmove>
 800b1f6:	68a2      	ldr	r2, [r4, #8]
 800b1f8:	9b01      	ldr	r3, [sp, #4]
 800b1fa:	1ad2      	subs	r2, r2, r3
 800b1fc:	60a2      	str	r2, [r4, #8]
 800b1fe:	6822      	ldr	r2, [r4, #0]
 800b200:	4413      	add	r3, r2
 800b202:	6023      	str	r3, [r4, #0]
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	1b9e      	subs	r6, r3, r6
 800b208:	60be      	str	r6, [r7, #8]
 800b20a:	2e00      	cmp	r6, #0
 800b20c:	d1cf      	bne.n	800b1ae <__ssprint_r+0x72>
 800b20e:	2000      	movs	r0, #0
 800b210:	6078      	str	r0, [r7, #4]
 800b212:	b003      	add	sp, #12
 800b214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b218:	462a      	mov	r2, r5
 800b21a:	4648      	mov	r0, r9
 800b21c:	f7ff fdfc 	bl	800ae18 <_realloc_r>
 800b220:	4603      	mov	r3, r0
 800b222:	2800      	cmp	r0, #0
 800b224:	d1d6      	bne.n	800b1d4 <__ssprint_r+0x98>
 800b226:	6921      	ldr	r1, [r4, #16]
 800b228:	4648      	mov	r0, r9
 800b22a:	f000 f891 	bl	800b350 <_free_r>
 800b22e:	e7b1      	b.n	800b194 <__ssprint_r+0x58>

0800b230 <__ascii_wctomb>:
 800b230:	b149      	cbz	r1, 800b246 <__ascii_wctomb+0x16>
 800b232:	2aff      	cmp	r2, #255	; 0xff
 800b234:	bf8b      	itete	hi
 800b236:	238a      	movhi	r3, #138	; 0x8a
 800b238:	700a      	strbls	r2, [r1, #0]
 800b23a:	6003      	strhi	r3, [r0, #0]
 800b23c:	2001      	movls	r0, #1
 800b23e:	bf88      	it	hi
 800b240:	f04f 30ff 	movhi.w	r0, #4294967295
 800b244:	4770      	bx	lr
 800b246:	4608      	mov	r0, r1
 800b248:	4770      	bx	lr

0800b24a <_calloc_r>:
 800b24a:	b510      	push	{r4, lr}
 800b24c:	4351      	muls	r1, r2
 800b24e:	f7ff f8bf 	bl	800a3d0 <_malloc_r>
 800b252:	4604      	mov	r4, r0
 800b254:	b198      	cbz	r0, 800b27e <_calloc_r+0x34>
 800b256:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b25a:	f022 0203 	bic.w	r2, r2, #3
 800b25e:	3a04      	subs	r2, #4
 800b260:	2a24      	cmp	r2, #36	; 0x24
 800b262:	d81b      	bhi.n	800b29c <_calloc_r+0x52>
 800b264:	2a13      	cmp	r2, #19
 800b266:	d917      	bls.n	800b298 <_calloc_r+0x4e>
 800b268:	2100      	movs	r1, #0
 800b26a:	2a1b      	cmp	r2, #27
 800b26c:	6001      	str	r1, [r0, #0]
 800b26e:	6041      	str	r1, [r0, #4]
 800b270:	d807      	bhi.n	800b282 <_calloc_r+0x38>
 800b272:	f100 0308 	add.w	r3, r0, #8
 800b276:	2200      	movs	r2, #0
 800b278:	601a      	str	r2, [r3, #0]
 800b27a:	605a      	str	r2, [r3, #4]
 800b27c:	609a      	str	r2, [r3, #8]
 800b27e:	4620      	mov	r0, r4
 800b280:	bd10      	pop	{r4, pc}
 800b282:	2a24      	cmp	r2, #36	; 0x24
 800b284:	6081      	str	r1, [r0, #8]
 800b286:	60c1      	str	r1, [r0, #12]
 800b288:	bf11      	iteee	ne
 800b28a:	f100 0310 	addne.w	r3, r0, #16
 800b28e:	6101      	streq	r1, [r0, #16]
 800b290:	f100 0318 	addeq.w	r3, r0, #24
 800b294:	6141      	streq	r1, [r0, #20]
 800b296:	e7ee      	b.n	800b276 <_calloc_r+0x2c>
 800b298:	4603      	mov	r3, r0
 800b29a:	e7ec      	b.n	800b276 <_calloc_r+0x2c>
 800b29c:	2100      	movs	r1, #0
 800b29e:	f7fd fa18 	bl	80086d2 <memset>
 800b2a2:	e7ec      	b.n	800b27e <_calloc_r+0x34>

0800b2a4 <_malloc_trim_r>:
 800b2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2a8:	4689      	mov	r9, r1
 800b2aa:	4f25      	ldr	r7, [pc, #148]	; (800b340 <_malloc_trim_r+0x9c>)
 800b2ac:	4606      	mov	r6, r0
 800b2ae:	f7ff fad5 	bl	800a85c <__malloc_lock>
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	f8df 8094 	ldr.w	r8, [pc, #148]	; 800b34c <_malloc_trim_r+0xa8>
 800b2b8:	685d      	ldr	r5, [r3, #4]
 800b2ba:	f1a8 0411 	sub.w	r4, r8, #17
 800b2be:	f025 0503 	bic.w	r5, r5, #3
 800b2c2:	eba4 0409 	sub.w	r4, r4, r9
 800b2c6:	442c      	add	r4, r5
 800b2c8:	fbb4 f4f8 	udiv	r4, r4, r8
 800b2cc:	3c01      	subs	r4, #1
 800b2ce:	fb08 f404 	mul.w	r4, r8, r4
 800b2d2:	4544      	cmp	r4, r8
 800b2d4:	da05      	bge.n	800b2e2 <_malloc_trim_r+0x3e>
 800b2d6:	4630      	mov	r0, r6
 800b2d8:	f7ff fac6 	bl	800a868 <__malloc_unlock>
 800b2dc:	2000      	movs	r0, #0
 800b2de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2e2:	2100      	movs	r1, #0
 800b2e4:	4630      	mov	r0, r6
 800b2e6:	f7ff ff19 	bl	800b11c <_sbrk_r>
 800b2ea:	68bb      	ldr	r3, [r7, #8]
 800b2ec:	442b      	add	r3, r5
 800b2ee:	4298      	cmp	r0, r3
 800b2f0:	d1f1      	bne.n	800b2d6 <_malloc_trim_r+0x32>
 800b2f2:	4261      	negs	r1, r4
 800b2f4:	4630      	mov	r0, r6
 800b2f6:	f7ff ff11 	bl	800b11c <_sbrk_r>
 800b2fa:	3001      	adds	r0, #1
 800b2fc:	d110      	bne.n	800b320 <_malloc_trim_r+0x7c>
 800b2fe:	2100      	movs	r1, #0
 800b300:	4630      	mov	r0, r6
 800b302:	f7ff ff0b 	bl	800b11c <_sbrk_r>
 800b306:	68ba      	ldr	r2, [r7, #8]
 800b308:	1a83      	subs	r3, r0, r2
 800b30a:	2b0f      	cmp	r3, #15
 800b30c:	dde3      	ble.n	800b2d6 <_malloc_trim_r+0x32>
 800b30e:	490d      	ldr	r1, [pc, #52]	; (800b344 <_malloc_trim_r+0xa0>)
 800b310:	f043 0301 	orr.w	r3, r3, #1
 800b314:	6809      	ldr	r1, [r1, #0]
 800b316:	6053      	str	r3, [r2, #4]
 800b318:	1a40      	subs	r0, r0, r1
 800b31a:	490b      	ldr	r1, [pc, #44]	; (800b348 <_malloc_trim_r+0xa4>)
 800b31c:	6008      	str	r0, [r1, #0]
 800b31e:	e7da      	b.n	800b2d6 <_malloc_trim_r+0x32>
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	4a09      	ldr	r2, [pc, #36]	; (800b348 <_malloc_trim_r+0xa4>)
 800b324:	1b2d      	subs	r5, r5, r4
 800b326:	f045 0501 	orr.w	r5, r5, #1
 800b32a:	605d      	str	r5, [r3, #4]
 800b32c:	6813      	ldr	r3, [r2, #0]
 800b32e:	4630      	mov	r0, r6
 800b330:	1b1c      	subs	r4, r3, r4
 800b332:	6014      	str	r4, [r2, #0]
 800b334:	f7ff fa98 	bl	800a868 <__malloc_unlock>
 800b338:	2001      	movs	r0, #1
 800b33a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b33e:	bf00      	nop
 800b340:	20000274 	.word	0x20000274
 800b344:	2000067c 	.word	0x2000067c
 800b348:	200008f8 	.word	0x200008f8
 800b34c:	00000080 	.word	0x00000080

0800b350 <_free_r>:
 800b350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b354:	4604      	mov	r4, r0
 800b356:	4688      	mov	r8, r1
 800b358:	2900      	cmp	r1, #0
 800b35a:	f000 80ab 	beq.w	800b4b4 <_free_r+0x164>
 800b35e:	f7ff fa7d 	bl	800a85c <__malloc_lock>
 800b362:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800b366:	4d54      	ldr	r5, [pc, #336]	; (800b4b8 <_free_r+0x168>)
 800b368:	f022 0001 	bic.w	r0, r2, #1
 800b36c:	f1a8 0308 	sub.w	r3, r8, #8
 800b370:	181f      	adds	r7, r3, r0
 800b372:	68a9      	ldr	r1, [r5, #8]
 800b374:	687e      	ldr	r6, [r7, #4]
 800b376:	428f      	cmp	r7, r1
 800b378:	f026 0603 	bic.w	r6, r6, #3
 800b37c:	f002 0201 	and.w	r2, r2, #1
 800b380:	d11b      	bne.n	800b3ba <_free_r+0x6a>
 800b382:	4430      	add	r0, r6
 800b384:	b93a      	cbnz	r2, 800b396 <_free_r+0x46>
 800b386:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800b38a:	1a9b      	subs	r3, r3, r2
 800b38c:	6899      	ldr	r1, [r3, #8]
 800b38e:	4410      	add	r0, r2
 800b390:	68da      	ldr	r2, [r3, #12]
 800b392:	60ca      	str	r2, [r1, #12]
 800b394:	6091      	str	r1, [r2, #8]
 800b396:	f040 0201 	orr.w	r2, r0, #1
 800b39a:	605a      	str	r2, [r3, #4]
 800b39c:	60ab      	str	r3, [r5, #8]
 800b39e:	4b47      	ldr	r3, [pc, #284]	; (800b4bc <_free_r+0x16c>)
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	4298      	cmp	r0, r3
 800b3a4:	d304      	bcc.n	800b3b0 <_free_r+0x60>
 800b3a6:	4b46      	ldr	r3, [pc, #280]	; (800b4c0 <_free_r+0x170>)
 800b3a8:	4620      	mov	r0, r4
 800b3aa:	6819      	ldr	r1, [r3, #0]
 800b3ac:	f7ff ff7a 	bl	800b2a4 <_malloc_trim_r>
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b3b6:	f7ff ba57 	b.w	800a868 <__malloc_unlock>
 800b3ba:	607e      	str	r6, [r7, #4]
 800b3bc:	2a00      	cmp	r2, #0
 800b3be:	d139      	bne.n	800b434 <_free_r+0xe4>
 800b3c0:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800b3c4:	f105 0e08 	add.w	lr, r5, #8
 800b3c8:	1a5b      	subs	r3, r3, r1
 800b3ca:	4408      	add	r0, r1
 800b3cc:	6899      	ldr	r1, [r3, #8]
 800b3ce:	4571      	cmp	r1, lr
 800b3d0:	d032      	beq.n	800b438 <_free_r+0xe8>
 800b3d2:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800b3d6:	f8c1 e00c 	str.w	lr, [r1, #12]
 800b3da:	f8ce 1008 	str.w	r1, [lr, #8]
 800b3de:	19b9      	adds	r1, r7, r6
 800b3e0:	6849      	ldr	r1, [r1, #4]
 800b3e2:	07c9      	lsls	r1, r1, #31
 800b3e4:	d40a      	bmi.n	800b3fc <_free_r+0xac>
 800b3e6:	4430      	add	r0, r6
 800b3e8:	68b9      	ldr	r1, [r7, #8]
 800b3ea:	bb3a      	cbnz	r2, 800b43c <_free_r+0xec>
 800b3ec:	4e35      	ldr	r6, [pc, #212]	; (800b4c4 <_free_r+0x174>)
 800b3ee:	42b1      	cmp	r1, r6
 800b3f0:	d124      	bne.n	800b43c <_free_r+0xec>
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	616b      	str	r3, [r5, #20]
 800b3f6:	612b      	str	r3, [r5, #16]
 800b3f8:	60d9      	str	r1, [r3, #12]
 800b3fa:	6099      	str	r1, [r3, #8]
 800b3fc:	f040 0101 	orr.w	r1, r0, #1
 800b400:	6059      	str	r1, [r3, #4]
 800b402:	5018      	str	r0, [r3, r0]
 800b404:	2a00      	cmp	r2, #0
 800b406:	d1d3      	bne.n	800b3b0 <_free_r+0x60>
 800b408:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b40c:	d21a      	bcs.n	800b444 <_free_r+0xf4>
 800b40e:	2201      	movs	r2, #1
 800b410:	08c0      	lsrs	r0, r0, #3
 800b412:	1081      	asrs	r1, r0, #2
 800b414:	408a      	lsls	r2, r1
 800b416:	6869      	ldr	r1, [r5, #4]
 800b418:	3001      	adds	r0, #1
 800b41a:	430a      	orrs	r2, r1
 800b41c:	606a      	str	r2, [r5, #4]
 800b41e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800b422:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800b426:	3a08      	subs	r2, #8
 800b428:	60da      	str	r2, [r3, #12]
 800b42a:	6099      	str	r1, [r3, #8]
 800b42c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800b430:	60cb      	str	r3, [r1, #12]
 800b432:	e7bd      	b.n	800b3b0 <_free_r+0x60>
 800b434:	2200      	movs	r2, #0
 800b436:	e7d2      	b.n	800b3de <_free_r+0x8e>
 800b438:	2201      	movs	r2, #1
 800b43a:	e7d0      	b.n	800b3de <_free_r+0x8e>
 800b43c:	68fe      	ldr	r6, [r7, #12]
 800b43e:	60ce      	str	r6, [r1, #12]
 800b440:	60b1      	str	r1, [r6, #8]
 800b442:	e7db      	b.n	800b3fc <_free_r+0xac>
 800b444:	0a42      	lsrs	r2, r0, #9
 800b446:	2a04      	cmp	r2, #4
 800b448:	d813      	bhi.n	800b472 <_free_r+0x122>
 800b44a:	0982      	lsrs	r2, r0, #6
 800b44c:	3238      	adds	r2, #56	; 0x38
 800b44e:	1c51      	adds	r1, r2, #1
 800b450:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800b454:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800b458:	428e      	cmp	r6, r1
 800b45a:	d124      	bne.n	800b4a6 <_free_r+0x156>
 800b45c:	2001      	movs	r0, #1
 800b45e:	1092      	asrs	r2, r2, #2
 800b460:	fa00 f202 	lsl.w	r2, r0, r2
 800b464:	6868      	ldr	r0, [r5, #4]
 800b466:	4302      	orrs	r2, r0
 800b468:	606a      	str	r2, [r5, #4]
 800b46a:	60de      	str	r6, [r3, #12]
 800b46c:	6099      	str	r1, [r3, #8]
 800b46e:	60b3      	str	r3, [r6, #8]
 800b470:	e7de      	b.n	800b430 <_free_r+0xe0>
 800b472:	2a14      	cmp	r2, #20
 800b474:	d801      	bhi.n	800b47a <_free_r+0x12a>
 800b476:	325b      	adds	r2, #91	; 0x5b
 800b478:	e7e9      	b.n	800b44e <_free_r+0xfe>
 800b47a:	2a54      	cmp	r2, #84	; 0x54
 800b47c:	d802      	bhi.n	800b484 <_free_r+0x134>
 800b47e:	0b02      	lsrs	r2, r0, #12
 800b480:	326e      	adds	r2, #110	; 0x6e
 800b482:	e7e4      	b.n	800b44e <_free_r+0xfe>
 800b484:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b488:	d802      	bhi.n	800b490 <_free_r+0x140>
 800b48a:	0bc2      	lsrs	r2, r0, #15
 800b48c:	3277      	adds	r2, #119	; 0x77
 800b48e:	e7de      	b.n	800b44e <_free_r+0xfe>
 800b490:	f240 5154 	movw	r1, #1364	; 0x554
 800b494:	428a      	cmp	r2, r1
 800b496:	bf9a      	itte	ls
 800b498:	0c82      	lsrls	r2, r0, #18
 800b49a:	327c      	addls	r2, #124	; 0x7c
 800b49c:	227e      	movhi	r2, #126	; 0x7e
 800b49e:	e7d6      	b.n	800b44e <_free_r+0xfe>
 800b4a0:	6889      	ldr	r1, [r1, #8]
 800b4a2:	428e      	cmp	r6, r1
 800b4a4:	d004      	beq.n	800b4b0 <_free_r+0x160>
 800b4a6:	684a      	ldr	r2, [r1, #4]
 800b4a8:	f022 0203 	bic.w	r2, r2, #3
 800b4ac:	4290      	cmp	r0, r2
 800b4ae:	d3f7      	bcc.n	800b4a0 <_free_r+0x150>
 800b4b0:	68ce      	ldr	r6, [r1, #12]
 800b4b2:	e7da      	b.n	800b46a <_free_r+0x11a>
 800b4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4b8:	20000274 	.word	0x20000274
 800b4bc:	20000680 	.word	0x20000680
 800b4c0:	20000928 	.word	0x20000928
 800b4c4:	2000027c 	.word	0x2000027c

0800b4c8 <cos>:
 800b4c8:	b530      	push	{r4, r5, lr}
 800b4ca:	4a18      	ldr	r2, [pc, #96]	; (800b52c <cos+0x64>)
 800b4cc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	b087      	sub	sp, #28
 800b4d4:	dc04      	bgt.n	800b4e0 <cos+0x18>
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	2300      	movs	r3, #0
 800b4da:	f001 fea9 	bl	800d230 <__kernel_cos>
 800b4de:	e006      	b.n	800b4ee <cos+0x26>
 800b4e0:	4a13      	ldr	r2, [pc, #76]	; (800b530 <cos+0x68>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	dd05      	ble.n	800b4f2 <cos+0x2a>
 800b4e6:	4602      	mov	r2, r0
 800b4e8:	460b      	mov	r3, r1
 800b4ea:	f7f4 fe3d 	bl	8000168 <__aeabi_dsub>
 800b4ee:	b007      	add	sp, #28
 800b4f0:	bd30      	pop	{r4, r5, pc}
 800b4f2:	aa02      	add	r2, sp, #8
 800b4f4:	f001 f9d4 	bl	800c8a0 <__ieee754_rem_pio2>
 800b4f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4fc:	f000 0403 	and.w	r4, r0, #3
 800b500:	2c01      	cmp	r4, #1
 800b502:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b506:	d008      	beq.n	800b51a <cos+0x52>
 800b508:	2c02      	cmp	r4, #2
 800b50a:	d00c      	beq.n	800b526 <cos+0x5e>
 800b50c:	2c00      	cmp	r4, #0
 800b50e:	d0e4      	beq.n	800b4da <cos+0x12>
 800b510:	2401      	movs	r4, #1
 800b512:	9400      	str	r4, [sp, #0]
 800b514:	f002 fac0 	bl	800da98 <__kernel_sin>
 800b518:	e7e9      	b.n	800b4ee <cos+0x26>
 800b51a:	9400      	str	r4, [sp, #0]
 800b51c:	f002 fabc 	bl	800da98 <__kernel_sin>
 800b520:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b524:	e7e3      	b.n	800b4ee <cos+0x26>
 800b526:	f001 fe83 	bl	800d230 <__kernel_cos>
 800b52a:	e7f9      	b.n	800b520 <cos+0x58>
 800b52c:	3fe921fb 	.word	0x3fe921fb
 800b530:	7fefffff 	.word	0x7fefffff
 800b534:	00000000 	.word	0x00000000

0800b538 <floor>:
 800b538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b53c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800b540:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800b544:	2e13      	cmp	r6, #19
 800b546:	4607      	mov	r7, r0
 800b548:	460b      	mov	r3, r1
 800b54a:	460c      	mov	r4, r1
 800b54c:	4605      	mov	r5, r0
 800b54e:	dc35      	bgt.n	800b5bc <floor+0x84>
 800b550:	2e00      	cmp	r6, #0
 800b552:	da16      	bge.n	800b582 <floor+0x4a>
 800b554:	a336      	add	r3, pc, #216	; (adr r3, 800b630 <floor+0xf8>)
 800b556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b55a:	f7f4 fe07 	bl	800016c <__adddf3>
 800b55e:	2200      	movs	r2, #0
 800b560:	2300      	movs	r3, #0
 800b562:	f7f5 fa45 	bl	80009f0 <__aeabi_dcmpgt>
 800b566:	b148      	cbz	r0, 800b57c <floor+0x44>
 800b568:	2c00      	cmp	r4, #0
 800b56a:	da5c      	bge.n	800b626 <floor+0xee>
 800b56c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800b570:	433b      	orrs	r3, r7
 800b572:	4b31      	ldr	r3, [pc, #196]	; (800b638 <floor+0x100>)
 800b574:	f04f 0500 	mov.w	r5, #0
 800b578:	bf18      	it	ne
 800b57a:	461c      	movne	r4, r3
 800b57c:	4623      	mov	r3, r4
 800b57e:	462f      	mov	r7, r5
 800b580:	e027      	b.n	800b5d2 <floor+0x9a>
 800b582:	4a2e      	ldr	r2, [pc, #184]	; (800b63c <floor+0x104>)
 800b584:	fa42 f806 	asr.w	r8, r2, r6
 800b588:	ea01 0208 	and.w	r2, r1, r8
 800b58c:	4302      	orrs	r2, r0
 800b58e:	d020      	beq.n	800b5d2 <floor+0x9a>
 800b590:	a327      	add	r3, pc, #156	; (adr r3, 800b630 <floor+0xf8>)
 800b592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b596:	f7f4 fde9 	bl	800016c <__adddf3>
 800b59a:	2200      	movs	r2, #0
 800b59c:	2300      	movs	r3, #0
 800b59e:	f7f5 fa27 	bl	80009f0 <__aeabi_dcmpgt>
 800b5a2:	2800      	cmp	r0, #0
 800b5a4:	d0ea      	beq.n	800b57c <floor+0x44>
 800b5a6:	2c00      	cmp	r4, #0
 800b5a8:	bfbe      	ittt	lt
 800b5aa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800b5ae:	fa43 f606 	asrlt.w	r6, r3, r6
 800b5b2:	19a4      	addlt	r4, r4, r6
 800b5b4:	ea24 0408 	bic.w	r4, r4, r8
 800b5b8:	2500      	movs	r5, #0
 800b5ba:	e7df      	b.n	800b57c <floor+0x44>
 800b5bc:	2e33      	cmp	r6, #51	; 0x33
 800b5be:	dd0c      	ble.n	800b5da <floor+0xa2>
 800b5c0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b5c4:	d105      	bne.n	800b5d2 <floor+0x9a>
 800b5c6:	460b      	mov	r3, r1
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	f7f4 fdcf 	bl	800016c <__adddf3>
 800b5ce:	4607      	mov	r7, r0
 800b5d0:	460b      	mov	r3, r1
 800b5d2:	4638      	mov	r0, r7
 800b5d4:	4619      	mov	r1, r3
 800b5d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5da:	f04f 32ff 	mov.w	r2, #4294967295
 800b5de:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800b5e2:	fa22 f808 	lsr.w	r8, r2, r8
 800b5e6:	ea10 0f08 	tst.w	r0, r8
 800b5ea:	d0f2      	beq.n	800b5d2 <floor+0x9a>
 800b5ec:	a310      	add	r3, pc, #64	; (adr r3, 800b630 <floor+0xf8>)
 800b5ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f2:	f7f4 fdbb 	bl	800016c <__adddf3>
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	f7f5 f9f9 	bl	80009f0 <__aeabi_dcmpgt>
 800b5fe:	2800      	cmp	r0, #0
 800b600:	d0bc      	beq.n	800b57c <floor+0x44>
 800b602:	2c00      	cmp	r4, #0
 800b604:	da02      	bge.n	800b60c <floor+0xd4>
 800b606:	2e14      	cmp	r6, #20
 800b608:	d103      	bne.n	800b612 <floor+0xda>
 800b60a:	3401      	adds	r4, #1
 800b60c:	ea25 0508 	bic.w	r5, r5, r8
 800b610:	e7b4      	b.n	800b57c <floor+0x44>
 800b612:	2301      	movs	r3, #1
 800b614:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b618:	fa03 f606 	lsl.w	r6, r3, r6
 800b61c:	4435      	add	r5, r6
 800b61e:	42af      	cmp	r7, r5
 800b620:	bf88      	it	hi
 800b622:	18e4      	addhi	r4, r4, r3
 800b624:	e7f2      	b.n	800b60c <floor+0xd4>
 800b626:	2500      	movs	r5, #0
 800b628:	462c      	mov	r4, r5
 800b62a:	e7a7      	b.n	800b57c <floor+0x44>
 800b62c:	f3af 8000 	nop.w
 800b630:	8800759c 	.word	0x8800759c
 800b634:	7e37e43c 	.word	0x7e37e43c
 800b638:	bff00000 	.word	0xbff00000
 800b63c:	000fffff 	.word	0x000fffff

0800b640 <sin>:
 800b640:	b530      	push	{r4, r5, lr}
 800b642:	4a1a      	ldr	r2, [pc, #104]	; (800b6ac <sin+0x6c>)
 800b644:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b648:	4293      	cmp	r3, r2
 800b64a:	b087      	sub	sp, #28
 800b64c:	dc06      	bgt.n	800b65c <sin+0x1c>
 800b64e:	2300      	movs	r3, #0
 800b650:	2200      	movs	r2, #0
 800b652:	9300      	str	r3, [sp, #0]
 800b654:	2300      	movs	r3, #0
 800b656:	f002 fa1f 	bl	800da98 <__kernel_sin>
 800b65a:	e006      	b.n	800b66a <sin+0x2a>
 800b65c:	4a14      	ldr	r2, [pc, #80]	; (800b6b0 <sin+0x70>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	dd05      	ble.n	800b66e <sin+0x2e>
 800b662:	4602      	mov	r2, r0
 800b664:	460b      	mov	r3, r1
 800b666:	f7f4 fd7f 	bl	8000168 <__aeabi_dsub>
 800b66a:	b007      	add	sp, #28
 800b66c:	bd30      	pop	{r4, r5, pc}
 800b66e:	aa02      	add	r2, sp, #8
 800b670:	f001 f916 	bl	800c8a0 <__ieee754_rem_pio2>
 800b674:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b678:	f000 0403 	and.w	r4, r0, #3
 800b67c:	2c01      	cmp	r4, #1
 800b67e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b682:	d005      	beq.n	800b690 <sin+0x50>
 800b684:	2c02      	cmp	r4, #2
 800b686:	d006      	beq.n	800b696 <sin+0x56>
 800b688:	b964      	cbnz	r4, 800b6a4 <sin+0x64>
 800b68a:	2401      	movs	r4, #1
 800b68c:	9400      	str	r4, [sp, #0]
 800b68e:	e7e2      	b.n	800b656 <sin+0x16>
 800b690:	f001 fdce 	bl	800d230 <__kernel_cos>
 800b694:	e7e9      	b.n	800b66a <sin+0x2a>
 800b696:	2401      	movs	r4, #1
 800b698:	9400      	str	r4, [sp, #0]
 800b69a:	f002 f9fd 	bl	800da98 <__kernel_sin>
 800b69e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b6a2:	e7e2      	b.n	800b66a <sin+0x2a>
 800b6a4:	f001 fdc4 	bl	800d230 <__kernel_cos>
 800b6a8:	e7f9      	b.n	800b69e <sin+0x5e>
 800b6aa:	bf00      	nop
 800b6ac:	3fe921fb 	.word	0x3fe921fb
 800b6b0:	7fefffff 	.word	0x7fefffff

0800b6b4 <log>:
 800b6b4:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800b6b8:	b08a      	sub	sp, #40	; 0x28
 800b6ba:	4604      	mov	r4, r0
 800b6bc:	460d      	mov	r5, r1
 800b6be:	f000 fa27 	bl	800bb10 <__ieee754_log>
 800b6c2:	4b34      	ldr	r3, [pc, #208]	; (800b794 <log+0xe0>)
 800b6c4:	4680      	mov	r8, r0
 800b6c6:	f993 6000 	ldrsb.w	r6, [r3]
 800b6ca:	4689      	mov	r9, r1
 800b6cc:	1c73      	adds	r3, r6, #1
 800b6ce:	d05b      	beq.n	800b788 <log+0xd4>
 800b6d0:	4622      	mov	r2, r4
 800b6d2:	462b      	mov	r3, r5
 800b6d4:	4620      	mov	r0, r4
 800b6d6:	4629      	mov	r1, r5
 800b6d8:	f7f5 f994 	bl	8000a04 <__aeabi_dcmpun>
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	d153      	bne.n	800b788 <log+0xd4>
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	4620      	mov	r0, r4
 800b6e6:	4629      	mov	r1, r5
 800b6e8:	f7f5 f982 	bl	80009f0 <__aeabi_dcmpgt>
 800b6ec:	2800      	cmp	r0, #0
 800b6ee:	d14b      	bne.n	800b788 <log+0xd4>
 800b6f0:	4b29      	ldr	r3, [pc, #164]	; (800b798 <log+0xe4>)
 800b6f2:	9008      	str	r0, [sp, #32]
 800b6f4:	9301      	str	r3, [sp, #4]
 800b6f6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b6fa:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b6fe:	b9a6      	cbnz	r6, 800b72a <log+0x76>
 800b700:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b704:	4b25      	ldr	r3, [pc, #148]	; (800b79c <log+0xe8>)
 800b706:	4620      	mov	r0, r4
 800b708:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b70c:	4629      	mov	r1, r5
 800b70e:	2200      	movs	r2, #0
 800b710:	2300      	movs	r3, #0
 800b712:	f7f5 f945 	bl	80009a0 <__aeabi_dcmpeq>
 800b716:	bb40      	cbnz	r0, 800b76a <log+0xb6>
 800b718:	2301      	movs	r3, #1
 800b71a:	2e02      	cmp	r6, #2
 800b71c:	9300      	str	r3, [sp, #0]
 800b71e:	d119      	bne.n	800b754 <log+0xa0>
 800b720:	f002 fc92 	bl	800e048 <__errno>
 800b724:	2321      	movs	r3, #33	; 0x21
 800b726:	6003      	str	r3, [r0, #0]
 800b728:	e019      	b.n	800b75e <log+0xaa>
 800b72a:	2200      	movs	r2, #0
 800b72c:	4b1c      	ldr	r3, [pc, #112]	; (800b7a0 <log+0xec>)
 800b72e:	4620      	mov	r0, r4
 800b730:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b734:	4629      	mov	r1, r5
 800b736:	2200      	movs	r2, #0
 800b738:	2300      	movs	r3, #0
 800b73a:	f7f5 f931 	bl	80009a0 <__aeabi_dcmpeq>
 800b73e:	2800      	cmp	r0, #0
 800b740:	d0ea      	beq.n	800b718 <log+0x64>
 800b742:	2302      	movs	r3, #2
 800b744:	429e      	cmp	r6, r3
 800b746:	9300      	str	r3, [sp, #0]
 800b748:	d111      	bne.n	800b76e <log+0xba>
 800b74a:	f002 fc7d 	bl	800e048 <__errno>
 800b74e:	2322      	movs	r3, #34	; 0x22
 800b750:	6003      	str	r3, [r0, #0]
 800b752:	e011      	b.n	800b778 <log+0xc4>
 800b754:	4668      	mov	r0, sp
 800b756:	f002 fa5e 	bl	800dc16 <matherr>
 800b75a:	2800      	cmp	r0, #0
 800b75c:	d0e0      	beq.n	800b720 <log+0x6c>
 800b75e:	4811      	ldr	r0, [pc, #68]	; (800b7a4 <log+0xf0>)
 800b760:	f002 fa5c 	bl	800dc1c <nan>
 800b764:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b768:	e006      	b.n	800b778 <log+0xc4>
 800b76a:	2302      	movs	r3, #2
 800b76c:	9300      	str	r3, [sp, #0]
 800b76e:	4668      	mov	r0, sp
 800b770:	f002 fa51 	bl	800dc16 <matherr>
 800b774:	2800      	cmp	r0, #0
 800b776:	d0e8      	beq.n	800b74a <log+0x96>
 800b778:	9b08      	ldr	r3, [sp, #32]
 800b77a:	b11b      	cbz	r3, 800b784 <log+0xd0>
 800b77c:	f002 fc64 	bl	800e048 <__errno>
 800b780:	9b08      	ldr	r3, [sp, #32]
 800b782:	6003      	str	r3, [r0, #0]
 800b784:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800b788:	4640      	mov	r0, r8
 800b78a:	4649      	mov	r1, r9
 800b78c:	b00a      	add	sp, #40	; 0x28
 800b78e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800b792:	bf00      	nop
 800b794:	20000684 	.word	0x20000684
 800b798:	0800ec25 	.word	0x0800ec25
 800b79c:	c7efffff 	.word	0xc7efffff
 800b7a0:	fff00000 	.word	0xfff00000
 800b7a4:	0800e717 	.word	0x0800e717

0800b7a8 <pow>:
 800b7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ac:	b08f      	sub	sp, #60	; 0x3c
 800b7ae:	461d      	mov	r5, r3
 800b7b0:	4680      	mov	r8, r0
 800b7b2:	4689      	mov	r9, r1
 800b7b4:	4614      	mov	r4, r2
 800b7b6:	f000 fb7f 	bl	800beb8 <__ieee754_pow>
 800b7ba:	4fa5      	ldr	r7, [pc, #660]	; (800ba50 <pow+0x2a8>)
 800b7bc:	e9cd 0100 	strd	r0, r1, [sp]
 800b7c0:	f997 3000 	ldrsb.w	r3, [r7]
 800b7c4:	463e      	mov	r6, r7
 800b7c6:	9302      	str	r3, [sp, #8]
 800b7c8:	3301      	adds	r3, #1
 800b7ca:	d05f      	beq.n	800b88c <pow+0xe4>
 800b7cc:	4622      	mov	r2, r4
 800b7ce:	462b      	mov	r3, r5
 800b7d0:	4620      	mov	r0, r4
 800b7d2:	4629      	mov	r1, r5
 800b7d4:	f7f5 f916 	bl	8000a04 <__aeabi_dcmpun>
 800b7d8:	4682      	mov	sl, r0
 800b7da:	2800      	cmp	r0, #0
 800b7dc:	d156      	bne.n	800b88c <pow+0xe4>
 800b7de:	4642      	mov	r2, r8
 800b7e0:	464b      	mov	r3, r9
 800b7e2:	4640      	mov	r0, r8
 800b7e4:	4649      	mov	r1, r9
 800b7e6:	f7f5 f90d 	bl	8000a04 <__aeabi_dcmpun>
 800b7ea:	9003      	str	r0, [sp, #12]
 800b7ec:	b1e8      	cbz	r0, 800b82a <pow+0x82>
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	4620      	mov	r0, r4
 800b7f4:	4629      	mov	r1, r5
 800b7f6:	f7f5 f8d3 	bl	80009a0 <__aeabi_dcmpeq>
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	d046      	beq.n	800b88c <pow+0xe4>
 800b7fe:	2301      	movs	r3, #1
 800b800:	2200      	movs	r2, #0
 800b802:	9304      	str	r3, [sp, #16]
 800b804:	4b93      	ldr	r3, [pc, #588]	; (800ba54 <pow+0x2ac>)
 800b806:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800b80a:	9305      	str	r3, [sp, #20]
 800b80c:	4b92      	ldr	r3, [pc, #584]	; (800ba58 <pow+0x2b0>)
 800b80e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b812:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b816:	9b02      	ldr	r3, [sp, #8]
 800b818:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800b81c:	2b02      	cmp	r3, #2
 800b81e:	d031      	beq.n	800b884 <pow+0xdc>
 800b820:	a804      	add	r0, sp, #16
 800b822:	f002 f9f8 	bl	800dc16 <matherr>
 800b826:	bb38      	cbnz	r0, 800b878 <pow+0xd0>
 800b828:	e058      	b.n	800b8dc <pow+0x134>
 800b82a:	f04f 0a00 	mov.w	sl, #0
 800b82e:	f04f 0b00 	mov.w	fp, #0
 800b832:	4652      	mov	r2, sl
 800b834:	465b      	mov	r3, fp
 800b836:	4640      	mov	r0, r8
 800b838:	4649      	mov	r1, r9
 800b83a:	f7f5 f8b1 	bl	80009a0 <__aeabi_dcmpeq>
 800b83e:	2800      	cmp	r0, #0
 800b840:	d051      	beq.n	800b8e6 <pow+0x13e>
 800b842:	4652      	mov	r2, sl
 800b844:	465b      	mov	r3, fp
 800b846:	4620      	mov	r0, r4
 800b848:	4629      	mov	r1, r5
 800b84a:	f7f5 f8a9 	bl	80009a0 <__aeabi_dcmpeq>
 800b84e:	4606      	mov	r6, r0
 800b850:	b308      	cbz	r0, 800b896 <pow+0xee>
 800b852:	2301      	movs	r3, #1
 800b854:	9304      	str	r3, [sp, #16]
 800b856:	4b7f      	ldr	r3, [pc, #508]	; (800ba54 <pow+0x2ac>)
 800b858:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b85c:	9305      	str	r3, [sp, #20]
 800b85e:	9b03      	ldr	r3, [sp, #12]
 800b860:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800b864:	930c      	str	r3, [sp, #48]	; 0x30
 800b866:	9b02      	ldr	r3, [sp, #8]
 800b868:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d0d7      	beq.n	800b820 <pow+0x78>
 800b870:	2200      	movs	r2, #0
 800b872:	4b79      	ldr	r3, [pc, #484]	; (800ba58 <pow+0x2b0>)
 800b874:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b87a:	b11b      	cbz	r3, 800b884 <pow+0xdc>
 800b87c:	f002 fbe4 	bl	800e048 <__errno>
 800b880:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b882:	6003      	str	r3, [r0, #0]
 800b884:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 800b888:	e88d 0018 	stmia.w	sp, {r3, r4}
 800b88c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b890:	b00f      	add	sp, #60	; 0x3c
 800b892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b896:	4620      	mov	r0, r4
 800b898:	4629      	mov	r1, r5
 800b89a:	f002 f9b6 	bl	800dc0a <finite>
 800b89e:	2800      	cmp	r0, #0
 800b8a0:	d0f4      	beq.n	800b88c <pow+0xe4>
 800b8a2:	4652      	mov	r2, sl
 800b8a4:	465b      	mov	r3, fp
 800b8a6:	4620      	mov	r0, r4
 800b8a8:	4629      	mov	r1, r5
 800b8aa:	f7f5 f883 	bl	80009b4 <__aeabi_dcmplt>
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	d0ec      	beq.n	800b88c <pow+0xe4>
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	9304      	str	r3, [sp, #16]
 800b8b6:	4b67      	ldr	r3, [pc, #412]	; (800ba54 <pow+0x2ac>)
 800b8b8:	960c      	str	r6, [sp, #48]	; 0x30
 800b8ba:	9305      	str	r3, [sp, #20]
 800b8bc:	f997 3000 	ldrsb.w	r3, [r7]
 800b8c0:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b8c4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800b8c8:	b913      	cbnz	r3, 800b8d0 <pow+0x128>
 800b8ca:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800b8ce:	e7a7      	b.n	800b820 <pow+0x78>
 800b8d0:	2000      	movs	r0, #0
 800b8d2:	4962      	ldr	r1, [pc, #392]	; (800ba5c <pow+0x2b4>)
 800b8d4:	2b02      	cmp	r3, #2
 800b8d6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b8da:	d1a1      	bne.n	800b820 <pow+0x78>
 800b8dc:	f002 fbb4 	bl	800e048 <__errno>
 800b8e0:	2321      	movs	r3, #33	; 0x21
 800b8e2:	6003      	str	r3, [r0, #0]
 800b8e4:	e7c8      	b.n	800b878 <pow+0xd0>
 800b8e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8ea:	f002 f98e 	bl	800dc0a <finite>
 800b8ee:	9002      	str	r0, [sp, #8]
 800b8f0:	2800      	cmp	r0, #0
 800b8f2:	d17f      	bne.n	800b9f4 <pow+0x24c>
 800b8f4:	4640      	mov	r0, r8
 800b8f6:	4649      	mov	r1, r9
 800b8f8:	f002 f987 	bl	800dc0a <finite>
 800b8fc:	2800      	cmp	r0, #0
 800b8fe:	d079      	beq.n	800b9f4 <pow+0x24c>
 800b900:	4620      	mov	r0, r4
 800b902:	4629      	mov	r1, r5
 800b904:	f002 f981 	bl	800dc0a <finite>
 800b908:	2800      	cmp	r0, #0
 800b90a:	d073      	beq.n	800b9f4 <pow+0x24c>
 800b90c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b910:	4619      	mov	r1, r3
 800b912:	4610      	mov	r0, r2
 800b914:	f7f5 f876 	bl	8000a04 <__aeabi_dcmpun>
 800b918:	f997 7000 	ldrsb.w	r7, [r7]
 800b91c:	4b4d      	ldr	r3, [pc, #308]	; (800ba54 <pow+0x2ac>)
 800b91e:	b1a0      	cbz	r0, 800b94a <pow+0x1a2>
 800b920:	2201      	movs	r2, #1
 800b922:	9305      	str	r3, [sp, #20]
 800b924:	9b02      	ldr	r3, [sp, #8]
 800b926:	9204      	str	r2, [sp, #16]
 800b928:	930c      	str	r3, [sp, #48]	; 0x30
 800b92a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b92e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800b932:	2f00      	cmp	r7, #0
 800b934:	d0c9      	beq.n	800b8ca <pow+0x122>
 800b936:	4652      	mov	r2, sl
 800b938:	465b      	mov	r3, fp
 800b93a:	4650      	mov	r0, sl
 800b93c:	4659      	mov	r1, fp
 800b93e:	f7f4 fef1 	bl	8000724 <__aeabi_ddiv>
 800b942:	2f02      	cmp	r7, #2
 800b944:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b948:	e7c7      	b.n	800b8da <pow+0x132>
 800b94a:	2203      	movs	r2, #3
 800b94c:	9305      	str	r3, [sp, #20]
 800b94e:	9204      	str	r2, [sp, #16]
 800b950:	900c      	str	r0, [sp, #48]	; 0x30
 800b952:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b956:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800b95a:	bb57      	cbnz	r7, 800b9b2 <pow+0x20a>
 800b95c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b960:	4b3f      	ldr	r3, [pc, #252]	; (800ba60 <pow+0x2b8>)
 800b962:	4640      	mov	r0, r8
 800b964:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b968:	4649      	mov	r1, r9
 800b96a:	4652      	mov	r2, sl
 800b96c:	465b      	mov	r3, fp
 800b96e:	f7f5 f821 	bl	80009b4 <__aeabi_dcmplt>
 800b972:	2800      	cmp	r0, #0
 800b974:	d064      	beq.n	800ba40 <pow+0x298>
 800b976:	2200      	movs	r2, #0
 800b978:	4b3a      	ldr	r3, [pc, #232]	; (800ba64 <pow+0x2bc>)
 800b97a:	4620      	mov	r0, r4
 800b97c:	4629      	mov	r1, r5
 800b97e:	f7f4 fda7 	bl	80004d0 <__aeabi_dmul>
 800b982:	4604      	mov	r4, r0
 800b984:	460d      	mov	r5, r1
 800b986:	f002 f94f 	bl	800dc28 <rint>
 800b98a:	4602      	mov	r2, r0
 800b98c:	460b      	mov	r3, r1
 800b98e:	4620      	mov	r0, r4
 800b990:	4629      	mov	r1, r5
 800b992:	f7f5 f805 	bl	80009a0 <__aeabi_dcmpeq>
 800b996:	b920      	cbnz	r0, 800b9a2 <pow+0x1fa>
 800b998:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b99c:	4b32      	ldr	r3, [pc, #200]	; (800ba68 <pow+0x2c0>)
 800b99e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b9a2:	f996 3000 	ldrsb.w	r3, [r6]
 800b9a6:	2b02      	cmp	r3, #2
 800b9a8:	d14a      	bne.n	800ba40 <pow+0x298>
 800b9aa:	f002 fb4d 	bl	800e048 <__errno>
 800b9ae:	2322      	movs	r3, #34	; 0x22
 800b9b0:	e797      	b.n	800b8e2 <pow+0x13a>
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	4b2d      	ldr	r3, [pc, #180]	; (800ba6c <pow+0x2c4>)
 800b9b6:	4640      	mov	r0, r8
 800b9b8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b9bc:	4649      	mov	r1, r9
 800b9be:	4652      	mov	r2, sl
 800b9c0:	465b      	mov	r3, fp
 800b9c2:	f7f4 fff7 	bl	80009b4 <__aeabi_dcmplt>
 800b9c6:	2800      	cmp	r0, #0
 800b9c8:	d0eb      	beq.n	800b9a2 <pow+0x1fa>
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	4b25      	ldr	r3, [pc, #148]	; (800ba64 <pow+0x2bc>)
 800b9ce:	4620      	mov	r0, r4
 800b9d0:	4629      	mov	r1, r5
 800b9d2:	f7f4 fd7d 	bl	80004d0 <__aeabi_dmul>
 800b9d6:	4604      	mov	r4, r0
 800b9d8:	460d      	mov	r5, r1
 800b9da:	f002 f925 	bl	800dc28 <rint>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	460b      	mov	r3, r1
 800b9e2:	4620      	mov	r0, r4
 800b9e4:	4629      	mov	r1, r5
 800b9e6:	f7f4 ffdb 	bl	80009a0 <__aeabi_dcmpeq>
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	d1d9      	bne.n	800b9a2 <pow+0x1fa>
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	4b1a      	ldr	r3, [pc, #104]	; (800ba5c <pow+0x2b4>)
 800b9f2:	e7d4      	b.n	800b99e <pow+0x1f6>
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	f7f4 ffd0 	bl	80009a0 <__aeabi_dcmpeq>
 800ba00:	2800      	cmp	r0, #0
 800ba02:	f43f af43 	beq.w	800b88c <pow+0xe4>
 800ba06:	4640      	mov	r0, r8
 800ba08:	4649      	mov	r1, r9
 800ba0a:	f002 f8fe 	bl	800dc0a <finite>
 800ba0e:	2800      	cmp	r0, #0
 800ba10:	f43f af3c 	beq.w	800b88c <pow+0xe4>
 800ba14:	4620      	mov	r0, r4
 800ba16:	4629      	mov	r1, r5
 800ba18:	f002 f8f7 	bl	800dc0a <finite>
 800ba1c:	2800      	cmp	r0, #0
 800ba1e:	f43f af35 	beq.w	800b88c <pow+0xe4>
 800ba22:	2304      	movs	r3, #4
 800ba24:	9304      	str	r3, [sp, #16]
 800ba26:	4b0b      	ldr	r3, [pc, #44]	; (800ba54 <pow+0x2ac>)
 800ba28:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800ba2c:	9305      	str	r3, [sp, #20]
 800ba2e:	2300      	movs	r3, #0
 800ba30:	2400      	movs	r4, #0
 800ba32:	930c      	str	r3, [sp, #48]	; 0x30
 800ba34:	2300      	movs	r3, #0
 800ba36:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800ba3a:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 800ba3e:	e7b0      	b.n	800b9a2 <pow+0x1fa>
 800ba40:	a804      	add	r0, sp, #16
 800ba42:	f002 f8e8 	bl	800dc16 <matherr>
 800ba46:	2800      	cmp	r0, #0
 800ba48:	f47f af16 	bne.w	800b878 <pow+0xd0>
 800ba4c:	e7ad      	b.n	800b9aa <pow+0x202>
 800ba4e:	bf00      	nop
 800ba50:	20000684 	.word	0x20000684
 800ba54:	0800ec29 	.word	0x0800ec29
 800ba58:	3ff00000 	.word	0x3ff00000
 800ba5c:	fff00000 	.word	0xfff00000
 800ba60:	47efffff 	.word	0x47efffff
 800ba64:	3fe00000 	.word	0x3fe00000
 800ba68:	c7efffff 	.word	0xc7efffff
 800ba6c:	7ff00000 	.word	0x7ff00000

0800ba70 <asinf>:
 800ba70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba72:	b08b      	sub	sp, #44	; 0x2c
 800ba74:	4604      	mov	r4, r0
 800ba76:	f001 f9b3 	bl	800cde0 <__ieee754_asinf>
 800ba7a:	4e21      	ldr	r6, [pc, #132]	; (800bb00 <asinf+0x90>)
 800ba7c:	4605      	mov	r5, r0
 800ba7e:	f996 3000 	ldrsb.w	r3, [r6]
 800ba82:	3301      	adds	r3, #1
 800ba84:	d038      	beq.n	800baf8 <asinf+0x88>
 800ba86:	4621      	mov	r1, r4
 800ba88:	4620      	mov	r0, r4
 800ba8a:	f7f5 fb1d 	bl	80010c8 <__aeabi_fcmpun>
 800ba8e:	4607      	mov	r7, r0
 800ba90:	2800      	cmp	r0, #0
 800ba92:	d131      	bne.n	800baf8 <asinf+0x88>
 800ba94:	4620      	mov	r0, r4
 800ba96:	f002 facd 	bl	800e034 <fabsf>
 800ba9a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ba9e:	f7f5 fb09 	bl	80010b4 <__aeabi_fcmpgt>
 800baa2:	b348      	cbz	r0, 800baf8 <asinf+0x88>
 800baa4:	2301      	movs	r3, #1
 800baa6:	9300      	str	r3, [sp, #0]
 800baa8:	4b16      	ldr	r3, [pc, #88]	; (800bb04 <asinf+0x94>)
 800baaa:	4620      	mov	r0, r4
 800baac:	9301      	str	r3, [sp, #4]
 800baae:	9708      	str	r7, [sp, #32]
 800bab0:	f7f4 fcba 	bl	8000428 <__aeabi_f2d>
 800bab4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bab8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800babc:	4812      	ldr	r0, [pc, #72]	; (800bb08 <asinf+0x98>)
 800babe:	f002 f8ad 	bl	800dc1c <nan>
 800bac2:	f996 3000 	ldrsb.w	r3, [r6]
 800bac6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800baca:	2b02      	cmp	r3, #2
 800bacc:	d104      	bne.n	800bad8 <asinf+0x68>
 800bace:	f002 fabb 	bl	800e048 <__errno>
 800bad2:	2321      	movs	r3, #33	; 0x21
 800bad4:	6003      	str	r3, [r0, #0]
 800bad6:	e004      	b.n	800bae2 <asinf+0x72>
 800bad8:	4668      	mov	r0, sp
 800bada:	f002 f89c 	bl	800dc16 <matherr>
 800bade:	2800      	cmp	r0, #0
 800bae0:	d0f5      	beq.n	800bace <asinf+0x5e>
 800bae2:	9b08      	ldr	r3, [sp, #32]
 800bae4:	b11b      	cbz	r3, 800baee <asinf+0x7e>
 800bae6:	f002 faaf 	bl	800e048 <__errno>
 800baea:	9b08      	ldr	r3, [sp, #32]
 800baec:	6003      	str	r3, [r0, #0]
 800baee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800baf2:	f7f4 ffc5 	bl	8000a80 <__aeabi_d2f>
 800baf6:	4605      	mov	r5, r0
 800baf8:	4628      	mov	r0, r5
 800bafa:	b00b      	add	sp, #44	; 0x2c
 800bafc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bafe:	bf00      	nop
 800bb00:	20000684 	.word	0x20000684
 800bb04:	0800ec2d 	.word	0x0800ec2d
 800bb08:	0800e717 	.word	0x0800e717

0800bb0c <atan2f>:
 800bb0c:	f001 baac 	b.w	800d068 <__ieee754_atan2f>

0800bb10 <__ieee754_log>:
 800bb10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb14:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800bb18:	b087      	sub	sp, #28
 800bb1a:	4602      	mov	r2, r0
 800bb1c:	460b      	mov	r3, r1
 800bb1e:	4604      	mov	r4, r0
 800bb20:	460d      	mov	r5, r1
 800bb22:	da24      	bge.n	800bb6e <__ieee754_log+0x5e>
 800bb24:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800bb28:	4334      	orrs	r4, r6
 800bb2a:	d108      	bne.n	800bb3e <__ieee754_log+0x2e>
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	2300      	movs	r3, #0
 800bb30:	2000      	movs	r0, #0
 800bb32:	49c9      	ldr	r1, [pc, #804]	; (800be58 <__ieee754_log+0x348>)
 800bb34:	f7f4 fdf6 	bl	8000724 <__aeabi_ddiv>
 800bb38:	b007      	add	sp, #28
 800bb3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb3e:	2900      	cmp	r1, #0
 800bb40:	da04      	bge.n	800bb4c <__ieee754_log+0x3c>
 800bb42:	f7f4 fb11 	bl	8000168 <__aeabi_dsub>
 800bb46:	2200      	movs	r2, #0
 800bb48:	2300      	movs	r3, #0
 800bb4a:	e7f3      	b.n	800bb34 <__ieee754_log+0x24>
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	4bc3      	ldr	r3, [pc, #780]	; (800be5c <__ieee754_log+0x34c>)
 800bb50:	f7f4 fcbe 	bl	80004d0 <__aeabi_dmul>
 800bb54:	f06f 0635 	mvn.w	r6, #53	; 0x35
 800bb58:	4602      	mov	r2, r0
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	460d      	mov	r5, r1
 800bb5e:	49c0      	ldr	r1, [pc, #768]	; (800be60 <__ieee754_log+0x350>)
 800bb60:	428d      	cmp	r5, r1
 800bb62:	dd06      	ble.n	800bb72 <__ieee754_log+0x62>
 800bb64:	4610      	mov	r0, r2
 800bb66:	4619      	mov	r1, r3
 800bb68:	f7f4 fb00 	bl	800016c <__adddf3>
 800bb6c:	e7e4      	b.n	800bb38 <__ieee754_log+0x28>
 800bb6e:	2600      	movs	r6, #0
 800bb70:	e7f5      	b.n	800bb5e <__ieee754_log+0x4e>
 800bb72:	152c      	asrs	r4, r5, #20
 800bb74:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800bb78:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 800bb7c:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800bb80:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800bb84:	4426      	add	r6, r4
 800bb86:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 800bb8a:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 800bb8e:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 800bb92:	ea41 0305 	orr.w	r3, r1, r5
 800bb96:	4610      	mov	r0, r2
 800bb98:	4619      	mov	r1, r3
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	4bb1      	ldr	r3, [pc, #708]	; (800be64 <__ieee754_log+0x354>)
 800bb9e:	f7f4 fae3 	bl	8000168 <__aeabi_dsub>
 800bba2:	1cab      	adds	r3, r5, #2
 800bba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bba8:	2b02      	cmp	r3, #2
 800bbaa:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 800bbae:	4682      	mov	sl, r0
 800bbb0:	468b      	mov	fp, r1
 800bbb2:	f04f 0200 	mov.w	r2, #0
 800bbb6:	dc5b      	bgt.n	800bc70 <__ieee754_log+0x160>
 800bbb8:	2300      	movs	r3, #0
 800bbba:	f7f4 fef1 	bl	80009a0 <__aeabi_dcmpeq>
 800bbbe:	b1d0      	cbz	r0, 800bbf6 <__ieee754_log+0xe6>
 800bbc0:	2c00      	cmp	r4, #0
 800bbc2:	f000 816e 	beq.w	800bea2 <__ieee754_log+0x392>
 800bbc6:	4620      	mov	r0, r4
 800bbc8:	f7f4 fc1c 	bl	8000404 <__aeabi_i2d>
 800bbcc:	a38e      	add	r3, pc, #568	; (adr r3, 800be08 <__ieee754_log+0x2f8>)
 800bbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd2:	4606      	mov	r6, r0
 800bbd4:	460f      	mov	r7, r1
 800bbd6:	f7f4 fc7b 	bl	80004d0 <__aeabi_dmul>
 800bbda:	a38d      	add	r3, pc, #564	; (adr r3, 800be10 <__ieee754_log+0x300>)
 800bbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe0:	4604      	mov	r4, r0
 800bbe2:	460d      	mov	r5, r1
 800bbe4:	4630      	mov	r0, r6
 800bbe6:	4639      	mov	r1, r7
 800bbe8:	f7f4 fc72 	bl	80004d0 <__aeabi_dmul>
 800bbec:	4602      	mov	r2, r0
 800bbee:	460b      	mov	r3, r1
 800bbf0:	4620      	mov	r0, r4
 800bbf2:	4629      	mov	r1, r5
 800bbf4:	e7b8      	b.n	800bb68 <__ieee754_log+0x58>
 800bbf6:	a388      	add	r3, pc, #544	; (adr r3, 800be18 <__ieee754_log+0x308>)
 800bbf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfc:	4650      	mov	r0, sl
 800bbfe:	4659      	mov	r1, fp
 800bc00:	f7f4 fc66 	bl	80004d0 <__aeabi_dmul>
 800bc04:	4602      	mov	r2, r0
 800bc06:	460b      	mov	r3, r1
 800bc08:	2000      	movs	r0, #0
 800bc0a:	4997      	ldr	r1, [pc, #604]	; (800be68 <__ieee754_log+0x358>)
 800bc0c:	f7f4 faac 	bl	8000168 <__aeabi_dsub>
 800bc10:	4652      	mov	r2, sl
 800bc12:	4606      	mov	r6, r0
 800bc14:	460f      	mov	r7, r1
 800bc16:	465b      	mov	r3, fp
 800bc18:	4650      	mov	r0, sl
 800bc1a:	4659      	mov	r1, fp
 800bc1c:	f7f4 fc58 	bl	80004d0 <__aeabi_dmul>
 800bc20:	4602      	mov	r2, r0
 800bc22:	460b      	mov	r3, r1
 800bc24:	4630      	mov	r0, r6
 800bc26:	4639      	mov	r1, r7
 800bc28:	f7f4 fc52 	bl	80004d0 <__aeabi_dmul>
 800bc2c:	4606      	mov	r6, r0
 800bc2e:	460f      	mov	r7, r1
 800bc30:	b934      	cbnz	r4, 800bc40 <__ieee754_log+0x130>
 800bc32:	4602      	mov	r2, r0
 800bc34:	460b      	mov	r3, r1
 800bc36:	4650      	mov	r0, sl
 800bc38:	4659      	mov	r1, fp
 800bc3a:	f7f4 fa95 	bl	8000168 <__aeabi_dsub>
 800bc3e:	e77b      	b.n	800bb38 <__ieee754_log+0x28>
 800bc40:	4620      	mov	r0, r4
 800bc42:	f7f4 fbdf 	bl	8000404 <__aeabi_i2d>
 800bc46:	a370      	add	r3, pc, #448	; (adr r3, 800be08 <__ieee754_log+0x2f8>)
 800bc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4c:	4680      	mov	r8, r0
 800bc4e:	4689      	mov	r9, r1
 800bc50:	f7f4 fc3e 	bl	80004d0 <__aeabi_dmul>
 800bc54:	a36e      	add	r3, pc, #440	; (adr r3, 800be10 <__ieee754_log+0x300>)
 800bc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5a:	4604      	mov	r4, r0
 800bc5c:	460d      	mov	r5, r1
 800bc5e:	4640      	mov	r0, r8
 800bc60:	4649      	mov	r1, r9
 800bc62:	f7f4 fc35 	bl	80004d0 <__aeabi_dmul>
 800bc66:	4602      	mov	r2, r0
 800bc68:	460b      	mov	r3, r1
 800bc6a:	4630      	mov	r0, r6
 800bc6c:	4639      	mov	r1, r7
 800bc6e:	e0b2      	b.n	800bdd6 <__ieee754_log+0x2c6>
 800bc70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bc74:	f7f4 fa7a 	bl	800016c <__adddf3>
 800bc78:	4602      	mov	r2, r0
 800bc7a:	460b      	mov	r3, r1
 800bc7c:	4650      	mov	r0, sl
 800bc7e:	4659      	mov	r1, fp
 800bc80:	f7f4 fd50 	bl	8000724 <__aeabi_ddiv>
 800bc84:	e9cd 0100 	strd	r0, r1, [sp]
 800bc88:	4620      	mov	r0, r4
 800bc8a:	f7f4 fbbb 	bl	8000404 <__aeabi_i2d>
 800bc8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc96:	4610      	mov	r0, r2
 800bc98:	4619      	mov	r1, r3
 800bc9a:	f7f4 fc19 	bl	80004d0 <__aeabi_dmul>
 800bc9e:	4602      	mov	r2, r0
 800bca0:	460b      	mov	r3, r1
 800bca2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bca6:	f7f4 fc13 	bl	80004d0 <__aeabi_dmul>
 800bcaa:	a35d      	add	r3, pc, #372	; (adr r3, 800be20 <__ieee754_log+0x310>)
 800bcac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb0:	4606      	mov	r6, r0
 800bcb2:	460f      	mov	r7, r1
 800bcb4:	f7f4 fc0c 	bl	80004d0 <__aeabi_dmul>
 800bcb8:	a35b      	add	r3, pc, #364	; (adr r3, 800be28 <__ieee754_log+0x318>)
 800bcba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcbe:	f7f4 fa55 	bl	800016c <__adddf3>
 800bcc2:	4632      	mov	r2, r6
 800bcc4:	463b      	mov	r3, r7
 800bcc6:	f7f4 fc03 	bl	80004d0 <__aeabi_dmul>
 800bcca:	a359      	add	r3, pc, #356	; (adr r3, 800be30 <__ieee754_log+0x320>)
 800bccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd0:	f7f4 fa4c 	bl	800016c <__adddf3>
 800bcd4:	4632      	mov	r2, r6
 800bcd6:	463b      	mov	r3, r7
 800bcd8:	f7f4 fbfa 	bl	80004d0 <__aeabi_dmul>
 800bcdc:	a356      	add	r3, pc, #344	; (adr r3, 800be38 <__ieee754_log+0x328>)
 800bcde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce2:	f7f4 fa43 	bl	800016c <__adddf3>
 800bce6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcea:	f7f4 fbf1 	bl	80004d0 <__aeabi_dmul>
 800bcee:	a354      	add	r3, pc, #336	; (adr r3, 800be40 <__ieee754_log+0x330>)
 800bcf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bcf8:	4630      	mov	r0, r6
 800bcfa:	4639      	mov	r1, r7
 800bcfc:	f7f4 fbe8 	bl	80004d0 <__aeabi_dmul>
 800bd00:	a351      	add	r3, pc, #324	; (adr r3, 800be48 <__ieee754_log+0x338>)
 800bd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd06:	f7f4 fa31 	bl	800016c <__adddf3>
 800bd0a:	4632      	mov	r2, r6
 800bd0c:	463b      	mov	r3, r7
 800bd0e:	f7f4 fbdf 	bl	80004d0 <__aeabi_dmul>
 800bd12:	a34f      	add	r3, pc, #316	; (adr r3, 800be50 <__ieee754_log+0x340>)
 800bd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd18:	f7f4 fa28 	bl	800016c <__adddf3>
 800bd1c:	4632      	mov	r2, r6
 800bd1e:	463b      	mov	r3, r7
 800bd20:	f7f4 fbd6 	bl	80004d0 <__aeabi_dmul>
 800bd24:	4602      	mov	r2, r0
 800bd26:	460b      	mov	r3, r1
 800bd28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd2c:	f7f4 fa1e 	bl	800016c <__adddf3>
 800bd30:	f5a5 28c2 	sub.w	r8, r5, #397312	; 0x61000
 800bd34:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800bd38:	f2a8 487a 	subw	r8, r8, #1146	; 0x47a
 800bd3c:	3551      	adds	r5, #81	; 0x51
 800bd3e:	ea45 0508 	orr.w	r5, r5, r8
 800bd42:	2d00      	cmp	r5, #0
 800bd44:	4606      	mov	r6, r0
 800bd46:	460f      	mov	r7, r1
 800bd48:	dd50      	ble.n	800bdec <__ieee754_log+0x2dc>
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	4b46      	ldr	r3, [pc, #280]	; (800be68 <__ieee754_log+0x358>)
 800bd4e:	4650      	mov	r0, sl
 800bd50:	4659      	mov	r1, fp
 800bd52:	f7f4 fbbd 	bl	80004d0 <__aeabi_dmul>
 800bd56:	4652      	mov	r2, sl
 800bd58:	465b      	mov	r3, fp
 800bd5a:	f7f4 fbb9 	bl	80004d0 <__aeabi_dmul>
 800bd5e:	4680      	mov	r8, r0
 800bd60:	4689      	mov	r9, r1
 800bd62:	b994      	cbnz	r4, 800bd8a <__ieee754_log+0x27a>
 800bd64:	4602      	mov	r2, r0
 800bd66:	460b      	mov	r3, r1
 800bd68:	4630      	mov	r0, r6
 800bd6a:	4639      	mov	r1, r7
 800bd6c:	f7f4 f9fe 	bl	800016c <__adddf3>
 800bd70:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd74:	f7f4 fbac 	bl	80004d0 <__aeabi_dmul>
 800bd78:	4602      	mov	r2, r0
 800bd7a:	460b      	mov	r3, r1
 800bd7c:	4640      	mov	r0, r8
 800bd7e:	4649      	mov	r1, r9
 800bd80:	f7f4 f9f2 	bl	8000168 <__aeabi_dsub>
 800bd84:	4602      	mov	r2, r0
 800bd86:	460b      	mov	r3, r1
 800bd88:	e755      	b.n	800bc36 <__ieee754_log+0x126>
 800bd8a:	a31f      	add	r3, pc, #124	; (adr r3, 800be08 <__ieee754_log+0x2f8>)
 800bd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd94:	f7f4 fb9c 	bl	80004d0 <__aeabi_dmul>
 800bd98:	4642      	mov	r2, r8
 800bd9a:	464b      	mov	r3, r9
 800bd9c:	4604      	mov	r4, r0
 800bd9e:	460d      	mov	r5, r1
 800bda0:	4630      	mov	r0, r6
 800bda2:	4639      	mov	r1, r7
 800bda4:	f7f4 f9e2 	bl	800016c <__adddf3>
 800bda8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdac:	f7f4 fb90 	bl	80004d0 <__aeabi_dmul>
 800bdb0:	a317      	add	r3, pc, #92	; (adr r3, 800be10 <__ieee754_log+0x300>)
 800bdb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb6:	4606      	mov	r6, r0
 800bdb8:	460f      	mov	r7, r1
 800bdba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdbe:	f7f4 fb87 	bl	80004d0 <__aeabi_dmul>
 800bdc2:	4602      	mov	r2, r0
 800bdc4:	460b      	mov	r3, r1
 800bdc6:	4630      	mov	r0, r6
 800bdc8:	4639      	mov	r1, r7
 800bdca:	f7f4 f9cf 	bl	800016c <__adddf3>
 800bdce:	4602      	mov	r2, r0
 800bdd0:	460b      	mov	r3, r1
 800bdd2:	4640      	mov	r0, r8
 800bdd4:	4649      	mov	r1, r9
 800bdd6:	f7f4 f9c7 	bl	8000168 <__aeabi_dsub>
 800bdda:	4652      	mov	r2, sl
 800bddc:	465b      	mov	r3, fp
 800bdde:	f7f4 f9c3 	bl	8000168 <__aeabi_dsub>
 800bde2:	4602      	mov	r2, r0
 800bde4:	460b      	mov	r3, r1
 800bde6:	4620      	mov	r0, r4
 800bde8:	4629      	mov	r1, r5
 800bdea:	e726      	b.n	800bc3a <__ieee754_log+0x12a>
 800bdec:	2c00      	cmp	r4, #0
 800bdee:	d13d      	bne.n	800be6c <__ieee754_log+0x35c>
 800bdf0:	4602      	mov	r2, r0
 800bdf2:	460b      	mov	r3, r1
 800bdf4:	4650      	mov	r0, sl
 800bdf6:	4659      	mov	r1, fp
 800bdf8:	f7f4 f9b6 	bl	8000168 <__aeabi_dsub>
 800bdfc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be00:	f7f4 fb66 	bl	80004d0 <__aeabi_dmul>
 800be04:	e7be      	b.n	800bd84 <__ieee754_log+0x274>
 800be06:	bf00      	nop
 800be08:	fee00000 	.word	0xfee00000
 800be0c:	3fe62e42 	.word	0x3fe62e42
 800be10:	35793c76 	.word	0x35793c76
 800be14:	3dea39ef 	.word	0x3dea39ef
 800be18:	55555555 	.word	0x55555555
 800be1c:	3fd55555 	.word	0x3fd55555
 800be20:	df3e5244 	.word	0xdf3e5244
 800be24:	3fc2f112 	.word	0x3fc2f112
 800be28:	96cb03de 	.word	0x96cb03de
 800be2c:	3fc74664 	.word	0x3fc74664
 800be30:	94229359 	.word	0x94229359
 800be34:	3fd24924 	.word	0x3fd24924
 800be38:	55555593 	.word	0x55555593
 800be3c:	3fe55555 	.word	0x3fe55555
 800be40:	d078c69f 	.word	0xd078c69f
 800be44:	3fc39a09 	.word	0x3fc39a09
 800be48:	1d8e78af 	.word	0x1d8e78af
 800be4c:	3fcc71c5 	.word	0x3fcc71c5
 800be50:	9997fa04 	.word	0x9997fa04
 800be54:	3fd99999 	.word	0x3fd99999
 800be58:	c3500000 	.word	0xc3500000
 800be5c:	43500000 	.word	0x43500000
 800be60:	7fefffff 	.word	0x7fefffff
 800be64:	3ff00000 	.word	0x3ff00000
 800be68:	3fe00000 	.word	0x3fe00000
 800be6c:	a30e      	add	r3, pc, #56	; (adr r3, 800bea8 <__ieee754_log+0x398>)
 800be6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be76:	f7f4 fb2b 	bl	80004d0 <__aeabi_dmul>
 800be7a:	4632      	mov	r2, r6
 800be7c:	463b      	mov	r3, r7
 800be7e:	4604      	mov	r4, r0
 800be80:	460d      	mov	r5, r1
 800be82:	4650      	mov	r0, sl
 800be84:	4659      	mov	r1, fp
 800be86:	f7f4 f96f 	bl	8000168 <__aeabi_dsub>
 800be8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be8e:	f7f4 fb1f 	bl	80004d0 <__aeabi_dmul>
 800be92:	a307      	add	r3, pc, #28	; (adr r3, 800beb0 <__ieee754_log+0x3a0>)
 800be94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be98:	4606      	mov	r6, r0
 800be9a:	460f      	mov	r7, r1
 800be9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bea0:	e6df      	b.n	800bc62 <__ieee754_log+0x152>
 800bea2:	2000      	movs	r0, #0
 800bea4:	2100      	movs	r1, #0
 800bea6:	e647      	b.n	800bb38 <__ieee754_log+0x28>
 800bea8:	fee00000 	.word	0xfee00000
 800beac:	3fe62e42 	.word	0x3fe62e42
 800beb0:	35793c76 	.word	0x35793c76
 800beb4:	3dea39ef 	.word	0x3dea39ef

0800beb8 <__ieee754_pow>:
 800beb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bebc:	b093      	sub	sp, #76	; 0x4c
 800bebe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bec2:	9e03      	ldr	r6, [sp, #12]
 800bec4:	9a02      	ldr	r2, [sp, #8]
 800bec6:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800beca:	ea55 0302 	orrs.w	r3, r5, r2
 800bece:	4607      	mov	r7, r0
 800bed0:	4688      	mov	r8, r1
 800bed2:	4682      	mov	sl, r0
 800bed4:	4689      	mov	r9, r1
 800bed6:	f000 849e 	beq.w	800c816 <__ieee754_pow+0x95e>
 800beda:	4b77      	ldr	r3, [pc, #476]	; (800c0b8 <__ieee754_pow+0x200>)
 800bedc:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800bee0:	429c      	cmp	r4, r3
 800bee2:	dc09      	bgt.n	800bef8 <__ieee754_pow+0x40>
 800bee4:	d103      	bne.n	800beee <__ieee754_pow+0x36>
 800bee6:	b938      	cbnz	r0, 800bef8 <__ieee754_pow+0x40>
 800bee8:	42a5      	cmp	r5, r4
 800beea:	dc0d      	bgt.n	800bf08 <__ieee754_pow+0x50>
 800beec:	e001      	b.n	800bef2 <__ieee754_pow+0x3a>
 800beee:	429d      	cmp	r5, r3
 800bef0:	dc02      	bgt.n	800bef8 <__ieee754_pow+0x40>
 800bef2:	429d      	cmp	r5, r3
 800bef4:	d10e      	bne.n	800bf14 <__ieee754_pow+0x5c>
 800bef6:	b16a      	cbz	r2, 800bf14 <__ieee754_pow+0x5c>
 800bef8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800befc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bf00:	ea54 030a 	orrs.w	r3, r4, sl
 800bf04:	f000 8487 	beq.w	800c816 <__ieee754_pow+0x95e>
 800bf08:	486c      	ldr	r0, [pc, #432]	; (800c0bc <__ieee754_pow+0x204>)
 800bf0a:	b013      	add	sp, #76	; 0x4c
 800bf0c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf10:	f001 be84 	b.w	800dc1c <nan>
 800bf14:	f1b9 0f00 	cmp.w	r9, #0
 800bf18:	da4f      	bge.n	800bfba <__ieee754_pow+0x102>
 800bf1a:	4b69      	ldr	r3, [pc, #420]	; (800c0c0 <__ieee754_pow+0x208>)
 800bf1c:	429d      	cmp	r5, r3
 800bf1e:	dc4a      	bgt.n	800bfb6 <__ieee754_pow+0xfe>
 800bf20:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800bf24:	429d      	cmp	r5, r3
 800bf26:	dd48      	ble.n	800bfba <__ieee754_pow+0x102>
 800bf28:	152b      	asrs	r3, r5, #20
 800bf2a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bf2e:	2b14      	cmp	r3, #20
 800bf30:	dd24      	ble.n	800bf7c <__ieee754_pow+0xc4>
 800bf32:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bf36:	fa22 f103 	lsr.w	r1, r2, r3
 800bf3a:	fa01 f303 	lsl.w	r3, r1, r3
 800bf3e:	429a      	cmp	r2, r3
 800bf40:	d13b      	bne.n	800bfba <__ieee754_pow+0x102>
 800bf42:	f001 0101 	and.w	r1, r1, #1
 800bf46:	f1c1 0302 	rsb	r3, r1, #2
 800bf4a:	9300      	str	r3, [sp, #0]
 800bf4c:	2a00      	cmp	r2, #0
 800bf4e:	d156      	bne.n	800bffe <__ieee754_pow+0x146>
 800bf50:	4b59      	ldr	r3, [pc, #356]	; (800c0b8 <__ieee754_pow+0x200>)
 800bf52:	429d      	cmp	r5, r3
 800bf54:	d122      	bne.n	800bf9c <__ieee754_pow+0xe4>
 800bf56:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800bf5a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800bf5e:	ea53 030a 	orrs.w	r3, r3, sl
 800bf62:	f000 8458 	beq.w	800c816 <__ieee754_pow+0x95e>
 800bf66:	4b57      	ldr	r3, [pc, #348]	; (800c0c4 <__ieee754_pow+0x20c>)
 800bf68:	429c      	cmp	r4, r3
 800bf6a:	dd28      	ble.n	800bfbe <__ieee754_pow+0x106>
 800bf6c:	2e00      	cmp	r6, #0
 800bf6e:	f280 8456 	bge.w	800c81e <__ieee754_pow+0x966>
 800bf72:	2000      	movs	r0, #0
 800bf74:	2100      	movs	r1, #0
 800bf76:	b013      	add	sp, #76	; 0x4c
 800bf78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf7c:	2a00      	cmp	r2, #0
 800bf7e:	d13c      	bne.n	800bffa <__ieee754_pow+0x142>
 800bf80:	f1c3 0314 	rsb	r3, r3, #20
 800bf84:	fa45 f103 	asr.w	r1, r5, r3
 800bf88:	fa01 f303 	lsl.w	r3, r1, r3
 800bf8c:	429d      	cmp	r5, r3
 800bf8e:	f040 844e 	bne.w	800c82e <__ieee754_pow+0x976>
 800bf92:	f001 0101 	and.w	r1, r1, #1
 800bf96:	f1c1 0302 	rsb	r3, r1, #2
 800bf9a:	9300      	str	r3, [sp, #0]
 800bf9c:	4b4a      	ldr	r3, [pc, #296]	; (800c0c8 <__ieee754_pow+0x210>)
 800bf9e:	429d      	cmp	r5, r3
 800bfa0:	d114      	bne.n	800bfcc <__ieee754_pow+0x114>
 800bfa2:	2e00      	cmp	r6, #0
 800bfa4:	f280 843f 	bge.w	800c826 <__ieee754_pow+0x96e>
 800bfa8:	463a      	mov	r2, r7
 800bfaa:	4643      	mov	r3, r8
 800bfac:	2000      	movs	r0, #0
 800bfae:	4946      	ldr	r1, [pc, #280]	; (800c0c8 <__ieee754_pow+0x210>)
 800bfb0:	f7f4 fbb8 	bl	8000724 <__aeabi_ddiv>
 800bfb4:	e7df      	b.n	800bf76 <__ieee754_pow+0xbe>
 800bfb6:	2302      	movs	r3, #2
 800bfb8:	e7c7      	b.n	800bf4a <__ieee754_pow+0x92>
 800bfba:	2300      	movs	r3, #0
 800bfbc:	e7c5      	b.n	800bf4a <__ieee754_pow+0x92>
 800bfbe:	2e00      	cmp	r6, #0
 800bfc0:	dad7      	bge.n	800bf72 <__ieee754_pow+0xba>
 800bfc2:	9b03      	ldr	r3, [sp, #12]
 800bfc4:	9802      	ldr	r0, [sp, #8]
 800bfc6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bfca:	e7d4      	b.n	800bf76 <__ieee754_pow+0xbe>
 800bfcc:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800bfd0:	d106      	bne.n	800bfe0 <__ieee754_pow+0x128>
 800bfd2:	463a      	mov	r2, r7
 800bfd4:	4643      	mov	r3, r8
 800bfd6:	4638      	mov	r0, r7
 800bfd8:	4641      	mov	r1, r8
 800bfda:	f7f4 fa79 	bl	80004d0 <__aeabi_dmul>
 800bfde:	e7ca      	b.n	800bf76 <__ieee754_pow+0xbe>
 800bfe0:	4b3a      	ldr	r3, [pc, #232]	; (800c0cc <__ieee754_pow+0x214>)
 800bfe2:	429e      	cmp	r6, r3
 800bfe4:	d10b      	bne.n	800bffe <__ieee754_pow+0x146>
 800bfe6:	f1b9 0f00 	cmp.w	r9, #0
 800bfea:	db08      	blt.n	800bffe <__ieee754_pow+0x146>
 800bfec:	4638      	mov	r0, r7
 800bfee:	4641      	mov	r1, r8
 800bff0:	b013      	add	sp, #76	; 0x4c
 800bff2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bff6:	f000 be47 	b.w	800cc88 <__ieee754_sqrt>
 800bffa:	2300      	movs	r3, #0
 800bffc:	9300      	str	r3, [sp, #0]
 800bffe:	4638      	mov	r0, r7
 800c000:	4641      	mov	r1, r8
 800c002:	f001 fdff 	bl	800dc04 <fabs>
 800c006:	f1ba 0f00 	cmp.w	sl, #0
 800c00a:	d125      	bne.n	800c058 <__ieee754_pow+0x1a0>
 800c00c:	b124      	cbz	r4, 800c018 <__ieee754_pow+0x160>
 800c00e:	4b2e      	ldr	r3, [pc, #184]	; (800c0c8 <__ieee754_pow+0x210>)
 800c010:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800c014:	429a      	cmp	r2, r3
 800c016:	d11f      	bne.n	800c058 <__ieee754_pow+0x1a0>
 800c018:	2e00      	cmp	r6, #0
 800c01a:	da05      	bge.n	800c028 <__ieee754_pow+0x170>
 800c01c:	4602      	mov	r2, r0
 800c01e:	460b      	mov	r3, r1
 800c020:	2000      	movs	r0, #0
 800c022:	4929      	ldr	r1, [pc, #164]	; (800c0c8 <__ieee754_pow+0x210>)
 800c024:	f7f4 fb7e 	bl	8000724 <__aeabi_ddiv>
 800c028:	f1b9 0f00 	cmp.w	r9, #0
 800c02c:	daa3      	bge.n	800bf76 <__ieee754_pow+0xbe>
 800c02e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c032:	9b00      	ldr	r3, [sp, #0]
 800c034:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c038:	4323      	orrs	r3, r4
 800c03a:	d106      	bne.n	800c04a <__ieee754_pow+0x192>
 800c03c:	4602      	mov	r2, r0
 800c03e:	460b      	mov	r3, r1
 800c040:	f7f4 f892 	bl	8000168 <__aeabi_dsub>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	e7b2      	b.n	800bfb0 <__ieee754_pow+0xf8>
 800c04a:	9b00      	ldr	r3, [sp, #0]
 800c04c:	2b01      	cmp	r3, #1
 800c04e:	d192      	bne.n	800bf76 <__ieee754_pow+0xbe>
 800c050:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c054:	4619      	mov	r1, r3
 800c056:	e78e      	b.n	800bf76 <__ieee754_pow+0xbe>
 800c058:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 800c05c:	f109 33ff 	add.w	r3, r9, #4294967295
 800c060:	930c      	str	r3, [sp, #48]	; 0x30
 800c062:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c064:	9b00      	ldr	r3, [sp, #0]
 800c066:	4313      	orrs	r3, r2
 800c068:	d104      	bne.n	800c074 <__ieee754_pow+0x1bc>
 800c06a:	463a      	mov	r2, r7
 800c06c:	4643      	mov	r3, r8
 800c06e:	4638      	mov	r0, r7
 800c070:	4641      	mov	r1, r8
 800c072:	e7e5      	b.n	800c040 <__ieee754_pow+0x188>
 800c074:	4b16      	ldr	r3, [pc, #88]	; (800c0d0 <__ieee754_pow+0x218>)
 800c076:	429d      	cmp	r5, r3
 800c078:	f340 80fc 	ble.w	800c274 <__ieee754_pow+0x3bc>
 800c07c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c080:	429d      	cmp	r5, r3
 800c082:	dd0b      	ble.n	800c09c <__ieee754_pow+0x1e4>
 800c084:	4b0f      	ldr	r3, [pc, #60]	; (800c0c4 <__ieee754_pow+0x20c>)
 800c086:	429c      	cmp	r4, r3
 800c088:	dc0e      	bgt.n	800c0a8 <__ieee754_pow+0x1f0>
 800c08a:	2e00      	cmp	r6, #0
 800c08c:	f6bf af71 	bge.w	800bf72 <__ieee754_pow+0xba>
 800c090:	a307      	add	r3, pc, #28	; (adr r3, 800c0b0 <__ieee754_pow+0x1f8>)
 800c092:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c096:	4610      	mov	r0, r2
 800c098:	4619      	mov	r1, r3
 800c09a:	e79e      	b.n	800bfda <__ieee754_pow+0x122>
 800c09c:	4b0d      	ldr	r3, [pc, #52]	; (800c0d4 <__ieee754_pow+0x21c>)
 800c09e:	429c      	cmp	r4, r3
 800c0a0:	ddf3      	ble.n	800c08a <__ieee754_pow+0x1d2>
 800c0a2:	4b09      	ldr	r3, [pc, #36]	; (800c0c8 <__ieee754_pow+0x210>)
 800c0a4:	429c      	cmp	r4, r3
 800c0a6:	dd17      	ble.n	800c0d8 <__ieee754_pow+0x220>
 800c0a8:	2e00      	cmp	r6, #0
 800c0aa:	dcf1      	bgt.n	800c090 <__ieee754_pow+0x1d8>
 800c0ac:	e761      	b.n	800bf72 <__ieee754_pow+0xba>
 800c0ae:	bf00      	nop
 800c0b0:	8800759c 	.word	0x8800759c
 800c0b4:	7e37e43c 	.word	0x7e37e43c
 800c0b8:	7ff00000 	.word	0x7ff00000
 800c0bc:	0800e717 	.word	0x0800e717
 800c0c0:	433fffff 	.word	0x433fffff
 800c0c4:	3fefffff 	.word	0x3fefffff
 800c0c8:	3ff00000 	.word	0x3ff00000
 800c0cc:	3fe00000 	.word	0x3fe00000
 800c0d0:	41e00000 	.word	0x41e00000
 800c0d4:	3feffffe 	.word	0x3feffffe
 800c0d8:	2200      	movs	r2, #0
 800c0da:	4b61      	ldr	r3, [pc, #388]	; (800c260 <__ieee754_pow+0x3a8>)
 800c0dc:	f7f4 f844 	bl	8000168 <__aeabi_dsub>
 800c0e0:	a355      	add	r3, pc, #340	; (adr r3, 800c238 <__ieee754_pow+0x380>)
 800c0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e6:	4604      	mov	r4, r0
 800c0e8:	460d      	mov	r5, r1
 800c0ea:	f7f4 f9f1 	bl	80004d0 <__aeabi_dmul>
 800c0ee:	a354      	add	r3, pc, #336	; (adr r3, 800c240 <__ieee754_pow+0x388>)
 800c0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f4:	4606      	mov	r6, r0
 800c0f6:	460f      	mov	r7, r1
 800c0f8:	4620      	mov	r0, r4
 800c0fa:	4629      	mov	r1, r5
 800c0fc:	f7f4 f9e8 	bl	80004d0 <__aeabi_dmul>
 800c100:	2200      	movs	r2, #0
 800c102:	4682      	mov	sl, r0
 800c104:	468b      	mov	fp, r1
 800c106:	4b57      	ldr	r3, [pc, #348]	; (800c264 <__ieee754_pow+0x3ac>)
 800c108:	4620      	mov	r0, r4
 800c10a:	4629      	mov	r1, r5
 800c10c:	f7f4 f9e0 	bl	80004d0 <__aeabi_dmul>
 800c110:	4602      	mov	r2, r0
 800c112:	460b      	mov	r3, r1
 800c114:	a14c      	add	r1, pc, #304	; (adr r1, 800c248 <__ieee754_pow+0x390>)
 800c116:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c11a:	f7f4 f825 	bl	8000168 <__aeabi_dsub>
 800c11e:	4622      	mov	r2, r4
 800c120:	462b      	mov	r3, r5
 800c122:	f7f4 f9d5 	bl	80004d0 <__aeabi_dmul>
 800c126:	4602      	mov	r2, r0
 800c128:	460b      	mov	r3, r1
 800c12a:	2000      	movs	r0, #0
 800c12c:	494e      	ldr	r1, [pc, #312]	; (800c268 <__ieee754_pow+0x3b0>)
 800c12e:	f7f4 f81b 	bl	8000168 <__aeabi_dsub>
 800c132:	4622      	mov	r2, r4
 800c134:	462b      	mov	r3, r5
 800c136:	4680      	mov	r8, r0
 800c138:	4689      	mov	r9, r1
 800c13a:	4620      	mov	r0, r4
 800c13c:	4629      	mov	r1, r5
 800c13e:	f7f4 f9c7 	bl	80004d0 <__aeabi_dmul>
 800c142:	4602      	mov	r2, r0
 800c144:	460b      	mov	r3, r1
 800c146:	4640      	mov	r0, r8
 800c148:	4649      	mov	r1, r9
 800c14a:	f7f4 f9c1 	bl	80004d0 <__aeabi_dmul>
 800c14e:	a340      	add	r3, pc, #256	; (adr r3, 800c250 <__ieee754_pow+0x398>)
 800c150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c154:	f7f4 f9bc 	bl	80004d0 <__aeabi_dmul>
 800c158:	4602      	mov	r2, r0
 800c15a:	460b      	mov	r3, r1
 800c15c:	4650      	mov	r0, sl
 800c15e:	4659      	mov	r1, fp
 800c160:	f7f4 f802 	bl	8000168 <__aeabi_dsub>
 800c164:	4602      	mov	r2, r0
 800c166:	460b      	mov	r3, r1
 800c168:	4604      	mov	r4, r0
 800c16a:	460d      	mov	r5, r1
 800c16c:	4630      	mov	r0, r6
 800c16e:	4639      	mov	r1, r7
 800c170:	f7f3 fffc 	bl	800016c <__adddf3>
 800c174:	2000      	movs	r0, #0
 800c176:	468b      	mov	fp, r1
 800c178:	4682      	mov	sl, r0
 800c17a:	4632      	mov	r2, r6
 800c17c:	463b      	mov	r3, r7
 800c17e:	f7f3 fff3 	bl	8000168 <__aeabi_dsub>
 800c182:	4602      	mov	r2, r0
 800c184:	460b      	mov	r3, r1
 800c186:	4620      	mov	r0, r4
 800c188:	4629      	mov	r1, r5
 800c18a:	f7f3 ffed 	bl	8000168 <__aeabi_dsub>
 800c18e:	9b00      	ldr	r3, [sp, #0]
 800c190:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c192:	3b01      	subs	r3, #1
 800c194:	4313      	orrs	r3, r2
 800c196:	f04f 0300 	mov.w	r3, #0
 800c19a:	bf0c      	ite	eq
 800c19c:	4c33      	ldreq	r4, [pc, #204]	; (800c26c <__ieee754_pow+0x3b4>)
 800c19e:	4c30      	ldrne	r4, [pc, #192]	; (800c260 <__ieee754_pow+0x3a8>)
 800c1a0:	4606      	mov	r6, r0
 800c1a2:	e88d 0018 	stmia.w	sp, {r3, r4}
 800c1a6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c1aa:	2400      	movs	r4, #0
 800c1ac:	460f      	mov	r7, r1
 800c1ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1b2:	4622      	mov	r2, r4
 800c1b4:	462b      	mov	r3, r5
 800c1b6:	f7f3 ffd7 	bl	8000168 <__aeabi_dsub>
 800c1ba:	4652      	mov	r2, sl
 800c1bc:	465b      	mov	r3, fp
 800c1be:	f7f4 f987 	bl	80004d0 <__aeabi_dmul>
 800c1c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1c6:	4680      	mov	r8, r0
 800c1c8:	4689      	mov	r9, r1
 800c1ca:	4630      	mov	r0, r6
 800c1cc:	4639      	mov	r1, r7
 800c1ce:	f7f4 f97f 	bl	80004d0 <__aeabi_dmul>
 800c1d2:	4602      	mov	r2, r0
 800c1d4:	460b      	mov	r3, r1
 800c1d6:	4640      	mov	r0, r8
 800c1d8:	4649      	mov	r1, r9
 800c1da:	f7f3 ffc7 	bl	800016c <__adddf3>
 800c1de:	4622      	mov	r2, r4
 800c1e0:	462b      	mov	r3, r5
 800c1e2:	4680      	mov	r8, r0
 800c1e4:	4689      	mov	r9, r1
 800c1e6:	4650      	mov	r0, sl
 800c1e8:	4659      	mov	r1, fp
 800c1ea:	f7f4 f971 	bl	80004d0 <__aeabi_dmul>
 800c1ee:	4604      	mov	r4, r0
 800c1f0:	460d      	mov	r5, r1
 800c1f2:	460b      	mov	r3, r1
 800c1f4:	4602      	mov	r2, r0
 800c1f6:	4649      	mov	r1, r9
 800c1f8:	4640      	mov	r0, r8
 800c1fa:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c1fe:	f7f3 ffb5 	bl	800016c <__adddf3>
 800c202:	4b1b      	ldr	r3, [pc, #108]	; (800c270 <__ieee754_pow+0x3b8>)
 800c204:	4682      	mov	sl, r0
 800c206:	4299      	cmp	r1, r3
 800c208:	460f      	mov	r7, r1
 800c20a:	460e      	mov	r6, r1
 800c20c:	f340 82da 	ble.w	800c7c4 <__ieee754_pow+0x90c>
 800c210:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c214:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c218:	4303      	orrs	r3, r0
 800c21a:	f000 81d5 	beq.w	800c5c8 <__ieee754_pow+0x710>
 800c21e:	a30e      	add	r3, pc, #56	; (adr r3, 800c258 <__ieee754_pow+0x3a0>)
 800c220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c224:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c228:	f7f4 f952 	bl	80004d0 <__aeabi_dmul>
 800c22c:	a30a      	add	r3, pc, #40	; (adr r3, 800c258 <__ieee754_pow+0x3a0>)
 800c22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c232:	e6d2      	b.n	800bfda <__ieee754_pow+0x122>
 800c234:	f3af 8000 	nop.w
 800c238:	60000000 	.word	0x60000000
 800c23c:	3ff71547 	.word	0x3ff71547
 800c240:	f85ddf44 	.word	0xf85ddf44
 800c244:	3e54ae0b 	.word	0x3e54ae0b
 800c248:	55555555 	.word	0x55555555
 800c24c:	3fd55555 	.word	0x3fd55555
 800c250:	652b82fe 	.word	0x652b82fe
 800c254:	3ff71547 	.word	0x3ff71547
 800c258:	8800759c 	.word	0x8800759c
 800c25c:	7e37e43c 	.word	0x7e37e43c
 800c260:	3ff00000 	.word	0x3ff00000
 800c264:	3fd00000 	.word	0x3fd00000
 800c268:	3fe00000 	.word	0x3fe00000
 800c26c:	bff00000 	.word	0xbff00000
 800c270:	408fffff 	.word	0x408fffff
 800c274:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800c278:	f04f 0200 	mov.w	r2, #0
 800c27c:	da05      	bge.n	800c28a <__ieee754_pow+0x3d2>
 800c27e:	4bca      	ldr	r3, [pc, #808]	; (800c5a8 <__ieee754_pow+0x6f0>)
 800c280:	f7f4 f926 	bl	80004d0 <__aeabi_dmul>
 800c284:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c288:	460c      	mov	r4, r1
 800c28a:	1523      	asrs	r3, r4, #20
 800c28c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c290:	4413      	add	r3, r2
 800c292:	9307      	str	r3, [sp, #28]
 800c294:	4bc5      	ldr	r3, [pc, #788]	; (800c5ac <__ieee754_pow+0x6f4>)
 800c296:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c29a:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c29e:	429c      	cmp	r4, r3
 800c2a0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c2a4:	dd08      	ble.n	800c2b8 <__ieee754_pow+0x400>
 800c2a6:	4bc2      	ldr	r3, [pc, #776]	; (800c5b0 <__ieee754_pow+0x6f8>)
 800c2a8:	429c      	cmp	r4, r3
 800c2aa:	f340 8154 	ble.w	800c556 <__ieee754_pow+0x69e>
 800c2ae:	9b07      	ldr	r3, [sp, #28]
 800c2b0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c2b4:	3301      	adds	r3, #1
 800c2b6:	9307      	str	r3, [sp, #28]
 800c2b8:	2600      	movs	r6, #0
 800c2ba:	4629      	mov	r1, r5
 800c2bc:	00f3      	lsls	r3, r6, #3
 800c2be:	930d      	str	r3, [sp, #52]	; 0x34
 800c2c0:	4bbc      	ldr	r3, [pc, #752]	; (800c5b4 <__ieee754_pow+0x6fc>)
 800c2c2:	00f2      	lsls	r2, r6, #3
 800c2c4:	4413      	add	r3, r2
 800c2c6:	cb18      	ldmia	r3, {r3, r4}
 800c2c8:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	4623      	mov	r3, r4
 800c2d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c2d4:	f7f3 ff48 	bl	8000168 <__aeabi_dsub>
 800c2d8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c2dc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800c2e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c2e4:	f7f3 ff42 	bl	800016c <__adddf3>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	460b      	mov	r3, r1
 800c2ec:	2000      	movs	r0, #0
 800c2ee:	49b2      	ldr	r1, [pc, #712]	; (800c5b8 <__ieee754_pow+0x700>)
 800c2f0:	f7f4 fa18 	bl	8000724 <__aeabi_ddiv>
 800c2f4:	4602      	mov	r2, r0
 800c2f6:	460b      	mov	r3, r1
 800c2f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c2fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c300:	f7f4 f8e6 	bl	80004d0 <__aeabi_dmul>
 800c304:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c308:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800c30c:	f04f 0a00 	mov.w	sl, #0
 800c310:	2200      	movs	r2, #0
 800c312:	106d      	asrs	r5, r5, #1
 800c314:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c318:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c31c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800c320:	4659      	mov	r1, fp
 800c322:	4650      	mov	r0, sl
 800c324:	4614      	mov	r4, r2
 800c326:	461d      	mov	r5, r3
 800c328:	f7f4 f8d2 	bl	80004d0 <__aeabi_dmul>
 800c32c:	4602      	mov	r2, r0
 800c32e:	460b      	mov	r3, r1
 800c330:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c334:	f7f3 ff18 	bl	8000168 <__aeabi_dsub>
 800c338:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c33c:	4606      	mov	r6, r0
 800c33e:	460f      	mov	r7, r1
 800c340:	4620      	mov	r0, r4
 800c342:	4629      	mov	r1, r5
 800c344:	f7f3 ff10 	bl	8000168 <__aeabi_dsub>
 800c348:	4602      	mov	r2, r0
 800c34a:	460b      	mov	r3, r1
 800c34c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c350:	f7f3 ff0a 	bl	8000168 <__aeabi_dsub>
 800c354:	465b      	mov	r3, fp
 800c356:	4652      	mov	r2, sl
 800c358:	f7f4 f8ba 	bl	80004d0 <__aeabi_dmul>
 800c35c:	4602      	mov	r2, r0
 800c35e:	460b      	mov	r3, r1
 800c360:	4630      	mov	r0, r6
 800c362:	4639      	mov	r1, r7
 800c364:	f7f3 ff00 	bl	8000168 <__aeabi_dsub>
 800c368:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c36c:	f7f4 f8b0 	bl	80004d0 <__aeabi_dmul>
 800c370:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c374:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c378:	4610      	mov	r0, r2
 800c37a:	4619      	mov	r1, r3
 800c37c:	f7f4 f8a8 	bl	80004d0 <__aeabi_dmul>
 800c380:	a377      	add	r3, pc, #476	; (adr r3, 800c560 <__ieee754_pow+0x6a8>)
 800c382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c386:	4604      	mov	r4, r0
 800c388:	460d      	mov	r5, r1
 800c38a:	f7f4 f8a1 	bl	80004d0 <__aeabi_dmul>
 800c38e:	a376      	add	r3, pc, #472	; (adr r3, 800c568 <__ieee754_pow+0x6b0>)
 800c390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c394:	f7f3 feea 	bl	800016c <__adddf3>
 800c398:	4622      	mov	r2, r4
 800c39a:	462b      	mov	r3, r5
 800c39c:	f7f4 f898 	bl	80004d0 <__aeabi_dmul>
 800c3a0:	a373      	add	r3, pc, #460	; (adr r3, 800c570 <__ieee754_pow+0x6b8>)
 800c3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3a6:	f7f3 fee1 	bl	800016c <__adddf3>
 800c3aa:	4622      	mov	r2, r4
 800c3ac:	462b      	mov	r3, r5
 800c3ae:	f7f4 f88f 	bl	80004d0 <__aeabi_dmul>
 800c3b2:	a371      	add	r3, pc, #452	; (adr r3, 800c578 <__ieee754_pow+0x6c0>)
 800c3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b8:	f7f3 fed8 	bl	800016c <__adddf3>
 800c3bc:	4622      	mov	r2, r4
 800c3be:	462b      	mov	r3, r5
 800c3c0:	f7f4 f886 	bl	80004d0 <__aeabi_dmul>
 800c3c4:	a36e      	add	r3, pc, #440	; (adr r3, 800c580 <__ieee754_pow+0x6c8>)
 800c3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ca:	f7f3 fecf 	bl	800016c <__adddf3>
 800c3ce:	4622      	mov	r2, r4
 800c3d0:	462b      	mov	r3, r5
 800c3d2:	f7f4 f87d 	bl	80004d0 <__aeabi_dmul>
 800c3d6:	a36c      	add	r3, pc, #432	; (adr r3, 800c588 <__ieee754_pow+0x6d0>)
 800c3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3dc:	f7f3 fec6 	bl	800016c <__adddf3>
 800c3e0:	4622      	mov	r2, r4
 800c3e2:	4606      	mov	r6, r0
 800c3e4:	460f      	mov	r7, r1
 800c3e6:	462b      	mov	r3, r5
 800c3e8:	4620      	mov	r0, r4
 800c3ea:	4629      	mov	r1, r5
 800c3ec:	f7f4 f870 	bl	80004d0 <__aeabi_dmul>
 800c3f0:	4602      	mov	r2, r0
 800c3f2:	460b      	mov	r3, r1
 800c3f4:	4630      	mov	r0, r6
 800c3f6:	4639      	mov	r1, r7
 800c3f8:	f7f4 f86a 	bl	80004d0 <__aeabi_dmul>
 800c3fc:	4604      	mov	r4, r0
 800c3fe:	460d      	mov	r5, r1
 800c400:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c404:	465b      	mov	r3, fp
 800c406:	4652      	mov	r2, sl
 800c408:	f7f3 feb0 	bl	800016c <__adddf3>
 800c40c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c410:	f7f4 f85e 	bl	80004d0 <__aeabi_dmul>
 800c414:	4622      	mov	r2, r4
 800c416:	462b      	mov	r3, r5
 800c418:	f7f3 fea8 	bl	800016c <__adddf3>
 800c41c:	465b      	mov	r3, fp
 800c41e:	4606      	mov	r6, r0
 800c420:	460f      	mov	r7, r1
 800c422:	4652      	mov	r2, sl
 800c424:	4659      	mov	r1, fp
 800c426:	4650      	mov	r0, sl
 800c428:	f7f4 f852 	bl	80004d0 <__aeabi_dmul>
 800c42c:	2200      	movs	r2, #0
 800c42e:	4b63      	ldr	r3, [pc, #396]	; (800c5bc <__ieee754_pow+0x704>)
 800c430:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c434:	f7f3 fe9a 	bl	800016c <__adddf3>
 800c438:	4632      	mov	r2, r6
 800c43a:	463b      	mov	r3, r7
 800c43c:	f7f3 fe96 	bl	800016c <__adddf3>
 800c440:	4650      	mov	r0, sl
 800c442:	460d      	mov	r5, r1
 800c444:	4602      	mov	r2, r0
 800c446:	460b      	mov	r3, r1
 800c448:	4650      	mov	r0, sl
 800c44a:	4659      	mov	r1, fp
 800c44c:	f7f4 f840 	bl	80004d0 <__aeabi_dmul>
 800c450:	2200      	movs	r2, #0
 800c452:	4680      	mov	r8, r0
 800c454:	4689      	mov	r9, r1
 800c456:	4b59      	ldr	r3, [pc, #356]	; (800c5bc <__ieee754_pow+0x704>)
 800c458:	4629      	mov	r1, r5
 800c45a:	4650      	mov	r0, sl
 800c45c:	f7f3 fe84 	bl	8000168 <__aeabi_dsub>
 800c460:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c464:	f7f3 fe80 	bl	8000168 <__aeabi_dsub>
 800c468:	4602      	mov	r2, r0
 800c46a:	460b      	mov	r3, r1
 800c46c:	4630      	mov	r0, r6
 800c46e:	4639      	mov	r1, r7
 800c470:	f7f3 fe7a 	bl	8000168 <__aeabi_dsub>
 800c474:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c478:	f7f4 f82a 	bl	80004d0 <__aeabi_dmul>
 800c47c:	462b      	mov	r3, r5
 800c47e:	4606      	mov	r6, r0
 800c480:	460f      	mov	r7, r1
 800c482:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c486:	4652      	mov	r2, sl
 800c488:	f7f4 f822 	bl	80004d0 <__aeabi_dmul>
 800c48c:	4602      	mov	r2, r0
 800c48e:	460b      	mov	r3, r1
 800c490:	4630      	mov	r0, r6
 800c492:	4639      	mov	r1, r7
 800c494:	f7f3 fe6a 	bl	800016c <__adddf3>
 800c498:	4606      	mov	r6, r0
 800c49a:	460f      	mov	r7, r1
 800c49c:	4602      	mov	r2, r0
 800c49e:	460b      	mov	r3, r1
 800c4a0:	4640      	mov	r0, r8
 800c4a2:	4649      	mov	r1, r9
 800c4a4:	f7f3 fe62 	bl	800016c <__adddf3>
 800c4a8:	a339      	add	r3, pc, #228	; (adr r3, 800c590 <__ieee754_pow+0x6d8>)
 800c4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ae:	4650      	mov	r0, sl
 800c4b0:	460d      	mov	r5, r1
 800c4b2:	f7f4 f80d 	bl	80004d0 <__aeabi_dmul>
 800c4b6:	4642      	mov	r2, r8
 800c4b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4bc:	464b      	mov	r3, r9
 800c4be:	4629      	mov	r1, r5
 800c4c0:	4650      	mov	r0, sl
 800c4c2:	f7f3 fe51 	bl	8000168 <__aeabi_dsub>
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	460b      	mov	r3, r1
 800c4ca:	4630      	mov	r0, r6
 800c4cc:	4639      	mov	r1, r7
 800c4ce:	f7f3 fe4b 	bl	8000168 <__aeabi_dsub>
 800c4d2:	a331      	add	r3, pc, #196	; (adr r3, 800c598 <__ieee754_pow+0x6e0>)
 800c4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d8:	f7f3 fffa 	bl	80004d0 <__aeabi_dmul>
 800c4dc:	a330      	add	r3, pc, #192	; (adr r3, 800c5a0 <__ieee754_pow+0x6e8>)
 800c4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e2:	4606      	mov	r6, r0
 800c4e4:	460f      	mov	r7, r1
 800c4e6:	4650      	mov	r0, sl
 800c4e8:	4629      	mov	r1, r5
 800c4ea:	f7f3 fff1 	bl	80004d0 <__aeabi_dmul>
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	460b      	mov	r3, r1
 800c4f2:	4630      	mov	r0, r6
 800c4f4:	4639      	mov	r1, r7
 800c4f6:	f7f3 fe39 	bl	800016c <__adddf3>
 800c4fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c4fc:	4b30      	ldr	r3, [pc, #192]	; (800c5c0 <__ieee754_pow+0x708>)
 800c4fe:	4413      	add	r3, r2
 800c500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c504:	f7f3 fe32 	bl	800016c <__adddf3>
 800c508:	4604      	mov	r4, r0
 800c50a:	9807      	ldr	r0, [sp, #28]
 800c50c:	460d      	mov	r5, r1
 800c50e:	f7f3 ff79 	bl	8000404 <__aeabi_i2d>
 800c512:	4606      	mov	r6, r0
 800c514:	460f      	mov	r7, r1
 800c516:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c518:	4b2a      	ldr	r3, [pc, #168]	; (800c5c4 <__ieee754_pow+0x70c>)
 800c51a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c51e:	4413      	add	r3, r2
 800c520:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c524:	4622      	mov	r2, r4
 800c526:	462b      	mov	r3, r5
 800c528:	f7f3 fe20 	bl	800016c <__adddf3>
 800c52c:	4642      	mov	r2, r8
 800c52e:	464b      	mov	r3, r9
 800c530:	f7f3 fe1c 	bl	800016c <__adddf3>
 800c534:	4632      	mov	r2, r6
 800c536:	463b      	mov	r3, r7
 800c538:	f7f3 fe18 	bl	800016c <__adddf3>
 800c53c:	4632      	mov	r2, r6
 800c53e:	463b      	mov	r3, r7
 800c540:	4650      	mov	r0, sl
 800c542:	468b      	mov	fp, r1
 800c544:	f7f3 fe10 	bl	8000168 <__aeabi_dsub>
 800c548:	4642      	mov	r2, r8
 800c54a:	464b      	mov	r3, r9
 800c54c:	f7f3 fe0c 	bl	8000168 <__aeabi_dsub>
 800c550:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c554:	e613      	b.n	800c17e <__ieee754_pow+0x2c6>
 800c556:	2601      	movs	r6, #1
 800c558:	e6af      	b.n	800c2ba <__ieee754_pow+0x402>
 800c55a:	bf00      	nop
 800c55c:	f3af 8000 	nop.w
 800c560:	4a454eef 	.word	0x4a454eef
 800c564:	3fca7e28 	.word	0x3fca7e28
 800c568:	93c9db65 	.word	0x93c9db65
 800c56c:	3fcd864a 	.word	0x3fcd864a
 800c570:	a91d4101 	.word	0xa91d4101
 800c574:	3fd17460 	.word	0x3fd17460
 800c578:	518f264d 	.word	0x518f264d
 800c57c:	3fd55555 	.word	0x3fd55555
 800c580:	db6fabff 	.word	0xdb6fabff
 800c584:	3fdb6db6 	.word	0x3fdb6db6
 800c588:	33333303 	.word	0x33333303
 800c58c:	3fe33333 	.word	0x3fe33333
 800c590:	e0000000 	.word	0xe0000000
 800c594:	3feec709 	.word	0x3feec709
 800c598:	dc3a03fd 	.word	0xdc3a03fd
 800c59c:	3feec709 	.word	0x3feec709
 800c5a0:	145b01f5 	.word	0x145b01f5
 800c5a4:	be3e2fe0 	.word	0xbe3e2fe0
 800c5a8:	43400000 	.word	0x43400000
 800c5ac:	0003988e 	.word	0x0003988e
 800c5b0:	000bb679 	.word	0x000bb679
 800c5b4:	0800ec38 	.word	0x0800ec38
 800c5b8:	3ff00000 	.word	0x3ff00000
 800c5bc:	40080000 	.word	0x40080000
 800c5c0:	0800ec58 	.word	0x0800ec58
 800c5c4:	0800ec48 	.word	0x0800ec48
 800c5c8:	a39b      	add	r3, pc, #620	; (adr r3, 800c838 <__ieee754_pow+0x980>)
 800c5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ce:	4640      	mov	r0, r8
 800c5d0:	4649      	mov	r1, r9
 800c5d2:	f7f3 fdcb 	bl	800016c <__adddf3>
 800c5d6:	4622      	mov	r2, r4
 800c5d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5dc:	462b      	mov	r3, r5
 800c5de:	4650      	mov	r0, sl
 800c5e0:	4639      	mov	r1, r7
 800c5e2:	f7f3 fdc1 	bl	8000168 <__aeabi_dsub>
 800c5e6:	4602      	mov	r2, r0
 800c5e8:	460b      	mov	r3, r1
 800c5ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5ee:	f7f4 f9ff 	bl	80009f0 <__aeabi_dcmpgt>
 800c5f2:	2800      	cmp	r0, #0
 800c5f4:	f47f ae13 	bne.w	800c21e <__ieee754_pow+0x366>
 800c5f8:	4aa3      	ldr	r2, [pc, #652]	; (800c888 <__ieee754_pow+0x9d0>)
 800c5fa:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800c5fe:	4293      	cmp	r3, r2
 800c600:	f340 8104 	ble.w	800c80c <__ieee754_pow+0x954>
 800c604:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c608:	2000      	movs	r0, #0
 800c60a:	151b      	asrs	r3, r3, #20
 800c60c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c610:	fa4a f303 	asr.w	r3, sl, r3
 800c614:	4433      	add	r3, r6
 800c616:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c61a:	4f9c      	ldr	r7, [pc, #624]	; (800c88c <__ieee754_pow+0x9d4>)
 800c61c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c620:	4117      	asrs	r7, r2
 800c622:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c626:	ea23 0107 	bic.w	r1, r3, r7
 800c62a:	f1c2 0214 	rsb	r2, r2, #20
 800c62e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c632:	fa4a fa02 	asr.w	sl, sl, r2
 800c636:	2e00      	cmp	r6, #0
 800c638:	4602      	mov	r2, r0
 800c63a:	460b      	mov	r3, r1
 800c63c:	4620      	mov	r0, r4
 800c63e:	4629      	mov	r1, r5
 800c640:	bfb8      	it	lt
 800c642:	f1ca 0a00 	rsblt	sl, sl, #0
 800c646:	f7f3 fd8f 	bl	8000168 <__aeabi_dsub>
 800c64a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c64e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c652:	4642      	mov	r2, r8
 800c654:	464b      	mov	r3, r9
 800c656:	f7f3 fd89 	bl	800016c <__adddf3>
 800c65a:	a379      	add	r3, pc, #484	; (adr r3, 800c840 <__ieee754_pow+0x988>)
 800c65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c660:	2000      	movs	r0, #0
 800c662:	460d      	mov	r5, r1
 800c664:	4604      	mov	r4, r0
 800c666:	f7f3 ff33 	bl	80004d0 <__aeabi_dmul>
 800c66a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c66e:	4606      	mov	r6, r0
 800c670:	460f      	mov	r7, r1
 800c672:	4620      	mov	r0, r4
 800c674:	4629      	mov	r1, r5
 800c676:	f7f3 fd77 	bl	8000168 <__aeabi_dsub>
 800c67a:	4602      	mov	r2, r0
 800c67c:	460b      	mov	r3, r1
 800c67e:	4640      	mov	r0, r8
 800c680:	4649      	mov	r1, r9
 800c682:	f7f3 fd71 	bl	8000168 <__aeabi_dsub>
 800c686:	a370      	add	r3, pc, #448	; (adr r3, 800c848 <__ieee754_pow+0x990>)
 800c688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68c:	f7f3 ff20 	bl	80004d0 <__aeabi_dmul>
 800c690:	a36f      	add	r3, pc, #444	; (adr r3, 800c850 <__ieee754_pow+0x998>)
 800c692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c696:	4680      	mov	r8, r0
 800c698:	4689      	mov	r9, r1
 800c69a:	4620      	mov	r0, r4
 800c69c:	4629      	mov	r1, r5
 800c69e:	f7f3 ff17 	bl	80004d0 <__aeabi_dmul>
 800c6a2:	4602      	mov	r2, r0
 800c6a4:	460b      	mov	r3, r1
 800c6a6:	4640      	mov	r0, r8
 800c6a8:	4649      	mov	r1, r9
 800c6aa:	f7f3 fd5f 	bl	800016c <__adddf3>
 800c6ae:	4604      	mov	r4, r0
 800c6b0:	460d      	mov	r5, r1
 800c6b2:	4602      	mov	r2, r0
 800c6b4:	460b      	mov	r3, r1
 800c6b6:	4630      	mov	r0, r6
 800c6b8:	4639      	mov	r1, r7
 800c6ba:	f7f3 fd57 	bl	800016c <__adddf3>
 800c6be:	4632      	mov	r2, r6
 800c6c0:	463b      	mov	r3, r7
 800c6c2:	4680      	mov	r8, r0
 800c6c4:	4689      	mov	r9, r1
 800c6c6:	f7f3 fd4f 	bl	8000168 <__aeabi_dsub>
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	460b      	mov	r3, r1
 800c6ce:	4620      	mov	r0, r4
 800c6d0:	4629      	mov	r1, r5
 800c6d2:	f7f3 fd49 	bl	8000168 <__aeabi_dsub>
 800c6d6:	4642      	mov	r2, r8
 800c6d8:	4606      	mov	r6, r0
 800c6da:	460f      	mov	r7, r1
 800c6dc:	464b      	mov	r3, r9
 800c6de:	4640      	mov	r0, r8
 800c6e0:	4649      	mov	r1, r9
 800c6e2:	f7f3 fef5 	bl	80004d0 <__aeabi_dmul>
 800c6e6:	a35c      	add	r3, pc, #368	; (adr r3, 800c858 <__ieee754_pow+0x9a0>)
 800c6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ec:	4604      	mov	r4, r0
 800c6ee:	460d      	mov	r5, r1
 800c6f0:	f7f3 feee 	bl	80004d0 <__aeabi_dmul>
 800c6f4:	a35a      	add	r3, pc, #360	; (adr r3, 800c860 <__ieee754_pow+0x9a8>)
 800c6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fa:	f7f3 fd35 	bl	8000168 <__aeabi_dsub>
 800c6fe:	4622      	mov	r2, r4
 800c700:	462b      	mov	r3, r5
 800c702:	f7f3 fee5 	bl	80004d0 <__aeabi_dmul>
 800c706:	a358      	add	r3, pc, #352	; (adr r3, 800c868 <__ieee754_pow+0x9b0>)
 800c708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70c:	f7f3 fd2e 	bl	800016c <__adddf3>
 800c710:	4622      	mov	r2, r4
 800c712:	462b      	mov	r3, r5
 800c714:	f7f3 fedc 	bl	80004d0 <__aeabi_dmul>
 800c718:	a355      	add	r3, pc, #340	; (adr r3, 800c870 <__ieee754_pow+0x9b8>)
 800c71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c71e:	f7f3 fd23 	bl	8000168 <__aeabi_dsub>
 800c722:	4622      	mov	r2, r4
 800c724:	462b      	mov	r3, r5
 800c726:	f7f3 fed3 	bl	80004d0 <__aeabi_dmul>
 800c72a:	a353      	add	r3, pc, #332	; (adr r3, 800c878 <__ieee754_pow+0x9c0>)
 800c72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c730:	f7f3 fd1c 	bl	800016c <__adddf3>
 800c734:	4622      	mov	r2, r4
 800c736:	462b      	mov	r3, r5
 800c738:	f7f3 feca 	bl	80004d0 <__aeabi_dmul>
 800c73c:	4602      	mov	r2, r0
 800c73e:	460b      	mov	r3, r1
 800c740:	4640      	mov	r0, r8
 800c742:	4649      	mov	r1, r9
 800c744:	f7f3 fd10 	bl	8000168 <__aeabi_dsub>
 800c748:	4604      	mov	r4, r0
 800c74a:	460d      	mov	r5, r1
 800c74c:	4602      	mov	r2, r0
 800c74e:	460b      	mov	r3, r1
 800c750:	4640      	mov	r0, r8
 800c752:	4649      	mov	r1, r9
 800c754:	f7f3 febc 	bl	80004d0 <__aeabi_dmul>
 800c758:	2200      	movs	r2, #0
 800c75a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c75e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c762:	4620      	mov	r0, r4
 800c764:	4629      	mov	r1, r5
 800c766:	f7f3 fcff 	bl	8000168 <__aeabi_dsub>
 800c76a:	4602      	mov	r2, r0
 800c76c:	460b      	mov	r3, r1
 800c76e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c772:	f7f3 ffd7 	bl	8000724 <__aeabi_ddiv>
 800c776:	4632      	mov	r2, r6
 800c778:	4604      	mov	r4, r0
 800c77a:	460d      	mov	r5, r1
 800c77c:	463b      	mov	r3, r7
 800c77e:	4640      	mov	r0, r8
 800c780:	4649      	mov	r1, r9
 800c782:	f7f3 fea5 	bl	80004d0 <__aeabi_dmul>
 800c786:	4632      	mov	r2, r6
 800c788:	463b      	mov	r3, r7
 800c78a:	f7f3 fcef 	bl	800016c <__adddf3>
 800c78e:	4602      	mov	r2, r0
 800c790:	460b      	mov	r3, r1
 800c792:	4620      	mov	r0, r4
 800c794:	4629      	mov	r1, r5
 800c796:	f7f3 fce7 	bl	8000168 <__aeabi_dsub>
 800c79a:	4642      	mov	r2, r8
 800c79c:	464b      	mov	r3, r9
 800c79e:	f7f3 fce3 	bl	8000168 <__aeabi_dsub>
 800c7a2:	4602      	mov	r2, r0
 800c7a4:	460b      	mov	r3, r1
 800c7a6:	2000      	movs	r0, #0
 800c7a8:	4939      	ldr	r1, [pc, #228]	; (800c890 <__ieee754_pow+0x9d8>)
 800c7aa:	f7f3 fcdd 	bl	8000168 <__aeabi_dsub>
 800c7ae:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800c7b2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800c7b6:	da2c      	bge.n	800c812 <__ieee754_pow+0x95a>
 800c7b8:	4652      	mov	r2, sl
 800c7ba:	f001 fabd 	bl	800dd38 <scalbn>
 800c7be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7c2:	e40a      	b.n	800bfda <__ieee754_pow+0x122>
 800c7c4:	4b33      	ldr	r3, [pc, #204]	; (800c894 <__ieee754_pow+0x9dc>)
 800c7c6:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800c7ca:	429f      	cmp	r7, r3
 800c7cc:	f77f af14 	ble.w	800c5f8 <__ieee754_pow+0x740>
 800c7d0:	4b31      	ldr	r3, [pc, #196]	; (800c898 <__ieee754_pow+0x9e0>)
 800c7d2:	440b      	add	r3, r1
 800c7d4:	4303      	orrs	r3, r0
 800c7d6:	d00b      	beq.n	800c7f0 <__ieee754_pow+0x938>
 800c7d8:	a329      	add	r3, pc, #164	; (adr r3, 800c880 <__ieee754_pow+0x9c8>)
 800c7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7e2:	f7f3 fe75 	bl	80004d0 <__aeabi_dmul>
 800c7e6:	a326      	add	r3, pc, #152	; (adr r3, 800c880 <__ieee754_pow+0x9c8>)
 800c7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ec:	f7ff bbf5 	b.w	800bfda <__ieee754_pow+0x122>
 800c7f0:	4622      	mov	r2, r4
 800c7f2:	462b      	mov	r3, r5
 800c7f4:	f7f3 fcb8 	bl	8000168 <__aeabi_dsub>
 800c7f8:	4602      	mov	r2, r0
 800c7fa:	460b      	mov	r3, r1
 800c7fc:	4640      	mov	r0, r8
 800c7fe:	4649      	mov	r1, r9
 800c800:	f7f4 f8e2 	bl	80009c8 <__aeabi_dcmple>
 800c804:	2800      	cmp	r0, #0
 800c806:	f43f aef7 	beq.w	800c5f8 <__ieee754_pow+0x740>
 800c80a:	e7e5      	b.n	800c7d8 <__ieee754_pow+0x920>
 800c80c:	f04f 0a00 	mov.w	sl, #0
 800c810:	e71d      	b.n	800c64e <__ieee754_pow+0x796>
 800c812:	4621      	mov	r1, r4
 800c814:	e7d3      	b.n	800c7be <__ieee754_pow+0x906>
 800c816:	2000      	movs	r0, #0
 800c818:	491d      	ldr	r1, [pc, #116]	; (800c890 <__ieee754_pow+0x9d8>)
 800c81a:	f7ff bbac 	b.w	800bf76 <__ieee754_pow+0xbe>
 800c81e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c822:	f7ff bba8 	b.w	800bf76 <__ieee754_pow+0xbe>
 800c826:	4638      	mov	r0, r7
 800c828:	4641      	mov	r1, r8
 800c82a:	f7ff bba4 	b.w	800bf76 <__ieee754_pow+0xbe>
 800c82e:	9200      	str	r2, [sp, #0]
 800c830:	f7ff bbb4 	b.w	800bf9c <__ieee754_pow+0xe4>
 800c834:	f3af 8000 	nop.w
 800c838:	652b82fe 	.word	0x652b82fe
 800c83c:	3c971547 	.word	0x3c971547
 800c840:	00000000 	.word	0x00000000
 800c844:	3fe62e43 	.word	0x3fe62e43
 800c848:	fefa39ef 	.word	0xfefa39ef
 800c84c:	3fe62e42 	.word	0x3fe62e42
 800c850:	0ca86c39 	.word	0x0ca86c39
 800c854:	be205c61 	.word	0xbe205c61
 800c858:	72bea4d0 	.word	0x72bea4d0
 800c85c:	3e663769 	.word	0x3e663769
 800c860:	c5d26bf1 	.word	0xc5d26bf1
 800c864:	3ebbbd41 	.word	0x3ebbbd41
 800c868:	af25de2c 	.word	0xaf25de2c
 800c86c:	3f11566a 	.word	0x3f11566a
 800c870:	16bebd93 	.word	0x16bebd93
 800c874:	3f66c16c 	.word	0x3f66c16c
 800c878:	5555553e 	.word	0x5555553e
 800c87c:	3fc55555 	.word	0x3fc55555
 800c880:	c2f8f359 	.word	0xc2f8f359
 800c884:	01a56e1f 	.word	0x01a56e1f
 800c888:	3fe00000 	.word	0x3fe00000
 800c88c:	000fffff 	.word	0x000fffff
 800c890:	3ff00000 	.word	0x3ff00000
 800c894:	4090cbff 	.word	0x4090cbff
 800c898:	3f6f3400 	.word	0x3f6f3400
 800c89c:	00000000 	.word	0x00000000

0800c8a0 <__ieee754_rem_pio2>:
 800c8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a4:	4614      	mov	r4, r2
 800c8a6:	4ac4      	ldr	r2, [pc, #784]	; (800cbb8 <__ieee754_rem_pio2+0x318>)
 800c8a8:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800c8ac:	4592      	cmp	sl, r2
 800c8ae:	b08d      	sub	sp, #52	; 0x34
 800c8b0:	468b      	mov	fp, r1
 800c8b2:	dc07      	bgt.n	800c8c4 <__ieee754_rem_pio2+0x24>
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	e9c4 0100 	strd	r0, r1, [r4]
 800c8bc:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c8c0:	2500      	movs	r5, #0
 800c8c2:	e023      	b.n	800c90c <__ieee754_rem_pio2+0x6c>
 800c8c4:	4abd      	ldr	r2, [pc, #756]	; (800cbbc <__ieee754_rem_pio2+0x31c>)
 800c8c6:	4592      	cmp	sl, r2
 800c8c8:	dc71      	bgt.n	800c9ae <__ieee754_rem_pio2+0x10e>
 800c8ca:	a3ad      	add	r3, pc, #692	; (adr r3, 800cb80 <__ieee754_rem_pio2+0x2e0>)
 800c8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d0:	2900      	cmp	r1, #0
 800c8d2:	4dbb      	ldr	r5, [pc, #748]	; (800cbc0 <__ieee754_rem_pio2+0x320>)
 800c8d4:	dd36      	ble.n	800c944 <__ieee754_rem_pio2+0xa4>
 800c8d6:	f7f3 fc47 	bl	8000168 <__aeabi_dsub>
 800c8da:	45aa      	cmp	sl, r5
 800c8dc:	4606      	mov	r6, r0
 800c8de:	460f      	mov	r7, r1
 800c8e0:	d018      	beq.n	800c914 <__ieee754_rem_pio2+0x74>
 800c8e2:	a3a9      	add	r3, pc, #676	; (adr r3, 800cb88 <__ieee754_rem_pio2+0x2e8>)
 800c8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e8:	f7f3 fc3e 	bl	8000168 <__aeabi_dsub>
 800c8ec:	4602      	mov	r2, r0
 800c8ee:	460b      	mov	r3, r1
 800c8f0:	4630      	mov	r0, r6
 800c8f2:	e9c4 2300 	strd	r2, r3, [r4]
 800c8f6:	4639      	mov	r1, r7
 800c8f8:	f7f3 fc36 	bl	8000168 <__aeabi_dsub>
 800c8fc:	a3a2      	add	r3, pc, #648	; (adr r3, 800cb88 <__ieee754_rem_pio2+0x2e8>)
 800c8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c902:	f7f3 fc31 	bl	8000168 <__aeabi_dsub>
 800c906:	2501      	movs	r5, #1
 800c908:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c90c:	4628      	mov	r0, r5
 800c90e:	b00d      	add	sp, #52	; 0x34
 800c910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c914:	a39e      	add	r3, pc, #632	; (adr r3, 800cb90 <__ieee754_rem_pio2+0x2f0>)
 800c916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91a:	f7f3 fc25 	bl	8000168 <__aeabi_dsub>
 800c91e:	a39e      	add	r3, pc, #632	; (adr r3, 800cb98 <__ieee754_rem_pio2+0x2f8>)
 800c920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c924:	4606      	mov	r6, r0
 800c926:	460f      	mov	r7, r1
 800c928:	f7f3 fc1e 	bl	8000168 <__aeabi_dsub>
 800c92c:	4602      	mov	r2, r0
 800c92e:	460b      	mov	r3, r1
 800c930:	4630      	mov	r0, r6
 800c932:	e9c4 2300 	strd	r2, r3, [r4]
 800c936:	4639      	mov	r1, r7
 800c938:	f7f3 fc16 	bl	8000168 <__aeabi_dsub>
 800c93c:	a396      	add	r3, pc, #600	; (adr r3, 800cb98 <__ieee754_rem_pio2+0x2f8>)
 800c93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c942:	e7de      	b.n	800c902 <__ieee754_rem_pio2+0x62>
 800c944:	f7f3 fc12 	bl	800016c <__adddf3>
 800c948:	45aa      	cmp	sl, r5
 800c94a:	4606      	mov	r6, r0
 800c94c:	460f      	mov	r7, r1
 800c94e:	d016      	beq.n	800c97e <__ieee754_rem_pio2+0xde>
 800c950:	a38d      	add	r3, pc, #564	; (adr r3, 800cb88 <__ieee754_rem_pio2+0x2e8>)
 800c952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c956:	f7f3 fc09 	bl	800016c <__adddf3>
 800c95a:	4602      	mov	r2, r0
 800c95c:	460b      	mov	r3, r1
 800c95e:	4630      	mov	r0, r6
 800c960:	e9c4 2300 	strd	r2, r3, [r4]
 800c964:	4639      	mov	r1, r7
 800c966:	f7f3 fbff 	bl	8000168 <__aeabi_dsub>
 800c96a:	a387      	add	r3, pc, #540	; (adr r3, 800cb88 <__ieee754_rem_pio2+0x2e8>)
 800c96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c970:	f7f3 fbfc 	bl	800016c <__adddf3>
 800c974:	f04f 35ff 	mov.w	r5, #4294967295
 800c978:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c97c:	e7c6      	b.n	800c90c <__ieee754_rem_pio2+0x6c>
 800c97e:	a384      	add	r3, pc, #528	; (adr r3, 800cb90 <__ieee754_rem_pio2+0x2f0>)
 800c980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c984:	f7f3 fbf2 	bl	800016c <__adddf3>
 800c988:	a383      	add	r3, pc, #524	; (adr r3, 800cb98 <__ieee754_rem_pio2+0x2f8>)
 800c98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98e:	4606      	mov	r6, r0
 800c990:	460f      	mov	r7, r1
 800c992:	f7f3 fbeb 	bl	800016c <__adddf3>
 800c996:	4602      	mov	r2, r0
 800c998:	460b      	mov	r3, r1
 800c99a:	4630      	mov	r0, r6
 800c99c:	e9c4 2300 	strd	r2, r3, [r4]
 800c9a0:	4639      	mov	r1, r7
 800c9a2:	f7f3 fbe1 	bl	8000168 <__aeabi_dsub>
 800c9a6:	a37c      	add	r3, pc, #496	; (adr r3, 800cb98 <__ieee754_rem_pio2+0x2f8>)
 800c9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ac:	e7e0      	b.n	800c970 <__ieee754_rem_pio2+0xd0>
 800c9ae:	4a85      	ldr	r2, [pc, #532]	; (800cbc4 <__ieee754_rem_pio2+0x324>)
 800c9b0:	4592      	cmp	sl, r2
 800c9b2:	f300 80d6 	bgt.w	800cb62 <__ieee754_rem_pio2+0x2c2>
 800c9b6:	f001 f925 	bl	800dc04 <fabs>
 800c9ba:	a379      	add	r3, pc, #484	; (adr r3, 800cba0 <__ieee754_rem_pio2+0x300>)
 800c9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c0:	4606      	mov	r6, r0
 800c9c2:	460f      	mov	r7, r1
 800c9c4:	f7f3 fd84 	bl	80004d0 <__aeabi_dmul>
 800c9c8:	2200      	movs	r2, #0
 800c9ca:	4b7f      	ldr	r3, [pc, #508]	; (800cbc8 <__ieee754_rem_pio2+0x328>)
 800c9cc:	f7f3 fbce 	bl	800016c <__adddf3>
 800c9d0:	f7f4 f82e 	bl	8000a30 <__aeabi_d2iz>
 800c9d4:	4605      	mov	r5, r0
 800c9d6:	f7f3 fd15 	bl	8000404 <__aeabi_i2d>
 800c9da:	a369      	add	r3, pc, #420	; (adr r3, 800cb80 <__ieee754_rem_pio2+0x2e0>)
 800c9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9e4:	f7f3 fd74 	bl	80004d0 <__aeabi_dmul>
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	4630      	mov	r0, r6
 800c9ee:	4639      	mov	r1, r7
 800c9f0:	f7f3 fbba 	bl	8000168 <__aeabi_dsub>
 800c9f4:	a364      	add	r3, pc, #400	; (adr r3, 800cb88 <__ieee754_rem_pio2+0x2e8>)
 800c9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9fa:	4606      	mov	r6, r0
 800c9fc:	460f      	mov	r7, r1
 800c9fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca02:	f7f3 fd65 	bl	80004d0 <__aeabi_dmul>
 800ca06:	2d1f      	cmp	r5, #31
 800ca08:	4680      	mov	r8, r0
 800ca0a:	4689      	mov	r9, r1
 800ca0c:	dc2e      	bgt.n	800ca6c <__ieee754_rem_pio2+0x1cc>
 800ca0e:	4b6f      	ldr	r3, [pc, #444]	; (800cbcc <__ieee754_rem_pio2+0x32c>)
 800ca10:	1e6a      	subs	r2, r5, #1
 800ca12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca16:	459a      	cmp	sl, r3
 800ca18:	d028      	beq.n	800ca6c <__ieee754_rem_pio2+0x1cc>
 800ca1a:	4642      	mov	r2, r8
 800ca1c:	464b      	mov	r3, r9
 800ca1e:	4630      	mov	r0, r6
 800ca20:	4639      	mov	r1, r7
 800ca22:	f7f3 fba1 	bl	8000168 <__aeabi_dsub>
 800ca26:	e9c4 0100 	strd	r0, r1, [r4]
 800ca2a:	6823      	ldr	r3, [r4, #0]
 800ca2c:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800ca30:	9302      	str	r3, [sp, #8]
 800ca32:	9a02      	ldr	r2, [sp, #8]
 800ca34:	4653      	mov	r3, sl
 800ca36:	4630      	mov	r0, r6
 800ca38:	4639      	mov	r1, r7
 800ca3a:	f7f3 fb95 	bl	8000168 <__aeabi_dsub>
 800ca3e:	4642      	mov	r2, r8
 800ca40:	464b      	mov	r3, r9
 800ca42:	f7f3 fb91 	bl	8000168 <__aeabi_dsub>
 800ca46:	4602      	mov	r2, r0
 800ca48:	460b      	mov	r3, r1
 800ca4a:	f1bb 0f00 	cmp.w	fp, #0
 800ca4e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800ca52:	f6bf af5b 	bge.w	800c90c <__ieee754_rem_pio2+0x6c>
 800ca56:	9b02      	ldr	r3, [sp, #8]
 800ca58:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800ca5c:	6023      	str	r3, [r4, #0]
 800ca5e:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 800ca62:	6063      	str	r3, [r4, #4]
 800ca64:	60a0      	str	r0, [r4, #8]
 800ca66:	60e1      	str	r1, [r4, #12]
 800ca68:	426d      	negs	r5, r5
 800ca6a:	e74f      	b.n	800c90c <__ieee754_rem_pio2+0x6c>
 800ca6c:	4642      	mov	r2, r8
 800ca6e:	464b      	mov	r3, r9
 800ca70:	4630      	mov	r0, r6
 800ca72:	4639      	mov	r1, r7
 800ca74:	f7f3 fb78 	bl	8000168 <__aeabi_dsub>
 800ca78:	460b      	mov	r3, r1
 800ca7a:	4602      	mov	r2, r0
 800ca7c:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800ca80:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ca84:	ebaa 0101 	sub.w	r1, sl, r1
 800ca88:	2910      	cmp	r1, #16
 800ca8a:	e9c4 2300 	strd	r2, r3, [r4]
 800ca8e:	ddcc      	ble.n	800ca2a <__ieee754_rem_pio2+0x18a>
 800ca90:	a33f      	add	r3, pc, #252	; (adr r3, 800cb90 <__ieee754_rem_pio2+0x2f0>)
 800ca92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca9a:	f7f3 fd19 	bl	80004d0 <__aeabi_dmul>
 800ca9e:	4680      	mov	r8, r0
 800caa0:	4689      	mov	r9, r1
 800caa2:	4602      	mov	r2, r0
 800caa4:	460b      	mov	r3, r1
 800caa6:	4630      	mov	r0, r6
 800caa8:	4639      	mov	r1, r7
 800caaa:	f7f3 fb5d 	bl	8000168 <__aeabi_dsub>
 800caae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cab2:	4602      	mov	r2, r0
 800cab4:	460b      	mov	r3, r1
 800cab6:	4630      	mov	r0, r6
 800cab8:	4639      	mov	r1, r7
 800caba:	f7f3 fb55 	bl	8000168 <__aeabi_dsub>
 800cabe:	4642      	mov	r2, r8
 800cac0:	464b      	mov	r3, r9
 800cac2:	f7f3 fb51 	bl	8000168 <__aeabi_dsub>
 800cac6:	a334      	add	r3, pc, #208	; (adr r3, 800cb98 <__ieee754_rem_pio2+0x2f8>)
 800cac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cacc:	4606      	mov	r6, r0
 800cace:	460f      	mov	r7, r1
 800cad0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cad4:	f7f3 fcfc 	bl	80004d0 <__aeabi_dmul>
 800cad8:	4632      	mov	r2, r6
 800cada:	463b      	mov	r3, r7
 800cadc:	f7f3 fb44 	bl	8000168 <__aeabi_dsub>
 800cae0:	4602      	mov	r2, r0
 800cae2:	460b      	mov	r3, r1
 800cae4:	4680      	mov	r8, r0
 800cae6:	4689      	mov	r9, r1
 800cae8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800caec:	f7f3 fb3c 	bl	8000168 <__aeabi_dsub>
 800caf0:	460b      	mov	r3, r1
 800caf2:	4602      	mov	r2, r0
 800caf4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800caf8:	ebaa 0a01 	sub.w	sl, sl, r1
 800cafc:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 800cb00:	e9c4 2300 	strd	r2, r3, [r4]
 800cb04:	dd2a      	ble.n	800cb5c <__ieee754_rem_pio2+0x2bc>
 800cb06:	a328      	add	r3, pc, #160	; (adr r3, 800cba8 <__ieee754_rem_pio2+0x308>)
 800cb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb10:	f7f3 fcde 	bl	80004d0 <__aeabi_dmul>
 800cb14:	4680      	mov	r8, r0
 800cb16:	4689      	mov	r9, r1
 800cb18:	4602      	mov	r2, r0
 800cb1a:	460b      	mov	r3, r1
 800cb1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb20:	f7f3 fb22 	bl	8000168 <__aeabi_dsub>
 800cb24:	4602      	mov	r2, r0
 800cb26:	460b      	mov	r3, r1
 800cb28:	4606      	mov	r6, r0
 800cb2a:	460f      	mov	r7, r1
 800cb2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb30:	f7f3 fb1a 	bl	8000168 <__aeabi_dsub>
 800cb34:	4642      	mov	r2, r8
 800cb36:	464b      	mov	r3, r9
 800cb38:	f7f3 fb16 	bl	8000168 <__aeabi_dsub>
 800cb3c:	a31c      	add	r3, pc, #112	; (adr r3, 800cbb0 <__ieee754_rem_pio2+0x310>)
 800cb3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb42:	4680      	mov	r8, r0
 800cb44:	4689      	mov	r9, r1
 800cb46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb4a:	f7f3 fcc1 	bl	80004d0 <__aeabi_dmul>
 800cb4e:	4642      	mov	r2, r8
 800cb50:	464b      	mov	r3, r9
 800cb52:	f7f3 fb09 	bl	8000168 <__aeabi_dsub>
 800cb56:	4680      	mov	r8, r0
 800cb58:	4689      	mov	r9, r1
 800cb5a:	e75e      	b.n	800ca1a <__ieee754_rem_pio2+0x17a>
 800cb5c:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 800cb60:	e763      	b.n	800ca2a <__ieee754_rem_pio2+0x18a>
 800cb62:	4a1b      	ldr	r2, [pc, #108]	; (800cbd0 <__ieee754_rem_pio2+0x330>)
 800cb64:	4592      	cmp	sl, r2
 800cb66:	dd35      	ble.n	800cbd4 <__ieee754_rem_pio2+0x334>
 800cb68:	4602      	mov	r2, r0
 800cb6a:	460b      	mov	r3, r1
 800cb6c:	f7f3 fafc 	bl	8000168 <__aeabi_dsub>
 800cb70:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cb74:	e9c4 0100 	strd	r0, r1, [r4]
 800cb78:	e6a2      	b.n	800c8c0 <__ieee754_rem_pio2+0x20>
 800cb7a:	bf00      	nop
 800cb7c:	f3af 8000 	nop.w
 800cb80:	54400000 	.word	0x54400000
 800cb84:	3ff921fb 	.word	0x3ff921fb
 800cb88:	1a626331 	.word	0x1a626331
 800cb8c:	3dd0b461 	.word	0x3dd0b461
 800cb90:	1a600000 	.word	0x1a600000
 800cb94:	3dd0b461 	.word	0x3dd0b461
 800cb98:	2e037073 	.word	0x2e037073
 800cb9c:	3ba3198a 	.word	0x3ba3198a
 800cba0:	6dc9c883 	.word	0x6dc9c883
 800cba4:	3fe45f30 	.word	0x3fe45f30
 800cba8:	2e000000 	.word	0x2e000000
 800cbac:	3ba3198a 	.word	0x3ba3198a
 800cbb0:	252049c1 	.word	0x252049c1
 800cbb4:	397b839a 	.word	0x397b839a
 800cbb8:	3fe921fb 	.word	0x3fe921fb
 800cbbc:	4002d97b 	.word	0x4002d97b
 800cbc0:	3ff921fb 	.word	0x3ff921fb
 800cbc4:	413921fb 	.word	0x413921fb
 800cbc8:	3fe00000 	.word	0x3fe00000
 800cbcc:	0800ec68 	.word	0x0800ec68
 800cbd0:	7fefffff 	.word	0x7fefffff
 800cbd4:	ea4f 552a 	mov.w	r5, sl, asr #20
 800cbd8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800cbdc:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800cbe0:	460f      	mov	r7, r1
 800cbe2:	4606      	mov	r6, r0
 800cbe4:	f7f3 ff24 	bl	8000a30 <__aeabi_d2iz>
 800cbe8:	f7f3 fc0c 	bl	8000404 <__aeabi_i2d>
 800cbec:	4602      	mov	r2, r0
 800cbee:	460b      	mov	r3, r1
 800cbf0:	4630      	mov	r0, r6
 800cbf2:	4639      	mov	r1, r7
 800cbf4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cbf8:	f7f3 fab6 	bl	8000168 <__aeabi_dsub>
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	4b20      	ldr	r3, [pc, #128]	; (800cc80 <__ieee754_rem_pio2+0x3e0>)
 800cc00:	f7f3 fc66 	bl	80004d0 <__aeabi_dmul>
 800cc04:	460f      	mov	r7, r1
 800cc06:	4606      	mov	r6, r0
 800cc08:	f7f3 ff12 	bl	8000a30 <__aeabi_d2iz>
 800cc0c:	f7f3 fbfa 	bl	8000404 <__aeabi_i2d>
 800cc10:	4602      	mov	r2, r0
 800cc12:	460b      	mov	r3, r1
 800cc14:	4630      	mov	r0, r6
 800cc16:	4639      	mov	r1, r7
 800cc18:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cc1c:	f7f3 faa4 	bl	8000168 <__aeabi_dsub>
 800cc20:	2200      	movs	r2, #0
 800cc22:	4b17      	ldr	r3, [pc, #92]	; (800cc80 <__ieee754_rem_pio2+0x3e0>)
 800cc24:	f7f3 fc54 	bl	80004d0 <__aeabi_dmul>
 800cc28:	f04f 0803 	mov.w	r8, #3
 800cc2c:	2600      	movs	r6, #0
 800cc2e:	2700      	movs	r7, #0
 800cc30:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800cc34:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800cc38:	4632      	mov	r2, r6
 800cc3a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800cc3e:	463b      	mov	r3, r7
 800cc40:	f108 3aff 	add.w	sl, r8, #4294967295
 800cc44:	f7f3 feac 	bl	80009a0 <__aeabi_dcmpeq>
 800cc48:	b9b8      	cbnz	r0, 800cc7a <__ieee754_rem_pio2+0x3da>
 800cc4a:	4b0e      	ldr	r3, [pc, #56]	; (800cc84 <__ieee754_rem_pio2+0x3e4>)
 800cc4c:	462a      	mov	r2, r5
 800cc4e:	9301      	str	r3, [sp, #4]
 800cc50:	2302      	movs	r3, #2
 800cc52:	4621      	mov	r1, r4
 800cc54:	9300      	str	r3, [sp, #0]
 800cc56:	a806      	add	r0, sp, #24
 800cc58:	4643      	mov	r3, r8
 800cc5a:	f000 fbc7 	bl	800d3ec <__kernel_rem_pio2>
 800cc5e:	f1bb 0f00 	cmp.w	fp, #0
 800cc62:	4605      	mov	r5, r0
 800cc64:	f6bf ae52 	bge.w	800c90c <__ieee754_rem_pio2+0x6c>
 800cc68:	6863      	ldr	r3, [r4, #4]
 800cc6a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cc6e:	6063      	str	r3, [r4, #4]
 800cc70:	68e3      	ldr	r3, [r4, #12]
 800cc72:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cc76:	60e3      	str	r3, [r4, #12]
 800cc78:	e6f6      	b.n	800ca68 <__ieee754_rem_pio2+0x1c8>
 800cc7a:	46d0      	mov	r8, sl
 800cc7c:	e7dc      	b.n	800cc38 <__ieee754_rem_pio2+0x398>
 800cc7e:	bf00      	nop
 800cc80:	41700000 	.word	0x41700000
 800cc84:	0800ece8 	.word	0x0800ece8

0800cc88 <__ieee754_sqrt>:
 800cc88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc8c:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800cddc <__ieee754_sqrt+0x154>
 800cc90:	4606      	mov	r6, r0
 800cc92:	ea3e 0e01 	bics.w	lr, lr, r1
 800cc96:	460d      	mov	r5, r1
 800cc98:	4607      	mov	r7, r0
 800cc9a:	460a      	mov	r2, r1
 800cc9c:	460c      	mov	r4, r1
 800cc9e:	4603      	mov	r3, r0
 800cca0:	d10f      	bne.n	800ccc2 <__ieee754_sqrt+0x3a>
 800cca2:	4602      	mov	r2, r0
 800cca4:	460b      	mov	r3, r1
 800cca6:	f7f3 fc13 	bl	80004d0 <__aeabi_dmul>
 800ccaa:	4602      	mov	r2, r0
 800ccac:	460b      	mov	r3, r1
 800ccae:	4630      	mov	r0, r6
 800ccb0:	4629      	mov	r1, r5
 800ccb2:	f7f3 fa5b 	bl	800016c <__adddf3>
 800ccb6:	4606      	mov	r6, r0
 800ccb8:	460d      	mov	r5, r1
 800ccba:	4630      	mov	r0, r6
 800ccbc:	4629      	mov	r1, r5
 800ccbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccc2:	2900      	cmp	r1, #0
 800ccc4:	dc0e      	bgt.n	800cce4 <__ieee754_sqrt+0x5c>
 800ccc6:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 800ccca:	ea5e 0707 	orrs.w	r7, lr, r7
 800ccce:	d0f4      	beq.n	800ccba <__ieee754_sqrt+0x32>
 800ccd0:	b141      	cbz	r1, 800cce4 <__ieee754_sqrt+0x5c>
 800ccd2:	4602      	mov	r2, r0
 800ccd4:	460b      	mov	r3, r1
 800ccd6:	f7f3 fa47 	bl	8000168 <__aeabi_dsub>
 800ccda:	4602      	mov	r2, r0
 800ccdc:	460b      	mov	r3, r1
 800ccde:	f7f3 fd21 	bl	8000724 <__aeabi_ddiv>
 800cce2:	e7e8      	b.n	800ccb6 <__ieee754_sqrt+0x2e>
 800cce4:	1512      	asrs	r2, r2, #20
 800cce6:	d10c      	bne.n	800cd02 <__ieee754_sqrt+0x7a>
 800cce8:	2c00      	cmp	r4, #0
 800ccea:	d06e      	beq.n	800cdca <__ieee754_sqrt+0x142>
 800ccec:	2100      	movs	r1, #0
 800ccee:	02e6      	lsls	r6, r4, #11
 800ccf0:	d56f      	bpl.n	800cdd2 <__ieee754_sqrt+0x14a>
 800ccf2:	1e48      	subs	r0, r1, #1
 800ccf4:	1a12      	subs	r2, r2, r0
 800ccf6:	f1c1 0020 	rsb	r0, r1, #32
 800ccfa:	fa23 f000 	lsr.w	r0, r3, r0
 800ccfe:	4304      	orrs	r4, r0
 800cd00:	408b      	lsls	r3, r1
 800cd02:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800cd06:	07d5      	lsls	r5, r2, #31
 800cd08:	f04f 0500 	mov.w	r5, #0
 800cd0c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800cd10:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800cd14:	bf42      	ittt	mi
 800cd16:	0064      	lslmi	r4, r4, #1
 800cd18:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 800cd1c:	005b      	lslmi	r3, r3, #1
 800cd1e:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 800cd22:	1050      	asrs	r0, r2, #1
 800cd24:	4421      	add	r1, r4
 800cd26:	2216      	movs	r2, #22
 800cd28:	462c      	mov	r4, r5
 800cd2a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800cd2e:	005b      	lsls	r3, r3, #1
 800cd30:	19a7      	adds	r7, r4, r6
 800cd32:	428f      	cmp	r7, r1
 800cd34:	bfde      	ittt	le
 800cd36:	1bc9      	suble	r1, r1, r7
 800cd38:	19bc      	addle	r4, r7, r6
 800cd3a:	19ad      	addle	r5, r5, r6
 800cd3c:	0049      	lsls	r1, r1, #1
 800cd3e:	3a01      	subs	r2, #1
 800cd40:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800cd44:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cd48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cd4c:	d1f0      	bne.n	800cd30 <__ieee754_sqrt+0xa8>
 800cd4e:	f04f 0e20 	mov.w	lr, #32
 800cd52:	4694      	mov	ip, r2
 800cd54:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800cd58:	42a1      	cmp	r1, r4
 800cd5a:	eb06 070c 	add.w	r7, r6, ip
 800cd5e:	dc02      	bgt.n	800cd66 <__ieee754_sqrt+0xde>
 800cd60:	d112      	bne.n	800cd88 <__ieee754_sqrt+0x100>
 800cd62:	429f      	cmp	r7, r3
 800cd64:	d810      	bhi.n	800cd88 <__ieee754_sqrt+0x100>
 800cd66:	2f00      	cmp	r7, #0
 800cd68:	eb07 0c06 	add.w	ip, r7, r6
 800cd6c:	da34      	bge.n	800cdd8 <__ieee754_sqrt+0x150>
 800cd6e:	f1bc 0f00 	cmp.w	ip, #0
 800cd72:	db31      	blt.n	800cdd8 <__ieee754_sqrt+0x150>
 800cd74:	f104 0801 	add.w	r8, r4, #1
 800cd78:	1b09      	subs	r1, r1, r4
 800cd7a:	4644      	mov	r4, r8
 800cd7c:	429f      	cmp	r7, r3
 800cd7e:	bf88      	it	hi
 800cd80:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800cd84:	1bdb      	subs	r3, r3, r7
 800cd86:	4432      	add	r2, r6
 800cd88:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 800cd8c:	f1be 0e01 	subs.w	lr, lr, #1
 800cd90:	4439      	add	r1, r7
 800cd92:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cd96:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cd9a:	d1dd      	bne.n	800cd58 <__ieee754_sqrt+0xd0>
 800cd9c:	430b      	orrs	r3, r1
 800cd9e:	d006      	beq.n	800cdae <__ieee754_sqrt+0x126>
 800cda0:	1c54      	adds	r4, r2, #1
 800cda2:	bf0b      	itete	eq
 800cda4:	4672      	moveq	r2, lr
 800cda6:	3201      	addne	r2, #1
 800cda8:	3501      	addeq	r5, #1
 800cdaa:	f022 0201 	bicne.w	r2, r2, #1
 800cdae:	106b      	asrs	r3, r5, #1
 800cdb0:	0852      	lsrs	r2, r2, #1
 800cdb2:	07e9      	lsls	r1, r5, #31
 800cdb4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cdb8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800cdbc:	bf48      	it	mi
 800cdbe:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800cdc2:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 800cdc6:	4616      	mov	r6, r2
 800cdc8:	e777      	b.n	800ccba <__ieee754_sqrt+0x32>
 800cdca:	0adc      	lsrs	r4, r3, #11
 800cdcc:	3a15      	subs	r2, #21
 800cdce:	055b      	lsls	r3, r3, #21
 800cdd0:	e78a      	b.n	800cce8 <__ieee754_sqrt+0x60>
 800cdd2:	0064      	lsls	r4, r4, #1
 800cdd4:	3101      	adds	r1, #1
 800cdd6:	e78a      	b.n	800ccee <__ieee754_sqrt+0x66>
 800cdd8:	46a0      	mov	r8, r4
 800cdda:	e7cd      	b.n	800cd78 <__ieee754_sqrt+0xf0>
 800cddc:	7ff00000 	.word	0x7ff00000

0800cde0 <__ieee754_asinf>:
 800cde0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cde4:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800cde8:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800cdec:	4604      	mov	r4, r0
 800cdee:	4607      	mov	r7, r0
 800cdf0:	d10c      	bne.n	800ce0c <__ieee754_asinf+0x2c>
 800cdf2:	498d      	ldr	r1, [pc, #564]	; (800d028 <__ieee754_asinf+0x248>)
 800cdf4:	f7f3 ffa2 	bl	8000d3c <__aeabi_fmul>
 800cdf8:	498c      	ldr	r1, [pc, #560]	; (800d02c <__ieee754_asinf+0x24c>)
 800cdfa:	4605      	mov	r5, r0
 800cdfc:	4620      	mov	r0, r4
 800cdfe:	f7f3 ff9d 	bl	8000d3c <__aeabi_fmul>
 800ce02:	4601      	mov	r1, r0
 800ce04:	4628      	mov	r0, r5
 800ce06:	f7f3 fe91 	bl	8000b2c <__addsf3>
 800ce0a:	e006      	b.n	800ce1a <__ieee754_asinf+0x3a>
 800ce0c:	dd09      	ble.n	800ce22 <__ieee754_asinf+0x42>
 800ce0e:	4601      	mov	r1, r0
 800ce10:	f7f3 fe8a 	bl	8000b28 <__aeabi_fsub>
 800ce14:	4601      	mov	r1, r0
 800ce16:	f7f4 f845 	bl	8000ea4 <__aeabi_fdiv>
 800ce1a:	4604      	mov	r4, r0
 800ce1c:	4620      	mov	r0, r4
 800ce1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce22:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800ce26:	da0b      	bge.n	800ce40 <__ieee754_asinf+0x60>
 800ce28:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
 800ce2c:	da73      	bge.n	800cf16 <__ieee754_asinf+0x136>
 800ce2e:	4980      	ldr	r1, [pc, #512]	; (800d030 <__ieee754_asinf+0x250>)
 800ce30:	f7f3 fe7c 	bl	8000b2c <__addsf3>
 800ce34:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ce38:	f7f4 f93c 	bl	80010b4 <__aeabi_fcmpgt>
 800ce3c:	2800      	cmp	r0, #0
 800ce3e:	d1ed      	bne.n	800ce1c <__ieee754_asinf+0x3c>
 800ce40:	4620      	mov	r0, r4
 800ce42:	f001 f8f7 	bl	800e034 <fabsf>
 800ce46:	4601      	mov	r1, r0
 800ce48:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ce4c:	f7f3 fe6c 	bl	8000b28 <__aeabi_fsub>
 800ce50:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800ce54:	f7f3 ff72 	bl	8000d3c <__aeabi_fmul>
 800ce58:	4604      	mov	r4, r0
 800ce5a:	4976      	ldr	r1, [pc, #472]	; (800d034 <__ieee754_asinf+0x254>)
 800ce5c:	f7f3 ff6e 	bl	8000d3c <__aeabi_fmul>
 800ce60:	4975      	ldr	r1, [pc, #468]	; (800d038 <__ieee754_asinf+0x258>)
 800ce62:	f7f3 fe63 	bl	8000b2c <__addsf3>
 800ce66:	4621      	mov	r1, r4
 800ce68:	f7f3 ff68 	bl	8000d3c <__aeabi_fmul>
 800ce6c:	4973      	ldr	r1, [pc, #460]	; (800d03c <__ieee754_asinf+0x25c>)
 800ce6e:	f7f3 fe5b 	bl	8000b28 <__aeabi_fsub>
 800ce72:	4621      	mov	r1, r4
 800ce74:	f7f3 ff62 	bl	8000d3c <__aeabi_fmul>
 800ce78:	4971      	ldr	r1, [pc, #452]	; (800d040 <__ieee754_asinf+0x260>)
 800ce7a:	f7f3 fe57 	bl	8000b2c <__addsf3>
 800ce7e:	4621      	mov	r1, r4
 800ce80:	f7f3 ff5c 	bl	8000d3c <__aeabi_fmul>
 800ce84:	496f      	ldr	r1, [pc, #444]	; (800d044 <__ieee754_asinf+0x264>)
 800ce86:	f7f3 fe4f 	bl	8000b28 <__aeabi_fsub>
 800ce8a:	4621      	mov	r1, r4
 800ce8c:	f7f3 ff56 	bl	8000d3c <__aeabi_fmul>
 800ce90:	496d      	ldr	r1, [pc, #436]	; (800d048 <__ieee754_asinf+0x268>)
 800ce92:	f7f3 fe4b 	bl	8000b2c <__addsf3>
 800ce96:	4621      	mov	r1, r4
 800ce98:	f7f3 ff50 	bl	8000d3c <__aeabi_fmul>
 800ce9c:	496b      	ldr	r1, [pc, #428]	; (800d04c <__ieee754_asinf+0x26c>)
 800ce9e:	4680      	mov	r8, r0
 800cea0:	4620      	mov	r0, r4
 800cea2:	f7f3 ff4b 	bl	8000d3c <__aeabi_fmul>
 800cea6:	496a      	ldr	r1, [pc, #424]	; (800d050 <__ieee754_asinf+0x270>)
 800cea8:	f7f3 fe3e 	bl	8000b28 <__aeabi_fsub>
 800ceac:	4621      	mov	r1, r4
 800ceae:	f7f3 ff45 	bl	8000d3c <__aeabi_fmul>
 800ceb2:	4968      	ldr	r1, [pc, #416]	; (800d054 <__ieee754_asinf+0x274>)
 800ceb4:	f7f3 fe3a 	bl	8000b2c <__addsf3>
 800ceb8:	4621      	mov	r1, r4
 800ceba:	f7f3 ff3f 	bl	8000d3c <__aeabi_fmul>
 800cebe:	4966      	ldr	r1, [pc, #408]	; (800d058 <__ieee754_asinf+0x278>)
 800cec0:	f7f3 fe32 	bl	8000b28 <__aeabi_fsub>
 800cec4:	4621      	mov	r1, r4
 800cec6:	f7f3 ff39 	bl	8000d3c <__aeabi_fmul>
 800ceca:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cece:	f7f3 fe2d 	bl	8000b2c <__addsf3>
 800ced2:	4681      	mov	r9, r0
 800ced4:	4620      	mov	r0, r4
 800ced6:	f000 f957 	bl	800d188 <__ieee754_sqrtf>
 800ceda:	4b60      	ldr	r3, [pc, #384]	; (800d05c <__ieee754_asinf+0x27c>)
 800cedc:	4606      	mov	r6, r0
 800cede:	429d      	cmp	r5, r3
 800cee0:	dd63      	ble.n	800cfaa <__ieee754_asinf+0x1ca>
 800cee2:	4649      	mov	r1, r9
 800cee4:	4640      	mov	r0, r8
 800cee6:	f7f3 ffdd 	bl	8000ea4 <__aeabi_fdiv>
 800ceea:	4631      	mov	r1, r6
 800ceec:	f7f3 ff26 	bl	8000d3c <__aeabi_fmul>
 800cef0:	4631      	mov	r1, r6
 800cef2:	f7f3 fe1b 	bl	8000b2c <__addsf3>
 800cef6:	4601      	mov	r1, r0
 800cef8:	f7f3 fe18 	bl	8000b2c <__addsf3>
 800cefc:	4958      	ldr	r1, [pc, #352]	; (800d060 <__ieee754_asinf+0x280>)
 800cefe:	f7f3 fe15 	bl	8000b2c <__addsf3>
 800cf02:	4601      	mov	r1, r0
 800cf04:	4848      	ldr	r0, [pc, #288]	; (800d028 <__ieee754_asinf+0x248>)
 800cf06:	f7f3 fe0f 	bl	8000b28 <__aeabi_fsub>
 800cf0a:	2f00      	cmp	r7, #0
 800cf0c:	4604      	mov	r4, r0
 800cf0e:	bfd8      	it	le
 800cf10:	f100 4400 	addle.w	r4, r0, #2147483648	; 0x80000000
 800cf14:	e782      	b.n	800ce1c <__ieee754_asinf+0x3c>
 800cf16:	4601      	mov	r1, r0
 800cf18:	f7f3 ff10 	bl	8000d3c <__aeabi_fmul>
 800cf1c:	4605      	mov	r5, r0
 800cf1e:	4945      	ldr	r1, [pc, #276]	; (800d034 <__ieee754_asinf+0x254>)
 800cf20:	f7f3 ff0c 	bl	8000d3c <__aeabi_fmul>
 800cf24:	4944      	ldr	r1, [pc, #272]	; (800d038 <__ieee754_asinf+0x258>)
 800cf26:	f7f3 fe01 	bl	8000b2c <__addsf3>
 800cf2a:	4629      	mov	r1, r5
 800cf2c:	f7f3 ff06 	bl	8000d3c <__aeabi_fmul>
 800cf30:	4942      	ldr	r1, [pc, #264]	; (800d03c <__ieee754_asinf+0x25c>)
 800cf32:	f7f3 fdf9 	bl	8000b28 <__aeabi_fsub>
 800cf36:	4629      	mov	r1, r5
 800cf38:	f7f3 ff00 	bl	8000d3c <__aeabi_fmul>
 800cf3c:	4940      	ldr	r1, [pc, #256]	; (800d040 <__ieee754_asinf+0x260>)
 800cf3e:	f7f3 fdf5 	bl	8000b2c <__addsf3>
 800cf42:	4629      	mov	r1, r5
 800cf44:	f7f3 fefa 	bl	8000d3c <__aeabi_fmul>
 800cf48:	493e      	ldr	r1, [pc, #248]	; (800d044 <__ieee754_asinf+0x264>)
 800cf4a:	f7f3 fded 	bl	8000b28 <__aeabi_fsub>
 800cf4e:	4629      	mov	r1, r5
 800cf50:	f7f3 fef4 	bl	8000d3c <__aeabi_fmul>
 800cf54:	493c      	ldr	r1, [pc, #240]	; (800d048 <__ieee754_asinf+0x268>)
 800cf56:	f7f3 fde9 	bl	8000b2c <__addsf3>
 800cf5a:	4629      	mov	r1, r5
 800cf5c:	f7f3 feee 	bl	8000d3c <__aeabi_fmul>
 800cf60:	493a      	ldr	r1, [pc, #232]	; (800d04c <__ieee754_asinf+0x26c>)
 800cf62:	4606      	mov	r6, r0
 800cf64:	4628      	mov	r0, r5
 800cf66:	f7f3 fee9 	bl	8000d3c <__aeabi_fmul>
 800cf6a:	4939      	ldr	r1, [pc, #228]	; (800d050 <__ieee754_asinf+0x270>)
 800cf6c:	f7f3 fddc 	bl	8000b28 <__aeabi_fsub>
 800cf70:	4629      	mov	r1, r5
 800cf72:	f7f3 fee3 	bl	8000d3c <__aeabi_fmul>
 800cf76:	4937      	ldr	r1, [pc, #220]	; (800d054 <__ieee754_asinf+0x274>)
 800cf78:	f7f3 fdd8 	bl	8000b2c <__addsf3>
 800cf7c:	4629      	mov	r1, r5
 800cf7e:	f7f3 fedd 	bl	8000d3c <__aeabi_fmul>
 800cf82:	4935      	ldr	r1, [pc, #212]	; (800d058 <__ieee754_asinf+0x278>)
 800cf84:	f7f3 fdd0 	bl	8000b28 <__aeabi_fsub>
 800cf88:	4629      	mov	r1, r5
 800cf8a:	f7f3 fed7 	bl	8000d3c <__aeabi_fmul>
 800cf8e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cf92:	f7f3 fdcb 	bl	8000b2c <__addsf3>
 800cf96:	4601      	mov	r1, r0
 800cf98:	4630      	mov	r0, r6
 800cf9a:	f7f3 ff83 	bl	8000ea4 <__aeabi_fdiv>
 800cf9e:	4621      	mov	r1, r4
 800cfa0:	f7f3 fecc 	bl	8000d3c <__aeabi_fmul>
 800cfa4:	4601      	mov	r1, r0
 800cfa6:	4620      	mov	r0, r4
 800cfa8:	e72d      	b.n	800ce06 <__ieee754_asinf+0x26>
 800cfaa:	f420 657f 	bic.w	r5, r0, #4080	; 0xff0
 800cfae:	4649      	mov	r1, r9
 800cfb0:	4640      	mov	r0, r8
 800cfb2:	f7f3 ff77 	bl	8000ea4 <__aeabi_fdiv>
 800cfb6:	4631      	mov	r1, r6
 800cfb8:	4680      	mov	r8, r0
 800cfba:	4630      	mov	r0, r6
 800cfbc:	f7f3 fdb6 	bl	8000b2c <__addsf3>
 800cfc0:	4601      	mov	r1, r0
 800cfc2:	4640      	mov	r0, r8
 800cfc4:	f7f3 feba 	bl	8000d3c <__aeabi_fmul>
 800cfc8:	f025 050f 	bic.w	r5, r5, #15
 800cfcc:	4680      	mov	r8, r0
 800cfce:	4629      	mov	r1, r5
 800cfd0:	4628      	mov	r0, r5
 800cfd2:	f7f3 feb3 	bl	8000d3c <__aeabi_fmul>
 800cfd6:	4601      	mov	r1, r0
 800cfd8:	4620      	mov	r0, r4
 800cfda:	f7f3 fda5 	bl	8000b28 <__aeabi_fsub>
 800cfde:	4631      	mov	r1, r6
 800cfe0:	4604      	mov	r4, r0
 800cfe2:	4628      	mov	r0, r5
 800cfe4:	f7f3 fda2 	bl	8000b2c <__addsf3>
 800cfe8:	4601      	mov	r1, r0
 800cfea:	4620      	mov	r0, r4
 800cfec:	f7f3 ff5a 	bl	8000ea4 <__aeabi_fdiv>
 800cff0:	4601      	mov	r1, r0
 800cff2:	f7f3 fd9b 	bl	8000b2c <__addsf3>
 800cff6:	4601      	mov	r1, r0
 800cff8:	480c      	ldr	r0, [pc, #48]	; (800d02c <__ieee754_asinf+0x24c>)
 800cffa:	f7f3 fd95 	bl	8000b28 <__aeabi_fsub>
 800cffe:	4601      	mov	r1, r0
 800d000:	4640      	mov	r0, r8
 800d002:	f7f3 fd91 	bl	8000b28 <__aeabi_fsub>
 800d006:	4629      	mov	r1, r5
 800d008:	4604      	mov	r4, r0
 800d00a:	4628      	mov	r0, r5
 800d00c:	f7f3 fd8e 	bl	8000b2c <__addsf3>
 800d010:	4601      	mov	r1, r0
 800d012:	4814      	ldr	r0, [pc, #80]	; (800d064 <__ieee754_asinf+0x284>)
 800d014:	f7f3 fd88 	bl	8000b28 <__aeabi_fsub>
 800d018:	4601      	mov	r1, r0
 800d01a:	4620      	mov	r0, r4
 800d01c:	f7f3 fd84 	bl	8000b28 <__aeabi_fsub>
 800d020:	4601      	mov	r1, r0
 800d022:	4810      	ldr	r0, [pc, #64]	; (800d064 <__ieee754_asinf+0x284>)
 800d024:	e76f      	b.n	800cf06 <__ieee754_asinf+0x126>
 800d026:	bf00      	nop
 800d028:	3fc90fdb 	.word	0x3fc90fdb
 800d02c:	b33bbd2e 	.word	0xb33bbd2e
 800d030:	7149f2ca 	.word	0x7149f2ca
 800d034:	3811ef08 	.word	0x3811ef08
 800d038:	3a4f7f04 	.word	0x3a4f7f04
 800d03c:	3d241146 	.word	0x3d241146
 800d040:	3e4e0aa8 	.word	0x3e4e0aa8
 800d044:	3ea6b090 	.word	0x3ea6b090
 800d048:	3e2aaaab 	.word	0x3e2aaaab
 800d04c:	3d9dc62e 	.word	0x3d9dc62e
 800d050:	3f303361 	.word	0x3f303361
 800d054:	4001572d 	.word	0x4001572d
 800d058:	4019d139 	.word	0x4019d139
 800d05c:	3f799999 	.word	0x3f799999
 800d060:	333bbd2e 	.word	0x333bbd2e
 800d064:	3f490fdb 	.word	0x3f490fdb

0800d068 <__ieee754_atan2f>:
 800d068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d06a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d06e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800d072:	4603      	mov	r3, r0
 800d074:	dc05      	bgt.n	800d082 <__ieee754_atan2f+0x1a>
 800d076:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800d07a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800d07e:	4607      	mov	r7, r0
 800d080:	dd04      	ble.n	800d08c <__ieee754_atan2f+0x24>
 800d082:	4618      	mov	r0, r3
 800d084:	f7f3 fd52 	bl	8000b2c <__addsf3>
 800d088:	4603      	mov	r3, r0
 800d08a:	e010      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d08c:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800d090:	d103      	bne.n	800d09a <__ieee754_atan2f+0x32>
 800d092:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d096:	f000 bebd 	b.w	800de14 <atanf>
 800d09a:	178c      	asrs	r4, r1, #30
 800d09c:	f004 0402 	and.w	r4, r4, #2
 800d0a0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800d0a4:	b92a      	cbnz	r2, 800d0b2 <__ieee754_atan2f+0x4a>
 800d0a6:	2c02      	cmp	r4, #2
 800d0a8:	d023      	beq.n	800d0f2 <__ieee754_atan2f+0x8a>
 800d0aa:	2c03      	cmp	r4, #3
 800d0ac:	d023      	beq.n	800d0f6 <__ieee754_atan2f+0x8e>
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0b2:	b91e      	cbnz	r6, 800d0bc <__ieee754_atan2f+0x54>
 800d0b4:	2f00      	cmp	r7, #0
 800d0b6:	da53      	bge.n	800d160 <__ieee754_atan2f+0xf8>
 800d0b8:	4b2a      	ldr	r3, [pc, #168]	; (800d164 <__ieee754_atan2f+0xfc>)
 800d0ba:	e7f8      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d0bc:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800d0c0:	d11b      	bne.n	800d0fa <__ieee754_atan2f+0x92>
 800d0c2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800d0c6:	d10b      	bne.n	800d0e0 <__ieee754_atan2f+0x78>
 800d0c8:	2c02      	cmp	r4, #2
 800d0ca:	d005      	beq.n	800d0d8 <__ieee754_atan2f+0x70>
 800d0cc:	2c03      	cmp	r4, #3
 800d0ce:	d005      	beq.n	800d0dc <__ieee754_atan2f+0x74>
 800d0d0:	2c01      	cmp	r4, #1
 800d0d2:	d141      	bne.n	800d158 <__ieee754_atan2f+0xf0>
 800d0d4:	4b24      	ldr	r3, [pc, #144]	; (800d168 <__ieee754_atan2f+0x100>)
 800d0d6:	e7ea      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d0d8:	4b24      	ldr	r3, [pc, #144]	; (800d16c <__ieee754_atan2f+0x104>)
 800d0da:	e7e8      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d0dc:	4b24      	ldr	r3, [pc, #144]	; (800d170 <__ieee754_atan2f+0x108>)
 800d0de:	e7e6      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d0e0:	2c02      	cmp	r4, #2
 800d0e2:	d006      	beq.n	800d0f2 <__ieee754_atan2f+0x8a>
 800d0e4:	2c03      	cmp	r4, #3
 800d0e6:	d006      	beq.n	800d0f6 <__ieee754_atan2f+0x8e>
 800d0e8:	2c01      	cmp	r4, #1
 800d0ea:	d137      	bne.n	800d15c <__ieee754_atan2f+0xf4>
 800d0ec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d0f0:	e7dd      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d0f2:	4b20      	ldr	r3, [pc, #128]	; (800d174 <__ieee754_atan2f+0x10c>)
 800d0f4:	e7db      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d0f6:	4b20      	ldr	r3, [pc, #128]	; (800d178 <__ieee754_atan2f+0x110>)
 800d0f8:	e7d9      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d0fa:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800d0fe:	d0d9      	beq.n	800d0b4 <__ieee754_atan2f+0x4c>
 800d100:	1b92      	subs	r2, r2, r6
 800d102:	15d2      	asrs	r2, r2, #23
 800d104:	2a3c      	cmp	r2, #60	; 0x3c
 800d106:	dc17      	bgt.n	800d138 <__ieee754_atan2f+0xd0>
 800d108:	2900      	cmp	r1, #0
 800d10a:	da01      	bge.n	800d110 <__ieee754_atan2f+0xa8>
 800d10c:	323c      	adds	r2, #60	; 0x3c
 800d10e:	db15      	blt.n	800d13c <__ieee754_atan2f+0xd4>
 800d110:	4618      	mov	r0, r3
 800d112:	f7f3 fec7 	bl	8000ea4 <__aeabi_fdiv>
 800d116:	f000 ff8d 	bl	800e034 <fabsf>
 800d11a:	f000 fe7b 	bl	800de14 <atanf>
 800d11e:	4603      	mov	r3, r0
 800d120:	2c01      	cmp	r4, #1
 800d122:	d00d      	beq.n	800d140 <__ieee754_atan2f+0xd8>
 800d124:	2c02      	cmp	r4, #2
 800d126:	d00e      	beq.n	800d146 <__ieee754_atan2f+0xde>
 800d128:	2c00      	cmp	r4, #0
 800d12a:	d0c0      	beq.n	800d0ae <__ieee754_atan2f+0x46>
 800d12c:	4913      	ldr	r1, [pc, #76]	; (800d17c <__ieee754_atan2f+0x114>)
 800d12e:	4618      	mov	r0, r3
 800d130:	f7f3 fcfc 	bl	8000b2c <__addsf3>
 800d134:	490f      	ldr	r1, [pc, #60]	; (800d174 <__ieee754_atan2f+0x10c>)
 800d136:	e00c      	b.n	800d152 <__ieee754_atan2f+0xea>
 800d138:	4b11      	ldr	r3, [pc, #68]	; (800d180 <__ieee754_atan2f+0x118>)
 800d13a:	e7f1      	b.n	800d120 <__ieee754_atan2f+0xb8>
 800d13c:	2300      	movs	r3, #0
 800d13e:	e7ef      	b.n	800d120 <__ieee754_atan2f+0xb8>
 800d140:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d144:	e7b3      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d146:	490d      	ldr	r1, [pc, #52]	; (800d17c <__ieee754_atan2f+0x114>)
 800d148:	4618      	mov	r0, r3
 800d14a:	f7f3 fcef 	bl	8000b2c <__addsf3>
 800d14e:	4601      	mov	r1, r0
 800d150:	4808      	ldr	r0, [pc, #32]	; (800d174 <__ieee754_atan2f+0x10c>)
 800d152:	f7f3 fce9 	bl	8000b28 <__aeabi_fsub>
 800d156:	e797      	b.n	800d088 <__ieee754_atan2f+0x20>
 800d158:	4b0a      	ldr	r3, [pc, #40]	; (800d184 <__ieee754_atan2f+0x11c>)
 800d15a:	e7a8      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d15c:	2300      	movs	r3, #0
 800d15e:	e7a6      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d160:	4b07      	ldr	r3, [pc, #28]	; (800d180 <__ieee754_atan2f+0x118>)
 800d162:	e7a4      	b.n	800d0ae <__ieee754_atan2f+0x46>
 800d164:	bfc90fdb 	.word	0xbfc90fdb
 800d168:	bf490fdb 	.word	0xbf490fdb
 800d16c:	4016cbe4 	.word	0x4016cbe4
 800d170:	c016cbe4 	.word	0xc016cbe4
 800d174:	40490fdb 	.word	0x40490fdb
 800d178:	c0490fdb 	.word	0xc0490fdb
 800d17c:	33bbbd2e 	.word	0x33bbbd2e
 800d180:	3fc90fdb 	.word	0x3fc90fdb
 800d184:	3f490fdb 	.word	0x3f490fdb

0800d188 <__ieee754_sqrtf>:
 800d188:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800d18c:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800d190:	b570      	push	{r4, r5, r6, lr}
 800d192:	4603      	mov	r3, r0
 800d194:	4604      	mov	r4, r0
 800d196:	d309      	bcc.n	800d1ac <__ieee754_sqrtf+0x24>
 800d198:	4601      	mov	r1, r0
 800d19a:	f7f3 fdcf 	bl	8000d3c <__aeabi_fmul>
 800d19e:	4601      	mov	r1, r0
 800d1a0:	4620      	mov	r0, r4
 800d1a2:	f7f3 fcc3 	bl	8000b2c <__addsf3>
 800d1a6:	4604      	mov	r4, r0
 800d1a8:	4620      	mov	r0, r4
 800d1aa:	bd70      	pop	{r4, r5, r6, pc}
 800d1ac:	2a00      	cmp	r2, #0
 800d1ae:	d0fb      	beq.n	800d1a8 <__ieee754_sqrtf+0x20>
 800d1b0:	2800      	cmp	r0, #0
 800d1b2:	da06      	bge.n	800d1c2 <__ieee754_sqrtf+0x3a>
 800d1b4:	4601      	mov	r1, r0
 800d1b6:	f7f3 fcb7 	bl	8000b28 <__aeabi_fsub>
 800d1ba:	4601      	mov	r1, r0
 800d1bc:	f7f3 fe72 	bl	8000ea4 <__aeabi_fdiv>
 800d1c0:	e7f1      	b.n	800d1a6 <__ieee754_sqrtf+0x1e>
 800d1c2:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 800d1c6:	ea4f 54e0 	mov.w	r4, r0, asr #23
 800d1ca:	d204      	bcs.n	800d1d6 <__ieee754_sqrtf+0x4e>
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	0219      	lsls	r1, r3, #8
 800d1d0:	d529      	bpl.n	800d226 <__ieee754_sqrtf+0x9e>
 800d1d2:	3a01      	subs	r2, #1
 800d1d4:	1aa4      	subs	r4, r4, r2
 800d1d6:	3c7f      	subs	r4, #127	; 0x7f
 800d1d8:	07e2      	lsls	r2, r4, #31
 800d1da:	f04f 0200 	mov.w	r2, #0
 800d1de:	ea4f 0164 	mov.w	r1, r4, asr #1
 800d1e2:	4616      	mov	r6, r2
 800d1e4:	f04f 0419 	mov.w	r4, #25
 800d1e8:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800d1ec:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d1f0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d1f4:	bf48      	it	mi
 800d1f6:	005b      	lslmi	r3, r3, #1
 800d1f8:	005b      	lsls	r3, r3, #1
 800d1fa:	1835      	adds	r5, r6, r0
 800d1fc:	429d      	cmp	r5, r3
 800d1fe:	bfde      	ittt	le
 800d200:	182e      	addle	r6, r5, r0
 800d202:	1b5b      	suble	r3, r3, r5
 800d204:	1812      	addle	r2, r2, r0
 800d206:	3c01      	subs	r4, #1
 800d208:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d20c:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800d210:	d1f3      	bne.n	800d1fa <__ieee754_sqrtf+0x72>
 800d212:	b113      	cbz	r3, 800d21a <__ieee754_sqrtf+0x92>
 800d214:	3201      	adds	r2, #1
 800d216:	f022 0201 	bic.w	r2, r2, #1
 800d21a:	1054      	asrs	r4, r2, #1
 800d21c:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800d220:	eb04 54c1 	add.w	r4, r4, r1, lsl #23
 800d224:	e7c0      	b.n	800d1a8 <__ieee754_sqrtf+0x20>
 800d226:	005b      	lsls	r3, r3, #1
 800d228:	3201      	adds	r2, #1
 800d22a:	e7d0      	b.n	800d1ce <__ieee754_sqrtf+0x46>
 800d22c:	0000      	movs	r0, r0
	...

0800d230 <__kernel_cos>:
 800d230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d234:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800d238:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800d23c:	b085      	sub	sp, #20
 800d23e:	4605      	mov	r5, r0
 800d240:	460c      	mov	r4, r1
 800d242:	4692      	mov	sl, r2
 800d244:	469b      	mov	fp, r3
 800d246:	da04      	bge.n	800d252 <__kernel_cos+0x22>
 800d248:	f7f3 fbf2 	bl	8000a30 <__aeabi_d2iz>
 800d24c:	2800      	cmp	r0, #0
 800d24e:	f000 80a8 	beq.w	800d3a2 <__kernel_cos+0x172>
 800d252:	462a      	mov	r2, r5
 800d254:	4623      	mov	r3, r4
 800d256:	4628      	mov	r0, r5
 800d258:	4621      	mov	r1, r4
 800d25a:	f7f3 f939 	bl	80004d0 <__aeabi_dmul>
 800d25e:	a352      	add	r3, pc, #328	; (adr r3, 800d3a8 <__kernel_cos+0x178>)
 800d260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d264:	4680      	mov	r8, r0
 800d266:	4689      	mov	r9, r1
 800d268:	f7f3 f932 	bl	80004d0 <__aeabi_dmul>
 800d26c:	a350      	add	r3, pc, #320	; (adr r3, 800d3b0 <__kernel_cos+0x180>)
 800d26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d272:	f7f2 ff7b 	bl	800016c <__adddf3>
 800d276:	4642      	mov	r2, r8
 800d278:	464b      	mov	r3, r9
 800d27a:	f7f3 f929 	bl	80004d0 <__aeabi_dmul>
 800d27e:	a34e      	add	r3, pc, #312	; (adr r3, 800d3b8 <__kernel_cos+0x188>)
 800d280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d284:	f7f2 ff70 	bl	8000168 <__aeabi_dsub>
 800d288:	4642      	mov	r2, r8
 800d28a:	464b      	mov	r3, r9
 800d28c:	f7f3 f920 	bl	80004d0 <__aeabi_dmul>
 800d290:	a34b      	add	r3, pc, #300	; (adr r3, 800d3c0 <__kernel_cos+0x190>)
 800d292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d296:	f7f2 ff69 	bl	800016c <__adddf3>
 800d29a:	4642      	mov	r2, r8
 800d29c:	464b      	mov	r3, r9
 800d29e:	f7f3 f917 	bl	80004d0 <__aeabi_dmul>
 800d2a2:	a349      	add	r3, pc, #292	; (adr r3, 800d3c8 <__kernel_cos+0x198>)
 800d2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2a8:	f7f2 ff5e 	bl	8000168 <__aeabi_dsub>
 800d2ac:	4642      	mov	r2, r8
 800d2ae:	464b      	mov	r3, r9
 800d2b0:	f7f3 f90e 	bl	80004d0 <__aeabi_dmul>
 800d2b4:	a346      	add	r3, pc, #280	; (adr r3, 800d3d0 <__kernel_cos+0x1a0>)
 800d2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ba:	f7f2 ff57 	bl	800016c <__adddf3>
 800d2be:	464b      	mov	r3, r9
 800d2c0:	4642      	mov	r2, r8
 800d2c2:	f7f3 f905 	bl	80004d0 <__aeabi_dmul>
 800d2c6:	4b44      	ldr	r3, [pc, #272]	; (800d3d8 <__kernel_cos+0x1a8>)
 800d2c8:	e9cd 0100 	strd	r0, r1, [sp]
 800d2cc:	429f      	cmp	r7, r3
 800d2ce:	dc2a      	bgt.n	800d326 <__kernel_cos+0xf6>
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	4b42      	ldr	r3, [pc, #264]	; (800d3dc <__kernel_cos+0x1ac>)
 800d2d4:	4640      	mov	r0, r8
 800d2d6:	4649      	mov	r1, r9
 800d2d8:	f7f3 f8fa 	bl	80004d0 <__aeabi_dmul>
 800d2dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d2e0:	4606      	mov	r6, r0
 800d2e2:	460f      	mov	r7, r1
 800d2e4:	4640      	mov	r0, r8
 800d2e6:	4649      	mov	r1, r9
 800d2e8:	f7f3 f8f2 	bl	80004d0 <__aeabi_dmul>
 800d2ec:	4652      	mov	r2, sl
 800d2ee:	4680      	mov	r8, r0
 800d2f0:	4689      	mov	r9, r1
 800d2f2:	465b      	mov	r3, fp
 800d2f4:	4628      	mov	r0, r5
 800d2f6:	4621      	mov	r1, r4
 800d2f8:	f7f3 f8ea 	bl	80004d0 <__aeabi_dmul>
 800d2fc:	4602      	mov	r2, r0
 800d2fe:	460b      	mov	r3, r1
 800d300:	4640      	mov	r0, r8
 800d302:	4649      	mov	r1, r9
 800d304:	f7f2 ff30 	bl	8000168 <__aeabi_dsub>
 800d308:	4602      	mov	r2, r0
 800d30a:	460b      	mov	r3, r1
 800d30c:	4630      	mov	r0, r6
 800d30e:	4639      	mov	r1, r7
 800d310:	f7f2 ff2a 	bl	8000168 <__aeabi_dsub>
 800d314:	4602      	mov	r2, r0
 800d316:	2000      	movs	r0, #0
 800d318:	460b      	mov	r3, r1
 800d31a:	4931      	ldr	r1, [pc, #196]	; (800d3e0 <__kernel_cos+0x1b0>)
 800d31c:	f7f2 ff24 	bl	8000168 <__aeabi_dsub>
 800d320:	b005      	add	sp, #20
 800d322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d326:	4b2f      	ldr	r3, [pc, #188]	; (800d3e4 <__kernel_cos+0x1b4>)
 800d328:	2000      	movs	r0, #0
 800d32a:	429f      	cmp	r7, r3
 800d32c:	bfdf      	itttt	le
 800d32e:	2200      	movle	r2, #0
 800d330:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800d334:	4616      	movle	r6, r2
 800d336:	461f      	movle	r7, r3
 800d338:	bfc4      	itt	gt
 800d33a:	2600      	movgt	r6, #0
 800d33c:	4f2a      	ldrgt	r7, [pc, #168]	; (800d3e8 <__kernel_cos+0x1b8>)
 800d33e:	4632      	mov	r2, r6
 800d340:	463b      	mov	r3, r7
 800d342:	4927      	ldr	r1, [pc, #156]	; (800d3e0 <__kernel_cos+0x1b0>)
 800d344:	f7f2 ff10 	bl	8000168 <__aeabi_dsub>
 800d348:	2200      	movs	r2, #0
 800d34a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d34e:	4b23      	ldr	r3, [pc, #140]	; (800d3dc <__kernel_cos+0x1ac>)
 800d350:	4640      	mov	r0, r8
 800d352:	4649      	mov	r1, r9
 800d354:	f7f3 f8bc 	bl	80004d0 <__aeabi_dmul>
 800d358:	4632      	mov	r2, r6
 800d35a:	463b      	mov	r3, r7
 800d35c:	f7f2 ff04 	bl	8000168 <__aeabi_dsub>
 800d360:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d364:	4606      	mov	r6, r0
 800d366:	460f      	mov	r7, r1
 800d368:	4640      	mov	r0, r8
 800d36a:	4649      	mov	r1, r9
 800d36c:	f7f3 f8b0 	bl	80004d0 <__aeabi_dmul>
 800d370:	4652      	mov	r2, sl
 800d372:	4680      	mov	r8, r0
 800d374:	4689      	mov	r9, r1
 800d376:	465b      	mov	r3, fp
 800d378:	4628      	mov	r0, r5
 800d37a:	4621      	mov	r1, r4
 800d37c:	f7f3 f8a8 	bl	80004d0 <__aeabi_dmul>
 800d380:	4602      	mov	r2, r0
 800d382:	460b      	mov	r3, r1
 800d384:	4640      	mov	r0, r8
 800d386:	4649      	mov	r1, r9
 800d388:	f7f2 feee 	bl	8000168 <__aeabi_dsub>
 800d38c:	4602      	mov	r2, r0
 800d38e:	460b      	mov	r3, r1
 800d390:	4630      	mov	r0, r6
 800d392:	4639      	mov	r1, r7
 800d394:	f7f2 fee8 	bl	8000168 <__aeabi_dsub>
 800d398:	4602      	mov	r2, r0
 800d39a:	460b      	mov	r3, r1
 800d39c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d3a0:	e7bc      	b.n	800d31c <__kernel_cos+0xec>
 800d3a2:	2000      	movs	r0, #0
 800d3a4:	490e      	ldr	r1, [pc, #56]	; (800d3e0 <__kernel_cos+0x1b0>)
 800d3a6:	e7bb      	b.n	800d320 <__kernel_cos+0xf0>
 800d3a8:	be8838d4 	.word	0xbe8838d4
 800d3ac:	bda8fae9 	.word	0xbda8fae9
 800d3b0:	bdb4b1c4 	.word	0xbdb4b1c4
 800d3b4:	3e21ee9e 	.word	0x3e21ee9e
 800d3b8:	809c52ad 	.word	0x809c52ad
 800d3bc:	3e927e4f 	.word	0x3e927e4f
 800d3c0:	19cb1590 	.word	0x19cb1590
 800d3c4:	3efa01a0 	.word	0x3efa01a0
 800d3c8:	16c15177 	.word	0x16c15177
 800d3cc:	3f56c16c 	.word	0x3f56c16c
 800d3d0:	5555554c 	.word	0x5555554c
 800d3d4:	3fa55555 	.word	0x3fa55555
 800d3d8:	3fd33332 	.word	0x3fd33332
 800d3dc:	3fe00000 	.word	0x3fe00000
 800d3e0:	3ff00000 	.word	0x3ff00000
 800d3e4:	3fe90000 	.word	0x3fe90000
 800d3e8:	3fd20000 	.word	0x3fd20000

0800d3ec <__kernel_rem_pio2>:
 800d3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3f0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800d3f4:	9306      	str	r3, [sp, #24]
 800d3f6:	9101      	str	r1, [sp, #4]
 800d3f8:	4bc0      	ldr	r3, [pc, #768]	; (800d6fc <__kernel_rem_pio2+0x310>)
 800d3fa:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800d3fc:	1ed4      	subs	r4, r2, #3
 800d3fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d402:	2500      	movs	r5, #0
 800d404:	9302      	str	r3, [sp, #8]
 800d406:	9b06      	ldr	r3, [sp, #24]
 800d408:	900a      	str	r0, [sp, #40]	; 0x28
 800d40a:	3b01      	subs	r3, #1
 800d40c:	9308      	str	r3, [sp, #32]
 800d40e:	2318      	movs	r3, #24
 800d410:	fb94 f4f3 	sdiv	r4, r4, r3
 800d414:	f06f 0317 	mvn.w	r3, #23
 800d418:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800d41c:	fb04 3303 	mla	r3, r4, r3, r3
 800d420:	eb03 0a02 	add.w	sl, r3, r2
 800d424:	9a08      	ldr	r2, [sp, #32]
 800d426:	9b02      	ldr	r3, [sp, #8]
 800d428:	1aa7      	subs	r7, r4, r2
 800d42a:	eb03 0802 	add.w	r8, r3, r2
 800d42e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d430:	2200      	movs	r2, #0
 800d432:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d436:	2300      	movs	r3, #0
 800d438:	ae20      	add	r6, sp, #128	; 0x80
 800d43a:	4545      	cmp	r5, r8
 800d43c:	dd14      	ble.n	800d468 <__kernel_rem_pio2+0x7c>
 800d43e:	2600      	movs	r6, #0
 800d440:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800d444:	9b02      	ldr	r3, [sp, #8]
 800d446:	429e      	cmp	r6, r3
 800d448:	dc39      	bgt.n	800d4be <__kernel_rem_pio2+0xd2>
 800d44a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d44c:	f04f 0800 	mov.w	r8, #0
 800d450:	3b08      	subs	r3, #8
 800d452:	9304      	str	r3, [sp, #16]
 800d454:	9b06      	ldr	r3, [sp, #24]
 800d456:	f04f 0900 	mov.w	r9, #0
 800d45a:	199d      	adds	r5, r3, r6
 800d45c:	ab22      	add	r3, sp, #136	; 0x88
 800d45e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d462:	9309      	str	r3, [sp, #36]	; 0x24
 800d464:	2700      	movs	r7, #0
 800d466:	e023      	b.n	800d4b0 <__kernel_rem_pio2+0xc4>
 800d468:	42ef      	cmn	r7, r5
 800d46a:	d40b      	bmi.n	800d484 <__kernel_rem_pio2+0x98>
 800d46c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d470:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d474:	f7f2 ffc6 	bl	8000404 <__aeabi_i2d>
 800d478:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d47c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 800d480:	3501      	adds	r5, #1
 800d482:	e7da      	b.n	800d43a <__kernel_rem_pio2+0x4e>
 800d484:	4610      	mov	r0, r2
 800d486:	4619      	mov	r1, r3
 800d488:	e7f8      	b.n	800d47c <__kernel_rem_pio2+0x90>
 800d48a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d48c:	9d04      	ldr	r5, [sp, #16]
 800d48e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800d492:	9109      	str	r1, [sp, #36]	; 0x24
 800d494:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800d498:	9504      	str	r5, [sp, #16]
 800d49a:	f7f3 f819 	bl	80004d0 <__aeabi_dmul>
 800d49e:	4602      	mov	r2, r0
 800d4a0:	460b      	mov	r3, r1
 800d4a2:	4640      	mov	r0, r8
 800d4a4:	4649      	mov	r1, r9
 800d4a6:	f7f2 fe61 	bl	800016c <__adddf3>
 800d4aa:	4680      	mov	r8, r0
 800d4ac:	4689      	mov	r9, r1
 800d4ae:	3701      	adds	r7, #1
 800d4b0:	9b08      	ldr	r3, [sp, #32]
 800d4b2:	429f      	cmp	r7, r3
 800d4b4:	dde9      	ble.n	800d48a <__kernel_rem_pio2+0x9e>
 800d4b6:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800d4ba:	3601      	adds	r6, #1
 800d4bc:	e7c2      	b.n	800d444 <__kernel_rem_pio2+0x58>
 800d4be:	9b02      	ldr	r3, [sp, #8]
 800d4c0:	aa0e      	add	r2, sp, #56	; 0x38
 800d4c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d4c6:	930d      	str	r3, [sp, #52]	; 0x34
 800d4c8:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d4ca:	9f02      	ldr	r7, [sp, #8]
 800d4cc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d4d0:	930c      	str	r3, [sp, #48]	; 0x30
 800d4d2:	2600      	movs	r6, #0
 800d4d4:	ab9a      	add	r3, sp, #616	; 0x268
 800d4d6:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800d4da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d4de:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d4e2:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800d4e6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d4ea:	9309      	str	r3, [sp, #36]	; 0x24
 800d4ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4ee:	ab9a      	add	r3, sp, #616	; 0x268
 800d4f0:	4413      	add	r3, r2
 800d4f2:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800d4f6:	1bbb      	subs	r3, r7, r6
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	dc70      	bgt.n	800d5de <__kernel_rem_pio2+0x1f2>
 800d4fc:	4652      	mov	r2, sl
 800d4fe:	4640      	mov	r0, r8
 800d500:	4649      	mov	r1, r9
 800d502:	f000 fc19 	bl	800dd38 <scalbn>
 800d506:	2200      	movs	r2, #0
 800d508:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d50c:	4604      	mov	r4, r0
 800d50e:	460d      	mov	r5, r1
 800d510:	f7f2 ffde 	bl	80004d0 <__aeabi_dmul>
 800d514:	f7fe f810 	bl	800b538 <floor>
 800d518:	2200      	movs	r2, #0
 800d51a:	4b79      	ldr	r3, [pc, #484]	; (800d700 <__kernel_rem_pio2+0x314>)
 800d51c:	f7f2 ffd8 	bl	80004d0 <__aeabi_dmul>
 800d520:	4602      	mov	r2, r0
 800d522:	460b      	mov	r3, r1
 800d524:	4620      	mov	r0, r4
 800d526:	4629      	mov	r1, r5
 800d528:	f7f2 fe1e 	bl	8000168 <__aeabi_dsub>
 800d52c:	460d      	mov	r5, r1
 800d52e:	4604      	mov	r4, r0
 800d530:	f7f3 fa7e 	bl	8000a30 <__aeabi_d2iz>
 800d534:	9004      	str	r0, [sp, #16]
 800d536:	f7f2 ff65 	bl	8000404 <__aeabi_i2d>
 800d53a:	4602      	mov	r2, r0
 800d53c:	460b      	mov	r3, r1
 800d53e:	4620      	mov	r0, r4
 800d540:	4629      	mov	r1, r5
 800d542:	f7f2 fe11 	bl	8000168 <__aeabi_dsub>
 800d546:	f1ba 0f00 	cmp.w	sl, #0
 800d54a:	4680      	mov	r8, r0
 800d54c:	4689      	mov	r9, r1
 800d54e:	dd6b      	ble.n	800d628 <__kernel_rem_pio2+0x23c>
 800d550:	1e7a      	subs	r2, r7, #1
 800d552:	ab0e      	add	r3, sp, #56	; 0x38
 800d554:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d558:	f1ca 0118 	rsb	r1, sl, #24
 800d55c:	9c04      	ldr	r4, [sp, #16]
 800d55e:	fa40 f301 	asr.w	r3, r0, r1
 800d562:	441c      	add	r4, r3
 800d564:	408b      	lsls	r3, r1
 800d566:	1ac0      	subs	r0, r0, r3
 800d568:	ab0e      	add	r3, sp, #56	; 0x38
 800d56a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d56e:	f1ca 0317 	rsb	r3, sl, #23
 800d572:	9404      	str	r4, [sp, #16]
 800d574:	fa40 fb03 	asr.w	fp, r0, r3
 800d578:	f1bb 0f00 	cmp.w	fp, #0
 800d57c:	dd62      	ble.n	800d644 <__kernel_rem_pio2+0x258>
 800d57e:	2200      	movs	r2, #0
 800d580:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d584:	4614      	mov	r4, r2
 800d586:	9b04      	ldr	r3, [sp, #16]
 800d588:	3301      	adds	r3, #1
 800d58a:	9304      	str	r3, [sp, #16]
 800d58c:	4297      	cmp	r7, r2
 800d58e:	f300 8088 	bgt.w	800d6a2 <__kernel_rem_pio2+0x2b6>
 800d592:	f1ba 0f00 	cmp.w	sl, #0
 800d596:	dd07      	ble.n	800d5a8 <__kernel_rem_pio2+0x1bc>
 800d598:	f1ba 0f01 	cmp.w	sl, #1
 800d59c:	f000 8095 	beq.w	800d6ca <__kernel_rem_pio2+0x2de>
 800d5a0:	f1ba 0f02 	cmp.w	sl, #2
 800d5a4:	f000 809b 	beq.w	800d6de <__kernel_rem_pio2+0x2f2>
 800d5a8:	f1bb 0f02 	cmp.w	fp, #2
 800d5ac:	d14a      	bne.n	800d644 <__kernel_rem_pio2+0x258>
 800d5ae:	4642      	mov	r2, r8
 800d5b0:	464b      	mov	r3, r9
 800d5b2:	2000      	movs	r0, #0
 800d5b4:	4953      	ldr	r1, [pc, #332]	; (800d704 <__kernel_rem_pio2+0x318>)
 800d5b6:	f7f2 fdd7 	bl	8000168 <__aeabi_dsub>
 800d5ba:	4680      	mov	r8, r0
 800d5bc:	4689      	mov	r9, r1
 800d5be:	2c00      	cmp	r4, #0
 800d5c0:	d040      	beq.n	800d644 <__kernel_rem_pio2+0x258>
 800d5c2:	4652      	mov	r2, sl
 800d5c4:	2000      	movs	r0, #0
 800d5c6:	494f      	ldr	r1, [pc, #316]	; (800d704 <__kernel_rem_pio2+0x318>)
 800d5c8:	f000 fbb6 	bl	800dd38 <scalbn>
 800d5cc:	4602      	mov	r2, r0
 800d5ce:	460b      	mov	r3, r1
 800d5d0:	4640      	mov	r0, r8
 800d5d2:	4649      	mov	r1, r9
 800d5d4:	f7f2 fdc8 	bl	8000168 <__aeabi_dsub>
 800d5d8:	4680      	mov	r8, r0
 800d5da:	4689      	mov	r9, r1
 800d5dc:	e032      	b.n	800d644 <__kernel_rem_pio2+0x258>
 800d5de:	2200      	movs	r2, #0
 800d5e0:	4b49      	ldr	r3, [pc, #292]	; (800d708 <__kernel_rem_pio2+0x31c>)
 800d5e2:	4640      	mov	r0, r8
 800d5e4:	4649      	mov	r1, r9
 800d5e6:	f7f2 ff73 	bl	80004d0 <__aeabi_dmul>
 800d5ea:	f7f3 fa21 	bl	8000a30 <__aeabi_d2iz>
 800d5ee:	f7f2 ff09 	bl	8000404 <__aeabi_i2d>
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	4b45      	ldr	r3, [pc, #276]	; (800d70c <__kernel_rem_pio2+0x320>)
 800d5f6:	4604      	mov	r4, r0
 800d5f8:	460d      	mov	r5, r1
 800d5fa:	f7f2 ff69 	bl	80004d0 <__aeabi_dmul>
 800d5fe:	4602      	mov	r2, r0
 800d600:	460b      	mov	r3, r1
 800d602:	4640      	mov	r0, r8
 800d604:	4649      	mov	r1, r9
 800d606:	f7f2 fdaf 	bl	8000168 <__aeabi_dsub>
 800d60a:	f7f3 fa11 	bl	8000a30 <__aeabi_d2iz>
 800d60e:	ab0e      	add	r3, sp, #56	; 0x38
 800d610:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800d614:	4629      	mov	r1, r5
 800d616:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d61a:	4620      	mov	r0, r4
 800d61c:	f7f2 fda6 	bl	800016c <__adddf3>
 800d620:	3601      	adds	r6, #1
 800d622:	4680      	mov	r8, r0
 800d624:	4689      	mov	r9, r1
 800d626:	e766      	b.n	800d4f6 <__kernel_rem_pio2+0x10a>
 800d628:	d106      	bne.n	800d638 <__kernel_rem_pio2+0x24c>
 800d62a:	1e7b      	subs	r3, r7, #1
 800d62c:	aa0e      	add	r2, sp, #56	; 0x38
 800d62e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d632:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800d636:	e79f      	b.n	800d578 <__kernel_rem_pio2+0x18c>
 800d638:	2200      	movs	r2, #0
 800d63a:	4b35      	ldr	r3, [pc, #212]	; (800d710 <__kernel_rem_pio2+0x324>)
 800d63c:	f7f3 f9ce 	bl	80009dc <__aeabi_dcmpge>
 800d640:	bb60      	cbnz	r0, 800d69c <__kernel_rem_pio2+0x2b0>
 800d642:	4683      	mov	fp, r0
 800d644:	2200      	movs	r2, #0
 800d646:	2300      	movs	r3, #0
 800d648:	4640      	mov	r0, r8
 800d64a:	4649      	mov	r1, r9
 800d64c:	f7f3 f9a8 	bl	80009a0 <__aeabi_dcmpeq>
 800d650:	2800      	cmp	r0, #0
 800d652:	f000 80c4 	beq.w	800d7de <__kernel_rem_pio2+0x3f2>
 800d656:	1e7c      	subs	r4, r7, #1
 800d658:	4623      	mov	r3, r4
 800d65a:	2200      	movs	r2, #0
 800d65c:	9902      	ldr	r1, [sp, #8]
 800d65e:	428b      	cmp	r3, r1
 800d660:	da44      	bge.n	800d6ec <__kernel_rem_pio2+0x300>
 800d662:	2a00      	cmp	r2, #0
 800d664:	f040 8088 	bne.w	800d778 <__kernel_rem_pio2+0x38c>
 800d668:	2401      	movs	r4, #1
 800d66a:	f06f 0203 	mvn.w	r2, #3
 800d66e:	fb02 f304 	mul.w	r3, r2, r4
 800d672:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d674:	58cb      	ldr	r3, [r1, r3]
 800d676:	2b00      	cmp	r3, #0
 800d678:	d03e      	beq.n	800d6f8 <__kernel_rem_pio2+0x30c>
 800d67a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d67c:	aa9a      	add	r2, sp, #616	; 0x268
 800d67e:	4413      	add	r3, r2
 800d680:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800d684:	9b06      	ldr	r3, [sp, #24]
 800d686:	1c7e      	adds	r6, r7, #1
 800d688:	19dd      	adds	r5, r3, r7
 800d68a:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800d68e:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 800d692:	443c      	add	r4, r7
 800d694:	42a6      	cmp	r6, r4
 800d696:	dd3d      	ble.n	800d714 <__kernel_rem_pio2+0x328>
 800d698:	4627      	mov	r7, r4
 800d69a:	e71a      	b.n	800d4d2 <__kernel_rem_pio2+0xe6>
 800d69c:	f04f 0b02 	mov.w	fp, #2
 800d6a0:	e76d      	b.n	800d57e <__kernel_rem_pio2+0x192>
 800d6a2:	ab0e      	add	r3, sp, #56	; 0x38
 800d6a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6a8:	b94c      	cbnz	r4, 800d6be <__kernel_rem_pio2+0x2d2>
 800d6aa:	b12b      	cbz	r3, 800d6b8 <__kernel_rem_pio2+0x2cc>
 800d6ac:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d6b0:	a80e      	add	r0, sp, #56	; 0x38
 800d6b2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	3201      	adds	r2, #1
 800d6ba:	461c      	mov	r4, r3
 800d6bc:	e766      	b.n	800d58c <__kernel_rem_pio2+0x1a0>
 800d6be:	1acb      	subs	r3, r1, r3
 800d6c0:	a80e      	add	r0, sp, #56	; 0x38
 800d6c2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800d6c6:	4623      	mov	r3, r4
 800d6c8:	e7f6      	b.n	800d6b8 <__kernel_rem_pio2+0x2cc>
 800d6ca:	1e7a      	subs	r2, r7, #1
 800d6cc:	ab0e      	add	r3, sp, #56	; 0x38
 800d6ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6d2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d6d6:	a90e      	add	r1, sp, #56	; 0x38
 800d6d8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d6dc:	e764      	b.n	800d5a8 <__kernel_rem_pio2+0x1bc>
 800d6de:	1e7a      	subs	r2, r7, #1
 800d6e0:	ab0e      	add	r3, sp, #56	; 0x38
 800d6e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6e6:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d6ea:	e7f4      	b.n	800d6d6 <__kernel_rem_pio2+0x2ea>
 800d6ec:	a90e      	add	r1, sp, #56	; 0x38
 800d6ee:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d6f2:	3b01      	subs	r3, #1
 800d6f4:	430a      	orrs	r2, r1
 800d6f6:	e7b1      	b.n	800d65c <__kernel_rem_pio2+0x270>
 800d6f8:	3401      	adds	r4, #1
 800d6fa:	e7b8      	b.n	800d66e <__kernel_rem_pio2+0x282>
 800d6fc:	0800ee30 	.word	0x0800ee30
 800d700:	40200000 	.word	0x40200000
 800d704:	3ff00000 	.word	0x3ff00000
 800d708:	3e700000 	.word	0x3e700000
 800d70c:	41700000 	.word	0x41700000
 800d710:	3fe00000 	.word	0x3fe00000
 800d714:	f105 0308 	add.w	r3, r5, #8
 800d718:	930b      	str	r3, [sp, #44]	; 0x2c
 800d71a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d71c:	2700      	movs	r7, #0
 800d71e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d722:	f7f2 fe6f 	bl	8000404 <__aeabi_i2d>
 800d726:	f04f 0800 	mov.w	r8, #0
 800d72a:	f04f 0900 	mov.w	r9, #0
 800d72e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d730:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800d734:	3b08      	subs	r3, #8
 800d736:	9304      	str	r3, [sp, #16]
 800d738:	f105 0310 	add.w	r3, r5, #16
 800d73c:	9309      	str	r3, [sp, #36]	; 0x24
 800d73e:	9b08      	ldr	r3, [sp, #32]
 800d740:	429f      	cmp	r7, r3
 800d742:	dd04      	ble.n	800d74e <__kernel_rem_pio2+0x362>
 800d744:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800d748:	3601      	adds	r6, #1
 800d74a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d74c:	e7a2      	b.n	800d694 <__kernel_rem_pio2+0x2a8>
 800d74e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d750:	9d04      	ldr	r5, [sp, #16]
 800d752:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800d756:	9109      	str	r1, [sp, #36]	; 0x24
 800d758:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800d75c:	9504      	str	r5, [sp, #16]
 800d75e:	f7f2 feb7 	bl	80004d0 <__aeabi_dmul>
 800d762:	4602      	mov	r2, r0
 800d764:	460b      	mov	r3, r1
 800d766:	4640      	mov	r0, r8
 800d768:	4649      	mov	r1, r9
 800d76a:	f7f2 fcff 	bl	800016c <__adddf3>
 800d76e:	3701      	adds	r7, #1
 800d770:	4680      	mov	r8, r0
 800d772:	4689      	mov	r9, r1
 800d774:	e7e3      	b.n	800d73e <__kernel_rem_pio2+0x352>
 800d776:	3c01      	subs	r4, #1
 800d778:	ab0e      	add	r3, sp, #56	; 0x38
 800d77a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d77e:	f1aa 0a18 	sub.w	sl, sl, #24
 800d782:	2b00      	cmp	r3, #0
 800d784:	d0f7      	beq.n	800d776 <__kernel_rem_pio2+0x38a>
 800d786:	4652      	mov	r2, sl
 800d788:	2000      	movs	r0, #0
 800d78a:	49b5      	ldr	r1, [pc, #724]	; (800da60 <__kernel_rem_pio2+0x674>)
 800d78c:	f000 fad4 	bl	800dd38 <scalbn>
 800d790:	4625      	mov	r5, r4
 800d792:	4606      	mov	r6, r0
 800d794:	460f      	mov	r7, r1
 800d796:	f04f 0900 	mov.w	r9, #0
 800d79a:	00e3      	lsls	r3, r4, #3
 800d79c:	aa9a      	add	r2, sp, #616	; 0x268
 800d79e:	eb02 0803 	add.w	r8, r2, r3
 800d7a2:	f8df a2c4 	ldr.w	sl, [pc, #708]	; 800da68 <__kernel_rem_pio2+0x67c>
 800d7a6:	9308      	str	r3, [sp, #32]
 800d7a8:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 800d7ac:	2d00      	cmp	r5, #0
 800d7ae:	da4c      	bge.n	800d84a <__kernel_rem_pio2+0x45e>
 800d7b0:	2500      	movs	r5, #0
 800d7b2:	f104 5800 	add.w	r8, r4, #536870912	; 0x20000000
 800d7b6:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800d7ba:	f108 38ff 	add.w	r8, r8, #4294967295
 800d7be:	1b63      	subs	r3, r4, r5
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	db71      	blt.n	800d8a8 <__kernel_rem_pio2+0x4bc>
 800d7c4:	ab72      	add	r3, sp, #456	; 0x1c8
 800d7c6:	eba8 0705 	sub.w	r7, r8, r5
 800d7ca:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800d7ce:	2200      	movs	r2, #0
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800da6c <__kernel_rem_pio2+0x680>
 800d7d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d7da:	2600      	movs	r6, #0
 800d7dc:	e059      	b.n	800d892 <__kernel_rem_pio2+0x4a6>
 800d7de:	f1ca 0200 	rsb	r2, sl, #0
 800d7e2:	4640      	mov	r0, r8
 800d7e4:	4649      	mov	r1, r9
 800d7e6:	f000 faa7 	bl	800dd38 <scalbn>
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	4b9d      	ldr	r3, [pc, #628]	; (800da64 <__kernel_rem_pio2+0x678>)
 800d7ee:	4604      	mov	r4, r0
 800d7f0:	460d      	mov	r5, r1
 800d7f2:	f7f3 f8f3 	bl	80009dc <__aeabi_dcmpge>
 800d7f6:	b1f8      	cbz	r0, 800d838 <__kernel_rem_pio2+0x44c>
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	4b9b      	ldr	r3, [pc, #620]	; (800da68 <__kernel_rem_pio2+0x67c>)
 800d7fc:	4620      	mov	r0, r4
 800d7fe:	4629      	mov	r1, r5
 800d800:	f7f2 fe66 	bl	80004d0 <__aeabi_dmul>
 800d804:	f7f3 f914 	bl	8000a30 <__aeabi_d2iz>
 800d808:	4606      	mov	r6, r0
 800d80a:	f7f2 fdfb 	bl	8000404 <__aeabi_i2d>
 800d80e:	2200      	movs	r2, #0
 800d810:	4b94      	ldr	r3, [pc, #592]	; (800da64 <__kernel_rem_pio2+0x678>)
 800d812:	f7f2 fe5d 	bl	80004d0 <__aeabi_dmul>
 800d816:	460b      	mov	r3, r1
 800d818:	4602      	mov	r2, r0
 800d81a:	4629      	mov	r1, r5
 800d81c:	4620      	mov	r0, r4
 800d81e:	f7f2 fca3 	bl	8000168 <__aeabi_dsub>
 800d822:	f7f3 f905 	bl	8000a30 <__aeabi_d2iz>
 800d826:	1c7c      	adds	r4, r7, #1
 800d828:	ab0e      	add	r3, sp, #56	; 0x38
 800d82a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800d82e:	f10a 0a18 	add.w	sl, sl, #24
 800d832:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800d836:	e7a6      	b.n	800d786 <__kernel_rem_pio2+0x39a>
 800d838:	4620      	mov	r0, r4
 800d83a:	4629      	mov	r1, r5
 800d83c:	f7f3 f8f8 	bl	8000a30 <__aeabi_d2iz>
 800d840:	ab0e      	add	r3, sp, #56	; 0x38
 800d842:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800d846:	463c      	mov	r4, r7
 800d848:	e79d      	b.n	800d786 <__kernel_rem_pio2+0x39a>
 800d84a:	ab0e      	add	r3, sp, #56	; 0x38
 800d84c:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d850:	f7f2 fdd8 	bl	8000404 <__aeabi_i2d>
 800d854:	4632      	mov	r2, r6
 800d856:	463b      	mov	r3, r7
 800d858:	f7f2 fe3a 	bl	80004d0 <__aeabi_dmul>
 800d85c:	464a      	mov	r2, r9
 800d85e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800d862:	4653      	mov	r3, sl
 800d864:	4630      	mov	r0, r6
 800d866:	4639      	mov	r1, r7
 800d868:	f7f2 fe32 	bl	80004d0 <__aeabi_dmul>
 800d86c:	3d01      	subs	r5, #1
 800d86e:	4606      	mov	r6, r0
 800d870:	460f      	mov	r7, r1
 800d872:	e79b      	b.n	800d7ac <__kernel_rem_pio2+0x3c0>
 800d874:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 800d878:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800d87c:	f7f2 fe28 	bl	80004d0 <__aeabi_dmul>
 800d880:	4602      	mov	r2, r0
 800d882:	460b      	mov	r3, r1
 800d884:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d888:	f7f2 fc70 	bl	800016c <__adddf3>
 800d88c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d890:	3601      	adds	r6, #1
 800d892:	9b02      	ldr	r3, [sp, #8]
 800d894:	429e      	cmp	r6, r3
 800d896:	dc01      	bgt.n	800d89c <__kernel_rem_pio2+0x4b0>
 800d898:	42ae      	cmp	r6, r5
 800d89a:	ddeb      	ble.n	800d874 <__kernel_rem_pio2+0x488>
 800d89c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d8a0:	3501      	adds	r5, #1
 800d8a2:	e9ea 2302 	strd	r2, r3, [sl, #8]!
 800d8a6:	e78a      	b.n	800d7be <__kernel_rem_pio2+0x3d2>
 800d8a8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d8aa:	2b03      	cmp	r3, #3
 800d8ac:	d86c      	bhi.n	800d988 <__kernel_rem_pio2+0x59c>
 800d8ae:	e8df f003 	tbb	[pc, r3]
 800d8b2:	2c58      	.short	0x2c58
 800d8b4:	022c      	.short	0x022c
 800d8b6:	9a08      	ldr	r2, [sp, #32]
 800d8b8:	ab4a      	add	r3, sp, #296	; 0x128
 800d8ba:	189d      	adds	r5, r3, r2
 800d8bc:	46aa      	mov	sl, r5
 800d8be:	4626      	mov	r6, r4
 800d8c0:	2e00      	cmp	r6, #0
 800d8c2:	f300 8088 	bgt.w	800d9d6 <__kernel_rem_pio2+0x5ea>
 800d8c6:	46a2      	mov	sl, r4
 800d8c8:	f1ba 0f01 	cmp.w	sl, #1
 800d8cc:	f300 80a1 	bgt.w	800da12 <__kernel_rem_pio2+0x626>
 800d8d0:	2700      	movs	r7, #0
 800d8d2:	463e      	mov	r6, r7
 800d8d4:	9d08      	ldr	r5, [sp, #32]
 800d8d6:	ab4a      	add	r3, sp, #296	; 0x128
 800d8d8:	3508      	adds	r5, #8
 800d8da:	441d      	add	r5, r3
 800d8dc:	2c01      	cmp	r4, #1
 800d8de:	f300 80b5 	bgt.w	800da4c <__kernel_rem_pio2+0x660>
 800d8e2:	f1bb 0f00 	cmp.w	fp, #0
 800d8e6:	f040 80c3 	bne.w	800da70 <__kernel_rem_pio2+0x684>
 800d8ea:	9901      	ldr	r1, [sp, #4]
 800d8ec:	ab4a      	add	r3, sp, #296	; 0x128
 800d8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8f2:	e9c1 2300 	strd	r2, r3, [r1]
 800d8f6:	ab4c      	add	r3, sp, #304	; 0x130
 800d8f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8fc:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800d900:	463a      	mov	r2, r7
 800d902:	4633      	mov	r3, r6
 800d904:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800d908:	e03e      	b.n	800d988 <__kernel_rem_pio2+0x59c>
 800d90a:	f04f 0e00 	mov.w	lr, #0
 800d90e:	4626      	mov	r6, r4
 800d910:	4677      	mov	r7, lr
 800d912:	9d08      	ldr	r5, [sp, #32]
 800d914:	ab4a      	add	r3, sp, #296	; 0x128
 800d916:	3508      	adds	r5, #8
 800d918:	441d      	add	r5, r3
 800d91a:	2e00      	cmp	r6, #0
 800d91c:	da45      	bge.n	800d9aa <__kernel_rem_pio2+0x5be>
 800d91e:	f1bb 0f00 	cmp.w	fp, #0
 800d922:	d04c      	beq.n	800d9be <__kernel_rem_pio2+0x5d2>
 800d924:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 800d928:	4672      	mov	r2, lr
 800d92a:	460b      	mov	r3, r1
 800d92c:	9901      	ldr	r1, [sp, #4]
 800d92e:	2601      	movs	r6, #1
 800d930:	e9c1 2300 	strd	r2, r3, [r1]
 800d934:	a94a      	add	r1, sp, #296	; 0x128
 800d936:	4672      	mov	r2, lr
 800d938:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d93c:	463b      	mov	r3, r7
 800d93e:	f7f2 fc13 	bl	8000168 <__aeabi_dsub>
 800d942:	4686      	mov	lr, r0
 800d944:	460f      	mov	r7, r1
 800d946:	ad4a      	add	r5, sp, #296	; 0x128
 800d948:	42b4      	cmp	r4, r6
 800d94a:	da3a      	bge.n	800d9c2 <__kernel_rem_pio2+0x5d6>
 800d94c:	f1bb 0f00 	cmp.w	fp, #0
 800d950:	d001      	beq.n	800d956 <__kernel_rem_pio2+0x56a>
 800d952:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800d956:	4672      	mov	r2, lr
 800d958:	463b      	mov	r3, r7
 800d95a:	9901      	ldr	r1, [sp, #4]
 800d95c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800d960:	e012      	b.n	800d988 <__kernel_rem_pio2+0x59c>
 800d962:	2700      	movs	r7, #0
 800d964:	463d      	mov	r5, r7
 800d966:	9b08      	ldr	r3, [sp, #32]
 800d968:	aa9a      	add	r2, sp, #616	; 0x268
 800d96a:	4413      	add	r3, r2
 800d96c:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 800d970:	2c00      	cmp	r4, #0
 800d972:	da10      	bge.n	800d996 <__kernel_rem_pio2+0x5aa>
 800d974:	f1bb 0f00 	cmp.w	fp, #0
 800d978:	d001      	beq.n	800d97e <__kernel_rem_pio2+0x592>
 800d97a:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800d97e:	463a      	mov	r2, r7
 800d980:	462b      	mov	r3, r5
 800d982:	9901      	ldr	r1, [sp, #4]
 800d984:	e9c1 2300 	strd	r2, r3, [r1]
 800d988:	9b04      	ldr	r3, [sp, #16]
 800d98a:	f003 0007 	and.w	r0, r3, #7
 800d98e:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800d992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d996:	4638      	mov	r0, r7
 800d998:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800d99c:	4629      	mov	r1, r5
 800d99e:	f7f2 fbe5 	bl	800016c <__adddf3>
 800d9a2:	3c01      	subs	r4, #1
 800d9a4:	4607      	mov	r7, r0
 800d9a6:	460d      	mov	r5, r1
 800d9a8:	e7e2      	b.n	800d970 <__kernel_rem_pio2+0x584>
 800d9aa:	4670      	mov	r0, lr
 800d9ac:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d9b0:	4639      	mov	r1, r7
 800d9b2:	f7f2 fbdb 	bl	800016c <__adddf3>
 800d9b6:	3e01      	subs	r6, #1
 800d9b8:	4686      	mov	lr, r0
 800d9ba:	460f      	mov	r7, r1
 800d9bc:	e7ad      	b.n	800d91a <__kernel_rem_pio2+0x52e>
 800d9be:	4639      	mov	r1, r7
 800d9c0:	e7b2      	b.n	800d928 <__kernel_rem_pio2+0x53c>
 800d9c2:	4670      	mov	r0, lr
 800d9c4:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800d9c8:	4639      	mov	r1, r7
 800d9ca:	f7f2 fbcf 	bl	800016c <__adddf3>
 800d9ce:	3601      	adds	r6, #1
 800d9d0:	4686      	mov	lr, r0
 800d9d2:	460f      	mov	r7, r1
 800d9d4:	e7b8      	b.n	800d948 <__kernel_rem_pio2+0x55c>
 800d9d6:	e9da 2300 	ldrd	r2, r3, [sl]
 800d9da:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800d9de:	4640      	mov	r0, r8
 800d9e0:	4649      	mov	r1, r9
 800d9e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d9e6:	f7f2 fbc1 	bl	800016c <__adddf3>
 800d9ea:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d9ee:	4602      	mov	r2, r0
 800d9f0:	460b      	mov	r3, r1
 800d9f2:	4640      	mov	r0, r8
 800d9f4:	4649      	mov	r1, r9
 800d9f6:	f7f2 fbb7 	bl	8000168 <__aeabi_dsub>
 800d9fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d9fe:	f7f2 fbb5 	bl	800016c <__adddf3>
 800da02:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800da06:	e9ca 0100 	strd	r0, r1, [sl]
 800da0a:	3e01      	subs	r6, #1
 800da0c:	e96a 2302 	strd	r2, r3, [sl, #-8]!
 800da10:	e756      	b.n	800d8c0 <__kernel_rem_pio2+0x4d4>
 800da12:	e9d5 2300 	ldrd	r2, r3, [r5]
 800da16:	e955 6702 	ldrd	r6, r7, [r5, #-8]
 800da1a:	4630      	mov	r0, r6
 800da1c:	4639      	mov	r1, r7
 800da1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800da22:	f7f2 fba3 	bl	800016c <__adddf3>
 800da26:	4602      	mov	r2, r0
 800da28:	460b      	mov	r3, r1
 800da2a:	4680      	mov	r8, r0
 800da2c:	4689      	mov	r9, r1
 800da2e:	4630      	mov	r0, r6
 800da30:	4639      	mov	r1, r7
 800da32:	f7f2 fb99 	bl	8000168 <__aeabi_dsub>
 800da36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800da3a:	f7f2 fb97 	bl	800016c <__adddf3>
 800da3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800da42:	e9c5 0100 	strd	r0, r1, [r5]
 800da46:	e965 8902 	strd	r8, r9, [r5, #-8]!
 800da4a:	e73d      	b.n	800d8c8 <__kernel_rem_pio2+0x4dc>
 800da4c:	4638      	mov	r0, r7
 800da4e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800da52:	4631      	mov	r1, r6
 800da54:	f7f2 fb8a 	bl	800016c <__adddf3>
 800da58:	3c01      	subs	r4, #1
 800da5a:	4607      	mov	r7, r0
 800da5c:	460e      	mov	r6, r1
 800da5e:	e73d      	b.n	800d8dc <__kernel_rem_pio2+0x4f0>
 800da60:	3ff00000 	.word	0x3ff00000
 800da64:	41700000 	.word	0x41700000
 800da68:	3e700000 	.word	0x3e700000
 800da6c:	0800ede8 	.word	0x0800ede8
 800da70:	9a01      	ldr	r2, [sp, #4]
 800da72:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 800da74:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800da78:	6013      	str	r3, [r2, #0]
 800da7a:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 800da7c:	6117      	str	r7, [r2, #16]
 800da7e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800da82:	6053      	str	r3, [r2, #4]
 800da84:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 800da86:	6156      	str	r6, [r2, #20]
 800da88:	6093      	str	r3, [r2, #8]
 800da8a:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 800da8c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800da90:	60d3      	str	r3, [r2, #12]
 800da92:	e779      	b.n	800d988 <__kernel_rem_pio2+0x59c>
 800da94:	0000      	movs	r0, r0
	...

0800da98 <__kernel_sin>:
 800da98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da9c:	b086      	sub	sp, #24
 800da9e:	e9cd 2300 	strd	r2, r3, [sp]
 800daa2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800daa6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800daaa:	4682      	mov	sl, r0
 800daac:	460c      	mov	r4, r1
 800daae:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800dab0:	da03      	bge.n	800daba <__kernel_sin+0x22>
 800dab2:	f7f2 ffbd 	bl	8000a30 <__aeabi_d2iz>
 800dab6:	2800      	cmp	r0, #0
 800dab8:	d050      	beq.n	800db5c <__kernel_sin+0xc4>
 800daba:	4652      	mov	r2, sl
 800dabc:	4623      	mov	r3, r4
 800dabe:	4650      	mov	r0, sl
 800dac0:	4621      	mov	r1, r4
 800dac2:	f7f2 fd05 	bl	80004d0 <__aeabi_dmul>
 800dac6:	4606      	mov	r6, r0
 800dac8:	460f      	mov	r7, r1
 800daca:	4602      	mov	r2, r0
 800dacc:	460b      	mov	r3, r1
 800dace:	4650      	mov	r0, sl
 800dad0:	4621      	mov	r1, r4
 800dad2:	f7f2 fcfd 	bl	80004d0 <__aeabi_dmul>
 800dad6:	a33e      	add	r3, pc, #248	; (adr r3, 800dbd0 <__kernel_sin+0x138>)
 800dad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dadc:	4680      	mov	r8, r0
 800dade:	4689      	mov	r9, r1
 800dae0:	4630      	mov	r0, r6
 800dae2:	4639      	mov	r1, r7
 800dae4:	f7f2 fcf4 	bl	80004d0 <__aeabi_dmul>
 800dae8:	a33b      	add	r3, pc, #236	; (adr r3, 800dbd8 <__kernel_sin+0x140>)
 800daea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daee:	f7f2 fb3b 	bl	8000168 <__aeabi_dsub>
 800daf2:	4632      	mov	r2, r6
 800daf4:	463b      	mov	r3, r7
 800daf6:	f7f2 fceb 	bl	80004d0 <__aeabi_dmul>
 800dafa:	a339      	add	r3, pc, #228	; (adr r3, 800dbe0 <__kernel_sin+0x148>)
 800dafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db00:	f7f2 fb34 	bl	800016c <__adddf3>
 800db04:	4632      	mov	r2, r6
 800db06:	463b      	mov	r3, r7
 800db08:	f7f2 fce2 	bl	80004d0 <__aeabi_dmul>
 800db0c:	a336      	add	r3, pc, #216	; (adr r3, 800dbe8 <__kernel_sin+0x150>)
 800db0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db12:	f7f2 fb29 	bl	8000168 <__aeabi_dsub>
 800db16:	4632      	mov	r2, r6
 800db18:	463b      	mov	r3, r7
 800db1a:	f7f2 fcd9 	bl	80004d0 <__aeabi_dmul>
 800db1e:	a334      	add	r3, pc, #208	; (adr r3, 800dbf0 <__kernel_sin+0x158>)
 800db20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db24:	f7f2 fb22 	bl	800016c <__adddf3>
 800db28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db2c:	b9dd      	cbnz	r5, 800db66 <__kernel_sin+0xce>
 800db2e:	4602      	mov	r2, r0
 800db30:	460b      	mov	r3, r1
 800db32:	4630      	mov	r0, r6
 800db34:	4639      	mov	r1, r7
 800db36:	f7f2 fccb 	bl	80004d0 <__aeabi_dmul>
 800db3a:	a32f      	add	r3, pc, #188	; (adr r3, 800dbf8 <__kernel_sin+0x160>)
 800db3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db40:	f7f2 fb12 	bl	8000168 <__aeabi_dsub>
 800db44:	4642      	mov	r2, r8
 800db46:	464b      	mov	r3, r9
 800db48:	f7f2 fcc2 	bl	80004d0 <__aeabi_dmul>
 800db4c:	4602      	mov	r2, r0
 800db4e:	460b      	mov	r3, r1
 800db50:	4650      	mov	r0, sl
 800db52:	4621      	mov	r1, r4
 800db54:	f7f2 fb0a 	bl	800016c <__adddf3>
 800db58:	4682      	mov	sl, r0
 800db5a:	460c      	mov	r4, r1
 800db5c:	4650      	mov	r0, sl
 800db5e:	4621      	mov	r1, r4
 800db60:	b006      	add	sp, #24
 800db62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db66:	2200      	movs	r2, #0
 800db68:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db6c:	4b24      	ldr	r3, [pc, #144]	; (800dc00 <__kernel_sin+0x168>)
 800db6e:	f7f2 fcaf 	bl	80004d0 <__aeabi_dmul>
 800db72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800db76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db7a:	4640      	mov	r0, r8
 800db7c:	4649      	mov	r1, r9
 800db7e:	f7f2 fca7 	bl	80004d0 <__aeabi_dmul>
 800db82:	4602      	mov	r2, r0
 800db84:	460b      	mov	r3, r1
 800db86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db8a:	f7f2 faed 	bl	8000168 <__aeabi_dsub>
 800db8e:	4632      	mov	r2, r6
 800db90:	463b      	mov	r3, r7
 800db92:	f7f2 fc9d 	bl	80004d0 <__aeabi_dmul>
 800db96:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db9a:	f7f2 fae5 	bl	8000168 <__aeabi_dsub>
 800db9e:	a316      	add	r3, pc, #88	; (adr r3, 800dbf8 <__kernel_sin+0x160>)
 800dba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dba4:	4606      	mov	r6, r0
 800dba6:	460f      	mov	r7, r1
 800dba8:	4640      	mov	r0, r8
 800dbaa:	4649      	mov	r1, r9
 800dbac:	f7f2 fc90 	bl	80004d0 <__aeabi_dmul>
 800dbb0:	4602      	mov	r2, r0
 800dbb2:	460b      	mov	r3, r1
 800dbb4:	4630      	mov	r0, r6
 800dbb6:	4639      	mov	r1, r7
 800dbb8:	f7f2 fad8 	bl	800016c <__adddf3>
 800dbbc:	4602      	mov	r2, r0
 800dbbe:	460b      	mov	r3, r1
 800dbc0:	4650      	mov	r0, sl
 800dbc2:	4621      	mov	r1, r4
 800dbc4:	f7f2 fad0 	bl	8000168 <__aeabi_dsub>
 800dbc8:	e7c6      	b.n	800db58 <__kernel_sin+0xc0>
 800dbca:	bf00      	nop
 800dbcc:	f3af 8000 	nop.w
 800dbd0:	5acfd57c 	.word	0x5acfd57c
 800dbd4:	3de5d93a 	.word	0x3de5d93a
 800dbd8:	8a2b9ceb 	.word	0x8a2b9ceb
 800dbdc:	3e5ae5e6 	.word	0x3e5ae5e6
 800dbe0:	57b1fe7d 	.word	0x57b1fe7d
 800dbe4:	3ec71de3 	.word	0x3ec71de3
 800dbe8:	19c161d5 	.word	0x19c161d5
 800dbec:	3f2a01a0 	.word	0x3f2a01a0
 800dbf0:	1110f8a6 	.word	0x1110f8a6
 800dbf4:	3f811111 	.word	0x3f811111
 800dbf8:	55555549 	.word	0x55555549
 800dbfc:	3fc55555 	.word	0x3fc55555
 800dc00:	3fe00000 	.word	0x3fe00000

0800dc04 <fabs>:
 800dc04:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800dc08:	4770      	bx	lr

0800dc0a <finite>:
 800dc0a:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800dc0e:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800dc12:	0fc0      	lsrs	r0, r0, #31
 800dc14:	4770      	bx	lr

0800dc16 <matherr>:
 800dc16:	2000      	movs	r0, #0
 800dc18:	4770      	bx	lr
	...

0800dc1c <nan>:
 800dc1c:	2000      	movs	r0, #0
 800dc1e:	4901      	ldr	r1, [pc, #4]	; (800dc24 <nan+0x8>)
 800dc20:	4770      	bx	lr
 800dc22:	bf00      	nop
 800dc24:	7ff80000 	.word	0x7ff80000

0800dc28 <rint>:
 800dc28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc2a:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
 800dc2e:	f2ae 37ff 	subw	r7, lr, #1023	; 0x3ff
 800dc32:	2f13      	cmp	r7, #19
 800dc34:	4602      	mov	r2, r0
 800dc36:	460b      	mov	r3, r1
 800dc38:	4684      	mov	ip, r0
 800dc3a:	460c      	mov	r4, r1
 800dc3c:	4605      	mov	r5, r0
 800dc3e:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800dc42:	dc56      	bgt.n	800dcf2 <rint+0xca>
 800dc44:	2f00      	cmp	r7, #0
 800dc46:	da29      	bge.n	800dc9c <rint+0x74>
 800dc48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800dc4c:	4301      	orrs	r1, r0
 800dc4e:	d021      	beq.n	800dc94 <rint+0x6c>
 800dc50:	f3c3 0513 	ubfx	r5, r3, #0, #20
 800dc54:	4305      	orrs	r5, r0
 800dc56:	426b      	negs	r3, r5
 800dc58:	432b      	orrs	r3, r5
 800dc5a:	0b1b      	lsrs	r3, r3, #12
 800dc5c:	0c64      	lsrs	r4, r4, #17
 800dc5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800dc62:	0464      	lsls	r4, r4, #17
 800dc64:	ea43 0104 	orr.w	r1, r3, r4
 800dc68:	4b31      	ldr	r3, [pc, #196]	; (800dd30 <rint+0x108>)
 800dc6a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dc6e:	e9d3 4500 	ldrd	r4, r5, [r3]
 800dc72:	4622      	mov	r2, r4
 800dc74:	462b      	mov	r3, r5
 800dc76:	f7f2 fa79 	bl	800016c <__adddf3>
 800dc7a:	e9cd 0100 	strd	r0, r1, [sp]
 800dc7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dc82:	4622      	mov	r2, r4
 800dc84:	462b      	mov	r3, r5
 800dc86:	f7f2 fa6f 	bl	8000168 <__aeabi_dsub>
 800dc8a:	4602      	mov	r2, r0
 800dc8c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800dc90:	ea41 73c6 	orr.w	r3, r1, r6, lsl #31
 800dc94:	4610      	mov	r0, r2
 800dc96:	4619      	mov	r1, r3
 800dc98:	b003      	add	sp, #12
 800dc9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc9c:	4925      	ldr	r1, [pc, #148]	; (800dd34 <rint+0x10c>)
 800dc9e:	4139      	asrs	r1, r7
 800dca0:	ea03 0001 	and.w	r0, r3, r1
 800dca4:	4310      	orrs	r0, r2
 800dca6:	d0f5      	beq.n	800dc94 <rint+0x6c>
 800dca8:	084b      	lsrs	r3, r1, #1
 800dcaa:	ea04 0203 	and.w	r2, r4, r3
 800dcae:	ea52 050c 	orrs.w	r5, r2, ip
 800dcb2:	d00a      	beq.n	800dcca <rint+0xa2>
 800dcb4:	ea24 0303 	bic.w	r3, r4, r3
 800dcb8:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800dcbc:	2f13      	cmp	r7, #19
 800dcbe:	bf0c      	ite	eq
 800dcc0:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800dcc4:	2500      	movne	r5, #0
 800dcc6:	413c      	asrs	r4, r7
 800dcc8:	431c      	orrs	r4, r3
 800dcca:	4b19      	ldr	r3, [pc, #100]	; (800dd30 <rint+0x108>)
 800dccc:	4621      	mov	r1, r4
 800dcce:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800dcd2:	4628      	mov	r0, r5
 800dcd4:	e9d6 4500 	ldrd	r4, r5, [r6]
 800dcd8:	4622      	mov	r2, r4
 800dcda:	462b      	mov	r3, r5
 800dcdc:	f7f2 fa46 	bl	800016c <__adddf3>
 800dce0:	e9cd 0100 	strd	r0, r1, [sp]
 800dce4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dce8:	4622      	mov	r2, r4
 800dcea:	462b      	mov	r3, r5
 800dcec:	f7f2 fa3c 	bl	8000168 <__aeabi_dsub>
 800dcf0:	e006      	b.n	800dd00 <rint+0xd8>
 800dcf2:	2f33      	cmp	r7, #51	; 0x33
 800dcf4:	dd07      	ble.n	800dd06 <rint+0xde>
 800dcf6:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800dcfa:	d1cb      	bne.n	800dc94 <rint+0x6c>
 800dcfc:	f7f2 fa36 	bl	800016c <__adddf3>
 800dd00:	4602      	mov	r2, r0
 800dd02:	460b      	mov	r3, r1
 800dd04:	e7c6      	b.n	800dc94 <rint+0x6c>
 800dd06:	f04f 31ff 	mov.w	r1, #4294967295
 800dd0a:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
 800dd0e:	fa21 f10e 	lsr.w	r1, r1, lr
 800dd12:	4208      	tst	r0, r1
 800dd14:	d0be      	beq.n	800dc94 <rint+0x6c>
 800dd16:	084b      	lsrs	r3, r1, #1
 800dd18:	4218      	tst	r0, r3
 800dd1a:	bf1f      	itttt	ne
 800dd1c:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800dd20:	ea20 0303 	bicne.w	r3, r0, r3
 800dd24:	fa45 fe0e 	asrne.w	lr, r5, lr
 800dd28:	ea4e 0503 	orrne.w	r5, lr, r3
 800dd2c:	e7cd      	b.n	800dcca <rint+0xa2>
 800dd2e:	bf00      	nop
 800dd30:	0800ee40 	.word	0x0800ee40
 800dd34:	000fffff 	.word	0x000fffff

0800dd38 <scalbn>:
 800dd38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd3a:	4616      	mov	r6, r2
 800dd3c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800dd40:	4604      	mov	r4, r0
 800dd42:	460d      	mov	r5, r1
 800dd44:	460b      	mov	r3, r1
 800dd46:	b98a      	cbnz	r2, 800dd6c <scalbn+0x34>
 800dd48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dd4c:	4303      	orrs	r3, r0
 800dd4e:	d035      	beq.n	800ddbc <scalbn+0x84>
 800dd50:	2200      	movs	r2, #0
 800dd52:	4b2d      	ldr	r3, [pc, #180]	; (800de08 <scalbn+0xd0>)
 800dd54:	f7f2 fbbc 	bl	80004d0 <__aeabi_dmul>
 800dd58:	4a2c      	ldr	r2, [pc, #176]	; (800de0c <scalbn+0xd4>)
 800dd5a:	4604      	mov	r4, r0
 800dd5c:	4296      	cmp	r6, r2
 800dd5e:	460d      	mov	r5, r1
 800dd60:	460b      	mov	r3, r1
 800dd62:	da0e      	bge.n	800dd82 <scalbn+0x4a>
 800dd64:	a324      	add	r3, pc, #144	; (adr r3, 800ddf8 <scalbn+0xc0>)
 800dd66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd6a:	e01c      	b.n	800dda6 <scalbn+0x6e>
 800dd6c:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800dd70:	42ba      	cmp	r2, r7
 800dd72:	d109      	bne.n	800dd88 <scalbn+0x50>
 800dd74:	4602      	mov	r2, r0
 800dd76:	460b      	mov	r3, r1
 800dd78:	f7f2 f9f8 	bl	800016c <__adddf3>
 800dd7c:	4604      	mov	r4, r0
 800dd7e:	460d      	mov	r5, r1
 800dd80:	e01c      	b.n	800ddbc <scalbn+0x84>
 800dd82:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800dd86:	3a36      	subs	r2, #54	; 0x36
 800dd88:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800dd8c:	4432      	add	r2, r6
 800dd8e:	428a      	cmp	r2, r1
 800dd90:	dd0c      	ble.n	800ddac <scalbn+0x74>
 800dd92:	4622      	mov	r2, r4
 800dd94:	462b      	mov	r3, r5
 800dd96:	a11a      	add	r1, pc, #104	; (adr r1, 800de00 <scalbn+0xc8>)
 800dd98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd9c:	f000 f94d 	bl	800e03a <copysign>
 800dda0:	a317      	add	r3, pc, #92	; (adr r3, 800de00 <scalbn+0xc8>)
 800dda2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda6:	f7f2 fb93 	bl	80004d0 <__aeabi_dmul>
 800ddaa:	e7e7      	b.n	800dd7c <scalbn+0x44>
 800ddac:	2a00      	cmp	r2, #0
 800ddae:	dd08      	ble.n	800ddc2 <scalbn+0x8a>
 800ddb0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ddb4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ddb8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ddbc:	4620      	mov	r0, r4
 800ddbe:	4629      	mov	r1, r5
 800ddc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ddc2:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ddc6:	da0b      	bge.n	800dde0 <scalbn+0xa8>
 800ddc8:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ddcc:	429e      	cmp	r6, r3
 800ddce:	4622      	mov	r2, r4
 800ddd0:	462b      	mov	r3, r5
 800ddd2:	dce0      	bgt.n	800dd96 <scalbn+0x5e>
 800ddd4:	a108      	add	r1, pc, #32	; (adr r1, 800ddf8 <scalbn+0xc0>)
 800ddd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ddda:	f000 f92e 	bl	800e03a <copysign>
 800ddde:	e7c1      	b.n	800dd64 <scalbn+0x2c>
 800dde0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dde4:	3236      	adds	r2, #54	; 0x36
 800dde6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ddea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ddee:	4620      	mov	r0, r4
 800ddf0:	4629      	mov	r1, r5
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	4b06      	ldr	r3, [pc, #24]	; (800de10 <scalbn+0xd8>)
 800ddf6:	e7d6      	b.n	800dda6 <scalbn+0x6e>
 800ddf8:	c2f8f359 	.word	0xc2f8f359
 800ddfc:	01a56e1f 	.word	0x01a56e1f
 800de00:	8800759c 	.word	0x8800759c
 800de04:	7e37e43c 	.word	0x7e37e43c
 800de08:	43500000 	.word	0x43500000
 800de0c:	ffff3cb0 	.word	0xffff3cb0
 800de10:	3c900000 	.word	0x3c900000

0800de14 <atanf>:
 800de14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de18:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800de1c:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 800de20:	4604      	mov	r4, r0
 800de22:	4607      	mov	r7, r0
 800de24:	db0e      	blt.n	800de44 <atanf+0x30>
 800de26:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800de2a:	dd04      	ble.n	800de36 <atanf+0x22>
 800de2c:	4601      	mov	r1, r0
 800de2e:	f7f2 fe7d 	bl	8000b2c <__addsf3>
 800de32:	4604      	mov	r4, r0
 800de34:	e003      	b.n	800de3e <atanf+0x2a>
 800de36:	2800      	cmp	r0, #0
 800de38:	f300 80d2 	bgt.w	800dfe0 <atanf+0x1cc>
 800de3c:	4c69      	ldr	r4, [pc, #420]	; (800dfe4 <atanf+0x1d0>)
 800de3e:	4620      	mov	r0, r4
 800de40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de44:	4b68      	ldr	r3, [pc, #416]	; (800dfe8 <atanf+0x1d4>)
 800de46:	429d      	cmp	r5, r3
 800de48:	dc0e      	bgt.n	800de68 <atanf+0x54>
 800de4a:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 800de4e:	da08      	bge.n	800de62 <atanf+0x4e>
 800de50:	4966      	ldr	r1, [pc, #408]	; (800dfec <atanf+0x1d8>)
 800de52:	f7f2 fe6b 	bl	8000b2c <__addsf3>
 800de56:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800de5a:	f7f3 f92b 	bl	80010b4 <__aeabi_fcmpgt>
 800de5e:	2800      	cmp	r0, #0
 800de60:	d1ed      	bne.n	800de3e <atanf+0x2a>
 800de62:	f04f 36ff 	mov.w	r6, #4294967295
 800de66:	e01c      	b.n	800dea2 <atanf+0x8e>
 800de68:	f000 f8e4 	bl	800e034 <fabsf>
 800de6c:	4b60      	ldr	r3, [pc, #384]	; (800dff0 <atanf+0x1dc>)
 800de6e:	4604      	mov	r4, r0
 800de70:	429d      	cmp	r5, r3
 800de72:	dc7c      	bgt.n	800df6e <atanf+0x15a>
 800de74:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800de78:	429d      	cmp	r5, r3
 800de7a:	dc67      	bgt.n	800df4c <atanf+0x138>
 800de7c:	4601      	mov	r1, r0
 800de7e:	f7f2 fe55 	bl	8000b2c <__addsf3>
 800de82:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800de86:	f7f2 fe4f 	bl	8000b28 <__aeabi_fsub>
 800de8a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800de8e:	4605      	mov	r5, r0
 800de90:	4620      	mov	r0, r4
 800de92:	f7f2 fe4b 	bl	8000b2c <__addsf3>
 800de96:	4601      	mov	r1, r0
 800de98:	4628      	mov	r0, r5
 800de9a:	f7f3 f803 	bl	8000ea4 <__aeabi_fdiv>
 800de9e:	2600      	movs	r6, #0
 800dea0:	4604      	mov	r4, r0
 800dea2:	4621      	mov	r1, r4
 800dea4:	4620      	mov	r0, r4
 800dea6:	f7f2 ff49 	bl	8000d3c <__aeabi_fmul>
 800deaa:	4601      	mov	r1, r0
 800deac:	4680      	mov	r8, r0
 800deae:	f7f2 ff45 	bl	8000d3c <__aeabi_fmul>
 800deb2:	4605      	mov	r5, r0
 800deb4:	494f      	ldr	r1, [pc, #316]	; (800dff4 <atanf+0x1e0>)
 800deb6:	f7f2 ff41 	bl	8000d3c <__aeabi_fmul>
 800deba:	494f      	ldr	r1, [pc, #316]	; (800dff8 <atanf+0x1e4>)
 800debc:	f7f2 fe36 	bl	8000b2c <__addsf3>
 800dec0:	4629      	mov	r1, r5
 800dec2:	f7f2 ff3b 	bl	8000d3c <__aeabi_fmul>
 800dec6:	494d      	ldr	r1, [pc, #308]	; (800dffc <atanf+0x1e8>)
 800dec8:	f7f2 fe30 	bl	8000b2c <__addsf3>
 800decc:	4629      	mov	r1, r5
 800dece:	f7f2 ff35 	bl	8000d3c <__aeabi_fmul>
 800ded2:	494b      	ldr	r1, [pc, #300]	; (800e000 <atanf+0x1ec>)
 800ded4:	f7f2 fe2a 	bl	8000b2c <__addsf3>
 800ded8:	4629      	mov	r1, r5
 800deda:	f7f2 ff2f 	bl	8000d3c <__aeabi_fmul>
 800dede:	4949      	ldr	r1, [pc, #292]	; (800e004 <atanf+0x1f0>)
 800dee0:	f7f2 fe24 	bl	8000b2c <__addsf3>
 800dee4:	4629      	mov	r1, r5
 800dee6:	f7f2 ff29 	bl	8000d3c <__aeabi_fmul>
 800deea:	4947      	ldr	r1, [pc, #284]	; (800e008 <atanf+0x1f4>)
 800deec:	f7f2 fe1e 	bl	8000b2c <__addsf3>
 800def0:	4641      	mov	r1, r8
 800def2:	f7f2 ff23 	bl	8000d3c <__aeabi_fmul>
 800def6:	4945      	ldr	r1, [pc, #276]	; (800e00c <atanf+0x1f8>)
 800def8:	4680      	mov	r8, r0
 800defa:	4628      	mov	r0, r5
 800defc:	f7f2 ff1e 	bl	8000d3c <__aeabi_fmul>
 800df00:	4943      	ldr	r1, [pc, #268]	; (800e010 <atanf+0x1fc>)
 800df02:	f7f2 fe11 	bl	8000b28 <__aeabi_fsub>
 800df06:	4629      	mov	r1, r5
 800df08:	f7f2 ff18 	bl	8000d3c <__aeabi_fmul>
 800df0c:	4941      	ldr	r1, [pc, #260]	; (800e014 <atanf+0x200>)
 800df0e:	f7f2 fe0b 	bl	8000b28 <__aeabi_fsub>
 800df12:	4629      	mov	r1, r5
 800df14:	f7f2 ff12 	bl	8000d3c <__aeabi_fmul>
 800df18:	493f      	ldr	r1, [pc, #252]	; (800e018 <atanf+0x204>)
 800df1a:	f7f2 fe05 	bl	8000b28 <__aeabi_fsub>
 800df1e:	4629      	mov	r1, r5
 800df20:	f7f2 ff0c 	bl	8000d3c <__aeabi_fmul>
 800df24:	493d      	ldr	r1, [pc, #244]	; (800e01c <atanf+0x208>)
 800df26:	f7f2 fdff 	bl	8000b28 <__aeabi_fsub>
 800df2a:	4629      	mov	r1, r5
 800df2c:	f7f2 ff06 	bl	8000d3c <__aeabi_fmul>
 800df30:	1c73      	adds	r3, r6, #1
 800df32:	4601      	mov	r1, r0
 800df34:	4640      	mov	r0, r8
 800df36:	d139      	bne.n	800dfac <atanf+0x198>
 800df38:	f7f2 fdf8 	bl	8000b2c <__addsf3>
 800df3c:	4621      	mov	r1, r4
 800df3e:	f7f2 fefd 	bl	8000d3c <__aeabi_fmul>
 800df42:	4601      	mov	r1, r0
 800df44:	4620      	mov	r0, r4
 800df46:	f7f2 fdef 	bl	8000b28 <__aeabi_fsub>
 800df4a:	e772      	b.n	800de32 <atanf+0x1e>
 800df4c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800df50:	f7f2 fdea 	bl	8000b28 <__aeabi_fsub>
 800df54:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800df58:	4605      	mov	r5, r0
 800df5a:	4620      	mov	r0, r4
 800df5c:	f7f2 fde6 	bl	8000b2c <__addsf3>
 800df60:	4601      	mov	r1, r0
 800df62:	4628      	mov	r0, r5
 800df64:	f7f2 ff9e 	bl	8000ea4 <__aeabi_fdiv>
 800df68:	2601      	movs	r6, #1
 800df6a:	4604      	mov	r4, r0
 800df6c:	e799      	b.n	800dea2 <atanf+0x8e>
 800df6e:	4b2c      	ldr	r3, [pc, #176]	; (800e020 <atanf+0x20c>)
 800df70:	429d      	cmp	r5, r3
 800df72:	dc14      	bgt.n	800df9e <atanf+0x18a>
 800df74:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800df78:	f7f2 fdd6 	bl	8000b28 <__aeabi_fsub>
 800df7c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800df80:	4605      	mov	r5, r0
 800df82:	4620      	mov	r0, r4
 800df84:	f7f2 feda 	bl	8000d3c <__aeabi_fmul>
 800df88:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800df8c:	f7f2 fdce 	bl	8000b2c <__addsf3>
 800df90:	4601      	mov	r1, r0
 800df92:	4628      	mov	r0, r5
 800df94:	f7f2 ff86 	bl	8000ea4 <__aeabi_fdiv>
 800df98:	2602      	movs	r6, #2
 800df9a:	4604      	mov	r4, r0
 800df9c:	e781      	b.n	800dea2 <atanf+0x8e>
 800df9e:	4601      	mov	r1, r0
 800dfa0:	4820      	ldr	r0, [pc, #128]	; (800e024 <atanf+0x210>)
 800dfa2:	f7f2 ff7f 	bl	8000ea4 <__aeabi_fdiv>
 800dfa6:	2603      	movs	r6, #3
 800dfa8:	4604      	mov	r4, r0
 800dfaa:	e77a      	b.n	800dea2 <atanf+0x8e>
 800dfac:	f7f2 fdbe 	bl	8000b2c <__addsf3>
 800dfb0:	4621      	mov	r1, r4
 800dfb2:	f7f2 fec3 	bl	8000d3c <__aeabi_fmul>
 800dfb6:	4b1c      	ldr	r3, [pc, #112]	; (800e028 <atanf+0x214>)
 800dfb8:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800dfbc:	f7f2 fdb4 	bl	8000b28 <__aeabi_fsub>
 800dfc0:	4621      	mov	r1, r4
 800dfc2:	f7f2 fdb1 	bl	8000b28 <__aeabi_fsub>
 800dfc6:	4b19      	ldr	r3, [pc, #100]	; (800e02c <atanf+0x218>)
 800dfc8:	4601      	mov	r1, r0
 800dfca:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800dfce:	f7f2 fdab 	bl	8000b28 <__aeabi_fsub>
 800dfd2:	2f00      	cmp	r7, #0
 800dfd4:	4604      	mov	r4, r0
 800dfd6:	f6bf af32 	bge.w	800de3e <atanf+0x2a>
 800dfda:	f100 4400 	add.w	r4, r0, #2147483648	; 0x80000000
 800dfde:	e72e      	b.n	800de3e <atanf+0x2a>
 800dfe0:	4c13      	ldr	r4, [pc, #76]	; (800e030 <atanf+0x21c>)
 800dfe2:	e72c      	b.n	800de3e <atanf+0x2a>
 800dfe4:	bfc90fdb 	.word	0xbfc90fdb
 800dfe8:	3edfffff 	.word	0x3edfffff
 800dfec:	7149f2ca 	.word	0x7149f2ca
 800dff0:	3f97ffff 	.word	0x3f97ffff
 800dff4:	3c8569d7 	.word	0x3c8569d7
 800dff8:	3d4bda59 	.word	0x3d4bda59
 800dffc:	3d886b35 	.word	0x3d886b35
 800e000:	3dba2e6e 	.word	0x3dba2e6e
 800e004:	3e124925 	.word	0x3e124925
 800e008:	3eaaaaab 	.word	0x3eaaaaab
 800e00c:	bd15a221 	.word	0xbd15a221
 800e010:	3d6ef16b 	.word	0x3d6ef16b
 800e014:	3d9d8795 	.word	0x3d9d8795
 800e018:	3de38e38 	.word	0x3de38e38
 800e01c:	3e4ccccd 	.word	0x3e4ccccd
 800e020:	401bffff 	.word	0x401bffff
 800e024:	bf800000 	.word	0xbf800000
 800e028:	0800ee60 	.word	0x0800ee60
 800e02c:	0800ee50 	.word	0x0800ee50
 800e030:	3fc90fdb 	.word	0x3fc90fdb

0800e034 <fabsf>:
 800e034:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800e038:	4770      	bx	lr

0800e03a <copysign>:
 800e03a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800e03e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e042:	ea42 0103 	orr.w	r1, r2, r3
 800e046:	4770      	bx	lr

0800e048 <__errno>:
 800e048:	4b01      	ldr	r3, [pc, #4]	; (800e050 <__errno+0x8>)
 800e04a:	6818      	ldr	r0, [r3, #0]
 800e04c:	4770      	bx	lr
 800e04e:	bf00      	nop
 800e050:	20000014 	.word	0x20000014

0800e054 <_sbrk>:
 800e054:	4b04      	ldr	r3, [pc, #16]	; (800e068 <_sbrk+0x14>)
 800e056:	4602      	mov	r2, r0
 800e058:	6819      	ldr	r1, [r3, #0]
 800e05a:	b909      	cbnz	r1, 800e060 <_sbrk+0xc>
 800e05c:	4903      	ldr	r1, [pc, #12]	; (800e06c <_sbrk+0x18>)
 800e05e:	6019      	str	r1, [r3, #0]
 800e060:	6818      	ldr	r0, [r3, #0]
 800e062:	4402      	add	r2, r0
 800e064:	601a      	str	r2, [r3, #0]
 800e066:	4770      	bx	lr
 800e068:	2000092c 	.word	0x2000092c
 800e06c:	2000120c 	.word	0x2000120c

0800e070 <_init>:
 800e070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e072:	bf00      	nop
 800e074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e076:	bc08      	pop	{r3}
 800e078:	469e      	mov	lr, r3
 800e07a:	4770      	bx	lr

0800e07c <_fini>:
 800e07c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e07e:	bf00      	nop
 800e080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e082:	bc08      	pop	{r3}
 800e084:	469e      	mov	lr, r3
 800e086:	4770      	bx	lr
