	component NIOS_Sys is
		port (
			led_external_connection_export      : out   std_logic_vector(7 downto 0);                     -- export
			sdram_wire_addr                     : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                       : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                    : out   std_logic;                                        -- cas_n
			sdram_wire_cke                      : out   std_logic;                                        -- cke
			sdram_wire_cs_n                     : out   std_logic;                                        -- cs_n
			sdram_wire_dq                       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                      : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n                    : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                     : out   std_logic;                                        -- we_n
			key_external_connection_export      : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			sw_external_connection_export       : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			reset_reset_n                       : in    std_logic                     := 'X';             -- reset_n
			altpll_0_c1_clk                     : out   std_logic;                                        -- clk
			clk_clk                             : in    std_logic                     := 'X';             -- clk
			ultrasound0_conduit_end_feedback_in : in    std_logic                     := 'X';             -- feedback_in
			ultrasound0_conduit_end_trigger_out : out   std_logic;                                        -- trigger_out
			ultrasound1_conduit_end_feedback_in : in    std_logic                     := 'X';             -- feedback_in
			ultrasound1_conduit_end_trigger_out : out   std_logic;                                        -- trigger_out
			adc_spi_read_conduit_end_OUT        : out   std_logic;                                        -- OUT
			adc_spi_read_conduit_end_IN         : in    std_logic                     := 'X';             -- IN
			adc_spi_read_conduit_end_CS_n       : out   std_logic;                                        -- CS_n
			adc_spi_read_conduit_end_CLK        : out   std_logic;                                        -- CLK
			pwm0_conduit_end_pwm1               : out   std_logic;                                        -- pwm1
			pwm0_conduit_end_pwm2               : out   std_logic;                                        -- pwm2
			pwm1_conduit_end_pwm1               : out   std_logic;                                        -- pwm1
			pwm1_conduit_end_pwm2               : out   std_logic;                                        -- pwm2
			encoder0_conduit_end_export         : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			encoder1_conduit_end_export         : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			pio_0_external_connection_export    : out   std_logic_vector(7 downto 0);                     -- export
			uart_0_external_connection_rxd      : in    std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd      : out   std_logic;                                        -- txd
			ultrasound2_conduit_end_feedback_in : in    std_logic                     := 'X';             -- feedback_in
			ultrasound2_conduit_end_trigger_out : out   std_logic;                                        -- trigger_out
			ultrasound3_conduit_end_feedback_in : in    std_logic                     := 'X';             -- feedback_in
			ultrasound3_conduit_end_trigger_out : out   std_logic;                                        -- trigger_out
			ultrasound5_conduit_end_feedback_in : in    std_logic                     := 'X';             -- feedback_in
			ultrasound5_conduit_end_trigger_out : out   std_logic;                                        -- trigger_out
			pwm2_conduit_end_pwm1               : out   std_logic;                                        -- pwm1
			pwm2_conduit_end_pwm2               : out   std_logic;                                        -- pwm2
			pwm3_conduit_end_pwm1               : out   std_logic;                                        -- pwm1
			pwm3_conduit_end_pwm2               : out   std_logic;                                        -- pwm2
			ultrasound4_conduit_end_feedback_in : in    std_logic                     := 'X';             -- feedback_in
			ultrasound4_conduit_end_trigger_out : out   std_logic;                                        -- trigger_out
			pio_1_external_connection_export    : in    std_logic_vector(3 downto 0)  := (others => 'X')  -- export
		);
	end component NIOS_Sys;

