<root><simulation><result_generated_time />2023-05-12 22:45:13<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />231211008<total_data_size_element />{'W': 1179648, 'I': 65536, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 3528.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />75/94</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [4, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('K', 32)], [('K', 8)]], [], []]<I />[[[('K', 32)], [('K', 8)]], [[], [('OX', 2), ('OY', 2)]], [], []]<O />[[], [[('K', 32)], [('OX', 2), ('OY', 2), ('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FX', 3), ('C', 64), ('FY', 3), ('C', 4), ('OX', 7), ('OY', 7), ('K', 2)], []]<I />[[('FX', 3)], [('C', 64), ('FY', 3), ('C', 4), ('OX', 7), ('OY', 7), ('K', 2)], []]<O />[[('FX', 3), ('C', 64), ('FY', 3), ('C', 4)], [('OX', 7), ('OY', 7), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 49, 1], 'I': [256.0, 1.5, 9.19, 1.0], 'O': [1.0, 2304, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 9437184, 9437184], 'I': [24, 524288, 524288], 'O': [8, 802816, 802816], 'O_partial': [8, 0, 0], 'O_final': [0, 802816, 802816]}<actual_mem_utilization_individual />{'W': [0.02, 0.28, 0.0], 'I': [0.05, 0.02, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.32, 0.0], 'I': [0.05, 0.32, 0.0], 'O': [0.02, 0.32, 0.0]}<effective_mem_size_bit />{'W': [8, 4718592, 9437184], 'I': [24, 524288, 524288], 'O': [8, 114688, 802816], 'O_partial': [8, 0, 0], 'O_final': [0, 114688, 802816]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 4, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [4, 4, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [256.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[57802752, 57802752], [57802752, 1179648], [1179648, 0]]<I />[[903168, 602112], [602112, 65536], [65536, 0]]<O />[[(231110656, 231211008), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(231110656, 231211008), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[7225344, 7225344], [903168, 18432], [4608, 0]]<I />[[112896, 75264], [9408, 1024], [256, 0]]<O />[[(28888832, 28901376), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([28888832, 28901376], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />231211008<idle />0</mac_count></basic_info><energy><total_energy />505557832.3<mem_energy_breakdown><W />[5061.9, 96797.1, 6137.2]<I />[65.4, 1085.6, 341.0]<O />[20247.8, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />505427263.5<idle_MAC />0.0<total />505427263.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2447<utilization_without_data_loading />0.25<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2447<mac_utilize_temporal_without_data_loading />0.25</mac_array_utilization><latency><latency_cycle_with_data_loading />922622<latency_cycle_without_data_loading />903165<ideal_computing_cycle />225792<data_loading><load_cycle_total />19457<load_cycle_individual />{'W': [4, 18432, 0], 'I': [1, 1024, 0]}<load_cycle_combined />{'W': 18432, 'I': 1024}</data_loading><mem_stalling><mem_stall_cycle_total />677373<mem_stall_cycle_individual />{'W': [[-225791], [-225791, 677373], [-225792, -225792]], 'I': [[-225791], [-225789, -225789], [-225792, -225792]], 'O': [[-225792], [-225792, -224224], [-224224, -225400]]}<mem_stall_cycle_shared />{'W': [[-225791], [-225791, 677373], [0, 0]], 'I': [[-225791], [-225789, 677373], [0, 0]], 'O': [[-225792], [-225792, -224224], [-224224, -225400]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 9437184, 9437184], 'I': [24, 524288, 524288], 'O': [8, 802816, 802816], 'O_partial': [8, 0, 0], 'O_final': [0, 802816, 802816]}<data_size_each_level_total />{'W': [2048, 9437184, 9437184], 'I': [96, 524288, 524288], 'O': [8192, 802816, 802816]}<loop_cycles_each_level />{'W': [1, 225792, 225792], 'I': [3, 225792, 225792], 'O': [2304, 225792, 225792]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 2, 1], 'O': [2304, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [2048.0, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [32.0, 2.3], [2.3, 2.3]], 'O': [[8.0, 0.0], [3.6, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 41.8], [41.8, 41.8]], 'I': [[8.0, 24.0], [96.0, 4.6], [4.6, 2.3]], 'O': [[8.0, 8.0], [8192.0, 3.6], [3.6, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [2048.0, 41.8], [41.8, 0]], 'I': [[8.0, 8.0], [32.0, 2.3], [2.3, 0]], 'O': [[8.0, 0.0], [3.6, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [2083.6, 47.7], [44.1, 3.6]], 'I': [[8.0, 8.0], [2083.6, 47.7], [44.1, 3.6]], 'O': [[8.0, 0.0], [2083.6, 47.7], [44.1, 3.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 225792], [1, 1, 225792], [225792, 225792, 1]], 'I': [[1, 1, 225792], [3, 3, 75264], [225792, 225792, 1]], 'O': [[1, 1, 225792], [2304, 2304, 98], [225792, 225792, 1]]}<trans_time_real />{'W': [[0, 1, 225792], [[0, 1, 225792], [4, 1, 225792]], [[18432, 225792, 1], [4608, 225792, 1]]], 'I': [[0, 1, 225792], [[0, 3, 75264], [0, 3, 75264]], [[1024, 225792, 1], [256, 225792, 1]]], 'O': [[0, 1, 225792], [[0, 2304, 98], [16, 2304, 98]], [[1568, 225792, 1], [392, 225792, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 3], [-207360, -221184]], 'I': [[-1], [-3, -3], [-224768, -225536]], 'O': [[-1], [-2304, -2288], [-224224, -225400]]}<single_stall_count />{'W': [225791, 225791, 0], 'I': [225791, 75263, 0], 'O': [225792, 98, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}, 1: {'W': [225791, 0], 'I': [0, 0], 'O': [1568, 1568]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-225792, -225792], [-224224, -225792]], 1: [[-1, -225792], [-224224, -224224]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />3</simulation></root>