
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
¬
-Reading design checkpoint '%s' for cell '%s'
275*project2ù
à/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.dcp2default:default2Z
FFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem2default:defaultZ1-454
Ø
-Reading design checkpoint '%s' for cell '%s'
275*project2ç
y/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp2default:default2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:defaultZ1-454
]
-Analyzing %s Unisim elements for replacement
17*netlist2
562default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.32default:defaultZ1-479
ò
Loading clock regions from %s
13*device2a
M/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
ô
Loading clock buffers from %s
11*device2b
N/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
E/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
A/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ï
Loading package from %s
16*device2d
P/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
B/opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
Õ
NRemoving redundant IBUF since it is not being driven by a top-level port. %s 
32*opt2i
UFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/inst/clkin1_ibufg2default:defaultZ31-32
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
Ã
úCould not create '%s' constraint because net '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved for implementation tool.
528*constraints2 
IBUF_LOW_PWR2default:default2a
KFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk2/clk_in12default:default2 
IBUF_LOW_PWR2default:default2
Vivado2default:default2¨
ï/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_3/clk_wiz_0.edf2default:default2
3112default:default8@Z18-550
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
’
$Parsing XDC File [%s] for cell '%s'
848*designutils2¥
ü/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_2/blk_mem_gen_0_early.xdc2default:default2Z
FFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem2default:defaultZ20-848
ﬁ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¥
ü/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_2/blk_mem_gen_0_early.xdc2default:default2Z
FFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem2default:defaultZ20-847
Œ
$Parsing XDC File [%s] for cell '%s'
848*designutils2∞
õ/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_3/clk_wiz_0_board.xdc2default:default2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:defaultZ20-848
◊
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2∞
õ/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_3/clk_wiz_0_board.xdc2default:default2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:defaultZ20-847
Œ
$Parsing XDC File [%s] for cell '%s'
848*designutils2∞
õ/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_3/clk_wiz_0_early.xdc2default:default2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:defaultZ20-848
Ø
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:default2'
[get_ports clk_in1]2default:default2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:default2ó
Ä/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/ip/clk_wiz_0_0/clk_wiz_0.xdc2default:default2
552default:default8@Z12-1399
Ø
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:default2'
[get_ports clk_in1]2default:default2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:default2ó
Ä/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/ip/clk_wiz_0_0/clk_wiz_0.xdc2default:default2
562default:default8@Z12-1399
Ù
%Done setting XDC timing constraints.
35*timing2ó
Ä/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/ip/clk_wiz_0_0/clk_wiz_0.xdc2default:default2
562default:default8@Z38-35
Á
Deriving generated clocks
2*timing2ó
Ä/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/ip/clk_wiz_0_0/clk_wiz_0.xdc2default:default2
562default:default8@Z38-2
◊
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2∞
õ/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_3/clk_wiz_0_early.xdc2default:default2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2‘
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:defaultZ20-848
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[53]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
362default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
362default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[53]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
372default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
372default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[53]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
382default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
382default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[53]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
392default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
392default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[53]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
402default:default8@Z12-1399
£
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
402default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[52]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
422default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
422default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[52]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
432default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
432default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[52]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
442default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
442default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[52]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
452default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
452default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[52]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
462default:default8@Z12-1399
£
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
462default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[51]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
482default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
482default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[51]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
492default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
492default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[51]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
502default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
502default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[51]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
512default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
512default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[51]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
522default:default8@Z12-1399
£
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
522default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[50]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
542default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
542default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[50]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
552default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
552default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[50]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
562default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
562default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[50]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
572default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
572default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[50]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
582default:default8@Z12-1399
£
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
582default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[49]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
602default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
602default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[49]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
612default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
612default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[49]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
622default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
622default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[49]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
632default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
632default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[49]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
642default:default8@Z12-1399
£
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
642default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[48]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
662default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
662default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[48]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
672default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
672default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[48]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
682default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
682default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[48]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
692default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
692default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[48]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
702default:default8@Z12-1399
£
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
702default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[47]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
722default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
722default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[47]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
732default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
732default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[47]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
742default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
742default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[47]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
752default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
752default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[47]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
762default:default8@Z12-1399
£
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
762default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[46]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
782default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
782default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[46]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
792default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
792default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[46]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
802default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
802default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[46]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
812default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
812default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[46]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
822default:default8@Z12-1399
£
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
822default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[45]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
842default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
842default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[45]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
852default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
852default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[45]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
862default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
862default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[45]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
872default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
872default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[45]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
882default:default8@Z12-1399
£
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
882default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[44]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
902default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
902default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[44]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
912default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
912default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[44]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
922default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
922default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[44]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
932default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
932default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[44]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
942default:default8@Z12-1399
£
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
942default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[43]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
962default:default8@Z12-1399
†
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
962default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[43]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
972default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
972default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[43]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
982default:default8@Z12-1399
ö
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
982default:default8@Z29-69
∏
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[43]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
992default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
992default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[43]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1002default:default8@Z12-1399
§
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1002default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[42]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1022default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1022default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[42]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1032default:default8@Z12-1399
¢
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1032default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[42]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1042default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1042default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[42]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1052default:default8@Z12-1399
ú
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1052default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[42]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1062default:default8@Z12-1399
§
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1062default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[41]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1082default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1082default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[41]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1092default:default8@Z12-1399
¢
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1092default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[41]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1102default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1102default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[41]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1112default:default8@Z12-1399
ú
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1112default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[41]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1122default:default8@Z12-1399
§
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1122default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[40]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1142default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1142default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[40]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1152default:default8@Z12-1399
¢
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1152default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[40]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1162default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1162default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[40]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1172default:default8@Z12-1399
ú
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1172default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[40]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1182default:default8@Z12-1399
§
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1182default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[39]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1202default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1202default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[39]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1212default:default8@Z12-1399
¢
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1212default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[39]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1222default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1222default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[39]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1232default:default8@Z12-1399
ú
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1232default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[39]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1242default:default8@Z12-1399
§
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1242default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[38]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1262default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1262default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[38]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1272default:default8@Z12-1399
¢
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1272default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[38]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1282default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1282default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[38]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1292default:default8@Z12-1399
ú
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1292default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[38]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1302default:default8@Z12-1399
§
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1302default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[37]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1322default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1322default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[37]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1332default:default8@Z12-1399
¢
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1332default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[37]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1342default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1342default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[37]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1352default:default8@Z12-1399
ú
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1352default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[37]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1362default:default8@Z12-1399
§
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1362default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[36]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1382default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1382default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[36]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1392default:default8@Z12-1399
¢
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1392default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[36]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1402default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1402default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[36]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1412default:default8@Z12-1399
ú
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1412default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[36]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1422default:default8@Z12-1399
§
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1422default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[35]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1442default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1442default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[35]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1452default:default8@Z12-1399
¢
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1452default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[35]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1462default:default8@Z12-1399
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1462default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[35]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1472default:default8@Z12-1399
ú
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1472default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[35]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1482default:default8@Z12-1399
§
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1482default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[34]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1502default:default8@Z12-1399
°
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2

iostandard2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1502default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[34]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1512default:default8@Z12-1399
¢
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
PACKAGE_PIN2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1512default:default8@Z29-69
π
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2;
'FinalDesign_i/processing_system7_0/inst2default:default2)
[get_ports {MIO[34]}]2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1522default:default8@Z12-1399
÷
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2"
Vivado 12-13992default:default2
1002default:defaultZ17-14
õ
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
slew2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1522default:default8@Z29-69
ú
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2
drive2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1532default:default8@Z29-69
§
XCannot set property '%s', because the property does not exist for objects of type '%s'.
69*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2÷
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2
1542default:default8@Z29-69
’
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2!
Netlist 29-692default:default2
1002default:defaultZ17-14
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‘
ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_processing_system7_0_1/FinalDesign_processing_system7_0_1.xdc2default:default2;
'FinalDesign_i/processing_system7_0/inst2default:defaultZ20-847
æ
$Parsing XDC File [%s] for cell '%s'
848*designutils2ƒ
Ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_axi_iic_0_1/FinalDesign_axi_iic_0_1_board.xdc2default:default23
FinalDesign_i/zed_hdmi_iic_0/U02default:defaultZ20-848
«
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ƒ
Ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_axi_iic_0_1/FinalDesign_axi_iic_0_1_board.xdc2default:default23
FinalDesign_i/zed_hdmi_iic_0/U02default:defaultZ20-847
»
$Parsing XDC File [%s] for cell '%s'
848*designutils2Œ
π/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_proc_sys_reset_1/FinalDesign_proc_sys_reset_1_board.xdc2default:default23
FinalDesign_i/proc_sys_reset/U02default:defaultZ20-848
—
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Œ
π/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_proc_sys_reset_1/FinalDesign_proc_sys_reset_1_board.xdc2default:default23
FinalDesign_i/proc_sys_reset/U02default:defaultZ20-847
¬
$Parsing XDC File [%s] for cell '%s'
848*designutils2»
≥/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_proc_sys_reset_1/FinalDesign_proc_sys_reset_1.xdc2default:default23
FinalDesign_i/proc_sys_reset/U02default:defaultZ20-848
À
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2»
≥/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_proc_sys_reset_1/FinalDesign_proc_sys_reset_1.xdc2default:default23
FinalDesign_i/proc_sys_reset/U02default:defaultZ20-847
ª
$Parsing XDC File [%s] for cell '%s'
848*designutils2ƒ
Ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_clk_wiz_0_0/FinalDesign_clk_wiz_0_0_board.xdc2default:default20
FinalDesign_i/clk_wiz_0/inst2default:defaultZ20-848
ƒ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ƒ
Ø/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_clk_wiz_0_0/FinalDesign_clk_wiz_0_0_board.xdc2default:default20
FinalDesign_i/clk_wiz_0/inst2default:defaultZ20-847
µ
$Parsing XDC File [%s] for cell '%s'
848*designutils2æ
©/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_clk_wiz_0_0/FinalDesign_clk_wiz_0_0.xdc2default:default20
FinalDesign_i/clk_wiz_0/inst2default:defaultZ20-848
ê
Deriving generated clocks
2*timing2¿
©/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_clk_wiz_0_0/FinalDesign_clk_wiz_0_0.xdc2default:default2
562default:default8@Z38-2
æ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2æ
©/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_clk_wiz_0_0/FinalDesign_clk_wiz_0_0.xdc2default:default20
FinalDesign_i/clk_wiz_0/inst2default:defaultZ20-847
«
$Parsing XDC File [%s] for cell '%s'
848*designutils2¿
´/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_axi_vdma_0_0/FinalDesign_axi_vdma_0_0.xdc2default:default2@
,FinalDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-848
–
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¿
´/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_axi_vdma_0_0/FinalDesign_axi_vdma_0_0.xdc2default:default2@
,FinalDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-847
Ÿ
$Parsing XDC File [%s] for cell '%s'
848*designutils2Œ
π/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_proc_sys_reset_2/FinalDesign_proc_sys_reset_2_board.xdc2default:default2D
0FinalDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-848
‚
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Œ
π/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_proc_sys_reset_2/FinalDesign_proc_sys_reset_2_board.xdc2default:default2D
0FinalDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-847
”
$Parsing XDC File [%s] for cell '%s'
848*designutils2»
≥/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_proc_sys_reset_2/FinalDesign_proc_sys_reset_2.xdc2default:default2D
0FinalDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-848
‹
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2»
≥/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_proc_sys_reset_2/FinalDesign_proc_sys_reset_2.xdc2default:default2D
0FinalDesign_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-847
›
Parsing XDC File [%s]
179*designutils2¶
ë/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:defaultZ20-179
ø
No pins matched '%s'.
508*	planAhead2A
-tutorial_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT02default:default2®
ë/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1012default:default8@Z12-508
Ó
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2*
create_generated_clock2default:default2
objects2default:default2®
ë/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1012default:default8@Z12-1387
ù
No clocks matched '%s'.
627*	planAhead2
	hdmio_clk2default:default2®
ë/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1072default:default8@Z12-627
«
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2®
ë/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1072default:default8@Z12-626
Ê
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2$
set_clock_groups2default:default2
group2default:default2®
ë/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:default2
1072default:default8@Z12-1387
Ê
Finished Parsing XDC File [%s]
178*designutils2¶
ë/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:defaultZ20-178
Œ
$Parsing XDC File [%s] for cell '%s'
848*designutils2«
≤/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_axi_vdma_0_0/FinalDesign_axi_vdma_0_0_clocks.xdc2default:default2@
,FinalDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-848
◊
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2«
≤/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_axi_vdma_0_0/FinalDesign_axi_vdma_0_0_clocks.xdc2default:default2@
,FinalDesign_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-847
Â
$Parsing XDC File [%s] for cell '%s'
848*designutils2’
¿/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_v_axi4s_vid_out_0_0/FinalDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2I
5FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:defaultZ20-848
Ó
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
¿/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_v_axi4s_vid_out_0_0/FinalDesign_v_axi4s_vid_out_0_0_clocks.xdc2default:default2I
5FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:defaultZ20-847
◊
$Parsing XDC File [%s] for cell '%s'
848*designutils2Õ
∏/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_v_cresample_0_0/FinalDesign_v_cresample_0_0_clocks.xdc2default:default2C
/FinalDesign_i/zed_hdmi_display/v_cresample_0/U02default:defaultZ20-848
‡
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Õ
∏/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_v_cresample_0_0/FinalDesign_v_cresample_0_0_clocks.xdc2default:default2C
/FinalDesign_i/zed_hdmi_display/v_cresample_0/U02default:defaultZ20-847
◊
$Parsing XDC File [%s] for cell '%s'
848*designutils2Õ
∏/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_v_rgb2ycrcb_0_0/FinalDesign_v_rgb2ycrcb_0_0_clocks.xdc2default:default2C
/FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U02default:defaultZ20-848
‡
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Õ
∏/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_v_rgb2ycrcb_0_0/FinalDesign_v_rgb2ycrcb_0_0_clocks.xdc2default:default2C
/FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U02default:defaultZ20-847
¬
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_v_tc_0_0/FinalDesign_v_tc_0_0_clocks.xdc2default:default2<
(FinalDesign_i/zed_hdmi_display/v_tc_0/U02default:defaultZ20-848
À
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.srcs/sources_1/bd/FinalDesign/ip/FinalDesign_v_tc_0_0/FinalDesign_v_tc_0_0_clocks.xdc2default:default2<
(FinalDesign_i/zed_hdmi_display/v_tc_0/U02default:defaultZ20-847
È
Parsing XDC File [%s]
179*designutils2≤
ù/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp/FinalDesign_wrapper.xdc2default:defaultZ20-179
Ú
Finished Parsing XDC File [%s]
178*designutils2≤
ù/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp/FinalDesign_wrapper.xdc2default:defaultZ20-178
œ
$Parsing XDC File [%s] for cell '%s'
848*designutils2Æ
ô/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_2/blk_mem_gen_0.xdc2default:default2Z
FFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem2default:defaultZ20-848
ÿ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Æ
ô/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_2/blk_mem_gen_0.xdc2default:default2Z
FFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/blk_mem2default:defaultZ20-847
»
$Parsing XDC File [%s] for cell '%s'
848*designutils2™
ï/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_3/clk_wiz_0.xdc2default:default2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:defaultZ20-848
—
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2™
ï/home/agilehw/agile-codev-platform/hw/Vivado/FinalAgileHWProject/FinalAgileHWProject.runs/impl_1/.Xil/Vivado-18343-agilehw-laptop/dcp_3/clk_wiz_0.xdc2default:default2W
CFinalDesign_i/zed_hdmi_display/agileHWBlock_0/inst/s1/my_qpram/clk22default:defaultZ20-847
õ
}Invalid constraints found, use command 'write_xdc -constraints invalid <file>' to save all the invalid constraints to a file
663*designutilsZ20-663
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
Ô
!Unisim Transformation Summary:
%s111*project2≤
ù  A total of 22 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
2default:defaultZ1-111
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:502default:default2
00:00:502default:default2
874.7932default:default2
414.8402default:defaultZ17-268


End Record