source run.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:14:28 on Nov 26,2020
# vlog -reportprogress 300 "+incdir+~/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle" CPU_tb.v 
# -- Compiling module ALU
# -- Compiling module ALU_Control
# -- Compiling module Control
# -- Compiling module DataMEM
# -- Compiling module InstrMEM
# -- Compiling module PC
# -- Compiling module Adder
# -- Compiling module Branch_Control
# -- Compiling module MUX2X1
# -- Compiling module Shift_Left_2
# -- Compiling module Sign_Extend
# -- Compiling module Registers
# -- Compiling module CPU
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 12:14:28 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_tb
# vsim work.CPU_tb 
# Start time: 12:14:34 on Nov 26,2020
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.PC
# Loading work.InstrMEM
# Loading work.Control
# Loading work.MUX2X1
# Loading work.Registers
# Loading work.Sign_Extend
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.DataMEM
# Loading work.Adder
# Loading work.Shift_Left_2
# Loading work.Branch_Control
add wave -position insertpoint sim:/CPU_tb/*
add wave -position insertpoint sim:/CPU_tb/CPU/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# --------------------------- [ Simulation Starts !! ] ---------------------------
run
run
run
run
run
run
run
run
add wave -position insertpoint sim:/CPU_tb/CPU/InstrMEM/*
run
source run.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:22:18 on Nov 26,2020
# vlog -reportprogress 300 "+incdir+~/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle" CPU_tb.v 
# -- Compiling module ALU
# -- Compiling module ALU_Control
# -- Compiling module Control
# -- Compiling module DataMEM
# -- Compiling module InstrMEM
# -- Compiling module PC
# -- Compiling module Adder
# -- Compiling module Branch_Control
# -- Compiling module MUX2X1
# -- Compiling module Shift_Left_2
# -- Compiling module Sign_Extend
# -- Compiling module Registers
# -- Compiling module CPU
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 12:22:18 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_tb
# End time: 12:22:23 on Nov 26,2020, Elapsed time: 0:07:49
# Errors: 0, Warnings: 1
# vsim work.CPU_tb 
# Start time: 12:22:23 on Nov 26,2020
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.PC
# Loading work.InstrMEM
# Loading work.Control
# Loading work.MUX2X1
# Loading work.Registers
# Loading work.Sign_Extend
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.DataMEM
# Loading work.Adder
# Loading work.Shift_Left_2
# Loading work.Branch_Control
add wave -position insertpoint sim:/CPU_tb/*
add wave -position insertpoint sim:/CPU_tb/CPU/*
add wave -position insertpoint sim:/CPU_tb/CPU/InstrMEM/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# --------------------------- [ Simulation Starts !! ] ---------------------------
run
run
run
run
source run.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:39:05 on Nov 26,2020
# vlog -reportprogress 300 "+incdir+~/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle" CPU_tb.v 
# -- Compiling module ALU
# -- Compiling module ALU_Control
# -- Compiling module Control
# -- Compiling module DataMEM
# -- Compiling module InstrMEM
# -- Compiling module PC
# -- Compiling module Adder
# -- Compiling module Branch_Control
# -- Compiling module MUX2X1
# -- Compiling module Shift_Left_2
# -- Compiling module Sign_Extend
# -- Compiling module Registers
# -- Compiling module CPU
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 12:39:05 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_tb
# End time: 12:39:09 on Nov 26,2020, Elapsed time: 0:16:46
# Errors: 0, Warnings: 1
# vsim work.CPU_tb 
# Start time: 12:39:09 on Nov 26,2020
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.PC
# Loading work.InstrMEM
# Loading work.Control
# Loading work.MUX2X1
# Loading work.Registers
# Loading work.Sign_Extend
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.DataMEM
# Loading work.Adder
# Loading work.Shift_Left_2
# Loading work.Branch_Control
add wave -position insertpoint sim:/CPU_tb/*
add wave -position insertpoint sim:/CPU_tb/CPU/*
add wave -position insertpoint sim:/CPU_tb/CPU/InstrMEM/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# --------------------------- [ Simulation Starts !! ] ---------------------------
run
run
run
run
run
run
source run.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:39:44 on Nov 26,2020
# vlog -reportprogress 300 "+incdir+~/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle" CPU_tb.v 
# -- Compiling module ALU
# -- Compiling module ALU_Control
# -- Compiling module Control
# -- Compiling module DataMEM
# -- Compiling module InstrMEM
# -- Compiling module PC
# -- Compiling module Adder
# -- Compiling module Branch_Control
# -- Compiling module MUX2X1
# -- Compiling module Shift_Left_2
# -- Compiling module Sign_Extend
# -- Compiling module Registers
# -- Compiling module CPU
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 12:39:44 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_tb
# End time: 12:39:48 on Nov 26,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
# vsim work.CPU_tb 
# Start time: 12:39:48 on Nov 26,2020
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.PC
# Loading work.InstrMEM
# Loading work.Control
# Loading work.MUX2X1
# Loading work.Registers
# Loading work.Sign_Extend
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.DataMEM
# Loading work.Adder
# Loading work.Shift_Left_2
# Loading work.Branch_Control
add wave -position insertpoint sim:/CPU_tb/*
add wave -position insertpoint sim:/CPU_tb/CPU/*
add wave -position insertpoint sim:/CPU_tb/CPU/InstrMEM/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# --------------------------- [ Simulation Starts !! ] ---------------------------
run
run
run
run
source run.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:48:27 on Nov 26,2020
# vlog -reportprogress 300 "+incdir+~/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle" CPU_tb.v 
# -- Compiling module ALU
# -- Compiling module ALU_Control
# -- Compiling module Control
# -- Compiling module DataMEM
# -- Compiling module InstrMEM
# -- Compiling module PC
# -- Compiling module Adder
# -- Compiling module Branch_Control
# -- Compiling module MUX2X1
# -- Compiling module Shift_Left_2
# -- Compiling module Sign_Extend
# -- Compiling module Registers
# -- Compiling module CPU
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 12:48:27 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_tb
# End time: 12:48:32 on Nov 26,2020, Elapsed time: 0:08:44
# Errors: 0, Warnings: 1
# vsim work.CPU_tb 
# Start time: 12:48:32 on Nov 26,2020
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.PC
# Loading work.InstrMEM
# Loading work.Control
# Loading work.MUX2X1
# Loading work.Registers
# Loading work.Sign_Extend
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.DataMEM
# Loading work.Adder
# Loading work.Shift_Left_2
# Loading work.Branch_Control
# ** Warning: (vsim-3015) CPU.v(67): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_Addr'. The port definition is at: InstrMEM/InstrMEM.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/CPU/InstrMEM File: InstrMEM/InstrMEM.v
add wave -position insertpoint sim:/CPU_tb/*
add wave -position insertpoint sim:/CPU_tb/CPU/*
add wave -position insertpoint sim:/CPU_tb/CPU/InstrMEM/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# --------------------------- [ Simulation Starts !! ] ---------------------------
run
run
run
source run.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:49:01 on Nov 26,2020
# vlog -reportprogress 300 "+incdir+~/2020_2_VLSI_System_Design/Projects/2020_Fall/RISC-I/Single-Cycle" CPU_tb.v 
# -- Compiling module ALU
# -- Compiling module ALU_Control
# -- Compiling module Control
# -- Compiling module DataMEM
# -- Compiling module InstrMEM
# -- Compiling module PC
# -- Compiling module Adder
# -- Compiling module Branch_Control
# -- Compiling module MUX2X1
# -- Compiling module Shift_Left_2
# -- Compiling module Sign_Extend
# -- Compiling module Registers
# -- Compiling module CPU
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 12:49:01 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_tb
# End time: 12:49:06 on Nov 26,2020, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
# vsim work.CPU_tb 
# Start time: 12:49:06 on Nov 26,2020
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.PC
# Loading work.InstrMEM
# Loading work.Control
# Loading work.MUX2X1
# Loading work.Registers
# Loading work.Sign_Extend
# Loading work.ALU_Control
# Loading work.ALU
# Loading work.DataMEM
# Loading work.Adder
# Loading work.Shift_Left_2
# Loading work.Branch_Control
add wave -position insertpoint sim:/CPU_tb/*
add wave -position insertpoint sim:/CPU_tb/CPU/*
add wave -position insertpoint sim:/CPU_tb/CPU/InstrMEM/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# --------------------------- [ Simulation Starts !! ] ---------------------------
run
run
run
run
run
run
