

================================================================
== Vivado HLS Report for 'Conv_0_squeeze_Relu_16'
================================================================
* Date:           Sat Feb 15 08:00:38 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     9216|     9217| 46.080 us | 46.085 us |  9216|  9216| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------+---------+---------+---------+-----------+-----------+------+------+----------+
        |            |         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |  Instance  |  Module |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +------------+---------+---------+---------+-----------+-----------+------+------+----------+
        |squeeze_U0  |squeeze  |     9216|     9217| 46.080 us | 46.085 us |  9216|  9216| dataflow |
        +------------+---------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     151|   1160|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     152|   1169|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------+---------+---------+-------+-----+------+-----+
    |  Instance  |  Module | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------+---------+---------+-------+-----+------+-----+
    |squeeze_U0  |squeeze  |        0|      0|  151|  1160|    0|
    +------------+---------+---------+-------+-----+------+-----+
    |Total       |         |        0|      0|  151|  1160|    0|
    +------------+---------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------+-----+-----+------------+-------------------------+--------------+
|ap_start           |  in |    1| ap_ctrl_hs | Conv_0_squeeze_Relu_.16 | return value |
|start_full_n       |  in |    1| ap_ctrl_hs | Conv_0_squeeze_Relu_.16 | return value |
|start_out          | out |    1| ap_ctrl_hs | Conv_0_squeeze_Relu_.16 | return value |
|start_write        | out |    1| ap_ctrl_hs | Conv_0_squeeze_Relu_.16 | return value |
|ap_clk             |  in |    1| ap_ctrl_hs | Conv_0_squeeze_Relu_.16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Conv_0_squeeze_Relu_.16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | Conv_0_squeeze_Relu_.16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Conv_0_squeeze_Relu_.16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Conv_0_squeeze_Relu_.16 | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Conv_0_squeeze_Relu_.16 | return value |
|in_0_V_V_dout      |  in |   16|   ap_fifo  |         in_0_V_V        |    pointer   |
|in_0_V_V_empty_n   |  in |    1|   ap_fifo  |         in_0_V_V        |    pointer   |
|in_0_V_V_read      | out |    1|   ap_fifo  |         in_0_V_V        |    pointer   |
|in_1_V_V_dout      |  in |   16|   ap_fifo  |         in_1_V_V        |    pointer   |
|in_1_V_V_empty_n   |  in |    1|   ap_fifo  |         in_1_V_V        |    pointer   |
|in_1_V_V_read      | out |    1|   ap_fifo  |         in_1_V_V        |    pointer   |
|in_2_V_V_dout      |  in |   16|   ap_fifo  |         in_2_V_V        |    pointer   |
|in_2_V_V_empty_n   |  in |    1|   ap_fifo  |         in_2_V_V        |    pointer   |
|in_2_V_V_read      | out |    1|   ap_fifo  |         in_2_V_V        |    pointer   |
|in_3_V_V_dout      |  in |   16|   ap_fifo  |         in_3_V_V        |    pointer   |
|in_3_V_V_empty_n   |  in |    1|   ap_fifo  |         in_3_V_V        |    pointer   |
|in_3_V_V_read      | out |    1|   ap_fifo  |         in_3_V_V        |    pointer   |
|out_0_V_V_din      | out |   16|   ap_fifo  |        out_0_V_V        |    pointer   |
|out_0_V_V_full_n   |  in |    1|   ap_fifo  |        out_0_V_V        |    pointer   |
|out_0_V_V_write    | out |    1|   ap_fifo  |        out_0_V_V        |    pointer   |
|out_1_V_V_din      | out |   16|   ap_fifo  |        out_1_V_V        |    pointer   |
|out_1_V_V_full_n   |  in |    1|   ap_fifo  |        out_1_V_V        |    pointer   |
|out_1_V_V_write    | out |    1|   ap_fifo  |        out_1_V_V        |    pointer   |
|out_2_V_V_din      | out |   16|   ap_fifo  |        out_2_V_V        |    pointer   |
|out_2_V_V_full_n   |  in |    1|   ap_fifo  |        out_2_V_V        |    pointer   |
|out_2_V_V_write    | out |    1|   ap_fifo  |        out_2_V_V        |    pointer   |
|out_3_V_V_din      | out |   16|   ap_fifo  |        out_3_V_V        |    pointer   |
|out_3_V_V_full_n   |  in |    1|   ap_fifo  |        out_3_V_V        |    pointer   |
|out_3_V_V_write    | out |    1|   ap_fifo  |        out_3_V_V        |    pointer   |
|out_4_V_V_din      | out |   16|   ap_fifo  |        out_4_V_V        |    pointer   |
|out_4_V_V_full_n   |  in |    1|   ap_fifo  |        out_4_V_V        |    pointer   |
|out_4_V_V_write    | out |    1|   ap_fifo  |        out_4_V_V        |    pointer   |
|out_5_V_V_din      | out |   16|   ap_fifo  |        out_5_V_V        |    pointer   |
|out_5_V_V_full_n   |  in |    1|   ap_fifo  |        out_5_V_V        |    pointer   |
|out_5_V_V_write    | out |    1|   ap_fifo  |        out_5_V_V        |    pointer   |
|out_6_V_V_din      | out |   16|   ap_fifo  |        out_6_V_V        |    pointer   |
|out_6_V_V_full_n   |  in |    1|   ap_fifo  |        out_6_V_V        |    pointer   |
|out_6_V_V_write    | out |    1|   ap_fifo  |        out_6_V_V        |    pointer   |
|out_7_V_V_din      | out |   16|   ap_fifo  |        out_7_V_V        |    pointer   |
|out_7_V_V_full_n   |  in |    1|   ap_fifo  |        out_7_V_V        |    pointer   |
|out_7_V_V_write    | out |    1|   ap_fifo  |        out_7_V_V        |    pointer   |
|out_8_V_V_din      | out |   16|   ap_fifo  |        out_8_V_V        |    pointer   |
|out_8_V_V_full_n   |  in |    1|   ap_fifo  |        out_8_V_V        |    pointer   |
|out_8_V_V_write    | out |    1|   ap_fifo  |        out_8_V_V        |    pointer   |
|out_9_V_V_din      | out |   16|   ap_fifo  |        out_9_V_V        |    pointer   |
|out_9_V_V_full_n   |  in |    1|   ap_fifo  |        out_9_V_V        |    pointer   |
|out_9_V_V_write    | out |    1|   ap_fifo  |        out_9_V_V        |    pointer   |
|out_10_V_V_din     | out |   16|   ap_fifo  |        out_10_V_V       |    pointer   |
|out_10_V_V_full_n  |  in |    1|   ap_fifo  |        out_10_V_V       |    pointer   |
|out_10_V_V_write   | out |    1|   ap_fifo  |        out_10_V_V       |    pointer   |
|out_11_V_V_din     | out |   16|   ap_fifo  |        out_11_V_V       |    pointer   |
|out_11_V_V_full_n  |  in |    1|   ap_fifo  |        out_11_V_V       |    pointer   |
|out_11_V_V_write   | out |    1|   ap_fifo  |        out_11_V_V       |    pointer   |
|out_12_V_V_din     | out |   16|   ap_fifo  |        out_12_V_V       |    pointer   |
|out_12_V_V_full_n  |  in |    1|   ap_fifo  |        out_12_V_V       |    pointer   |
|out_12_V_V_write   | out |    1|   ap_fifo  |        out_12_V_V       |    pointer   |
|out_13_V_V_din     | out |   16|   ap_fifo  |        out_13_V_V       |    pointer   |
|out_13_V_V_full_n  |  in |    1|   ap_fifo  |        out_13_V_V       |    pointer   |
|out_13_V_V_write   | out |    1|   ap_fifo  |        out_13_V_V       |    pointer   |
|out_14_V_V_din     | out |   16|   ap_fifo  |        out_14_V_V       |    pointer   |
|out_14_V_V_full_n  |  in |    1|   ap_fifo  |        out_14_V_V       |    pointer   |
|out_14_V_V_write   | out |    1|   ap_fifo  |        out_14_V_V       |    pointer   |
|out_15_V_V_din     | out |   16|   ap_fifo  |        out_15_V_V       |    pointer   |
|out_15_V_V_full_n  |  in |    1|   ap_fifo  |        out_15_V_V       |    pointer   |
|out_15_V_V_write   | out |    1|   ap_fifo  |        out_15_V_V       |    pointer   |
+-------------------+-----+-----+------------+-------------------------+--------------+

