Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 18 13:30:09 2023
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |              26 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                            Enable Signal                            |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sck_IBUF_BUFG  |                                                                     | design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |         1.00 |
|  sck_IBUF_BUFG  |                                                                     | BTNC_IBUF                                                                                                                  |                1 |              2 |         2.00 |
| ~sck_IBUF_BUFG  |                                                                     | BTNC_IBUF                                                                                                                  |                2 |              2 |         1.00 |
|  sck_IBUF_BUFG  |                                                                     |                                                                                                                            |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF |                                                                     | BTNC_IBUF                                                                                                                  |                5 |             21 |         4.20 |
| ~sck_IBUF_BUFG  | design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_d         | BTNC_IBUF                                                                                                                  |                7 |             32 |         4.57 |
| ~sck_IBUF_BUFG  | design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[31]_i_1_n_0 | BTNC_IBUF                                                                                                                  |                5 |             32 |         6.40 |
+-----------------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


