#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr  6 22:33:30 2023
# Process ID: 3936
# Current directory: C:/Users/Angus/Documents/GitHub/EE315BingoD/LFSR_Vivado_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10096 C:\Users\Angus\Documents\GitHub\EE315BingoD\LFSR_Vivado_Test\Bingo.xpr
# Log file: C:/Users/Angus/Documents/GitHub/EE315BingoD/LFSR_Vivado_Test/vivado.log
# Journal file: C:/Users/Angus/Documents/GitHub/EE315BingoD/LFSR_Vivado_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Angus/Documents/GitHub/EE315BingoD/LFSR_Vivado_Test/Bingo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/Bingo' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/Angus/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.930 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Angus/Documents/GitHub/EE315BingoD/LFSR_Vivado_Test/Bingo.srcs/sources_1/new/Bingo.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Angus/Documents/GitHub/EE315BingoD/LFSR_Vivado_Test/Bingo.srcs/sources_1/new/Bingo.vhd
close_project
open_project C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/PYNQ_Overlay/PYNQ_Overlay.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/ip_repo/LFSR_AXI_63BIT_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/PYNQ_Overlay/PYNQ_Overlay.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:LFSR_AXI_63BIT:1.0 - LFSR_AXI_64BIT_0
Successfully read diagram <design_1> from BD file <C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/PYNQ_Overlay/PYNQ_Overlay.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1341.277 ; gain = 75.879
ipx::edit_ip_in_project -upgrade true -name LFSR_AXI_63BIT_v1_0_project -directory C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/PYNQ_Overlay/PYNQ_Overlay.tmp/LFSR_AXI_63BIT_v1_0_project c:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/ip_repo/LFSR_AXI_63BIT_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/angus/desktop/ee315/vhdl/assignment_vivado/pynq_overlay/pynq_overlay.tmp/lfsr_axi_63bit_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/ip_repo/LFSR_AXI_63BIT_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1341.277 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
close_project
open_project C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/Bingo/Bingo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/Bingo/Bingo.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/Bingo/Bingo.srcs/sources_1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/PYNQ_Overlay/PYNQ_Overlay.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/ip_repo/LFSR_AXI_63BIT_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/PYNQ_Overlay/PYNQ_Overlay.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:LFSR_AXI_63BIT:1.0 - LFSR_AXI_64BIT_0
Successfully read diagram <design_1> from BD file <C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/PYNQ_Overlay/PYNQ_Overlay.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name LFSR_AXI_63BIT_v1_0_project -directory C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/PYNQ_Overlay/PYNQ_Overlay.tmp/LFSR_AXI_63BIT_v1_0_project c:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/ip_repo/LFSR_AXI_63BIT_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/angus/desktop/ee315/vhdl/assignment_vivado/pynq_overlay/pynq_overlay.tmp/lfsr_axi_63bit_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/ip_repo/LFSR_AXI_63BIT_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
close_project
open_project C:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/Bingo/Bingo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/Bingo/Bingo.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angus/Desktop/EE315/VHDL/Assignment_Vivado/Bingo/Bingo.srcs/sources_1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 22:39:49 2023...
