//D FLIP FLOP

module d_ff(clk,rst,d,q);
input clk,rst,d;
output reg  q;
  always@(posedge clk or posedge rst)
begin
  if (rst)begin
q<=0;
  end
else
begin
q<=d;
end
end
endmodule

//TESTBENCH
module tb;
reg clk,rst,d;
wire q;
  d_ff dut(.clk(clk),.rst(rst),.d(d),.q(q));
initial
begin
  $dumpfile("dump.vcd");
  $dumpvars;
d=0;
#10
d=1;
#10
d=0;
#10
d=1;
#10
  $finish();
end
endmodule
