power optim technologydepend circuit base symbol comput logic implic paper present novel approach problem optim combin circuit low power method inspir fact power analysi perform technolog map network give realist estim would technologyindepend level node switch activ circuit determin highpow node elimin redund addit remov node sort accord switch activ consid one time learn use identifi direct indirect logic implic insid network logic implic exploit add gate connect circuit may help elimin highpow dissip node thu reduc total switch activ power dissip entir circuit process iter iter start differ target node end result circuit decreas switch power besid gener optim algorithm propos new bddbase method comput satisfi observ implic logic network futhermor present heurist techniqu add remov redund technologydepend level restructur logic select place without destroy topolog map circuit experiment result show effect propos techniqu averag power reduc 34 64 reduct power possibl neglig increas circuit delay b introduct excess power dissip electron circuit reduc reliabl batteri life sever problem increas level transistor integra tion therefor much work done power optim techniqu stage design process highlevel design power dissip reduc algorithm transform chandrakasan et al 1995 architectur choic chandrakasan brodersen 1995 proper select highlevel synthesi tool macii et al 1997 logic levelth focu paperth main object lowpow synthesi algorithm reduct switch activ logic weight capacit load logic optim may occur technologyindepend technologydepend stage synthesi flow technologyindepend stage combin circuit optim twolevel minim bahar somenzi 1995 iman pedram 1995b dont care base minim shen et al 1992 iman pedram 1994 logic extract roy prasad 1992 iman pedram 1995a select collaps shen et al 1992 technologydepend stage technolog decomposit tsui et al 1993 technolog map tsui et al 1993 tiwari et al 1993 lin de man 1993 method propos final implement circuit avail power still reduc appli technolog remap vuillod et al 1997 gate resiz bahar et al 1994 coudert et al 1996 difficult measur power dissip technologyindepend circuit depend level accuraci therefor propos method appli technolog map circuit base idea reduc total switch activ network redund addit remov previou work subject includ method propos cheng entrena 1993 entrena cheng 1993 chang mareksadowska 1994 set mandatori assign gener given target wire set candid connect identifi candid connect ad circuit caus target fault becom untest therefor faulti connect becom redund howev sinc addit connect may chang circuit behavior redund check need verifi new connect redund may ad circuit anoth atpgbas approach propos rohfleish et al 1996 techniqu use analysi tool introduc rohfleish et al 1995 identifi permiss transform network may reduc power dissip method find permiss transform simulationbas implic classifi c1 c2 c3claus bitparallel fault simul perform elimin claus invalid remain potenti valid claus combin creat differ claus combin check valid use atpg complex claus includ number combin consid increas dramat work area redund addit remov use recurs learn guid process instanc work propos kunz menon 1994 introduc atpgbas method identifi indirect implic may indic use transform circuit implic identifi power optim base symbol comput logic implic delta 3 may use add redund connect guarante chang behavior circuit addit redund elimin step requir identifi redund connect creat ad new connect method start circuit alreadi implement gate technolog librari perform power analysi identifi high lowpow dissip node use sophist learn mechan relat trevillyan et al 1986 kunz pradhan 1992 kunz 1993 jain et al 1995 find satisfi observ implic circuit neighborhood target node implic use identifi network transform add remov connect circuit done kunz menon 1994 object elimin highpow node connect method innov two main aspect first use power learn procedur base symbol calcul rather atpgbas method approach allow identif gener form logic implic second oper technologydepend level allow accur power estim drive overal resynthesi process experiment result obtain sampl mcnc91 benchmark yang 1991 show viabil effect propos approach rest manuscript organ follow section 2 give definit subsequ usag section 3 propos symbol procedur comput logic implic use learn section 4 describ power optim procedur base redund addit remov section 5 dedic experiment result final section 6 give conclus direct futur work 2 background section provid definit term introduc concept use rest paper first defin characterist function relat next discuss concept untest fault show fault may elimin redund remov final show logic implic may use creat new untest fault circuit may subsequ remov creat overal better optim circuit 21 characterist function relat given set point boolean space possibl defin function call characterist function evalu 1 exactli point b n belong formal definit extend arbitrari finit set provid object set properli encod binari symbol sinc characterist function boolean function repres manipul effici binari decis diagram bdd bryant 1986 consequ usual possibl handl much larger set bdd characterist function use instead explicit enumer element set paper restrict attent relat set subset cartesian product let q two set let r theta q binari relat ie element r pair element q use differ set variabl element q repres relat characterist exampl consid set greeng grey red orangeg relat lower caseqg let us encod element use variabl similarli element q encod use variabl relat r r redg obvious definit binari relat given easili extend case nari relat relat subset cartesian product order n 22 circuit fault combin circuit c acycl network combin logic gate output gate g connect input gate g j g fanin j gate g j fanout gate g combin circuit may failur due wire short power sourc ground failur may observ stuckat fault failur circuit behav wire perman stuckat1 stuckat0 assum singl stuckat fault use model failur circuit let c combin circuit let c f circuit fault f present fault f untest output behavior c c f ident input vector appli c c f 23 redund addit remov automat test pattern gener program may use detect untest fault eg sentovich et al 1992 comput inform may use simplifi network propag constant valu zero one due untest stuckat connect throughout circuit redund remov one success approach logic optim eg cho et al 1993 howev effect greatli depend number redund circuit 100 testabl redund remov help reason techniqu base redund addit remov propos concept redund addit remov best explain exampl figur 1a stuckat fault testabl therefor simplif power optim base symbol comput logic implic delta 5 redund remov possibl network gate g10 transform 2input gate addit input connect invert output gate g6 see shade logic figur 1b behavior circuit primari output remain unalt howev three previous testabl fault shown xs figur 1b becom untest redund remov gate simplif invert chain collaps demorgan transform circuit simplifi shown figur 1e c e g6 g4 g8 g9 g10 x c e g6 g4 g8 g9 g10 x c e g6 x g6 c e g6 g4 x b c c e x fig 1 exampl redund addit remov ad redund gate connect circuit may increas area delay power consumpt amount may recover subsequ step redund remov furthermor redund network necessarili due suboptim design automat synthesi technolog map tool sometim resort redund gate insert increas speed digit design keutzer et al 1991 consequ redund addit remov delic oper perform within constraint object function minim 6 delta r bahar e lamp e macii 24 logic implic gener may larg varieti choic avail select new connect logic gate may ad origin circuit introduc redund kunz menon propos effect solut select connect method deriv recurs learn kunz menon 1994 recurs learn process determin valu assign necessari detect singl stuckat fault combin circuit process equival find direct indirect implic circuit find valu assign necessari given signal take specif valu satisfi implic make given signal observ observ implic 241 direct implic valu assign determin simpl propag signal valu circuit known direct satisfi implic exampl consid circuit figur 2 signal assign made assign directli impli valu assign assign g7 g8 justifi output gate g9 valu 1 c e g6 g4 g8 g9 g10 x fig 2 exampl circuit satisfi implic similarli valu assign given node observ determin simpl propag signal valu circuit known direct observ implic exampl consid circuit figur 3 g2 observ assign g1 g6 make gate g2 observ observ g2 directli impli c e g3 g4 g6 fig 3 exampl circuit observ implic power optim base symbol comput logic implic delta 7 242 indirect implic shown kunz menon 1994 resort direct implic perform redund addit remov may provid enough option achiev signific improv circuit optim thu interest look anoth type implic name indirect implic illustr concept indirect implic consid circuit figur 2 suppos signal assign made may option assign either justifi assign howev neither assign essenti therefor conclud essenti direct implic make assign howev upon closer spection determin valu assign indirectli impli valu assign 1 temporarili assign essenti satisfi g7 1 likewis temporarili assign find essenti assign either case essenti assign conclud essenti assign indirectli impli indirect implic shown previou exampl fall categori satisfi implic exampl indirect observ implic consid circuit figur 3 g3 observ must true vice versa therefor observ g3 indirectli impli satisfi implic bidirect properti appli observ implic exampl circuit shown figur 2 shown satisfi implic revers complement gener properti satisfi implic howev properti hold observ implic refer previou exampl figur 3 although observ g2 observ g1 impli impli assum g1 g2 alway observ condit lack bidirection make ad redund logic circuit constrain observ rather satisfi implic use reason implic two type must handl separ appli optim base redund addit remov kunz menon 1994 kunz menon observ presenc indirect implic good indic suboptim circuit especi true satisfi implic taken inspir approach implement power optim algorithm propos paper howev certain implic elimin consider simpli found direct propag logic valu fact observ implic found directli sinc determin primarili forward propag implic next section discuss direct well indirect implic comput symbol use bddbase data structur section 4 outlin overal optim procedur 8 delta r bahar e lamp e macii 3 comput implic symbol section introduc symbol procedur comput logic implic recurs learn follow liter either variabl complement cube product liter start set relat univers n boolean variabl j thought characterist function gate j describ function behavior exampl j nand gate input j gate boolean variabl assign way j evalu 0 variabl assign violat requir behavior gate invalid way entir network may describ within set ft j g may also use express observ relat gate instanc consid gate g4 figur 2 signal output gate g4 observ either primari output x sat ce g4ce 0 given initi assign ie assert ay may comput implic appli ay set ft j g furthermor may wish extract necessari essenti liter implic iy exampl assert appli characterist function 3 result implic becom 3 1 2 howev order satisfi characterist function given assert strictli necessari therefor implic store separ cy way given initi assert ay cy list essenti gate assign entir network implement use bdd cy repres singl cube shown later essenti liter requir simpl redund logic ad network therefor may benefici store separ 31 direct satisfi implic given set characterist function g initi assert comput direct satisfi implic use procedur impsatdirect shown figur 4 recal direct implic one found propag immedi effect logic assert forward backward specifi set relat without case analysi essenti implic return separ cube imp implement sat imp repres bdd direct implic comput follow first initi list implic cubefre essenti part next consid possibl direct implic one time gate set q line 2 power optim base symbol comput logic implic delta 9 procedur impsatdirectat sat 1 2 k fanout x 3 q 6 4 select remov oneq 5 sat sat 6 sat 7 8 j one continu 9 fanout x returnimpt sat fig 4 procedur impsatdirect set q contain fanout variabl support cube imp plu variabl imp first step loop select one gate q remov set insid loop line 4 10 procedur essenti call accord equat 4 discov new essenti implic exit loop return line k reduc zero impli assert logic inconsist one relat set subrel ft sat g liter function line 7 repres newli discov essenti implic pass loop new implic ad global implic cube imp line 9 therebi accumul implic origin assert implic variabl found also append set q line 10 order evalu effect rest network addit cube imp procedur impsatdirect also return sat becom reduc set relat compris cofactor origin relat respect essenti implic imp sat j imp notic sat j imp set implic albeit nonessenti one gener implic may also use optim network though straightforward appli network discuss detail later paper 32 direct observ implic observ implic also use evalu direct im plicat procedur impsatdirect may expand relat ob j evalu along sat whenev signal j observ frontier procedur renam impdirect shown figur 5 line 1 10 almost ident procedur impsatdirect observ implic comput begin line 12 gate k frontier find new implic way impsatdirect time use observ characterist function ob make procedur impdirectat sat ob 1 2 3 fkjxk frontier fanout x j 2 impg 4 q 6 5 select remov oneq sat 7 sat 8 9 j one continu 11 fanout x fkjxk frontier fanout x begin observ calcul 12 k frontier f 13 ob 14 ob 15 17 els f 19 21 ob frontier push forward 22 foreach 2 observ f 26 27 returnimpt sat ob fig 5 procedur impdirect power optim base symbol comput logic implic delta 11 code complic updat frontier reduc observ relat ob k evalu 1 fault observ least one fanout k frontier push forward includ fanout gate line 24 furthermor fanout gate k impli k remov frontier line 27 final frontier ever becom 0 ie empti assert observ never case check line 16 33 indirect recurs learn implic use symbol direct implic procedur previou section find indirect recurs learn implic set temporari orthogon constraint initi assert find implic base constraint extract common implic full set implic defin orthogon constraint set function ff although may use orthogon set function simplifi recurs implic procedur use orthogon constraint fy f 0 say extract function fy network add origin assert ay appli assert 1 0 separ network use equat 3 get two differ set implic 1 0 respect variabl j combin implic obtain new set implic direct indirect retain implic common 1 0 addit may choos save essenti implic separ appli equat 4 new set implic notic may recurs appli new orthogon constraint set transit relat potenti find even implic handl easili within bdd environ shown pseudocod figur 6 procedur indirectimp take input assert relat set sat ob addit take input level repres recurs level recurs call initi set 0 level exce specifi limit maxlevel search implic abandon procedur indirectimp return cube impcub repres set variabl direct indirect impli constant valu note indirect implic discov propag implic backward often found direct implic propag implic forward exampl indirect satisfi implic found figur 2 found direct implic 1 procedur indirectimpsat sat ob level f 1 directimpst sat ob 2 8it sat 3 level maxlevel returndirectimp 4 5 7 8 fig 6 procedur indirectimp implic law contrapositum previous mention make distinct indirect direct implic often good way sort promis implic inde may want elimin implic simpli indirectli obtain implic found backward propag may reason filter use howev interest observabilitybas implic well found forward direct use filter may good solut point discuss section 5 use bdd comput store indirect implic may seem ineffici compar simpl analysi topolog circuit may fact true interest singlevari implic deriv satisfi assign singleliter assert exampl b b 2 f0 1g howev comput implic symbol better suit find gener implic procedur store manipul comput gener ie complex express similar complex express restrict simpl cube fact separ essenti implic nonessenti one avail 4 power optim procedur describ implicationbas optim procedur reduc power dissip procedur consist four main step describ detail follow section 41 44 41 select assert function find implic comput indirect implic larg network shown section 3 comput expens therefor import prune search implic limit recurs level care select assert function ay upon implic found reduc cost even farther bahar et al 1996 propos extract subnetwork find implic within confin subnetwork note although implic found within boundari subnetwork implic must hold context entir network indirect implic often present specif circuit contain recon power optim base symbol comput logic implic delta 13 vergent fanout reconverg fanout presenc two distinct path common input gate fanout stem lead common output gate gate common gate path reconnect call reconverg gate exampl subnetwork reconverg fanout shown figur 7 two distinct path input c reconverg gate g9 experi bahar et al 1996 suggest order invest time find implic use search indirect implic limit subnetwork contain reconverg fanout reconverg gate use initi assert ay way implic may found predominantli backward propag signal valu toward primari input c e g6 g4 g8 g9 g10 x reconverg gate fig 7 network gate extract subnetwork shown grey approach may work well one concern satisfi implic may limit observ implic also exploit furthermor mention section 33 distinguish indirect direct implic becom less use filter sort promis implic sinc mani observ one found direct forward propag signal valu instead assert reconverg gate new strategi select gate rel low power dissip due either low switch activ low capacit load suitabl implic found lowpow assert gate includ ad redund logic use lowpow assert gate minim impact potenti increas power dissip switch activ capacit load alreadi low addit use signal input gate may dampen effect switch activ gate exampl gate high switch activ connect signal tend toward 0 valu time switch infrequ may prevent output gate switch frequent moreov addit may allow remov highpow connect gate therefor although assert gate power increas net result overal decreas power consumpt assert gate select output valu altern set 0 1 implic procedur find relat exist given one assert sinc assert gate may exist anywher within network 14 delta r bahar e lamp e macii subnetwork valu propag backward forward logic 42 find right addit found implic given assert select gate use inform add gate andor connect circuit retain behavior origin one primari output use method similar data flow analysi trevillyan et al 1986 determin modif given assert implic implic gate transit fanin assert gate x consid first case implic also express x 0 given function f implic express dont care condit f x dc f x x may transform f f ad dont care term output f without chang behavior primari output circuit word origin circuit modifi ore dont care term ie implic gate output gate x similarli case instead use dont care express use analog express x transform f f word circuit modifi and implic gate output gate x exampl method appli refer back circuit figur 1a b show addit connect ad due implic 1 accord implic modifi function output gate g9 without chang behavior circuit insert circuit notic gate ad network absorb invert g11 becom 2input gate note essenti assert gate transit fanin implic sinc replac function f x f x would creat cyclic network 43 find remov redund redund circuitri ad use automat test pattern gener procedur implement si sentovich et al 1992 find new redund creat network whether implic found use entir network within boundari subnetwork find remov redund done entir network gener list possibl redund connect sinc newli ad gate redund need make sure includ list result redund remov order depend remov redund power optim base symbol comput logic implic delta 15 connect network may creat new redund andor make exist one longer redund sinc primari object reduc power dissip sort redund connect order decreas power dissip remov start top list atpg identifi redund fault remov ultim goal elimin fanout connect target high power dissip node redund remov procedur one implement si use purpos two main reason first optim occur restructur boolean network consequ even redund remov oper technolog map design end result optim technolog independ descript requir remap onto target gate librari may lead signific chang structur origin network undesir context lowpow resynthesi sinc network transform made resynthesi base origin circuit implement second redund remov usual target area minim may obvious affect circuit perform implement redund remov algorithm resembl sweep procedur implement si oper gate circuit rather node boolean network addit perform limit number transform name procedur simplifi gate whose input constant b collaps invert chain origin circuit structur perform preserv gate simplif three simplif applic given gate g one input constant 1 constant valu control valu g g replac connect either v dd ground depend function gate 2 constant valu noncontrol valu g g two input g replac gate g taken librari implement logic function g one less input 3 constant valu noncontrol valu g g twoinput gate g replac invert buffer usual cell librari contain sever gate implement function differ size therefor delay load drive capabl select replac gate g gate approxim drive strength origin gate g invert chain collaps invert chain commonli encount cir cuit especi case speed critic collaps invert belong speedup chain though advantag point view area possibl power may detriment effect perform cir cuit hand simplif gate due redund remov may produc invert chain may easili elimin without slow network elimin invert chain case transform increas critic delay origin circuit invert g obtain simplif complex gate first check g belong chain elimin certain constraint satisfi g companion invert chain ie invert feed g invert fed remov particular order safe remov invert chain 1 first invert multipl fanout 2 load output invert chain must greater load current seen gate preced invert chain first restrict may unnecessarili conserv howev remov impli sometim extra invert need insert fanout branch first invert therebi possibl introduc area power delay degrad 44 choos best network ad redund gate connect circuit may increas area delay power consumpt amount may recover subsequ step redund remov given assert network creat liter implic cube elect save run implic procedur may choos elimin implic list possibl candid creat cyclic network may add connect alreadi highdissip node new network obtain ad appropri redund logic accord chosen implic section 42 find remov newli creat redund section 43 power delay estim run new network best network select use replac exist network criteria use carri network select base combin delay power consumpt discuss detail section 5 5 experiment result section present result obtain appli optim procedur combin circuit mcnc91 benchmark suit experi run within si environ sun ultrasparc 170 workstat 300 mb memori circuit initi optim use si script scriptrug map either area use map delay use map n 1 afg librari use map circuit contain nand invert gate allow 4 input 5 drive option gener gate larger drive strength larger cell area howev two valu increas rate map method bahar et al 1994 use resiz gate smaller gate circuit delay penalti incur ensur gain made experi result optim procedur improperli size gate statist circuit report tabl 1 particular number gate area 2 delay nsec power consumpt w shown power dissip estim use simul method ghosh et al 1992 set experi optim procedur iter appli circuit find implic use redund addit remov step gate circuit resiz without increas critic delay power optim base symbol comput logic implic delta 17 tabl 1 circuit statist optim circuit initi statist map area initi statist map speed gate area delay power gate area delay power 9sym 159 236176 1779 629 276 404840 1095 1743 clip 104 146624 1743 427 167 249632 1229 1205 inc misex1 50 66352 1379 192 76 111244 994 525 alu4 169 234784 1993 628 247 344056 1406 1391 cordic 67 90944 1164 280 85 123192 953 474 cp 897 1286208 4009 1932 1272 1694412 1368 2772 51 set delay power constraint first set experi run determin choos new network among choic sever choos best implic appli network done bahar et al 1996 network choic may base sole one lowest power dissip constraint delay new network increas fix percentag usual 5 robust approach may use combin delay power select best network may temporarili allow power increas power implic may subsequ appli thu greater impact reduc power dissip experi discuss follow section 511 power threshold one optim alreadi mention section 44 addit power threshold basi power threshold observ differ power two network small better result obtain choos network smaller delay fall back delay two network equal differ power matter small use make determin heurist take advantag fact final network resiz base delay origin network larg improv delay give resiz algorithm abil make signific addit power gain layout transistor also allow transform may accept previous increas delay much set experi done determin valu optim threshold valu test done valu 10 275w interv 025w test circuit area map run also done threshold 0 run base power alon figur 8 show optim threshold valu 2w result reason discuss earlier paper final power affect two variabl power delay also allow power increas slightli may creat new implic lead even greater decreas power dissip total power vs threshold673067706810000 100 125 150 175 200 225 250 275 threshold total power fig 8 power dissip given threshold valu 512 delay toler anoth paramet vari delay tol eranc defin allow percent increas delay final circuit origin circuit interest observ rais delay toler alway result slower final network often mani transform choic made final network obtain transform increas delay often offset transform decreas yet increas delay toler increas number network choos word like power threshold increas delay toler increas probabl power save implic found sever observ made data first increas delay toler averag effect increas delay ever depend circuit allow flexibl delay per iter allow one obtain final circuit lower power faster origin circuit second greater success found test delaymap circuit compar areamap circuit reason sinc delay map circuit definit design achiev minimum delay extrem small sacrific delay produc rel larg power save area map circuit result experi shown figur 9 10 seen increas delay toler averag delay go also certain delay toler level seen decreas power small insignific graph delay toler 200 interpret infinit power optim base symbol comput logic implic delta 19 delay toler effects630065006700690071007300 delay toler power normal delay total power normal delay fig 9 powerdelay tradeoff curv vari delay toler circuit map area total power vs delay tolerance105001150012500135001450015500100 105 110 115 120 125 130 135 140 145 150 155 160 165 170 175 180 185 190 195 200 delay toler total power normal delay total power normal delay fig 10 powerdelay tradeoff curv vari delay toler circuit map speed tabl 2 statist redund addit remov circuit map area gate area delay power imp ob deltap deltad deltaa 9sym 178 241744 1834 483 98 48 077 103 102 clip 88 117392 1548 274 43 14 064 089 080 inc 97 127136 2206 259 67 24 073 092 108 alu4 126 163792 1938 354 74 28 056 097 070 cordic averag 072 096 093 tabl 3 statist resiz gate tabl 2 chang power delay area given rel shown tabl 1 column 25 area delay power deltap deltad deltaa 9sym 241744 1806 470 075 102 102 clip 117392 1544 255 060 089 080 inc 127136 2232 236 066 093 108 rd53 40832 1093 111 074 104 093 cordic 79344 1212 197 070 104 087 averag 068 096 093 52 individu experi result obtain first set experi show individu power delay area characterist circuit redund addit remov resiz complet experi recurs level find implic limit 1 ie maxlevel 1 figur 6 implic appli use power threshold 2w delay toler 5 origin circuit delay redund addit remov gate circuit resiz without increas critic delay critic delay final circuit never greater 5 report tabl 1 tabl give final statist circuit tabl 2 4 report result appli redund addit remov tabl 2 start power optim base symbol comput logic implic delta 21 tabl 4 statist redund addit remov circuit map speed gate area delay power imp ob deltap deltad deltaa clip 134 195692 1250 828 71 24 069 102 078 inc 115 158224 1609 450 71 misex1 68 94656 1038 370 43 19 070 104 085 cordic averag 073 103 083 tabl 5 statist resiz gate tabl 4 chang power delay area given rel shown tabl 1 column 69 area delay power deltap deltad deltaa 9sym 354844 1148 1351 078 105 088 clip 170752 1221 496 041 099 068 inc 146160 1637 295 046 100 082 misex1 92336 1027 331 063 103 083 alu4 228288 1399 690 050 100 066 cordic 109040 989 420 089 104 089 averag 064 102 080 circuit map area tabl 4 start circuit map speed number accept implic shown column label imp show mani observ implic rel chang power delay area shown column label deltap deltad eg 075 deltap column indic 25 reduct power compar given tabl 1 result final step gate resiz shown tabl 3 5 respect chang power delay area given rel shown tabl 1 notic circuit shown tabl 2 3 chang area remain gate resiz sinc circuit origin map area optim gate alreadi near minimum size 22 delta r bahar e lamp e macii therefor even resiz addit save area possibl howev slight improv power delay still possibl resiz sinc librari cell area gate differ drive strength effect method shown present result exampl case map area 49 power reduct obtain circuit rd84 hand case circuit map speed 64 power save obtain benchmark bw averag power save 34 obtain area speed map circuit combin interest point relationship power reduct circuit delay area circuit averag 36 reduct power delay increas 2 speed map circuit decreas 4 area map circuit howev exampl delay decreas significantli instanc tabl 3 circuit bw map area show 31 decreas power along 22 decreas delay result help emphas low power need alway come expens reduc perform addit alway case smaller devic must use obtain lowerpow dissip exampl circuit c432 tabl 3 area increas 1 power dissip decreas 37 result emphas need consid switch activ optim power 6 conclus futur work success power optim need driven power analysi perform power analysi directli technologymap circuit select target search implic area ie assert function indic promis reduc power dissip start appropri assert gate lowpow minim achiev network transform base implic obtain use symbol bddbase comput method shown obtain 64 decreas power dissip averag 34 power reduct circuit although circuit present result small moder size method expand larger circuit well larger size circuit howev execut time may increas significantli execut bottleneck bddbase algorithm find implic rather atpg algorithm within si use identifi redund connect redund identif remov techniqu present iyer abramovici 1994 may use allevi bottleneck futur work would like take advantag gener implic mention symbol algorithm enhanc allow us reduc power dissip addit work identifi power transform simpl invert chain collaps may appli circuit order reduc area power delay cost transform may includ applic demorgan law expand type gate includ librari instanc may advantag collaps say nand invert nandinvert cluster complex gate final work refin method select assert gate find suitabl subnetwork search implic power optim base symbol comput logic implic delta 23 acknowledg would like thank fabio somenzi gari hachtel mani help comment suggest made first draft r symbol comput logic implic technologydepend lowpow synthesi ieee intern symposium low power electron design august symbol method reduc power consumpt circuit contain fals path boolean techniqu lowpow driven resynthesi ieeeacm intern confer comput aid design novemb minim power consumpt digit cmo circuit optim power use transform perturb simplifi multilevel boolean network optim redund identificationremov test gener sequenti circuit use implicit state enumer new algorithm gate size compar studi sequenti logic optim redund addit remov estim averag switch activ combin sequenti circuit logic extract factor low power advanc verif techniqu base learn redund necessari reduc hannib effici tool logic verif base recurs learn ieeeacm intern confer comput aid design novemb ieeeacm intern confer comput aid design novemb recurs learn attract altern decis tree test gener digit circuit reduc power dissip technolog map structur transform logic claus analysi delay opti mizat syclop synthesi cmo logic low power ap plicat sequenti circuit design use synthesi optim averag power dissip random pattern testabl cmo combin logic network technolog map low power global flow analysi automat logic design technolog decomposit map target low power dissip logic synthesi optim benchmark user guid version 30 tr graphbas algorithm boolean function manipul redund necessari reduc delay estim averag switch activ combin sequenti circuit technolog decomposit map target low power dissip technolog map lower power perturb simplifi multilevel logic optim implic analysi symbol method reduc power consumpt circuit contain fals path multilevel network optim low power logic extract factor low power advanc verif techniqu base learn logic claus analysi delay optim boolean techniqu low power driven resynthesi twolevel logic minim low power new algorithm gate size reduc power dissip technolog map structur transform symbol comput logic implic technologydepend lowpow synthesi sequenti logic optim redund addit remov remap low power tight time constraint highlevel power model estim optim averag power dissip random pattern testabl cmo combin logic network sequenti circuit design use synthesi optim recurs learn ctr luca benini giovanni de mich logic synthesi low power logic synthesi verif kluwer academ publish norwel 2001 l e brackenburi w shao lower power experiment risc processor microprocessor microsystem v31 n5 p360368 august 2007