# //  ModelSim SE-64 10.1c Jul 27 2012 Linux 3.2.0-0.bpo.4-amd64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Project file /home/vhdlp21/git/hdl-lab/work/vsim/hdllab2013.mpf was not found.
# Unable to open project.
# Loading project modules
# Compile of alu.v was successful.
# Compile of cpu.v failed with 1 errors.
# Compile of decode.v failed with 1 errors.
# Compile of pc_ctrl.v failed with 1 errors.
# Compile of registers.v failed with 1 errors.
# Compile of alu_testbench.v was successful.
# Compile of clock_generator.v was successful.
# Compile of decode_tb.v failed with 1 errors.
# Compile of memory.v failed with 1 errors.
# Compile of pc_ctrl_tb.v failed with 1 errors.
# Compile of registers_tb.v failed with 1 errors.
# Compile of reset_generator.v was successful.
# Compile of testbench.v failed with 1 errors.
# 13 compiles, 9 failed with 9 errors. 
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# 2 compiles, 0 failed with no errors. 
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# Compile of decode.v failed with 1 errors.
# 3 compiles, 1 failed with 1 error. 
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# Compile of decode.v failed with 1 errors.
# 3 compiles, 1 failed with 1 error. 
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# Compile of decode.v failed with 1 errors.
# 3 compiles, 1 failed with 1 error. 
# reading /cad/mentor/tools/ModelSim_SE10.1C/modeltech/linux_x86_64/../modelsim.ini
# Loading project modules
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# Compile of decode.v failed with 1 errors.
# 3 compiles, 1 failed with 1 error. 
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# Compile of decode.v failed with 1 errors.
# 3 compiles, 1 failed with 1 error. 
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# Compile of decode.v was successful.
# 3 compiles, 0 failed with no errors. 
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# Compile of decode.v was successful.
# Compile of cpu.v failed with 1 errors.
# Compile of pc_ctrl.v failed with 1 errors.
# Compile of registers.v failed with 1 errors.
# 6 compiles, 3 failed with 3 errors. 
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# Compile of decode.v was successful.
# Compile of decode_tb.v failed with 1 errors.
# 4 compiles, 1 failed with 1 error. 
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# Compile of decode.v was successful.
# Compile of decode_tb.v failed with 1 errors.
# 4 compiles, 1 failed with 1 error. 
# Compile of alu.v was successful.
# Compile of alu_testbench.v was successful.
# Compile of decode.v was successful.
# Compile of decode_tb.v was successful.
# 4 compiles, 0 failed with no errors. 
vsim -novopt work.alu_tb
# vsim -novopt work.alu_tb 
# Refreshing /home/vhdlp21/git/hdl-lab/work/vsim/work.alu_tb
# Loading work.alu_tb
# Refreshing /home/vhdlp21/git/hdl-lab/work/vsim/work.alu
# Loading work.alu
add wave -position insertpoint  \
sim:/alu_tb/imm \
sim:/alu_tb/rn \
sim:/alu_tb/sel \
sim:/alu_tb/result \
sim:/alu_tb/apsr
# Compile of decode_tb.v was successful.
run
#                    0  sel= 000 imm=          1 rn=          1 result=          2 apsr= 0000
run
#                    1  sel= 101 imm=          1 rn=          5 result=          4 apsr= 0000
#                    2  sel= 001 imm=          3 rn=          1 result=          3 apsr= 0000
#                    3  sel= 010 imm=          3 rn=          1 result=          1 apsr= 0000
#                    4  sel= 101 imm=          1 rn=          3 result=          2 apsr= 0000
#                    5  sel= 101 imm=          1 rn=          1 result=          0 apsr= 0100
#                    6  sel= 101 imm=          2 rn=          1 result= 4294967295 apsr= 1000
# ** Note: $finish    : /home/vhdlp21/git/hdl-lab/sources/testbench/alu_testbench.v(72)
#    Time: 506 ns  Iteration: 0  Instance: /alu_tb
# 1
# Break in Module alu_tb at /home/vhdlp21/git/hdl-lab/sources/testbench/alu_testbench.v line 72
