#Timing report of worst 28 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                   12.020    12.020
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    13.413
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.289    15.702
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    17.094
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                     0.000    17.094
data arrival time                                                                                          17.094

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                   12.020    12.020
clock uncertainty                                                                                 0.000    12.020
cell hold time                                                                                    0.571    12.591
data required time                                                                                         12.591
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -12.591
data arrival time                                                                                          17.094
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.503


#Path 2
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                       11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.987    16.469
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                       4.703    21.173
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                        0.909    22.082
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                        0.000    22.082
data arrival time                                                                                             22.082

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                      14.919    14.919
clock uncertainty                                                                                    0.000    14.919
cell hold time                                                                                       0.571    15.490
data required time                                                                                            15.490
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -15.490
data arrival time                                                                                             22.082
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    6.592


#Path 3
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                       11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.987    16.469
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                       3.756    20.225
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        0.909    21.134
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                        0.000    21.134
data arrival time                                                                                             21.134

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      13.929    13.929
clock uncertainty                                                                                    0.000    13.929
cell hold time                                                                                       0.571    14.500
data required time                                                                                            14.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -14.500
data arrival time                                                                                             21.134
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    6.634


#Path 4
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                      11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.987    16.469
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                       4.311    20.780
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        0.909    21.689
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                       0.000    21.689
data arrival time                                                                                            21.689

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                     13.972    13.972
clock uncertainty                                                                                   0.000    13.972
cell hold time                                                                                      0.571    14.543
data required time                                                                                           14.543
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -14.543
data arrival time                                                                                            21.689
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   7.146


#Path 5
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                      11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.987    16.469
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                       3.716    20.185
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        0.909    21.094
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                        0.000    21.094
data arrival time                                                                                            21.094

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                      13.006    13.006
clock uncertainty                                                                                   0.000    13.006
cell hold time                                                                                      0.571    13.577
data required time                                                                                           13.577
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -13.577
data arrival time                                                                                            21.094
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   7.517


#Path 6
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                       11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    12.687
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              4.027    16.714
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               0.975    17.689
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                       2.486    20.175
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                        1.041    21.216
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                        0.000    21.216
data arrival time                                                                                             21.216

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                      12.963    12.963
clock uncertainty                                                                                    0.000    12.963
cell hold time                                                                                       0.571    13.534
data required time                                                                                            13.534
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -13.534
data arrival time                                                                                             21.216
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.683


#Path 7
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                      11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.393    12.687
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             4.027    16.714
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              0.975    17.689
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                       4.294    21.983
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                        1.041    23.024
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                        0.000    23.024
data arrival time                                                                                            23.024

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                      14.701    14.701
clock uncertainty                                                                                   0.000    14.701
cell hold time                                                                                      0.571    15.272
data required time                                                                                           15.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -15.272
data arrival time                                                                                            23.024
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   7.752


#Path 8
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                       11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.987    16.469
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                       3.127    19.597
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                        0.909    20.506
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                        0.000    20.506
data arrival time                                                                                             20.506

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                      12.067    12.067
clock uncertainty                                                                                    0.000    12.067
cell hold time                                                                                       0.571    12.638
data required time                                                                                            12.638
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -12.638
data arrival time                                                                                             20.506
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.867


#Path 9
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                10.434    10.434
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    11.826
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    14.248
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    15.223
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                 2.611    17.834
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                  1.041    18.876
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                  0.000    18.876
data arrival time                                                                                                      18.876

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                10.434    10.434
clock uncertainty                                                                                             0.000    10.434
cell hold time                                                                                                0.571    11.005
data required time                                                                                                     11.005
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -11.005
data arrival time                                                                                                      18.876
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.871


#Path 10
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                       11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.987    16.469
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                       4.064    20.534
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                        0.909    21.443
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                        0.000    21.443
data arrival time                                                                                             21.443

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                      12.929    12.929
clock uncertainty                                                                                    0.000    12.929
cell hold time                                                                                       0.571    13.500
data required time                                                                                            13.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -13.500
data arrival time                                                                                             21.443
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.942


#Path 11
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                10.311    10.311
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    11.704
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.383    14.087
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    15.061
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XA1[0] (T_FRAG)                                 2.383    17.445
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                  1.392    18.836
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                  0.000    18.836
data arrival time                                                                                                       18.836

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                10.311    10.311
clock uncertainty                                                                                              0.000    10.311
cell hold time                                                                                                 0.571    10.882
data required time                                                                                                      10.882
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -10.882
data arrival time                                                                                                       18.836
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.955


#Path 12
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                      11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.393    12.687
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             4.027    16.714
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              0.975    17.689
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                       3.590    21.279
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                        1.041    22.320
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                       0.000    22.320
data arrival time                                                                                            22.320

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                     13.762    13.762
clock uncertainty                                                                                   0.000    13.762
cell hold time                                                                                      0.571    14.333
data required time                                                                                           14.333
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -14.333
data arrival time                                                                                            22.320
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   7.986


#Path 13
Startpoint: delay_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                12.853    12.853
delay_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.246
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    16.668
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.643
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                                 2.383    20.026
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                  1.392    21.418
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                  0.000    21.418
data arrival time                                                                                                      21.418

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                12.853    12.853
clock uncertainty                                                                                             0.000    12.853
cell hold time                                                                                                0.571    13.424
data required time                                                                                                     13.424
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -13.424
data arrival time                                                                                                      21.418
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.993


#Path 14
Startpoint: delay_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                13.761    13.761
delay_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    15.154
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    17.575
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.550
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XA1[0] (T_FRAG)                                 2.383    20.933
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                  1.392    22.325
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                  0.000    22.325
data arrival time                                                                                                      22.325

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                13.761    13.761
clock uncertainty                                                                                             0.000    13.761
cell hold time                                                                                                0.571    14.332
data required time                                                                                                     14.332
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -14.332
data arrival time                                                                                                      22.325
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.993


#Path 15
Startpoint: delay_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                13.952    13.952
delay_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    15.344
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    17.766
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.741
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XA1[0] (T_FRAG)                                 2.383    21.124
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                  1.392    22.516
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                  0.000    22.516
data arrival time                                                                                                      22.516

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                13.952    13.952
clock uncertainty                                                                                             0.000    13.952
cell hold time                                                                                                0.571    14.523
data required time                                                                                                     14.523
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -14.523
data arrival time                                                                                                      22.516
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.993


#Path 16
Startpoint: delay_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                12.040    12.040
delay_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    13.433
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.855
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.829
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XA1[0] (T_FRAG)                                 2.383    19.213
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                  1.392    20.604
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                  0.000    20.604
data arrival time                                                                                                       20.604

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                12.040    12.040
clock uncertainty                                                                                              0.000    12.040
cell hold time                                                                                                 0.571    12.611
data required time                                                                                                      12.611
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -12.611
data arrival time                                                                                                       20.604
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 17
Startpoint: delay_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                12.127    12.127
delay_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    13.520
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.942
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.917
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XA1[0] (T_FRAG)                                 2.383    19.300
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                  1.392    20.692
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                  0.000    20.692
data arrival time                                                                                                       20.692

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                12.127    12.127
clock uncertainty                                                                                              0.000    12.127
cell hold time                                                                                                 0.571    12.698
data required time                                                                                                      12.698
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -12.698
data arrival time                                                                                                       20.692
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              7.993


#Path 18
Startpoint: delay_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                13.112    13.112
delay_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.504
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.233    16.738
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    18.071
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XA1[0] (T_FRAG)                                 2.383    20.454
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                  1.392    21.846
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                  0.000    21.846
data arrival time                                                                                                       21.846

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                13.112    13.112
clock uncertainty                                                                                              0.000    13.112
cell hold time                                                                                                 0.571    13.683
data required time                                                                                                      13.683
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -13.683
data arrival time                                                                                                       21.846
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              8.163


#Path 19
Startpoint: delay_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                12.866    12.866
delay_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    14.259
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.276    16.535
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    17.881
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XA1[0] (T_FRAG)                                 2.383    20.264
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                  1.392    21.656
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                  0.000    21.656
data arrival time                                                                                                       21.656

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                12.866    12.866
clock uncertainty                                                                                              0.000    12.866
cell hold time                                                                                                 0.571    13.437
data required time                                                                                                      13.437
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -13.437
data arrival time                                                                                                       21.656
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              8.219


#Path 20
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                       11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.987    16.469
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XAB[0] (T_FRAG)                       4.115    20.585
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                        0.909    21.494
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                        0.000    21.494
data arrival time                                                                                             21.494

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      12.006    12.006
clock uncertainty                                                                                    0.000    12.006
cell hold time                                                                                       0.571    12.577
data required time                                                                                            12.577
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -12.577
data arrival time                                                                                             21.494
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    8.917


#Path 21
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                           11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                           1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                  2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.987    16.469
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                       3.661    20.131
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        0.909    21.040
delay_dff_Q_2.QD[0] (Q_FRAG)                                                             0.000    21.040
data arrival time                                                                                 21.040

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                           11.294    11.294
clock uncertainty                                                                        0.000    11.294
cell hold time                                                                           0.571    11.865
data required time                                                                                11.865
--------------------------------------------------------------------------------------------------------
data required time                                                                               -11.865
data arrival time                                                                                 21.040
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        9.175


#Path 22
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                12.020    12.020
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    13.413
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.267    15.680
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    16.532
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XA1[0] (T_FRAG)                                 3.048    19.580
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                  1.392    20.972
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                  0.000    20.972
data arrival time                                                                                                       20.972

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                11.171    11.171
clock uncertainty                                                                                              0.000    11.171
cell hold time                                                                                                 0.571    11.742
data required time                                                                                                      11.742
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -11.742
data arrival time                                                                                                       20.972
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              9.229


#Path 23
Startpoint: delay_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                11.267    11.267
delay_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    12.660
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.668    15.328
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    16.674
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                 3.546    20.220
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.041    21.261
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                  0.000    21.261
data arrival time                                                                                                      21.261

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                11.267    11.267
clock uncertainty                                                                                             0.000    11.267
cell hold time                                                                                                0.571    11.838
data required time                                                                                                     11.838
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -11.838
data arrival time                                                                                                      21.261
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             9.423


#Path 24
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                       11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.987    16.469
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XAB[0] (T_FRAG)                       5.305    21.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                        0.909    22.683
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                        0.000    22.683
data arrival time                                                                                             22.683

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                      12.095    12.095
clock uncertainty                                                                                    0.000    12.095
cell hold time                                                                                       0.571    12.666
data required time                                                                                            12.666
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -12.666
data arrival time                                                                                             22.683
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   10.017


#Path 25
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                       11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                              2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.987    16.469
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                       5.688    22.157
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                        0.909    23.066
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                        0.000    23.066
data arrival time                                                                                             23.066

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                      12.195    12.195
clock uncertainty                                                                                    0.000    12.195
cell hold time                                                                                       0.571    12.766
data required time                                                                                            12.766
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -12.766
data arrival time                                                                                             23.066
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   10.301


#Path 26
Startpoint: clock_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                    14.258    14.258
clock_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                    1.393    15.651
clock_LUT1_I0.f_frag.FS[0] (F_FRAG)                              5.360    21.010
clock_LUT1_I0.f_frag.FZ[0] (F_FRAG)                              0.698    21.709
clock_dffe_Q.QD[0] (Q_FRAG)                                      3.423    25.131
data arrival time                                                         25.131

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                    14.258    14.258
clock uncertainty                                                0.000    14.258
cell hold time                                                   0.571    14.829
data required time                                                        14.829
--------------------------------------------------------------------------------
data required time                                                       -14.829
data arrival time                                                         25.131
--------------------------------------------------------------------------------
slack (MET)                                                               10.302


#Path 27
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                11.294    11.294
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    12.687
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                       2.795    15.482
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.987    16.469
clock_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 4.279    20.748
clock_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  0.852    21.600
clock_dffe_Q.QEN[0] (Q_FRAG)                                                  4.030    25.631
data arrival time                                                                      25.631

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                                 14.258    14.258
clock uncertainty                                                             0.000    14.258
cell hold time                                                               -0.394    13.864
data required time                                                                     13.864
---------------------------------------------------------------------------------------------
data required time                                                                    -13.864
data arrival time                                                                      25.631
---------------------------------------------------------------------------------------------
slack (MET)                                                                            11.767


#Path 28
Startpoint: clock_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:clock.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                          14.258    14.258
clock_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.393    15.651
$iopadmap$three.clock.O_DAT[0] (BIDIR_CELL)                            7.281    22.932
$iopadmap$three.clock.O_PAD_$out[0] (BIDIR_CELL)                       9.726    32.658
out:clock.outpad[0] (.output)                                          0.000    32.658
data arrival time                                                               32.658

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                              -0.000
data arrival time                                                               32.658
--------------------------------------------------------------------------------------
slack (MET)                                                                     32.658


#End of timing report
