# Hi there 👋 I'm Ruthvik Reddy Anthireddigari!

### 🚀 Passionate about VLSI | FPGA | Embedded Systems | AI Projects  
🔭 Currently working on building expertise in VLSI Design, Physical Design, and Design Verification.  
🎯 Focused on bridging the gap between academics and industry through projects and continuous learning.  
📚 Always exploring emerging technologies and contributing to open-source innovation.

---

## 🛠️ Skills & Interests:
- **VLSI Design:** RTL to GDSII Flow, Physical Design, Design Verification (SystemVerilog/UVM)
- **FPGA Development:** Verilog, VHDL, Vivado, Quartus, QuestaSim
- **Embedded Systems:** C programming, Microcontrollers, Real-Time Systems
- **AI Applications:** AI-based semiconductor analysis tools, resume tailoring systems
- **Tools:** Xilinx Vivado, Intel Quartus, QuestaSim, ModelSim, Python, Git, Linux

---

## 🌱 Currently Learning:
- Advanced Physical Design Concepts (Clock Tree Synthesis, Routing, Timing Closure)
- SystemVerilog for Verification
- AI-driven applications for Semiconductor and Engineering domains

---

## 📈 GitHub Stats:
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Ruthvik-reddy-A&show_icons=true&theme=radical" width="48%" />
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Ruthvik-reddy-A&theme=radical" width="48%" />
</p>

---

## ✍️ Latest Projects:
- **🧠 AI-Based Resume Tailoring Tool**  
  _Auto-edits resumes based on job descriptions using GPT models._  


- **⚡ FPGA Image Processing Project**  
  _Real-time image transformations on FPGA development boards._

---

## 🤝 Let's Connect:
- [LinkedIn](https://www.linkedin.com/in/ruthvik-reddy-a-8354301a2/)
- Email: reddy.ruthvik0411@gmail.com

---

> **_"Consistency beats intensity. One commit a day keeps stagnation away."_**

