// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/17/2021 18:50:24"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module core (
	clock,
	resetn,
	x,
	y);
input 	reg clock ;
input 	reg resetn ;
input 	reg [31:0] x ;
output 	reg [31:0] y ;

// Design Ports Information
// x[27]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[28]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[29]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[30]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[0]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[7]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[8]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[9]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[10]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[11]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[12]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[13]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[14]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[15]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[16]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[17]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[18]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[19]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[20]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[21]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[22]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[23]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[24]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[25]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[26]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[27]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[28]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[29]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[30]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[31]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[24]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[23]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[14]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[16]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[13]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[15]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[26]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[25]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[21]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[22]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[18]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[20]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[17]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[19]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[31]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[7]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[6]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[9]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[11]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[8]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[10]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[12]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \_interpolator|Mult0~mac_resulta ;
wire \_interpolator|Mult0~309 ;
wire \_interpolator|Mult0~310 ;
wire \_interpolator|Mult0~311 ;
wire \_interpolator|Mult0~312 ;
wire \_interpolator|Mult0~313 ;
wire \_interpolator|Mult0~314 ;
wire \_interpolator|Mult0~315 ;
wire \_interpolator|Mult0~316 ;
wire \_interpolator|Mult0~317 ;
wire \_interpolator|Mult0~318 ;
wire \_interpolator|Mult0~8 ;
wire \_interpolator|Mult0~9 ;
wire \_interpolator|Mult0~10 ;
wire \_interpolator|Mult0~11 ;
wire \_interpolator|Mult0~12 ;
wire \_interpolator|Mult0~13 ;
wire \_interpolator|Mult0~14 ;
wire \_interpolator|Mult0~15 ;
wire \_interpolator|Mult0~16 ;
wire \_interpolator|Mult0~17 ;
wire \_interpolator|Mult0~18 ;
wire \_interpolator|Mult0~19 ;
wire \_interpolator|Mult0~20 ;
wire \_interpolator|Mult0~21 ;
wire \_interpolator|Mult0~22 ;
wire \_interpolator|Mult0~23 ;
wire \_interpolator|Mult0~24 ;
wire \_interpolator|Mult0~25 ;
wire \_interpolator|Mult0~26 ;
wire \_interpolator|Mult0~27 ;
wire \_interpolator|Mult0~28 ;
wire \_interpolator|Mult0~29 ;
wire \_interpolator|Mult0~30 ;
wire \_interpolator|Mult0~31 ;
wire \_interpolator|Mult0~32 ;
wire \_interpolator|Mult0~33 ;
wire \_interpolator|Mult0~34 ;
wire \_interpolator|Mult0~35 ;
wire \_interpolator|Mult0~36 ;
wire \_interpolator|Mult0~37 ;
wire \_interpolator|Mult0~38 ;
wire \_interpolator|Mult0~39 ;
wire \x[27]~input_o ;
wire \x[28]~input_o ;
wire \x[29]~input_o ;
wire \x[30]~input_o ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \x[24]~input_o ;
wire \resetn~input_o ;
wire \x[25]~input_o ;
wire \x[2]~input_o ;
wire \x[23]~input_o ;
wire \x[1]~input_o ;
wire \x[3]~input_o ;
wire \x[0]~input_o ;
wire \_interpolator|ShiftRight0~1_combout ;
wire \x[11]~input_o ;
wire \x[9]~input_o ;
wire \x[8]~input_o ;
wire \x[10]~input_o ;
wire \_interpolator|ShiftRight0~2_combout ;
wire \x[26]~input_o ;
wire \x[26]~_wirecell_combout ;
wire \x[4]~input_o ;
wire \x[6]~input_o ;
wire \x[5]~input_o ;
wire \x[7]~input_o ;
wire \_interpolator|ShiftRight0~0_combout ;
wire \x[14]~input_o ;
wire \x[15]~input_o ;
wire \x[12]~input_o ;
wire \x[13]~input_o ;
wire \_interpolator|ShiftRight0~3_combout ;
wire \_interpolator|ShiftRight0~54_combout ;
wire \_interpolator|ShiftRight0~5_combout ;
wire \_interpolator|ShiftRight0~6_combout ;
wire \_interpolator|ShiftRight0~4_combout ;
wire \x[16]~input_o ;
wire \_interpolator|ShiftRight0~7_combout ;
wire \_interpolator|ShiftRight0~50_combout ;
wire \_interpolator|ShiftRight0~10_combout ;
wire \_interpolator|ShiftRight0~9_combout ;
wire \_interpolator|ShiftRight0~8_combout ;
wire \x[17]~input_o ;
wire \_interpolator|ShiftRight0~11_combout ;
wire \_interpolator|ShiftRight0~46_combout ;
wire \_interpolator|ShiftRight0~13_combout ;
wire \_interpolator|ShiftRight0~12_combout ;
wire \_interpolator|ShiftRight0~14_combout ;
wire \x[18]~input_o ;
wire \_interpolator|ShiftRight0~15_combout ;
wire \_interpolator|ShiftRight0~42_combout ;
wire \_interpolator|Add0~0_combout ;
wire \_interpolator|Add0~1_combout ;
wire \x[19]~input_o ;
wire \_interpolator|ShiftRight0~16_combout ;
wire \_interpolator|ShiftRight0~17_combout ;
wire \_interpolator|ShiftRight0~18_combout ;
wire \x[20]~input_o ;
wire \_interpolator|ShiftRight0~19_combout ;
wire \_interpolator|ShiftRight0~20_combout ;
wire \x[21]~input_o ;
wire \_interpolator|ShiftRight0~21_combout ;
wire \_interpolator|ShiftRight0~22_combout ;
wire \x[22]~input_o ;
wire \_interpolator|ShiftRight0~23_combout ;
wire \_interpolator|ShiftRight0~24_combout ;
wire \_interpolator|ShiftRight0~25_combout ;
wire \_interpolator|ShiftRight0~26_combout ;
wire \_interpolator|ShiftRight0~27_combout ;
wire \_interpolator|ShiftRight0~28_combout ;
wire \_interpolator|ShiftRight0~29_combout ;
wire \_interpolator|ShiftRight0~30_combout ;
wire \_address_resolver|Add1~0_combout ;
wire \_address_resolver|ShiftRight0~1_combout ;
wire \_address_resolver|ShiftRight0~2_combout ;
wire \_address_resolver|ShiftRight0~3_combout ;
wire \_address_resolver|ShiftRight0~0_combout ;
wire \_address_resolver|ShiftRight0~4_combout ;
wire \_interpolator|diff_2[0]~82_cout ;
wire \_interpolator|diff_2[0]~83 ;
wire \_interpolator|diff_2[1]~78_cout ;
wire \_interpolator|diff_2[1]~79 ;
wire \_interpolator|diff_2[2]~74_cout ;
wire \_interpolator|diff_2[2]~75 ;
wire \_interpolator|diff_2[3]~70_cout ;
wire \_interpolator|diff_2[3]~71 ;
wire \_interpolator|diff_2[4]~66_cout ;
wire \_interpolator|diff_2[4]~67 ;
wire \_interpolator|diff_2[5]~62_cout ;
wire \_interpolator|diff_2[5]~63 ;
wire \_interpolator|diff_2[6]~58_cout ;
wire \_interpolator|diff_2[6]~59 ;
wire \_interpolator|diff_2[7]~54_cout ;
wire \_interpolator|diff_2[7]~55 ;
wire \_interpolator|diff_2[8]~50_cout ;
wire \_interpolator|diff_2[8]~51 ;
wire \_interpolator|diff_2[9]~46_cout ;
wire \_interpolator|diff_2[9]~47 ;
wire \_interpolator|diff_2[10]~1_sumout ;
wire \_address_resolver|ShiftRight0~6_combout ;
wire \_address_resolver|ShiftRight0~7_combout ;
wire \_address_resolver|ShiftRight0~5_combout ;
wire \_address_resolver|ShiftRight0~8_combout ;
wire \_interpolator|ShiftRight0~31_combout ;
wire \_interpolator|ShiftRight0~32_combout ;
wire \_interpolator|diff_2[10]~2 ;
wire \_interpolator|diff_2[10]~3 ;
wire \_interpolator|diff_2[11]~5_sumout ;
wire \_address_resolver|ShiftRight0~10_combout ;
wire \_address_resolver|ShiftRight0~9_combout ;
wire \_address_resolver|ShiftRight0~11_combout ;
wire \_interpolator|reg_d1[12]~1_combout ;
wire \_interpolator|reg_d1[12]~0_combout ;
wire \_interpolator|ShiftRight0~33_combout ;
wire \_interpolator|diff_2[11]~6 ;
wire \_interpolator|diff_2[11]~7 ;
wire \_interpolator|diff_2[12]~9_sumout ;
wire \_interpolator|ShiftRight0~34_combout ;
wire \_address_resolver|ShiftRight0~15_combout ;
wire \_address_resolver|ShiftRight0~13_combout ;
wire \_address_resolver|ShiftRight0~12_combout ;
wire \_address_resolver|ShiftRight0~14_combout ;
wire \_address_resolver|ShiftRight0~16_combout ;
wire \_interpolator|diff_2[12]~10 ;
wire \_interpolator|diff_2[12]~11 ;
wire \_interpolator|diff_2[13]~13_sumout ;
wire \_address_resolver|ShiftRight0~17_combout ;
wire \_interpolator|ShiftRight0~35_combout ;
wire \_interpolator|diff_2[13]~14 ;
wire \_interpolator|diff_2[13]~15 ;
wire \_interpolator|diff_2[14]~17_sumout ;
wire \_interpolator|ShiftRight0~36_combout ;
wire \_address_resolver|ShiftRight0~18_combout ;
wire \_interpolator|diff_2[14]~18 ;
wire \_interpolator|diff_2[14]~19 ;
wire \_interpolator|diff_2[15]~21_sumout ;
wire \_interpolator|ShiftRight0~37_combout ;
wire \_address_resolver|ShiftRight0~19_combout ;
wire \_interpolator|diff_2[15]~22 ;
wire \_interpolator|diff_2[15]~23 ;
wire \_interpolator|diff_2[16]~25_sumout ;
wire \_address_resolver|ShiftRight0~20_combout ;
wire \_interpolator|ShiftRight0~38_combout ;
wire \_interpolator|diff_2[16]~26 ;
wire \_interpolator|diff_2[16]~27 ;
wire \_interpolator|diff_2[17]~29_sumout ;
wire \_interpolator|ShiftRight0~39_combout ;
wire \_address_resolver|ShiftRight0~21_combout ;
wire \_interpolator|diff_2[17]~30 ;
wire \_interpolator|diff_2[17]~31 ;
wire \_interpolator|diff_2[18]~33_sumout ;
wire \_interpolator|ShiftRight0~40_combout ;
wire \_address_resolver|ShiftRight0~22_combout ;
wire \_interpolator|diff_2[18]~34 ;
wire \_interpolator|diff_2[18]~35 ;
wire \_interpolator|diff_2[19]~37_sumout ;
wire \_interpolator|ShiftRight0~41_combout ;
wire \_interpolator|diff_2[19]~38 ;
wire \_interpolator|diff_2[19]~39 ;
wire \_interpolator|diff_2[20]~41_sumout ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~1_sumout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~2 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~5_sumout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a1 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a2 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a3 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a5 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a6 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a7 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a8 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a9 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a10 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a11 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a12 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a13 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a14 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a15 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a16 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a17 ;
wire \_ROM1|rom_rtl_0|auto_generated|ram_block1a18 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a11 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a10 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a9 ;
wire \_interpolator|reg_interp_2[8]~feeder_combout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a8 ;
wire \_interpolator|reg_interp_2[7]~feeder_combout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a7 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a6 ;
wire \_interpolator|reg_interp_2[6]~feeder_combout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a5 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a4 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a3 ;
wire \_interpolator|reg_interp_2[2]~feeder_combout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a2 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a1 ;
wire \_interpolator|reg_interp_2[0]~feeder_combout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ;
wire \_interpolator|Add3~2 ;
wire \_interpolator|Add3~10 ;
wire \_interpolator|Add3~6 ;
wire \_interpolator|Add3~14 ;
wire \_interpolator|Add3~86 ;
wire \_interpolator|Add3~82 ;
wire \_interpolator|Add3~62 ;
wire \_interpolator|Add3~58 ;
wire \_interpolator|Add3~70 ;
wire \_interpolator|Add3~66 ;
wire \_interpolator|Add3~54 ;
wire \_interpolator|Add3~49_sumout ;
wire \_interpolator|Add3~69_sumout ;
wire \_interpolator|Add3~53_sumout ;
wire \_interpolator|Add3~65_sumout ;
wire \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a12 ;
wire \_interpolator|Add3~50 ;
wire \_interpolator|Add3~77_sumout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a15 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a14 ;
wire \_interpolator|reg_interp_2[13]~feeder_combout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a13 ;
wire \_interpolator|Add3~78 ;
wire \_interpolator|Add3~74 ;
wire \_interpolator|Add3~46 ;
wire \_interpolator|Add3~41_sumout ;
wire \_interpolator|Add3~73_sumout ;
wire \_interpolator|Add3~45_sumout ;
wire \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout ;
wire \_interpolator|reg_interp_2[18]~feeder_combout ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a18 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ;
wire \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a16 ;
wire \_interpolator|Add3~42 ;
wire \_interpolator|Add3~22 ;
wire \_interpolator|Add3~18 ;
wire \_interpolator|Add3~29_sumout ;
wire \_interpolator|reg_interp_2[20]~feeder_combout ;
wire \_interpolator|Add3~30 ;
wire \_interpolator|Add3~26 ;
wire \_interpolator|Add3~38 ;
wire \_interpolator|Add3~33_sumout ;
wire \_interpolator|Add3~17_sumout ;
wire \_interpolator|Add3~21_sumout ;
wire \_interpolator|Add3~25_sumout ;
wire \_interpolator|Add3~37_sumout ;
wire \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout ;
wire \_interpolator|Add3~61_sumout ;
wire \_interpolator|Add3~57_sumout ;
wire \_interpolator|Add3~85_sumout ;
wire \_interpolator|Add3~81_sumout ;
wire \_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0_combout ;
wire \_interpolator|Add3~13_sumout ;
wire \_interpolator|Add3~9_sumout ;
wire \_interpolator|Add3~5_sumout ;
wire \_interpolator|Add3~1_sumout ;
wire \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0_combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|Y[4]~1_combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout ;
wire \_fixed32_to_fp32|Add2~0_combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|Y[0]~2_combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|pe5|v_~combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|mux_282_|Mux1~0_combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|Y[0]~3_combout ;
wire \_fixed32_to_fp32|Add3~5_sumout ;
wire \_fixed32_to_fp32|shift_u[0]~1_combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|Y[1]~6_combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|Y[1]~4_combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|Y[1]~5_combout ;
wire \_fixed32_to_fp32|CLZ_32bits_|Y[1]~0_combout ;
wire \_fixed32_to_fp32|Add3~6 ;
wire \_fixed32_to_fp32|Add3~1_sumout ;
wire \_fixed32_to_fp32|shift_u[1]~0_combout ;
wire \_fixed32_to_fp32|S3[16]~DUPLICATE_q ;
wire \_fixed32_to_fp32|S2[19]~feeder_combout ;
wire \_fixed32_to_fp32|ShiftRight0~5_combout ;
wire \_fixed32_to_fp32|Add3~2 ;
wire \_fixed32_to_fp32|Add3~14 ;
wire \_fixed32_to_fp32|Add3~9_sumout ;
wire \_fixed32_to_fp32|shift_u[3]~2_combout ;
wire \_fixed32_to_fp32|Add3~13_sumout ;
wire \_fixed32_to_fp32|shift_u[2]~3_combout ;
wire \_fixed32_to_fp32|S2[21]~feeder_combout ;
wire \_fixed32_to_fp32|ShiftRight0~4_combout ;
wire \_fixed32_to_fp32|ShiftRight0~6_combout ;
wire \_fixed32_to_fp32|Y~0_combout ;
wire \_fixed32_to_fp32|S2[14]~feeder_combout ;
wire \_fixed32_to_fp32|S3[14]~feeder_combout ;
wire \_fixed32_to_fp32|S2[13]~feeder_combout ;
wire \_fixed32_to_fp32|S3[13]~feeder_combout ;
wire \_fixed32_to_fp32|S3[15]~feeder_combout ;
wire \_fixed32_to_fp32|ShiftRight0~2_combout ;
wire \_fixed32_to_fp32|ShiftRight0~1_combout ;
wire \_fixed32_to_fp32|S3[8]~feeder_combout ;
wire \_fixed32_to_fp32|S3[8]~DUPLICATE_q ;
wire \_fixed32_to_fp32|ShiftRight0~0_combout ;
wire \_fixed32_to_fp32|Y~1_combout ;
wire \_fixed32_to_fp32|Add3~10 ;
wire \_fixed32_to_fp32|Add3~17_sumout ;
wire \_fixed32_to_fp32|shift_u[4]~4_combout ;
wire \_fixed32_to_fp32|sign_shift~q ;
wire \_fixed32_to_fp32|Add3~18 ;
wire \_fixed32_to_fp32|Add3~22 ;
wire \_fixed32_to_fp32|Add3~25_sumout ;
wire \_fixed32_to_fp32|shift_u[6]~6_combout ;
wire \_fixed32_to_fp32|Add3~26 ;
wire \_fixed32_to_fp32|Add3~29_sumout ;
wire \_fixed32_to_fp32|shift_u[7]~7_combout ;
wire \_fixed32_to_fp32|Add3~21_sumout ;
wire \_fixed32_to_fp32|shift_u[5]~5_combout ;
wire \_fixed32_to_fp32|Add3~30 ;
wire \_fixed32_to_fp32|Add3~33_sumout ;
wire \_fixed32_to_fp32|shift_u[8]~8_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~0_combout ;
wire \_fixed32_to_fp32|Y[3]~3_combout ;
wire \_fixed32_to_fp32|ShiftRight0~3_combout ;
wire \_fixed32_to_fp32|Y[3]~2_combout ;
wire \_fixed32_to_fp32|S3[0]~DUPLICATE_q ;
wire \_fixed32_to_fp32|ShiftLeft0~1_combout ;
wire \_fixed32_to_fp32|Y~4_combout ;
wire \y[0]~reg0_q ;
wire \_fixed32_to_fp32|ShiftRight0~9_combout ;
wire \_fixed32_to_fp32|ShiftRight0~8_combout ;
wire \_fixed32_to_fp32|ShiftRight0~7_combout ;
wire \_fixed32_to_fp32|Y~5_combout ;
wire \_fixed32_to_fp32|Y~6_combout ;
wire \_fixed32_to_fp32|ShiftRight0~11_combout ;
wire \_fixed32_to_fp32|ShiftRight0~10_combout ;
wire \_fixed32_to_fp32|ShiftRight0~12_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~2_combout ;
wire \_fixed32_to_fp32|Y~7_combout ;
wire \y[1]~reg0_q ;
wire \_fixed32_to_fp32|ShiftLeft0~3_combout ;
wire \_fixed32_to_fp32|ShiftRight0~13_combout ;
wire \_fixed32_to_fp32|Y~8_combout ;
wire \_fixed32_to_fp32|ShiftRight0~15_combout ;
wire \_fixed32_to_fp32|ShiftRight0~14_combout ;
wire \_fixed32_to_fp32|Y~9_combout ;
wire \_fixed32_to_fp32|ShiftRight0~16_combout ;
wire \_fixed32_to_fp32|Y~10_combout ;
wire \y[2]~reg0_q ;
wire \_fixed32_to_fp32|ShiftLeft0~4_combout ;
wire \_fixed32_to_fp32|ShiftRight0~20_combout ;
wire \_fixed32_to_fp32|Y~11_combout ;
wire \_fixed32_to_fp32|ShiftRight0~17_combout ;
wire \_fixed32_to_fp32|ShiftRight0~18_combout ;
wire \_fixed32_to_fp32|ShiftRight0~19_combout ;
wire \_fixed32_to_fp32|Y~12_combout ;
wire \_fixed32_to_fp32|Y~13_combout ;
wire \y[3]~reg0_q ;
wire \_fixed32_to_fp32|Y~14_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~5_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~6_combout ;
wire \_fixed32_to_fp32|Y~15_combout ;
wire \y[4]~reg0_q ;
wire \_fixed32_to_fp32|Y~16_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~7_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~8_combout ;
wire \_fixed32_to_fp32|Y~17_combout ;
wire \y[5]~reg0_q ;
wire \_fixed32_to_fp32|ShiftRight0~21_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~9_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~10_combout ;
wire \_fixed32_to_fp32|mant_shift[6]~0_combout ;
wire \y[6]~reg0_q ;
wire \_fixed32_to_fp32|ShiftRight0~22_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~11_combout ;
wire \_fixed32_to_fp32|mant_shift[7]~1_combout ;
wire \_fixed32_to_fp32|mant_shift[7]~2_combout ;
wire \y[7]~reg0_q ;
wire \_fixed32_to_fp32|Y~23_combout ;
wire \_fixed32_to_fp32|Y[9]~20_combout ;
wire \_fixed32_to_fp32|Y[9]~19_combout ;
wire \_fixed32_to_fp32|Y[9]~21_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~12_combout ;
wire \_fixed32_to_fp32|Y~22_combout ;
wire \_fixed32_to_fp32|Y~18_combout ;
wire \_fixed32_to_fp32|Y~24_combout ;
wire \y[8]~reg0feeder_combout ;
wire \y[8]~reg0_q ;
wire \_fixed32_to_fp32|ShiftLeft0~13_combout ;
wire \_fixed32_to_fp32|Y~26_combout ;
wire \_fixed32_to_fp32|Y~25_combout ;
wire \_fixed32_to_fp32|Y~27_combout ;
wire \y[9]~reg0feeder_combout ;
wire \y[9]~reg0_q ;
wire \_fixed32_to_fp32|Y~28_combout ;
wire \_fixed32_to_fp32|Y~33_combout ;
wire \_fixed32_to_fp32|Y~31_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~14_combout ;
wire \_fixed32_to_fp32|Y[11]~29_combout ;
wire \_fixed32_to_fp32|Y~32_combout ;
wire \_fixed32_to_fp32|Y~30_combout ;
wire \_fixed32_to_fp32|Y~34_combout ;
wire \y[10]~reg0_q ;
wire \_fixed32_to_fp32|Y~36_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~15_combout ;
wire \_fixed32_to_fp32|Y~37_combout ;
wire \_fixed32_to_fp32|Y~35_combout ;
wire \_fixed32_to_fp32|Y~38_combout ;
wire \y[11]~reg0_q ;
wire \_fixed32_to_fp32|Y[13]~40_combout ;
wire \_fixed32_to_fp32|Y~44_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~16_combout ;
wire \_fixed32_to_fp32|Y~39_combout ;
wire \_fixed32_to_fp32|Y[13]~41_combout ;
wire \_fixed32_to_fp32|Y[13]~42_combout ;
wire \_fixed32_to_fp32|Y~43_combout ;
wire \_fixed32_to_fp32|Y~45_combout ;
wire \y[12]~reg0_q ;
wire \_fixed32_to_fp32|Y~47_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~17_combout ;
wire \_fixed32_to_fp32|Y~46_combout ;
wire \_fixed32_to_fp32|Y~48_combout ;
wire \y[13]~reg0_q ;
wire \_fixed32_to_fp32|Y[15]~50_combout ;
wire \_fixed32_to_fp32|Y[15]~51_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~18_combout ;
wire \_fixed32_to_fp32|Y~49_combout ;
wire \_fixed32_to_fp32|Y~52_combout ;
wire \y[14]~reg0_q ;
wire \_fixed32_to_fp32|ShiftLeft0~19_combout ;
wire \_fixed32_to_fp32|Y~53_combout ;
wire \_fixed32_to_fp32|Y~54_combout ;
wire \y[15]~reg0_q ;
wire \_fixed32_to_fp32|ShiftLeft0~20_combout ;
wire \_fixed32_to_fp32|Y~55_combout ;
wire \_fixed32_to_fp32|Y[18]~56_combout ;
wire \_fixed32_to_fp32|Y~57_combout ;
wire \y[16]~reg0_q ;
wire \_fixed32_to_fp32|ShiftLeft0~21_combout ;
wire \_fixed32_to_fp32|Y~58_combout ;
wire \_fixed32_to_fp32|Y~59_combout ;
wire \y[17]~reg0_q ;
wire \_fixed32_to_fp32|ShiftLeft0~22_combout ;
wire \_fixed32_to_fp32|Y~60_combout ;
wire \_fixed32_to_fp32|Y~61_combout ;
wire \y[18]~reg0_q ;
wire \_fixed32_to_fp32|Y~62_combout ;
wire \_fixed32_to_fp32|Y~63_combout ;
wire \_fixed32_to_fp32|Y~64_combout ;
wire \y[19]~reg0_q ;
wire \_fixed32_to_fp32|Y~65_combout ;
wire \_fixed32_to_fp32|Y~66_combout ;
wire \_fixed32_to_fp32|Y~67_combout ;
wire \y[20]~reg0_q ;
wire \_fixed32_to_fp32|Y~68_combout ;
wire \_fixed32_to_fp32|Y~69_combout ;
wire \_fixed32_to_fp32|Y~70_combout ;
wire \y[21]~reg0_q ;
wire \_fixed32_to_fp32|ShiftLeft0~23_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~24_combout ;
wire \_fixed32_to_fp32|ShiftLeft0~25_combout ;
wire \~GND~combout ;
wire \y[22]~reg0_q ;
wire \_fixed32_to_fp32|exponent_s[0]~0_combout ;
wire \y[23]~reg0_q ;
wire \_fixed32_to_fp32|Add1~0_combout ;
wire \y[24]~reg0feeder_combout ;
wire \y[24]~reg0_q ;
wire \_fixed32_to_fp32|Add1~1_combout ;
wire \y[25]~reg0_q ;
wire \_fixed32_to_fp32|Add1~2_combout ;
wire \y[26]~reg0_q ;
wire \_fixed32_to_fp32|Add1~3_combout ;
wire \y[27]~reg0_q ;
wire \_fixed32_to_fp32|Add1~4_combout ;
wire \y[28]~reg0_q ;
wire \y[29]~reg0_q ;
wire \_fixed32_to_fp32|Add1~5_combout ;
wire \y[30]~reg0_q ;
wire \x[31]~input_o ;
wire \_pipe_signals|sign_reg1~q ;
wire \_pipe_signals|sign_reg2~q ;
wire \_pipe_signals|sign_reg3~q ;
wire \_pipe_signals|sign_reg4~q ;
wire \_pipe_signals|sign_reg5~q ;
wire \_pipe_signals|sign_reg6~q ;
wire \_pipe_signals|sign_reg7~q ;
wire \_pipe_signals|sign_reg8~q ;
wire \_pipe_signals|sign_reg9~q ;
wire \y[31]~reg0_q ;
wire [9:0] \_pipe_signals|address_reg1 ;
wire [1:0] \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [1:0] \_fixed32_to_fp32|CLZ_32bits_|pe1|Out_ ;
wire [20:0] \_interpolator|reg_d2 ;
wire [1:0] \_fixed32_to_fp32|CLZ_32bits_|pe2|Out_ ;
wire [1:0] \_fixed32_to_fp32|CLZ_32bits_|pe3|Out_ ;
wire [30:0] \_interpolator|reg_interp_2 ;
wire [1:0] \_fixed32_to_fp32|CLZ_32bits_|pe4|Out_ ;
wire [7:0] \_fixed32_to_fp32|first_one_s ;
wire [1:0] \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a ;
wire [31:0] \_fixed32_to_fp32|S2 ;
wire [31:0] \_fixed32_to_fp32|S1 ;
wire [20:0] \_interpolator|reg_d1 ;
wire [2:0] \_fixed32_to_fp32|CLZ_32bits_|BNE_|y ;
wire [30:0] \_interpolator|reg_interp_1 ;
wire [31:0] \_fixed32_to_fp32|Y ;
wire [3:0] \_pipe_signals|msb_reg_ ;
wire [31:0] \_pipe_signals|x_reg_ ;
wire [31:0] \_fixed32_to_fp32|S3 ;
wire [11:0] \_interpolator|reg_data_b_1 ;
wire [8:0] \_fixed32_to_fp32|shift_u_s ;
wire [7:0] \_fixed32_to_fp32|exponent_s ;

wire [39:0] \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ;
wire [9:0] \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [63:0] \_interpolator|Mult0~mac_RESULTA_bus ;
wire [9:0] \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \_ROM2|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;

assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [0];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a1  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [1];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a2  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [2];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a3  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [3];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a4  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [4];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a5  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [5];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a6  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [6];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a7  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [7];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a8  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [8];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a9  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [9];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a10  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [10];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a11  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [11];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a12  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [12];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a13  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [13];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a14  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [14];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a15  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [15];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a16  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [16];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a17  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [17];
assign \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a18  = \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [18];

assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a1  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a2  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a3  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a11  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a14  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a15  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a16  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a17  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a18  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a5  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a6  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a7  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a8  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a9  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a10  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a12  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \_ROM1|rom_rtl_0|auto_generated|ram_block1a13  = \_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];

assign \_interpolator|Mult0~mac_resulta  = \_interpolator|Mult0~mac_RESULTA_bus [0];
assign \_interpolator|Mult0~309  = \_interpolator|Mult0~mac_RESULTA_bus [1];
assign \_interpolator|Mult0~310  = \_interpolator|Mult0~mac_RESULTA_bus [2];
assign \_interpolator|Mult0~311  = \_interpolator|Mult0~mac_RESULTA_bus [3];
assign \_interpolator|Mult0~312  = \_interpolator|Mult0~mac_RESULTA_bus [4];
assign \_interpolator|Mult0~313  = \_interpolator|Mult0~mac_RESULTA_bus [5];
assign \_interpolator|Mult0~314  = \_interpolator|Mult0~mac_RESULTA_bus [6];
assign \_interpolator|Mult0~315  = \_interpolator|Mult0~mac_RESULTA_bus [7];
assign \_interpolator|Mult0~316  = \_interpolator|Mult0~mac_RESULTA_bus [8];
assign \_interpolator|Mult0~317  = \_interpolator|Mult0~mac_RESULTA_bus [9];
assign \_interpolator|reg_interp_1 [10] = \_interpolator|Mult0~mac_RESULTA_bus [10];
assign \_interpolator|reg_interp_1 [11] = \_interpolator|Mult0~mac_RESULTA_bus [11];
assign \_interpolator|reg_interp_1 [12] = \_interpolator|Mult0~mac_RESULTA_bus [12];
assign \_interpolator|reg_interp_1 [13] = \_interpolator|Mult0~mac_RESULTA_bus [13];
assign \_interpolator|reg_interp_1 [14] = \_interpolator|Mult0~mac_RESULTA_bus [14];
assign \_interpolator|reg_interp_1 [15] = \_interpolator|Mult0~mac_RESULTA_bus [15];
assign \_interpolator|reg_interp_1 [16] = \_interpolator|Mult0~mac_RESULTA_bus [16];
assign \_interpolator|reg_interp_1 [17] = \_interpolator|Mult0~mac_RESULTA_bus [17];
assign \_interpolator|reg_interp_1 [18] = \_interpolator|Mult0~mac_RESULTA_bus [18];
assign \_interpolator|reg_interp_1 [19] = \_interpolator|Mult0~mac_RESULTA_bus [19];
assign \_interpolator|reg_interp_1 [20] = \_interpolator|Mult0~mac_RESULTA_bus [20];
assign \_interpolator|reg_interp_1 [21] = \_interpolator|Mult0~mac_RESULTA_bus [21];
assign \_interpolator|reg_interp_1 [22] = \_interpolator|Mult0~mac_RESULTA_bus [22];
assign \_interpolator|reg_interp_1 [23] = \_interpolator|Mult0~mac_RESULTA_bus [23];
assign \_interpolator|reg_interp_1 [24] = \_interpolator|Mult0~mac_RESULTA_bus [24];
assign \_interpolator|reg_interp_1 [25] = \_interpolator|Mult0~mac_RESULTA_bus [25];
assign \_interpolator|reg_interp_1 [26] = \_interpolator|Mult0~mac_RESULTA_bus [26];
assign \_interpolator|reg_interp_1 [27] = \_interpolator|Mult0~mac_RESULTA_bus [27];
assign \_interpolator|reg_interp_1 [28] = \_interpolator|Mult0~mac_RESULTA_bus [28];
assign \_interpolator|reg_interp_1 [29] = \_interpolator|Mult0~mac_RESULTA_bus [29];
assign \_interpolator|reg_interp_1 [30] = \_interpolator|Mult0~mac_RESULTA_bus [30];
assign \_interpolator|Mult0~318  = \_interpolator|Mult0~mac_RESULTA_bus [31];
assign \_interpolator|Mult0~8  = \_interpolator|Mult0~mac_RESULTA_bus [32];
assign \_interpolator|Mult0~9  = \_interpolator|Mult0~mac_RESULTA_bus [33];
assign \_interpolator|Mult0~10  = \_interpolator|Mult0~mac_RESULTA_bus [34];
assign \_interpolator|Mult0~11  = \_interpolator|Mult0~mac_RESULTA_bus [35];
assign \_interpolator|Mult0~12  = \_interpolator|Mult0~mac_RESULTA_bus [36];
assign \_interpolator|Mult0~13  = \_interpolator|Mult0~mac_RESULTA_bus [37];
assign \_interpolator|Mult0~14  = \_interpolator|Mult0~mac_RESULTA_bus [38];
assign \_interpolator|Mult0~15  = \_interpolator|Mult0~mac_RESULTA_bus [39];
assign \_interpolator|Mult0~16  = \_interpolator|Mult0~mac_RESULTA_bus [40];
assign \_interpolator|Mult0~17  = \_interpolator|Mult0~mac_RESULTA_bus [41];
assign \_interpolator|Mult0~18  = \_interpolator|Mult0~mac_RESULTA_bus [42];
assign \_interpolator|Mult0~19  = \_interpolator|Mult0~mac_RESULTA_bus [43];
assign \_interpolator|Mult0~20  = \_interpolator|Mult0~mac_RESULTA_bus [44];
assign \_interpolator|Mult0~21  = \_interpolator|Mult0~mac_RESULTA_bus [45];
assign \_interpolator|Mult0~22  = \_interpolator|Mult0~mac_RESULTA_bus [46];
assign \_interpolator|Mult0~23  = \_interpolator|Mult0~mac_RESULTA_bus [47];
assign \_interpolator|Mult0~24  = \_interpolator|Mult0~mac_RESULTA_bus [48];
assign \_interpolator|Mult0~25  = \_interpolator|Mult0~mac_RESULTA_bus [49];
assign \_interpolator|Mult0~26  = \_interpolator|Mult0~mac_RESULTA_bus [50];
assign \_interpolator|Mult0~27  = \_interpolator|Mult0~mac_RESULTA_bus [51];
assign \_interpolator|Mult0~28  = \_interpolator|Mult0~mac_RESULTA_bus [52];
assign \_interpolator|Mult0~29  = \_interpolator|Mult0~mac_RESULTA_bus [53];
assign \_interpolator|Mult0~30  = \_interpolator|Mult0~mac_RESULTA_bus [54];
assign \_interpolator|Mult0~31  = \_interpolator|Mult0~mac_RESULTA_bus [55];
assign \_interpolator|Mult0~32  = \_interpolator|Mult0~mac_RESULTA_bus [56];
assign \_interpolator|Mult0~33  = \_interpolator|Mult0~mac_RESULTA_bus [57];
assign \_interpolator|Mult0~34  = \_interpolator|Mult0~mac_RESULTA_bus [58];
assign \_interpolator|Mult0~35  = \_interpolator|Mult0~mac_RESULTA_bus [59];
assign \_interpolator|Mult0~36  = \_interpolator|Mult0~mac_RESULTA_bus [60];
assign \_interpolator|Mult0~37  = \_interpolator|Mult0~mac_RESULTA_bus [61];
assign \_interpolator|Mult0~38  = \_interpolator|Mult0~mac_RESULTA_bus [62];
assign \_interpolator|Mult0~39  = \_interpolator|Mult0~mac_RESULTA_bus [63];

assign \_interpolator|reg_data_b_1 [0] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \_interpolator|reg_data_b_1 [1] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \_interpolator|reg_data_b_1 [2] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \_interpolator|reg_data_b_1 [3] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \_interpolator|reg_data_b_1 [4] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \_interpolator|reg_data_b_1 [5] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \_interpolator|reg_data_b_1 [6] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \_interpolator|reg_data_b_1 [7] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \_interpolator|reg_data_b_1 [8] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \_interpolator|reg_data_b_1 [9] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \_interpolator|reg_data_b_1 [10] = \_ROM2|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \y[0]~output (
	.i(\y[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[0]),
	.obar());
// synopsys translate_off
defparam \y[0]~output .bus_hold = "false";
defparam \y[0]~output .open_drain_output = "false";
defparam \y[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \y[1]~output (
	.i(\y[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[1]),
	.obar());
// synopsys translate_off
defparam \y[1]~output .bus_hold = "false";
defparam \y[1]~output .open_drain_output = "false";
defparam \y[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \y[2]~output (
	.i(\y[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[2]),
	.obar());
// synopsys translate_off
defparam \y[2]~output .bus_hold = "false";
defparam \y[2]~output .open_drain_output = "false";
defparam \y[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \y[3]~output (
	.i(\y[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[3]),
	.obar());
// synopsys translate_off
defparam \y[3]~output .bus_hold = "false";
defparam \y[3]~output .open_drain_output = "false";
defparam \y[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \y[4]~output (
	.i(\y[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[4]),
	.obar());
// synopsys translate_off
defparam \y[4]~output .bus_hold = "false";
defparam \y[4]~output .open_drain_output = "false";
defparam \y[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \y[5]~output (
	.i(\y[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[5]),
	.obar());
// synopsys translate_off
defparam \y[5]~output .bus_hold = "false";
defparam \y[5]~output .open_drain_output = "false";
defparam \y[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \y[6]~output (
	.i(\y[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[6]),
	.obar());
// synopsys translate_off
defparam \y[6]~output .bus_hold = "false";
defparam \y[6]~output .open_drain_output = "false";
defparam \y[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \y[7]~output (
	.i(\y[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[7]),
	.obar());
// synopsys translate_off
defparam \y[7]~output .bus_hold = "false";
defparam \y[7]~output .open_drain_output = "false";
defparam \y[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \y[8]~output (
	.i(\y[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[8]),
	.obar());
// synopsys translate_off
defparam \y[8]~output .bus_hold = "false";
defparam \y[8]~output .open_drain_output = "false";
defparam \y[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \y[9]~output (
	.i(\y[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[9]),
	.obar());
// synopsys translate_off
defparam \y[9]~output .bus_hold = "false";
defparam \y[9]~output .open_drain_output = "false";
defparam \y[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \y[10]~output (
	.i(\y[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[10]),
	.obar());
// synopsys translate_off
defparam \y[10]~output .bus_hold = "false";
defparam \y[10]~output .open_drain_output = "false";
defparam \y[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \y[11]~output (
	.i(\y[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[11]),
	.obar());
// synopsys translate_off
defparam \y[11]~output .bus_hold = "false";
defparam \y[11]~output .open_drain_output = "false";
defparam \y[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \y[12]~output (
	.i(\y[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[12]),
	.obar());
// synopsys translate_off
defparam \y[12]~output .bus_hold = "false";
defparam \y[12]~output .open_drain_output = "false";
defparam \y[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \y[13]~output (
	.i(\y[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[13]),
	.obar());
// synopsys translate_off
defparam \y[13]~output .bus_hold = "false";
defparam \y[13]~output .open_drain_output = "false";
defparam \y[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \y[14]~output (
	.i(\y[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[14]),
	.obar());
// synopsys translate_off
defparam \y[14]~output .bus_hold = "false";
defparam \y[14]~output .open_drain_output = "false";
defparam \y[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \y[15]~output (
	.i(\y[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[15]),
	.obar());
// synopsys translate_off
defparam \y[15]~output .bus_hold = "false";
defparam \y[15]~output .open_drain_output = "false";
defparam \y[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \y[16]~output (
	.i(\y[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[16]),
	.obar());
// synopsys translate_off
defparam \y[16]~output .bus_hold = "false";
defparam \y[16]~output .open_drain_output = "false";
defparam \y[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \y[17]~output (
	.i(\y[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[17]),
	.obar());
// synopsys translate_off
defparam \y[17]~output .bus_hold = "false";
defparam \y[17]~output .open_drain_output = "false";
defparam \y[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \y[18]~output (
	.i(\y[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[18]),
	.obar());
// synopsys translate_off
defparam \y[18]~output .bus_hold = "false";
defparam \y[18]~output .open_drain_output = "false";
defparam \y[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \y[19]~output (
	.i(\y[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[19]),
	.obar());
// synopsys translate_off
defparam \y[19]~output .bus_hold = "false";
defparam \y[19]~output .open_drain_output = "false";
defparam \y[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \y[20]~output (
	.i(\y[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[20]),
	.obar());
// synopsys translate_off
defparam \y[20]~output .bus_hold = "false";
defparam \y[20]~output .open_drain_output = "false";
defparam \y[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \y[21]~output (
	.i(\y[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[21]),
	.obar());
// synopsys translate_off
defparam \y[21]~output .bus_hold = "false";
defparam \y[21]~output .open_drain_output = "false";
defparam \y[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \y[22]~output (
	.i(\y[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[22]),
	.obar());
// synopsys translate_off
defparam \y[22]~output .bus_hold = "false";
defparam \y[22]~output .open_drain_output = "false";
defparam \y[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \y[23]~output (
	.i(\y[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[23]),
	.obar());
// synopsys translate_off
defparam \y[23]~output .bus_hold = "false";
defparam \y[23]~output .open_drain_output = "false";
defparam \y[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \y[24]~output (
	.i(\y[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[24]),
	.obar());
// synopsys translate_off
defparam \y[24]~output .bus_hold = "false";
defparam \y[24]~output .open_drain_output = "false";
defparam \y[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \y[25]~output (
	.i(\y[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[25]),
	.obar());
// synopsys translate_off
defparam \y[25]~output .bus_hold = "false";
defparam \y[25]~output .open_drain_output = "false";
defparam \y[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \y[26]~output (
	.i(\y[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[26]),
	.obar());
// synopsys translate_off
defparam \y[26]~output .bus_hold = "false";
defparam \y[26]~output .open_drain_output = "false";
defparam \y[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \y[27]~output (
	.i(\y[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[27]),
	.obar());
// synopsys translate_off
defparam \y[27]~output .bus_hold = "false";
defparam \y[27]~output .open_drain_output = "false";
defparam \y[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \y[28]~output (
	.i(\y[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[28]),
	.obar());
// synopsys translate_off
defparam \y[28]~output .bus_hold = "false";
defparam \y[28]~output .open_drain_output = "false";
defparam \y[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \y[29]~output (
	.i(\y[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[29]),
	.obar());
// synopsys translate_off
defparam \y[29]~output .bus_hold = "false";
defparam \y[29]~output .open_drain_output = "false";
defparam \y[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \y[30]~output (
	.i(\y[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[30]),
	.obar());
// synopsys translate_off
defparam \y[30]~output .bus_hold = "false";
defparam \y[30]~output .open_drain_output = "false";
defparam \y[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \y[31]~output (
	.i(\y[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[31]),
	.obar());
// synopsys translate_off
defparam \y[31]~output .bus_hold = "false";
defparam \y[31]~output .open_drain_output = "false";
defparam \y[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \x[24]~input (
	.i(x[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[24]~input_o ));
// synopsys translate_off
defparam \x[24]~input .bus_hold = "false";
defparam \x[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \_pipe_signals|msb_reg_[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|msb_reg_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|msb_reg_[1] .is_wysiwyg = "true";
defparam \_pipe_signals|msb_reg_[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \x[25]~input (
	.i(x[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[25]~input_o ));
// synopsys translate_off
defparam \x[25]~input .bus_hold = "false";
defparam \x[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y12_N38
dffeas \_pipe_signals|msb_reg_[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|msb_reg_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|msb_reg_[2] .is_wysiwyg = "true";
defparam \_pipe_signals|msb_reg_[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \x[2]~input (
	.i(x[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[2]~input_o ));
// synopsys translate_off
defparam \x[2]~input .bus_hold = "false";
defparam \x[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \_pipe_signals|x_reg_[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[2] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \x[23]~input (
	.i(x[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[23]~input_o ));
// synopsys translate_off
defparam \x[23]~input .bus_hold = "false";
defparam \x[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N32
dffeas \_pipe_signals|msb_reg_[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|msb_reg_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|msb_reg_[0] .is_wysiwyg = "true";
defparam \_pipe_signals|msb_reg_[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \x[1]~input (
	.i(x[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[1]~input_o ));
// synopsys translate_off
defparam \x[1]~input .bus_hold = "false";
defparam \x[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y10_N2
dffeas \_pipe_signals|x_reg_[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[1] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \x[3]~input (
	.i(x[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[3]~input_o ));
// synopsys translate_off
defparam \x[3]~input .bus_hold = "false";
defparam \x[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \_pipe_signals|x_reg_[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[3] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \x[0]~input (
	.i(x[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[0]~input_o ));
// synopsys translate_off
defparam \x[0]~input .bus_hold = "false";
defparam \x[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y10_N44
dffeas \_pipe_signals|x_reg_[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[0] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N42
cyclonev_lcell_comb \_interpolator|ShiftRight0~1 (
// Equation(s):
// \_interpolator|ShiftRight0~1_combout  = ( \_pipe_signals|x_reg_ [0] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [3]))) # (\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [2])) ) ) ) # ( 
// !\_pipe_signals|x_reg_ [0] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [3]))) # (\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [2])) ) ) ) # ( \_pipe_signals|x_reg_ [0] & ( !\_pipe_signals|msb_reg_ 
// [1] & ( (\_pipe_signals|x_reg_ [1]) # (\_pipe_signals|msb_reg_ [0]) ) ) ) # ( !\_pipe_signals|x_reg_ [0] & ( !\_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & \_pipe_signals|x_reg_ [1]) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [2]),
	.datab(!\_pipe_signals|msb_reg_ [0]),
	.datac(!\_pipe_signals|x_reg_ [1]),
	.datad(!\_pipe_signals|x_reg_ [3]),
	.datae(!\_pipe_signals|x_reg_ [0]),
	.dataf(!\_pipe_signals|msb_reg_ [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~1 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~1 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \_interpolator|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \x[11]~input (
	.i(x[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[11]~input_o ));
// synopsys translate_off
defparam \x[11]~input .bus_hold = "false";
defparam \x[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y10_N35
dffeas \_pipe_signals|x_reg_[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[11] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \x[9]~input (
	.i(x[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[9]~input_o ));
// synopsys translate_off
defparam \x[9]~input .bus_hold = "false";
defparam \x[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y10_N59
dffeas \_pipe_signals|x_reg_[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[9] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \x[8]~input (
	.i(x[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[8]~input_o ));
// synopsys translate_off
defparam \x[8]~input .bus_hold = "false";
defparam \x[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y10_N41
dffeas \_pipe_signals|x_reg_[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[8] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \x[10]~input (
	.i(x[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[10]~input_o ));
// synopsys translate_off
defparam \x[10]~input .bus_hold = "false";
defparam \x[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y10_N47
dffeas \_pipe_signals|x_reg_[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[10] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \_interpolator|ShiftRight0~2 (
// Equation(s):
// \_interpolator|ShiftRight0~2_combout  = ( \_pipe_signals|x_reg_ [10] & ( \_pipe_signals|msb_reg_ [0] & ( (\_pipe_signals|x_reg_ [8]) # (\_pipe_signals|msb_reg_ [1]) ) ) ) # ( !\_pipe_signals|x_reg_ [10] & ( \_pipe_signals|msb_reg_ [0] & ( 
// (!\_pipe_signals|msb_reg_ [1] & \_pipe_signals|x_reg_ [8]) ) ) ) # ( \_pipe_signals|x_reg_ [10] & ( !\_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [9]))) # (\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ 
// [11])) ) ) ) # ( !\_pipe_signals|x_reg_ [10] & ( !\_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [9]))) # (\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [11])) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [11]),
	.datab(!\_pipe_signals|x_reg_ [9]),
	.datac(!\_pipe_signals|msb_reg_ [1]),
	.datad(!\_pipe_signals|x_reg_ [8]),
	.datae(!\_pipe_signals|x_reg_ [10]),
	.dataf(!\_pipe_signals|msb_reg_ [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~2 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~2 .lut_mask = 64'h3535353500F00FFF;
defparam \_interpolator|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \x[26]~input (
	.i(x[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[26]~input_o ));
// synopsys translate_off
defparam \x[26]~input .bus_hold = "false";
defparam \x[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N30
cyclonev_lcell_comb \x[26]~_wirecell (
// Equation(s):
// \x[26]~_wirecell_combout  = ( !\x[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\x[26]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[26]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[26]~_wirecell .extended_lut = "off";
defparam \x[26]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \x[26]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N32
dffeas \_pipe_signals|msb_reg_[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\x[26]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|msb_reg_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|msb_reg_[3] .is_wysiwyg = "true";
defparam \_pipe_signals|msb_reg_[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \x[4]~input (
	.i(x[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[4]~input_o ));
// synopsys translate_off
defparam \x[4]~input .bus_hold = "false";
defparam \x[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y8_N41
dffeas \_pipe_signals|x_reg_[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[4] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \x[6]~input (
	.i(x[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[6]~input_o ));
// synopsys translate_off
defparam \x[6]~input .bus_hold = "false";
defparam \x[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \_pipe_signals|x_reg_[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[6] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \x[5]~input (
	.i(x[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[5]~input_o ));
// synopsys translate_off
defparam \x[5]~input .bus_hold = "false";
defparam \x[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \_pipe_signals|x_reg_[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[5] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \x[7]~input (
	.i(x[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[7]~input_o ));
// synopsys translate_off
defparam \x[7]~input .bus_hold = "false";
defparam \x[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y8_N47
dffeas \_pipe_signals|x_reg_[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[7] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N48
cyclonev_lcell_comb \_interpolator|ShiftRight0~0 (
// Equation(s):
// \_interpolator|ShiftRight0~0_combout  = ( \_pipe_signals|x_reg_ [5] & ( \_pipe_signals|x_reg_ [7] & ( (!\_pipe_signals|msb_reg_ [0]) # ((!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [4])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ 
// [6])))) ) ) ) # ( !\_pipe_signals|x_reg_ [5] & ( \_pipe_signals|x_reg_ [7] & ( (!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [4] & ((\_pipe_signals|msb_reg_ [0])))) # (\_pipe_signals|msb_reg_ [1] & (((!\_pipe_signals|msb_reg_ [0]) # 
// (\_pipe_signals|x_reg_ [6])))) ) ) ) # ( \_pipe_signals|x_reg_ [5] & ( !\_pipe_signals|x_reg_ [7] & ( (!\_pipe_signals|msb_reg_ [1] & (((!\_pipe_signals|msb_reg_ [0])) # (\_pipe_signals|x_reg_ [4]))) # (\_pipe_signals|msb_reg_ [1] & 
// (((\_pipe_signals|x_reg_ [6] & \_pipe_signals|msb_reg_ [0])))) ) ) ) # ( !\_pipe_signals|x_reg_ [5] & ( !\_pipe_signals|x_reg_ [7] & ( (\_pipe_signals|msb_reg_ [0] & ((!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [4])) # (\_pipe_signals|msb_reg_ 
// [1] & ((\_pipe_signals|x_reg_ [6]))))) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [4]),
	.datab(!\_pipe_signals|x_reg_ [6]),
	.datac(!\_pipe_signals|msb_reg_ [1]),
	.datad(!\_pipe_signals|msb_reg_ [0]),
	.datae(!\_pipe_signals|x_reg_ [5]),
	.dataf(!\_pipe_signals|x_reg_ [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~0 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~0 .lut_mask = 64'h0053F0530F53FF53;
defparam \_interpolator|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \x[14]~input (
	.i(x[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[14]~input_o ));
// synopsys translate_off
defparam \x[14]~input .bus_hold = "false";
defparam \x[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N29
dffeas \_pipe_signals|x_reg_[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[14] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \x[15]~input (
	.i(x[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[15]~input_o ));
// synopsys translate_off
defparam \x[15]~input .bus_hold = "false";
defparam \x[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N47
dffeas \_pipe_signals|x_reg_[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[15] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \x[12]~input (
	.i(x[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[12]~input_o ));
// synopsys translate_off
defparam \x[12]~input .bus_hold = "false";
defparam \x[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N23
dffeas \_pipe_signals|x_reg_[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[12] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \x[13]~input (
	.i(x[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[13]~input_o ));
// synopsys translate_off
defparam \x[13]~input .bus_hold = "false";
defparam \x[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N38
dffeas \_pipe_signals|x_reg_[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[13] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N39
cyclonev_lcell_comb \_interpolator|ShiftRight0~3 (
// Equation(s):
// \_interpolator|ShiftRight0~3_combout  = ( \_pipe_signals|x_reg_ [13] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [15]))) # (\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [14])) ) ) ) # ( 
// !\_pipe_signals|x_reg_ [13] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [15]))) # (\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [14])) ) ) ) # ( \_pipe_signals|x_reg_ [13] & ( 
// !\_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0]) # (\_pipe_signals|x_reg_ [12]) ) ) ) # ( !\_pipe_signals|x_reg_ [13] & ( !\_pipe_signals|msb_reg_ [1] & ( (\_pipe_signals|msb_reg_ [0] & \_pipe_signals|x_reg_ [12]) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [14]),
	.datab(!\_pipe_signals|msb_reg_ [0]),
	.datac(!\_pipe_signals|x_reg_ [15]),
	.datad(!\_pipe_signals|x_reg_ [12]),
	.datae(!\_pipe_signals|x_reg_ [13]),
	.dataf(!\_pipe_signals|msb_reg_ [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~3 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~3 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \_interpolator|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N24
cyclonev_lcell_comb \_interpolator|ShiftRight0~54 (
// Equation(s):
// \_interpolator|ShiftRight0~54_combout  = ( !\_pipe_signals|msb_reg_ [3] & ( (!\_pipe_signals|msb_reg_ [1] & ((!\_pipe_signals|msb_reg_ [2] & (\_interpolator|ShiftRight0~3_combout )) # (\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~2_combout 
// )))))) # (\_pipe_signals|msb_reg_ [1] & ((!\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~2_combout )))) # (\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~0_combout )))))) ) ) # ( \_pipe_signals|msb_reg_ [3] & ( 
// (!\_pipe_signals|msb_reg_ [1] & ((!\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~0_combout )))) # (\_pipe_signals|msb_reg_ [2] & (\_interpolator|ShiftRight0~1_combout )))) # (\_pipe_signals|msb_reg_ [1] & (!\_pipe_signals|msb_reg_ [2] & 
// (\_interpolator|ShiftRight0~1_combout ))) ) )

	.dataa(!\_pipe_signals|msb_reg_ [1]),
	.datab(!\_pipe_signals|msb_reg_ [2]),
	.datac(!\_interpolator|ShiftRight0~1_combout ),
	.datad(!\_interpolator|ShiftRight0~2_combout ),
	.datae(!\_pipe_signals|msb_reg_ [3]),
	.dataf(!\_interpolator|ShiftRight0~0_combout ),
	.datag(!\_interpolator|ShiftRight0~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~54 .extended_lut = "on";
defparam \_interpolator|ShiftRight0~54 .lut_mask = 64'h086E0606197F8E8E;
defparam \_interpolator|ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \_interpolator|reg_d1[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[0] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \_interpolator|ShiftRight0~5 (
// Equation(s):
// \_interpolator|ShiftRight0~5_combout  = ( \_pipe_signals|x_reg_ [1] & ( \_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1]) # (\_pipe_signals|x_reg_ [3]) ) ) ) # ( !\_pipe_signals|x_reg_ [1] & ( \_pipe_signals|msb_reg_ [0] & ( 
// (\_pipe_signals|msb_reg_ [1] & \_pipe_signals|x_reg_ [3]) ) ) ) # ( \_pipe_signals|x_reg_ [1] & ( !\_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [2])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [4]))) 
// ) ) ) # ( !\_pipe_signals|x_reg_ [1] & ( !\_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [2])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [4]))) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [2]),
	.datab(!\_pipe_signals|msb_reg_ [1]),
	.datac(!\_pipe_signals|x_reg_ [4]),
	.datad(!\_pipe_signals|x_reg_ [3]),
	.datae(!\_pipe_signals|x_reg_ [1]),
	.dataf(!\_pipe_signals|msb_reg_ [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~5 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~5 .lut_mask = 64'h474747470033CCFF;
defparam \_interpolator|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N42
cyclonev_lcell_comb \_interpolator|ShiftRight0~6 (
// Equation(s):
// \_interpolator|ShiftRight0~6_combout  = ( \_pipe_signals|x_reg_ [12] & ( \_pipe_signals|x_reg_ [10] & ( (!\_pipe_signals|msb_reg_ [0]) # ((!\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [9]))) # (\_pipe_signals|msb_reg_ [1] & 
// (\_pipe_signals|x_reg_ [11]))) ) ) ) # ( !\_pipe_signals|x_reg_ [12] & ( \_pipe_signals|x_reg_ [10] & ( (!\_pipe_signals|msb_reg_ [1] & (((!\_pipe_signals|msb_reg_ [0]) # (\_pipe_signals|x_reg_ [9])))) # (\_pipe_signals|msb_reg_ [1] & 
// (\_pipe_signals|x_reg_ [11] & (\_pipe_signals|msb_reg_ [0]))) ) ) ) # ( \_pipe_signals|x_reg_ [12] & ( !\_pipe_signals|x_reg_ [10] & ( (!\_pipe_signals|msb_reg_ [1] & (((\_pipe_signals|msb_reg_ [0] & \_pipe_signals|x_reg_ [9])))) # 
// (\_pipe_signals|msb_reg_ [1] & (((!\_pipe_signals|msb_reg_ [0])) # (\_pipe_signals|x_reg_ [11]))) ) ) ) # ( !\_pipe_signals|x_reg_ [12] & ( !\_pipe_signals|x_reg_ [10] & ( (\_pipe_signals|msb_reg_ [0] & ((!\_pipe_signals|msb_reg_ [1] & 
// ((\_pipe_signals|x_reg_ [9]))) # (\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [11])))) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [11]),
	.datab(!\_pipe_signals|msb_reg_ [1]),
	.datac(!\_pipe_signals|msb_reg_ [0]),
	.datad(!\_pipe_signals|x_reg_ [9]),
	.datae(!\_pipe_signals|x_reg_ [12]),
	.dataf(!\_pipe_signals|x_reg_ [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~6 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~6 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \_interpolator|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \_interpolator|ShiftRight0~4 (
// Equation(s):
// \_interpolator|ShiftRight0~4_combout  = ( \_pipe_signals|x_reg_ [6] & ( \_pipe_signals|x_reg_ [7] & ( (!\_pipe_signals|msb_reg_ [0] & (((!\_pipe_signals|msb_reg_ [1]) # (\_pipe_signals|x_reg_ [8])))) # (\_pipe_signals|msb_reg_ [0] & 
// (((\_pipe_signals|msb_reg_ [1])) # (\_pipe_signals|x_reg_ [5]))) ) ) ) # ( !\_pipe_signals|x_reg_ [6] & ( \_pipe_signals|x_reg_ [7] & ( (!\_pipe_signals|msb_reg_ [0] & (((\_pipe_signals|msb_reg_ [1] & \_pipe_signals|x_reg_ [8])))) # 
// (\_pipe_signals|msb_reg_ [0] & (((\_pipe_signals|msb_reg_ [1])) # (\_pipe_signals|x_reg_ [5]))) ) ) ) # ( \_pipe_signals|x_reg_ [6] & ( !\_pipe_signals|x_reg_ [7] & ( (!\_pipe_signals|msb_reg_ [0] & (((!\_pipe_signals|msb_reg_ [1]) # 
// (\_pipe_signals|x_reg_ [8])))) # (\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [5] & (!\_pipe_signals|msb_reg_ [1]))) ) ) ) # ( !\_pipe_signals|x_reg_ [6] & ( !\_pipe_signals|x_reg_ [7] & ( (!\_pipe_signals|msb_reg_ [0] & 
// (((\_pipe_signals|msb_reg_ [1] & \_pipe_signals|x_reg_ [8])))) # (\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [5] & (!\_pipe_signals|msb_reg_ [1]))) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [5]),
	.datab(!\_pipe_signals|msb_reg_ [0]),
	.datac(!\_pipe_signals|msb_reg_ [1]),
	.datad(!\_pipe_signals|x_reg_ [8]),
	.datae(!\_pipe_signals|x_reg_ [6]),
	.dataf(!\_pipe_signals|x_reg_ [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~4 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \_interpolator|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \x[16]~input (
	.i(x[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[16]~input_o ));
// synopsys translate_off
defparam \x[16]~input .bus_hold = "false";
defparam \x[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N5
dffeas \_pipe_signals|x_reg_[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [16]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[16] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N24
cyclonev_lcell_comb \_interpolator|ShiftRight0~7 (
// Equation(s):
// \_interpolator|ShiftRight0~7_combout  = ( \_pipe_signals|x_reg_ [13] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [16])) # (\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [15]))) ) ) ) # ( 
// !\_pipe_signals|x_reg_ [13] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [16])) # (\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [15]))) ) ) ) # ( \_pipe_signals|x_reg_ [13] & ( 
// !\_pipe_signals|msb_reg_ [1] & ( (\_pipe_signals|msb_reg_ [0]) # (\_pipe_signals|x_reg_ [14]) ) ) ) # ( !\_pipe_signals|x_reg_ [13] & ( !\_pipe_signals|msb_reg_ [1] & ( (\_pipe_signals|x_reg_ [14] & !\_pipe_signals|msb_reg_ [0]) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [16]),
	.datab(!\_pipe_signals|x_reg_ [15]),
	.datac(!\_pipe_signals|x_reg_ [14]),
	.datad(!\_pipe_signals|msb_reg_ [0]),
	.datae(!\_pipe_signals|x_reg_ [13]),
	.dataf(!\_pipe_signals|msb_reg_ [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~7 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~7 .lut_mask = 64'h0F000FFF55335533;
defparam \_interpolator|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N18
cyclonev_lcell_comb \_interpolator|ShiftRight0~50 (
// Equation(s):
// \_interpolator|ShiftRight0~50_combout  = ( !\_pipe_signals|msb_reg_ [3] & ( (!\_pipe_signals|msb_reg_ [1] & ((!\_pipe_signals|msb_reg_ [2] & (\_interpolator|ShiftRight0~7_combout )) # (\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~6_combout 
// )))))) # (\_pipe_signals|msb_reg_ [1] & ((!\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~6_combout )))) # (\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~4_combout )))))) ) ) # ( \_pipe_signals|msb_reg_ [3] & ( 
// (!\_pipe_signals|msb_reg_ [1] & ((!\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~4_combout )))) # (\_pipe_signals|msb_reg_ [2] & (\_interpolator|ShiftRight0~5_combout )))) # (\_pipe_signals|msb_reg_ [1] & (!\_pipe_signals|msb_reg_ [2] & 
// (\_interpolator|ShiftRight0~5_combout ))) ) )

	.dataa(!\_pipe_signals|msb_reg_ [1]),
	.datab(!\_pipe_signals|msb_reg_ [2]),
	.datac(!\_interpolator|ShiftRight0~5_combout ),
	.datad(!\_interpolator|ShiftRight0~6_combout ),
	.datae(!\_pipe_signals|msb_reg_ [3]),
	.dataf(!\_interpolator|ShiftRight0~4_combout ),
	.datag(!\_interpolator|ShiftRight0~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~50 .extended_lut = "on";
defparam \_interpolator|ShiftRight0~50 .lut_mask = 64'h086E0606197F8E8E;
defparam \_interpolator|ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \_interpolator|reg_d1[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[1] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N54
cyclonev_lcell_comb \_interpolator|ShiftRight0~10 (
// Equation(s):
// \_interpolator|ShiftRight0~10_combout  = ( \_pipe_signals|x_reg_ [12] & ( \_pipe_signals|x_reg_ [10] & ( ((!\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [11]))) # (\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [13]))) # 
// (\_pipe_signals|msb_reg_ [0]) ) ) ) # ( !\_pipe_signals|x_reg_ [12] & ( \_pipe_signals|x_reg_ [10] & ( (!\_pipe_signals|msb_reg_ [1] & (((\_pipe_signals|msb_reg_ [0]) # (\_pipe_signals|x_reg_ [11])))) # (\_pipe_signals|msb_reg_ [1] & 
// (\_pipe_signals|x_reg_ [13] & ((!\_pipe_signals|msb_reg_ [0])))) ) ) ) # ( \_pipe_signals|x_reg_ [12] & ( !\_pipe_signals|x_reg_ [10] & ( (!\_pipe_signals|msb_reg_ [1] & (((\_pipe_signals|x_reg_ [11] & !\_pipe_signals|msb_reg_ [0])))) # 
// (\_pipe_signals|msb_reg_ [1] & (((\_pipe_signals|msb_reg_ [0])) # (\_pipe_signals|x_reg_ [13]))) ) ) ) # ( !\_pipe_signals|x_reg_ [12] & ( !\_pipe_signals|x_reg_ [10] & ( (!\_pipe_signals|msb_reg_ [0] & ((!\_pipe_signals|msb_reg_ [1] & 
// ((\_pipe_signals|x_reg_ [11]))) # (\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [13])))) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [13]),
	.datab(!\_pipe_signals|msb_reg_ [1]),
	.datac(!\_pipe_signals|x_reg_ [11]),
	.datad(!\_pipe_signals|msb_reg_ [0]),
	.datae(!\_pipe_signals|x_reg_ [12]),
	.dataf(!\_pipe_signals|x_reg_ [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~10 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~10 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \_interpolator|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \_interpolator|ShiftRight0~9 (
// Equation(s):
// \_interpolator|ShiftRight0~9_combout  = ( \_pipe_signals|x_reg_ [5] & ( \_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [2]))) # (\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [4])) ) ) ) # ( 
// !\_pipe_signals|x_reg_ [5] & ( \_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [2]))) # (\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [4])) ) ) ) # ( \_pipe_signals|x_reg_ [5] & ( !\_pipe_signals|msb_reg_ 
// [0] & ( (\_pipe_signals|x_reg_ [3]) # (\_pipe_signals|msb_reg_ [1]) ) ) ) # ( !\_pipe_signals|x_reg_ [5] & ( !\_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & \_pipe_signals|x_reg_ [3]) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [4]),
	.datab(!\_pipe_signals|msb_reg_ [1]),
	.datac(!\_pipe_signals|x_reg_ [2]),
	.datad(!\_pipe_signals|x_reg_ [3]),
	.datae(!\_pipe_signals|x_reg_ [5]),
	.dataf(!\_pipe_signals|msb_reg_ [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~9 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~9 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \_interpolator|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N18
cyclonev_lcell_comb \_interpolator|ShiftRight0~8 (
// Equation(s):
// \_interpolator|ShiftRight0~8_combout  = ( \_pipe_signals|x_reg_ [6] & ( \_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1]) # (\_pipe_signals|x_reg_ [8]) ) ) ) # ( !\_pipe_signals|x_reg_ [6] & ( \_pipe_signals|msb_reg_ [0] & ( 
// (\_pipe_signals|msb_reg_ [1] & \_pipe_signals|x_reg_ [8]) ) ) ) # ( \_pipe_signals|x_reg_ [6] & ( !\_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [7])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [9]))) 
// ) ) ) # ( !\_pipe_signals|x_reg_ [6] & ( !\_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [7])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [9]))) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [7]),
	.datab(!\_pipe_signals|x_reg_ [9]),
	.datac(!\_pipe_signals|msb_reg_ [1]),
	.datad(!\_pipe_signals|x_reg_ [8]),
	.datae(!\_pipe_signals|x_reg_ [6]),
	.dataf(!\_pipe_signals|msb_reg_ [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~8 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~8 .lut_mask = 64'h53535353000FF0FF;
defparam \_interpolator|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \x[17]~input (
	.i(x[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[17]~input_o ));
// synopsys translate_off
defparam \x[17]~input .bus_hold = "false";
defparam \x[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N11
dffeas \_pipe_signals|x_reg_[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [17]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[17] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N0
cyclonev_lcell_comb \_interpolator|ShiftRight0~11 (
// Equation(s):
// \_interpolator|ShiftRight0~11_combout  = ( \_pipe_signals|x_reg_ [14] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [17]))) # (\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [16])) ) ) ) # ( 
// !\_pipe_signals|x_reg_ [14] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [17]))) # (\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [16])) ) ) ) # ( \_pipe_signals|x_reg_ [14] & ( 
// !\_pipe_signals|msb_reg_ [1] & ( (\_pipe_signals|x_reg_ [15]) # (\_pipe_signals|msb_reg_ [0]) ) ) ) # ( !\_pipe_signals|x_reg_ [14] & ( !\_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & \_pipe_signals|x_reg_ [15]) ) ) )

	.dataa(!\_pipe_signals|msb_reg_ [0]),
	.datab(!\_pipe_signals|x_reg_ [15]),
	.datac(!\_pipe_signals|x_reg_ [16]),
	.datad(!\_pipe_signals|x_reg_ [17]),
	.datae(!\_pipe_signals|x_reg_ [14]),
	.dataf(!\_pipe_signals|msb_reg_ [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~11 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~11 .lut_mask = 64'h2222777705AF05AF;
defparam \_interpolator|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N54
cyclonev_lcell_comb \_interpolator|ShiftRight0~46 (
// Equation(s):
// \_interpolator|ShiftRight0~46_combout  = ( !\_pipe_signals|msb_reg_ [3] & ( (!\_pipe_signals|msb_reg_ [2] & ((!\_pipe_signals|msb_reg_ [1] & (((\_interpolator|ShiftRight0~11_combout )))) # (\_pipe_signals|msb_reg_ [1] & 
// (\_interpolator|ShiftRight0~10_combout )))) # (\_pipe_signals|msb_reg_ [2] & (((!\_pipe_signals|msb_reg_ [1] & (\_interpolator|ShiftRight0~10_combout )) # (\_pipe_signals|msb_reg_ [1] & ((\_interpolator|ShiftRight0~8_combout )))))) ) ) # ( 
// \_pipe_signals|msb_reg_ [3] & ( (!\_pipe_signals|msb_reg_ [2] & (((!\_pipe_signals|msb_reg_ [1] & ((\_interpolator|ShiftRight0~8_combout ))) # (\_pipe_signals|msb_reg_ [1] & (\_interpolator|ShiftRight0~9_combout ))))) # (\_pipe_signals|msb_reg_ [2] & 
// (((\_interpolator|ShiftRight0~9_combout  & (!\_pipe_signals|msb_reg_ [1]))))) ) )

	.dataa(!\_pipe_signals|msb_reg_ [2]),
	.datab(!\_interpolator|ShiftRight0~10_combout ),
	.datac(!\_interpolator|ShiftRight0~9_combout ),
	.datad(!\_pipe_signals|msb_reg_ [1]),
	.datae(!\_pipe_signals|msb_reg_ [3]),
	.dataf(!\_interpolator|ShiftRight0~8_combout ),
	.datag(!\_interpolator|ShiftRight0~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~46 .extended_lut = "on";
defparam \_interpolator|ShiftRight0~46 .lut_mask = 64'h1B22050A1B77AF0A;
defparam \_interpolator|ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N55
dffeas \_interpolator|reg_d1[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[2] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N27
cyclonev_lcell_comb \_interpolator|ShiftRight0~13 (
// Equation(s):
// \_interpolator|ShiftRight0~13_combout  = ( \_pipe_signals|x_reg_ [4] & ( \_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [3])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [5]))) ) ) ) # ( 
// !\_pipe_signals|x_reg_ [4] & ( \_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [3])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [5]))) ) ) ) # ( \_pipe_signals|x_reg_ [4] & ( !\_pipe_signals|msb_reg_ 
// [0] & ( (!\_pipe_signals|msb_reg_ [1]) # (\_pipe_signals|x_reg_ [6]) ) ) ) # ( !\_pipe_signals|x_reg_ [4] & ( !\_pipe_signals|msb_reg_ [0] & ( (\_pipe_signals|msb_reg_ [1] & \_pipe_signals|x_reg_ [6]) ) ) )

	.dataa(!\_pipe_signals|msb_reg_ [1]),
	.datab(!\_pipe_signals|x_reg_ [3]),
	.datac(!\_pipe_signals|x_reg_ [6]),
	.datad(!\_pipe_signals|x_reg_ [5]),
	.datae(!\_pipe_signals|x_reg_ [4]),
	.dataf(!\_pipe_signals|msb_reg_ [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~13 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~13 .lut_mask = 64'h0505AFAF22772277;
defparam \_interpolator|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \_interpolator|ShiftRight0~12 (
// Equation(s):
// \_interpolator|ShiftRight0~12_combout  = ( \_pipe_signals|x_reg_ [10] & ( \_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [7])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [9]))) ) ) ) # ( 
// !\_pipe_signals|x_reg_ [10] & ( \_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [7])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [9]))) ) ) ) # ( \_pipe_signals|x_reg_ [10] & ( !\_pipe_signals|msb_reg_ 
// [0] & ( (\_pipe_signals|x_reg_ [8]) # (\_pipe_signals|msb_reg_ [1]) ) ) ) # ( !\_pipe_signals|x_reg_ [10] & ( !\_pipe_signals|msb_reg_ [0] & ( (!\_pipe_signals|msb_reg_ [1] & \_pipe_signals|x_reg_ [8]) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [7]),
	.datab(!\_pipe_signals|x_reg_ [9]),
	.datac(!\_pipe_signals|msb_reg_ [1]),
	.datad(!\_pipe_signals|x_reg_ [8]),
	.datae(!\_pipe_signals|x_reg_ [10]),
	.dataf(!\_pipe_signals|msb_reg_ [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~12 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~12 .lut_mask = 64'h00F00FFF53535353;
defparam \_interpolator|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N18
cyclonev_lcell_comb \_interpolator|ShiftRight0~14 (
// Equation(s):
// \_interpolator|ShiftRight0~14_combout  = ( \_pipe_signals|x_reg_ [13] & ( \_pipe_signals|x_reg_ [11] & ( ((!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [12])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [14])))) # 
// (\_pipe_signals|msb_reg_ [0]) ) ) ) # ( !\_pipe_signals|x_reg_ [13] & ( \_pipe_signals|x_reg_ [11] & ( (!\_pipe_signals|msb_reg_ [1] & (((\_pipe_signals|msb_reg_ [0])) # (\_pipe_signals|x_reg_ [12]))) # (\_pipe_signals|msb_reg_ [1] & 
// (((\_pipe_signals|x_reg_ [14] & !\_pipe_signals|msb_reg_ [0])))) ) ) ) # ( \_pipe_signals|x_reg_ [13] & ( !\_pipe_signals|x_reg_ [11] & ( (!\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [12] & ((!\_pipe_signals|msb_reg_ [0])))) # 
// (\_pipe_signals|msb_reg_ [1] & (((\_pipe_signals|msb_reg_ [0]) # (\_pipe_signals|x_reg_ [14])))) ) ) ) # ( !\_pipe_signals|x_reg_ [13] & ( !\_pipe_signals|x_reg_ [11] & ( (!\_pipe_signals|msb_reg_ [0] & ((!\_pipe_signals|msb_reg_ [1] & 
// (\_pipe_signals|x_reg_ [12])) # (\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [14]))))) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [12]),
	.datab(!\_pipe_signals|msb_reg_ [1]),
	.datac(!\_pipe_signals|x_reg_ [14]),
	.datad(!\_pipe_signals|msb_reg_ [0]),
	.datae(!\_pipe_signals|x_reg_ [13]),
	.dataf(!\_pipe_signals|x_reg_ [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~14 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~14 .lut_mask = 64'h4700473347CC47FF;
defparam \_interpolator|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \x[18]~input (
	.i(x[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[18]~input_o ));
// synopsys translate_off
defparam \x[18]~input .bus_hold = "false";
defparam \x[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N17
dffeas \_pipe_signals|x_reg_[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [18]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[18] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N6
cyclonev_lcell_comb \_interpolator|ShiftRight0~15 (
// Equation(s):
// \_interpolator|ShiftRight0~15_combout  = ( \_pipe_signals|x_reg_ [15] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [18]))) # (\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [17])) ) ) ) # ( 
// !\_pipe_signals|x_reg_ [15] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [18]))) # (\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [17])) ) ) ) # ( \_pipe_signals|x_reg_ [15] & ( 
// !\_pipe_signals|msb_reg_ [1] & ( (\_pipe_signals|x_reg_ [16]) # (\_pipe_signals|msb_reg_ [0]) ) ) ) # ( !\_pipe_signals|x_reg_ [15] & ( !\_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & \_pipe_signals|x_reg_ [16]) ) ) )

	.dataa(!\_pipe_signals|msb_reg_ [0]),
	.datab(!\_pipe_signals|x_reg_ [17]),
	.datac(!\_pipe_signals|x_reg_ [16]),
	.datad(!\_pipe_signals|x_reg_ [18]),
	.datae(!\_pipe_signals|x_reg_ [15]),
	.dataf(!\_pipe_signals|msb_reg_ [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~15 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~15 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \_interpolator|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N12
cyclonev_lcell_comb \_interpolator|ShiftRight0~42 (
// Equation(s):
// \_interpolator|ShiftRight0~42_combout  = ( !\_pipe_signals|msb_reg_ [3] & ( (!\_pipe_signals|msb_reg_ [1] & ((!\_pipe_signals|msb_reg_ [2] & (\_interpolator|ShiftRight0~15_combout )) # (\_pipe_signals|msb_reg_ [2] & 
// (((\_interpolator|ShiftRight0~14_combout )))))) # (\_pipe_signals|msb_reg_ [1] & ((!\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~14_combout )))) # (\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~12_combout )))))) ) ) # ( 
// \_pipe_signals|msb_reg_ [3] & ( (!\_pipe_signals|msb_reg_ [1] & ((!\_pipe_signals|msb_reg_ [2] & (((\_interpolator|ShiftRight0~12_combout )))) # (\_pipe_signals|msb_reg_ [2] & (\_interpolator|ShiftRight0~13_combout )))) # (\_pipe_signals|msb_reg_ [1] & 
// (!\_pipe_signals|msb_reg_ [2] & (\_interpolator|ShiftRight0~13_combout ))) ) )

	.dataa(!\_pipe_signals|msb_reg_ [1]),
	.datab(!\_pipe_signals|msb_reg_ [2]),
	.datac(!\_interpolator|ShiftRight0~13_combout ),
	.datad(!\_interpolator|ShiftRight0~12_combout ),
	.datae(!\_pipe_signals|msb_reg_ [3]),
	.dataf(!\_interpolator|ShiftRight0~14_combout ),
	.datag(!\_interpolator|ShiftRight0~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~42 .extended_lut = "on";
defparam \_interpolator|ShiftRight0~42 .lut_mask = 64'h0819068E6E7F068E;
defparam \_interpolator|ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N14
dffeas \_interpolator|reg_d1[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[3] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N3
cyclonev_lcell_comb \_interpolator|Add0~0 (
// Equation(s):
// \_interpolator|Add0~0_combout  = !\_pipe_signals|msb_reg_ [2] $ (!\_pipe_signals|msb_reg_ [1])

	.dataa(!\_pipe_signals|msb_reg_ [2]),
	.datab(!\_pipe_signals|msb_reg_ [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add0~0 .extended_lut = "off";
defparam \_interpolator|Add0~0 .lut_mask = 64'h6666666666666666;
defparam \_interpolator|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N9
cyclonev_lcell_comb \_interpolator|Add0~1 (
// Equation(s):
// \_interpolator|Add0~1_combout  = ( \_pipe_signals|msb_reg_ [3] & ( (\_pipe_signals|msb_reg_ [2] & \_pipe_signals|msb_reg_ [1]) ) ) # ( !\_pipe_signals|msb_reg_ [3] & ( (!\_pipe_signals|msb_reg_ [2]) # (!\_pipe_signals|msb_reg_ [1]) ) )

	.dataa(!\_pipe_signals|msb_reg_ [2]),
	.datab(gnd),
	.datac(!\_pipe_signals|msb_reg_ [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_pipe_signals|msb_reg_ [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add0~1 .extended_lut = "off";
defparam \_interpolator|Add0~1 .lut_mask = 64'hFAFAFAFA05050505;
defparam \_interpolator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \x[19]~input (
	.i(x[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[19]~input_o ));
// synopsys translate_off
defparam \x[19]~input .bus_hold = "false";
defparam \x[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N35
dffeas \_pipe_signals|x_reg_[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [19]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[19] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N12
cyclonev_lcell_comb \_interpolator|ShiftRight0~16 (
// Equation(s):
// \_interpolator|ShiftRight0~16_combout  = ( \_pipe_signals|x_reg_ [16] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [19])) # (\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [18]))) ) ) ) # ( 
// !\_pipe_signals|x_reg_ [16] & ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [19])) # (\_pipe_signals|msb_reg_ [0] & ((\_pipe_signals|x_reg_ [18]))) ) ) ) # ( \_pipe_signals|x_reg_ [16] & ( 
// !\_pipe_signals|msb_reg_ [1] & ( (\_pipe_signals|msb_reg_ [0]) # (\_pipe_signals|x_reg_ [17]) ) ) ) # ( !\_pipe_signals|x_reg_ [16] & ( !\_pipe_signals|msb_reg_ [1] & ( (\_pipe_signals|x_reg_ [17] & !\_pipe_signals|msb_reg_ [0]) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [19]),
	.datab(!\_pipe_signals|x_reg_ [17]),
	.datac(!\_pipe_signals|msb_reg_ [0]),
	.datad(!\_pipe_signals|x_reg_ [18]),
	.datae(!\_pipe_signals|x_reg_ [16]),
	.dataf(!\_pipe_signals|msb_reg_ [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~16 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~16 .lut_mask = 64'h30303F3F505F505F;
defparam \_interpolator|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N36
cyclonev_lcell_comb \_interpolator|ShiftRight0~17 (
// Equation(s):
// \_interpolator|ShiftRight0~17_combout  = ( \_interpolator|ShiftRight0~16_combout  & ( \_interpolator|ShiftRight0~0_combout  & ( (!\_interpolator|Add0~0_combout  & (((\_interpolator|Add0~1_combout )) # (\_interpolator|ShiftRight0~2_combout ))) # 
// (\_interpolator|Add0~0_combout  & (((!\_interpolator|Add0~1_combout ) # (\_interpolator|ShiftRight0~3_combout )))) ) ) ) # ( !\_interpolator|ShiftRight0~16_combout  & ( \_interpolator|ShiftRight0~0_combout  & ( (!\_interpolator|Add0~0_combout  & 
// (\_interpolator|ShiftRight0~2_combout  & ((!\_interpolator|Add0~1_combout )))) # (\_interpolator|Add0~0_combout  & (((!\_interpolator|Add0~1_combout ) # (\_interpolator|ShiftRight0~3_combout )))) ) ) ) # ( \_interpolator|ShiftRight0~16_combout  & ( 
// !\_interpolator|ShiftRight0~0_combout  & ( (!\_interpolator|Add0~0_combout  & (((\_interpolator|Add0~1_combout )) # (\_interpolator|ShiftRight0~2_combout ))) # (\_interpolator|Add0~0_combout  & (((\_interpolator|ShiftRight0~3_combout  & 
// \_interpolator|Add0~1_combout )))) ) ) ) # ( !\_interpolator|ShiftRight0~16_combout  & ( !\_interpolator|ShiftRight0~0_combout  & ( (!\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~2_combout  & ((!\_interpolator|Add0~1_combout )))) # 
// (\_interpolator|Add0~0_combout  & (((\_interpolator|ShiftRight0~3_combout  & \_interpolator|Add0~1_combout )))) ) ) )

	.dataa(!\_interpolator|ShiftRight0~2_combout ),
	.datab(!\_interpolator|Add0~0_combout ),
	.datac(!\_interpolator|ShiftRight0~3_combout ),
	.datad(!\_interpolator|Add0~1_combout ),
	.datae(!\_interpolator|ShiftRight0~16_combout ),
	.dataf(!\_interpolator|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~17 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~17 .lut_mask = 64'h440344CF770377CF;
defparam \_interpolator|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N15
cyclonev_lcell_comb \_interpolator|ShiftRight0~18 (
// Equation(s):
// \_interpolator|ShiftRight0~18_combout  = ( \_pipe_signals|msb_reg_ [3] & ( (\_pipe_signals|msb_reg_ [1] & \_pipe_signals|msb_reg_ [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_pipe_signals|msb_reg_ [1]),
	.datad(!\_pipe_signals|msb_reg_ [2]),
	.datae(gnd),
	.dataf(!\_pipe_signals|msb_reg_ [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~18 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~18 .lut_mask = 64'h00000000000F000F;
defparam \_interpolator|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N38
dffeas \_interpolator|reg_d1[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\_interpolator|ShiftRight0~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[4] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \x[20]~input (
	.i(x[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[20]~input_o ));
// synopsys translate_off
defparam \x[20]~input .bus_hold = "false";
defparam \x[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N53
dffeas \_pipe_signals|x_reg_[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [20]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[20] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N30
cyclonev_lcell_comb \_interpolator|ShiftRight0~19 (
// Equation(s):
// \_interpolator|ShiftRight0~19_combout  = ( \_pipe_signals|msb_reg_ [0] & ( \_pipe_signals|msb_reg_ [1] & ( \_pipe_signals|x_reg_ [19] ) ) ) # ( !\_pipe_signals|msb_reg_ [0] & ( \_pipe_signals|msb_reg_ [1] & ( \_pipe_signals|x_reg_ [20] ) ) ) # ( 
// \_pipe_signals|msb_reg_ [0] & ( !\_pipe_signals|msb_reg_ [1] & ( \_pipe_signals|x_reg_ [17] ) ) ) # ( !\_pipe_signals|msb_reg_ [0] & ( !\_pipe_signals|msb_reg_ [1] & ( \_pipe_signals|x_reg_ [18] ) ) )

	.dataa(!\_pipe_signals|x_reg_ [20]),
	.datab(!\_pipe_signals|x_reg_ [17]),
	.datac(!\_pipe_signals|x_reg_ [19]),
	.datad(!\_pipe_signals|x_reg_ [18]),
	.datae(!\_pipe_signals|msb_reg_ [0]),
	.dataf(!\_pipe_signals|msb_reg_ [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~19 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~19 .lut_mask = 64'h00FF333355550F0F;
defparam \_interpolator|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N0
cyclonev_lcell_comb \_interpolator|ShiftRight0~20 (
// Equation(s):
// \_interpolator|ShiftRight0~20_combout  = ( \_interpolator|ShiftRight0~7_combout  & ( \_interpolator|Add0~1_combout  & ( (\_interpolator|Add0~0_combout ) # (\_interpolator|ShiftRight0~19_combout ) ) ) ) # ( !\_interpolator|ShiftRight0~7_combout  & ( 
// \_interpolator|Add0~1_combout  & ( (\_interpolator|ShiftRight0~19_combout  & !\_interpolator|Add0~0_combout ) ) ) ) # ( \_interpolator|ShiftRight0~7_combout  & ( !\_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout  & 
// ((\_interpolator|ShiftRight0~6_combout ))) # (\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~4_combout )) ) ) ) # ( !\_interpolator|ShiftRight0~7_combout  & ( !\_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout  & 
// ((\_interpolator|ShiftRight0~6_combout ))) # (\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~4_combout )) ) ) )

	.dataa(!\_interpolator|ShiftRight0~4_combout ),
	.datab(!\_interpolator|ShiftRight0~19_combout ),
	.datac(!\_interpolator|ShiftRight0~6_combout ),
	.datad(!\_interpolator|Add0~0_combout ),
	.datae(!\_interpolator|ShiftRight0~7_combout ),
	.dataf(!\_interpolator|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~20 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~20 .lut_mask = 64'h0F550F55330033FF;
defparam \_interpolator|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N2
dffeas \_interpolator|reg_d1[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\_interpolator|ShiftRight0~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[5] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \x[21]~input (
	.i(x[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[21]~input_o ));
// synopsys translate_off
defparam \x[21]~input .bus_hold = "false";
defparam \x[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y12_N59
dffeas \_pipe_signals|x_reg_[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [21]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[21] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N48
cyclonev_lcell_comb \_interpolator|ShiftRight0~21 (
// Equation(s):
// \_interpolator|ShiftRight0~21_combout  = ( \_pipe_signals|x_reg_ [21] & ( \_pipe_signals|x_reg_ [18] & ( (!\_pipe_signals|msb_reg_ [0] & (((\_pipe_signals|msb_reg_ [1])) # (\_pipe_signals|x_reg_ [19]))) # (\_pipe_signals|msb_reg_ [0] & 
// (((!\_pipe_signals|msb_reg_ [1]) # (\_pipe_signals|x_reg_ [20])))) ) ) ) # ( !\_pipe_signals|x_reg_ [21] & ( \_pipe_signals|x_reg_ [18] & ( (!\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [19] & ((!\_pipe_signals|msb_reg_ [1])))) # 
// (\_pipe_signals|msb_reg_ [0] & (((!\_pipe_signals|msb_reg_ [1]) # (\_pipe_signals|x_reg_ [20])))) ) ) ) # ( \_pipe_signals|x_reg_ [21] & ( !\_pipe_signals|x_reg_ [18] & ( (!\_pipe_signals|msb_reg_ [0] & (((\_pipe_signals|msb_reg_ [1])) # 
// (\_pipe_signals|x_reg_ [19]))) # (\_pipe_signals|msb_reg_ [0] & (((\_pipe_signals|x_reg_ [20] & \_pipe_signals|msb_reg_ [1])))) ) ) ) # ( !\_pipe_signals|x_reg_ [21] & ( !\_pipe_signals|x_reg_ [18] & ( (!\_pipe_signals|msb_reg_ [0] & 
// (\_pipe_signals|x_reg_ [19] & ((!\_pipe_signals|msb_reg_ [1])))) # (\_pipe_signals|msb_reg_ [0] & (((\_pipe_signals|x_reg_ [20] & \_pipe_signals|msb_reg_ [1])))) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [19]),
	.datab(!\_pipe_signals|msb_reg_ [0]),
	.datac(!\_pipe_signals|x_reg_ [20]),
	.datad(!\_pipe_signals|msb_reg_ [1]),
	.datae(!\_pipe_signals|x_reg_ [21]),
	.dataf(!\_pipe_signals|x_reg_ [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~21 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~21 .lut_mask = 64'h440344CF770377CF;
defparam \_interpolator|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N30
cyclonev_lcell_comb \_interpolator|ShiftRight0~22 (
// Equation(s):
// \_interpolator|ShiftRight0~22_combout  = ( \_interpolator|ShiftRight0~11_combout  & ( \_interpolator|ShiftRight0~8_combout  & ( ((!\_interpolator|Add0~1_combout  & (\_interpolator|ShiftRight0~10_combout )) # (\_interpolator|Add0~1_combout  & 
// ((\_interpolator|ShiftRight0~21_combout )))) # (\_interpolator|Add0~0_combout ) ) ) ) # ( !\_interpolator|ShiftRight0~11_combout  & ( \_interpolator|ShiftRight0~8_combout  & ( (!\_interpolator|Add0~0_combout  & ((!\_interpolator|Add0~1_combout  & 
// (\_interpolator|ShiftRight0~10_combout )) # (\_interpolator|Add0~1_combout  & ((\_interpolator|ShiftRight0~21_combout ))))) # (\_interpolator|Add0~0_combout  & (((!\_interpolator|Add0~1_combout )))) ) ) ) # ( \_interpolator|ShiftRight0~11_combout  & ( 
// !\_interpolator|ShiftRight0~8_combout  & ( (!\_interpolator|Add0~0_combout  & ((!\_interpolator|Add0~1_combout  & (\_interpolator|ShiftRight0~10_combout )) # (\_interpolator|Add0~1_combout  & ((\_interpolator|ShiftRight0~21_combout ))))) # 
// (\_interpolator|Add0~0_combout  & (((\_interpolator|Add0~1_combout )))) ) ) ) # ( !\_interpolator|ShiftRight0~11_combout  & ( !\_interpolator|ShiftRight0~8_combout  & ( (!\_interpolator|Add0~0_combout  & ((!\_interpolator|Add0~1_combout  & 
// (\_interpolator|ShiftRight0~10_combout )) # (\_interpolator|Add0~1_combout  & ((\_interpolator|ShiftRight0~21_combout ))))) ) ) )

	.dataa(!\_interpolator|Add0~0_combout ),
	.datab(!\_interpolator|ShiftRight0~10_combout ),
	.datac(!\_interpolator|ShiftRight0~21_combout ),
	.datad(!\_interpolator|Add0~1_combout ),
	.datae(!\_interpolator|ShiftRight0~11_combout ),
	.dataf(!\_interpolator|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~22 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~22 .lut_mask = 64'h220A225F770A775F;
defparam \_interpolator|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \_interpolator|reg_d1[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\_interpolator|ShiftRight0~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[6] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \x[22]~input (
	.i(x[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[22]~input_o ));
// synopsys translate_off
defparam \x[22]~input .bus_hold = "false";
defparam \x[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y12_N35
dffeas \_pipe_signals|x_reg_[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|x_reg_ [22]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|x_reg_[22] .is_wysiwyg = "true";
defparam \_pipe_signals|x_reg_[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N39
cyclonev_lcell_comb \_interpolator|ShiftRight0~23 (
// Equation(s):
// \_interpolator|ShiftRight0~23_combout  = ( \_pipe_signals|msb_reg_ [0] & ( \_pipe_signals|x_reg_ [21] & ( (\_pipe_signals|msb_reg_ [1]) # (\_pipe_signals|x_reg_ [19]) ) ) ) # ( !\_pipe_signals|msb_reg_ [0] & ( \_pipe_signals|x_reg_ [21] & ( 
// (!\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [20]))) # (\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [22])) ) ) ) # ( \_pipe_signals|msb_reg_ [0] & ( !\_pipe_signals|x_reg_ [21] & ( (\_pipe_signals|x_reg_ [19] & !\_pipe_signals|msb_reg_ 
// [1]) ) ) ) # ( !\_pipe_signals|msb_reg_ [0] & ( !\_pipe_signals|x_reg_ [21] & ( (!\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|x_reg_ [20]))) # (\_pipe_signals|msb_reg_ [1] & (\_pipe_signals|x_reg_ [22])) ) ) )

	.dataa(!\_pipe_signals|x_reg_ [22]),
	.datab(!\_pipe_signals|x_reg_ [19]),
	.datac(!\_pipe_signals|msb_reg_ [1]),
	.datad(!\_pipe_signals|x_reg_ [20]),
	.datae(!\_pipe_signals|msb_reg_ [0]),
	.dataf(!\_pipe_signals|x_reg_ [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~23 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~23 .lut_mask = 64'h05F5303005F53F3F;
defparam \_interpolator|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N36
cyclonev_lcell_comb \_interpolator|ShiftRight0~24 (
// Equation(s):
// \_interpolator|ShiftRight0~24_combout  = ( \_interpolator|ShiftRight0~12_combout  & ( \_interpolator|ShiftRight0~23_combout  & ( (!\_interpolator|Add0~0_combout  & (((\_interpolator|Add0~1_combout ) # (\_interpolator|ShiftRight0~14_combout )))) # 
// (\_interpolator|Add0~0_combout  & (((!\_interpolator|Add0~1_combout )) # (\_interpolator|ShiftRight0~15_combout ))) ) ) ) # ( !\_interpolator|ShiftRight0~12_combout  & ( \_interpolator|ShiftRight0~23_combout  & ( (!\_interpolator|Add0~0_combout  & 
// (((\_interpolator|Add0~1_combout ) # (\_interpolator|ShiftRight0~14_combout )))) # (\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~15_combout  & ((\_interpolator|Add0~1_combout )))) ) ) ) # ( \_interpolator|ShiftRight0~12_combout  & ( 
// !\_interpolator|ShiftRight0~23_combout  & ( (!\_interpolator|Add0~0_combout  & (((\_interpolator|ShiftRight0~14_combout  & !\_interpolator|Add0~1_combout )))) # (\_interpolator|Add0~0_combout  & (((!\_interpolator|Add0~1_combout )) # 
// (\_interpolator|ShiftRight0~15_combout ))) ) ) ) # ( !\_interpolator|ShiftRight0~12_combout  & ( !\_interpolator|ShiftRight0~23_combout  & ( (!\_interpolator|Add0~0_combout  & (((\_interpolator|ShiftRight0~14_combout  & !\_interpolator|Add0~1_combout )))) 
// # (\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~15_combout  & ((\_interpolator|Add0~1_combout )))) ) ) )

	.dataa(!\_interpolator|ShiftRight0~15_combout ),
	.datab(!\_interpolator|ShiftRight0~14_combout ),
	.datac(!\_interpolator|Add0~0_combout ),
	.datad(!\_interpolator|Add0~1_combout ),
	.datae(!\_interpolator|ShiftRight0~12_combout ),
	.dataf(!\_interpolator|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~24 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~24 .lut_mask = 64'h30053F0530F53FF5;
defparam \_interpolator|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N37
dffeas \_interpolator|reg_d1[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\_interpolator|ShiftRight0~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[7] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N54
cyclonev_lcell_comb \_interpolator|ShiftRight0~25 (
// Equation(s):
// \_interpolator|ShiftRight0~25_combout  = ( \_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|x_reg_ [22] & \_pipe_signals|msb_reg_ [0]) ) ) # ( !\_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & (!\_pipe_signals|x_reg_ [21])) # 
// (\_pipe_signals|msb_reg_ [0] & ((!\_pipe_signals|x_reg_ [20]))) ) )

	.dataa(!\_pipe_signals|x_reg_ [22]),
	.datab(!\_pipe_signals|x_reg_ [21]),
	.datac(!\_pipe_signals|x_reg_ [20]),
	.datad(!\_pipe_signals|msb_reg_ [0]),
	.datae(gnd),
	.dataf(!\_pipe_signals|msb_reg_ [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~25 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~25 .lut_mask = 64'hCCF0CCF000AA00AA;
defparam \_interpolator|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N42
cyclonev_lcell_comb \_interpolator|ShiftRight0~26 (
// Equation(s):
// \_interpolator|ShiftRight0~26_combout  = ( \_interpolator|ShiftRight0~16_combout  & ( \_interpolator|Add0~1_combout  & ( (!\_interpolator|ShiftRight0~25_combout ) # (\_interpolator|Add0~0_combout ) ) ) ) # ( !\_interpolator|ShiftRight0~16_combout  & ( 
// \_interpolator|Add0~1_combout  & ( (!\_interpolator|ShiftRight0~25_combout  & !\_interpolator|Add0~0_combout ) ) ) ) # ( \_interpolator|ShiftRight0~16_combout  & ( !\_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout  & 
// ((\_interpolator|ShiftRight0~3_combout ))) # (\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~2_combout )) ) ) ) # ( !\_interpolator|ShiftRight0~16_combout  & ( !\_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout  & 
// ((\_interpolator|ShiftRight0~3_combout ))) # (\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~2_combout )) ) ) )

	.dataa(!\_interpolator|ShiftRight0~2_combout ),
	.datab(!\_interpolator|ShiftRight0~25_combout ),
	.datac(!\_interpolator|ShiftRight0~3_combout ),
	.datad(!\_interpolator|Add0~0_combout ),
	.datae(!\_interpolator|ShiftRight0~16_combout ),
	.dataf(!\_interpolator|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~26 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~26 .lut_mask = 64'h0F550F55CC00CCFF;
defparam \_interpolator|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N44
dffeas \_interpolator|reg_d1[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\_interpolator|ShiftRight0~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[8] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N57
cyclonev_lcell_comb \_interpolator|ShiftRight0~27 (
// Equation(s):
// \_interpolator|ShiftRight0~27_combout  = ( \_pipe_signals|msb_reg_ [1] & ( \_pipe_signals|msb_reg_ [0] ) ) # ( !\_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0] & (\_pipe_signals|x_reg_ [22])) # (\_pipe_signals|msb_reg_ [0] & 
// ((\_pipe_signals|x_reg_ [21]))) ) )

	.dataa(!\_pipe_signals|x_reg_ [22]),
	.datab(!\_pipe_signals|x_reg_ [21]),
	.datac(!\_pipe_signals|msb_reg_ [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_pipe_signals|msb_reg_ [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~27 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~27 .lut_mask = 64'h535353530F0F0F0F;
defparam \_interpolator|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N6
cyclonev_lcell_comb \_interpolator|ShiftRight0~28 (
// Equation(s):
// \_interpolator|ShiftRight0~28_combout  = ( \_interpolator|ShiftRight0~7_combout  & ( \_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~27_combout )) # (\_interpolator|Add0~0_combout  & 
// ((\_interpolator|ShiftRight0~19_combout ))) ) ) ) # ( !\_interpolator|ShiftRight0~7_combout  & ( \_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~27_combout )) # (\_interpolator|Add0~0_combout  & 
// ((\_interpolator|ShiftRight0~19_combout ))) ) ) ) # ( \_interpolator|ShiftRight0~7_combout  & ( !\_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout ) # (\_interpolator|ShiftRight0~6_combout ) ) ) ) # ( !\_interpolator|ShiftRight0~7_combout 
//  & ( !\_interpolator|Add0~1_combout  & ( (\_interpolator|ShiftRight0~6_combout  & \_interpolator|Add0~0_combout ) ) ) )

	.dataa(!\_interpolator|ShiftRight0~27_combout ),
	.datab(!\_interpolator|ShiftRight0~19_combout ),
	.datac(!\_interpolator|ShiftRight0~6_combout ),
	.datad(!\_interpolator|Add0~0_combout ),
	.datae(!\_interpolator|ShiftRight0~7_combout ),
	.dataf(!\_interpolator|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~28 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~28 .lut_mask = 64'h000FFF0F55335533;
defparam \_interpolator|ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N8
dffeas \_interpolator|reg_d1[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\_interpolator|ShiftRight0~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[9] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N42
cyclonev_lcell_comb \_interpolator|ShiftRight0~29 (
// Equation(s):
// \_interpolator|ShiftRight0~29_combout  = ( !\_pipe_signals|msb_reg_ [1] & ( (!\_pipe_signals|msb_reg_ [0]) # (\_pipe_signals|x_reg_ [22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_pipe_signals|x_reg_ [22]),
	.datad(!\_pipe_signals|msb_reg_ [0]),
	.datae(gnd),
	.dataf(!\_pipe_signals|msb_reg_ [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~29 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~29 .lut_mask = 64'hFF0FFF0F00000000;
defparam \_interpolator|ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N42
cyclonev_lcell_comb \_interpolator|ShiftRight0~30 (
// Equation(s):
// \_interpolator|ShiftRight0~30_combout  = ( \_interpolator|ShiftRight0~11_combout  & ( \_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout  & ((\_interpolator|ShiftRight0~29_combout ))) # (\_interpolator|Add0~0_combout  & 
// (\_interpolator|ShiftRight0~21_combout )) ) ) ) # ( !\_interpolator|ShiftRight0~11_combout  & ( \_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout  & ((\_interpolator|ShiftRight0~29_combout ))) # (\_interpolator|Add0~0_combout  & 
// (\_interpolator|ShiftRight0~21_combout )) ) ) ) # ( \_interpolator|ShiftRight0~11_combout  & ( !\_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout ) # (\_interpolator|ShiftRight0~10_combout ) ) ) ) # ( 
// !\_interpolator|ShiftRight0~11_combout  & ( !\_interpolator|Add0~1_combout  & ( (\_interpolator|Add0~0_combout  & \_interpolator|ShiftRight0~10_combout ) ) ) )

	.dataa(!\_interpolator|Add0~0_combout ),
	.datab(!\_interpolator|ShiftRight0~10_combout ),
	.datac(!\_interpolator|ShiftRight0~21_combout ),
	.datad(!\_interpolator|ShiftRight0~29_combout ),
	.datae(!\_interpolator|ShiftRight0~11_combout ),
	.dataf(!\_interpolator|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~30 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~30 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \_interpolator|ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N43
dffeas \_interpolator|reg_d1[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\_interpolator|ShiftRight0~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[10] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N51
cyclonev_lcell_comb \_address_resolver|Add1~0 (
// Equation(s):
// \_address_resolver|Add1~0_combout  = ( \x[25]~input_o  & ( \x[26]~input_o  ) ) # ( !\x[25]~input_o  & ( !\x[26]~input_o  $ (((\x[23]~input_o  & \x[24]~input_o ))) ) )

	.dataa(!\x[26]~input_o ),
	.datab(!\x[23]~input_o ),
	.datac(gnd),
	.datad(!\x[24]~input_o ),
	.datae(gnd),
	.dataf(!\x[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|Add1~0 .extended_lut = "off";
defparam \_address_resolver|Add1~0 .lut_mask = 64'hAA99AA9955555555;
defparam \_address_resolver|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N27
cyclonev_lcell_comb \_address_resolver|ShiftRight0~1 (
// Equation(s):
// \_address_resolver|ShiftRight0~1_combout  = ( \x[25]~input_o  & ( !\x[26]~input_o  $ (((!\x[24]~input_o ) # (!\x[23]~input_o ))) ) ) # ( !\x[25]~input_o  & ( \x[26]~input_o  ) )

	.dataa(!\x[24]~input_o ),
	.datab(!\x[23]~input_o ),
	.datac(gnd),
	.datad(!\x[26]~input_o ),
	.datae(gnd),
	.dataf(!\x[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~1 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~1 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \_address_resolver|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N3
cyclonev_lcell_comb \_address_resolver|ShiftRight0~2 (
// Equation(s):
// \_address_resolver|ShiftRight0~2_combout  = ( \x[22]~input_o  & ( (!\x[24]~input_o ) # ((!\x[23]~input_o  & \x[21]~input_o )) ) ) # ( !\x[22]~input_o  & ( (!\x[23]~input_o  & ((!\x[24]~input_o ) # (\x[21]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\x[23]~input_o ),
	.datac(!\x[21]~input_o ),
	.datad(!\x[24]~input_o ),
	.datae(gnd),
	.dataf(!\x[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~2 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~2 .lut_mask = 64'hCC0CCC0CFF0CFF0C;
defparam \_address_resolver|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N36
cyclonev_lcell_comb \_address_resolver|ShiftRight0~3 (
// Equation(s):
// \_address_resolver|ShiftRight0~3_combout  = ( \x[23]~input_o  & ( \x[24]~input_o  & ( \x[20]~input_o  ) ) ) # ( !\x[23]~input_o  & ( \x[24]~input_o  & ( \x[17]~input_o  ) ) ) # ( \x[23]~input_o  & ( !\x[24]~input_o  & ( \x[18]~input_o  ) ) ) # ( 
// !\x[23]~input_o  & ( !\x[24]~input_o  & ( \x[19]~input_o  ) ) )

	.dataa(!\x[17]~input_o ),
	.datab(!\x[18]~input_o ),
	.datac(!\x[20]~input_o ),
	.datad(!\x[19]~input_o ),
	.datae(!\x[23]~input_o ),
	.dataf(!\x[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~3 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~3 .lut_mask = 64'h00FF333355550F0F;
defparam \_address_resolver|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N30
cyclonev_lcell_comb \_address_resolver|ShiftRight0~0 (
// Equation(s):
// \_address_resolver|ShiftRight0~0_combout  = ( \x[23]~input_o  & ( \x[24]~input_o  & ( \x[16]~input_o  ) ) ) # ( !\x[23]~input_o  & ( \x[24]~input_o  & ( \x[13]~input_o  ) ) ) # ( \x[23]~input_o  & ( !\x[24]~input_o  & ( \x[14]~input_o  ) ) ) # ( 
// !\x[23]~input_o  & ( !\x[24]~input_o  & ( \x[15]~input_o  ) ) )

	.dataa(!\x[14]~input_o ),
	.datab(!\x[16]~input_o ),
	.datac(!\x[15]~input_o ),
	.datad(!\x[13]~input_o ),
	.datae(!\x[23]~input_o ),
	.dataf(!\x[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~0 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \_address_resolver|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N42
cyclonev_lcell_comb \_address_resolver|ShiftRight0~4 (
// Equation(s):
// \_address_resolver|ShiftRight0~4_combout  = ( \_address_resolver|ShiftRight0~0_combout  & ( (!\_address_resolver|Add1~0_combout  & (\_address_resolver|ShiftRight0~1_combout  & (\_address_resolver|ShiftRight0~2_combout ))) # 
// (\_address_resolver|Add1~0_combout  & ((!\_address_resolver|ShiftRight0~1_combout ) # ((\_address_resolver|ShiftRight0~3_combout )))) ) ) # ( !\_address_resolver|ShiftRight0~0_combout  & ( (\_address_resolver|ShiftRight0~1_combout  & 
// ((!\_address_resolver|Add1~0_combout  & (\_address_resolver|ShiftRight0~2_combout )) # (\_address_resolver|Add1~0_combout  & ((\_address_resolver|ShiftRight0~3_combout ))))) ) )

	.dataa(!\_address_resolver|Add1~0_combout ),
	.datab(!\_address_resolver|ShiftRight0~1_combout ),
	.datac(!\_address_resolver|ShiftRight0~2_combout ),
	.datad(!\_address_resolver|ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(!\_address_resolver|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~4 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~4 .lut_mask = 64'h0213021346574657;
defparam \_address_resolver|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N35
dffeas \_pipe_signals|address_reg1[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_address_resolver|ShiftRight0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|address_reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|address_reg1[0] .is_wysiwyg = "true";
defparam \_pipe_signals|address_reg1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N2
dffeas \_interpolator|reg_d2[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|address_reg1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d2[10] .is_wysiwyg = "true";
defparam \_interpolator|reg_d2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N30
cyclonev_lcell_comb \_interpolator|diff_2[0]~82 (
// Equation(s):
// \_interpolator|diff_2[0]~82_cout  = CARRY(( \_interpolator|reg_d1 [0] ) + ( !VCC ) + ( !VCC ))
// \_interpolator|diff_2[0]~83  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\_interpolator|reg_d1 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\_interpolator|diff_2[0]~82_cout ),
	.shareout(\_interpolator|diff_2[0]~83 ));
// synopsys translate_off
defparam \_interpolator|diff_2[0]~82 .extended_lut = "off";
defparam \_interpolator|diff_2[0]~82 .lut_mask = 64'h0000FFFF00003333;
defparam \_interpolator|diff_2[0]~82 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N33
cyclonev_lcell_comb \_interpolator|diff_2[1]~78 (
// Equation(s):
// \_interpolator|diff_2[1]~78_cout  = CARRY(( !\_interpolator|reg_d1 [1] ) + ( \_interpolator|diff_2[0]~83  ) + ( \_interpolator|diff_2[0]~82_cout  ))
// \_interpolator|diff_2[1]~79  = SHARE(\_interpolator|reg_d1 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_d1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[0]~82_cout ),
	.sharein(\_interpolator|diff_2[0]~83 ),
	.combout(),
	.sumout(),
	.cout(\_interpolator|diff_2[1]~78_cout ),
	.shareout(\_interpolator|diff_2[1]~79 ));
// synopsys translate_off
defparam \_interpolator|diff_2[1]~78 .extended_lut = "off";
defparam \_interpolator|diff_2[1]~78 .lut_mask = 64'h00000F0F0000F0F0;
defparam \_interpolator|diff_2[1]~78 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N36
cyclonev_lcell_comb \_interpolator|diff_2[2]~74 (
// Equation(s):
// \_interpolator|diff_2[2]~74_cout  = CARRY(( !\_interpolator|reg_d1 [2] ) + ( \_interpolator|diff_2[1]~79  ) + ( \_interpolator|diff_2[1]~78_cout  ))
// \_interpolator|diff_2[2]~75  = SHARE(\_interpolator|reg_d1 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_d1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[1]~78_cout ),
	.sharein(\_interpolator|diff_2[1]~79 ),
	.combout(),
	.sumout(),
	.cout(\_interpolator|diff_2[2]~74_cout ),
	.shareout(\_interpolator|diff_2[2]~75 ));
// synopsys translate_off
defparam \_interpolator|diff_2[2]~74 .extended_lut = "off";
defparam \_interpolator|diff_2[2]~74 .lut_mask = 64'h00000F0F0000F0F0;
defparam \_interpolator|diff_2[2]~74 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N39
cyclonev_lcell_comb \_interpolator|diff_2[3]~70 (
// Equation(s):
// \_interpolator|diff_2[3]~70_cout  = CARRY(( !\_interpolator|reg_d1 [3] ) + ( \_interpolator|diff_2[2]~75  ) + ( \_interpolator|diff_2[2]~74_cout  ))
// \_interpolator|diff_2[3]~71  = SHARE(\_interpolator|reg_d1 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_d1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[2]~74_cout ),
	.sharein(\_interpolator|diff_2[2]~75 ),
	.combout(),
	.sumout(),
	.cout(\_interpolator|diff_2[3]~70_cout ),
	.shareout(\_interpolator|diff_2[3]~71 ));
// synopsys translate_off
defparam \_interpolator|diff_2[3]~70 .extended_lut = "off";
defparam \_interpolator|diff_2[3]~70 .lut_mask = 64'h00000F0F0000F0F0;
defparam \_interpolator|diff_2[3]~70 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N42
cyclonev_lcell_comb \_interpolator|diff_2[4]~66 (
// Equation(s):
// \_interpolator|diff_2[4]~66_cout  = CARRY(( !\_interpolator|reg_d1 [4] ) + ( \_interpolator|diff_2[3]~71  ) + ( \_interpolator|diff_2[3]~70_cout  ))
// \_interpolator|diff_2[4]~67  = SHARE(\_interpolator|reg_d1 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_d1 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[3]~70_cout ),
	.sharein(\_interpolator|diff_2[3]~71 ),
	.combout(),
	.sumout(),
	.cout(\_interpolator|diff_2[4]~66_cout ),
	.shareout(\_interpolator|diff_2[4]~67 ));
// synopsys translate_off
defparam \_interpolator|diff_2[4]~66 .extended_lut = "off";
defparam \_interpolator|diff_2[4]~66 .lut_mask = 64'h00000F0F0000F0F0;
defparam \_interpolator|diff_2[4]~66 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N45
cyclonev_lcell_comb \_interpolator|diff_2[5]~62 (
// Equation(s):
// \_interpolator|diff_2[5]~62_cout  = CARRY(( !\_interpolator|reg_d1 [5] ) + ( \_interpolator|diff_2[4]~67  ) + ( \_interpolator|diff_2[4]~66_cout  ))
// \_interpolator|diff_2[5]~63  = SHARE(\_interpolator|reg_d1 [5])

	.dataa(!\_interpolator|reg_d1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[4]~66_cout ),
	.sharein(\_interpolator|diff_2[4]~67 ),
	.combout(),
	.sumout(),
	.cout(\_interpolator|diff_2[5]~62_cout ),
	.shareout(\_interpolator|diff_2[5]~63 ));
// synopsys translate_off
defparam \_interpolator|diff_2[5]~62 .extended_lut = "off";
defparam \_interpolator|diff_2[5]~62 .lut_mask = 64'h000055550000AAAA;
defparam \_interpolator|diff_2[5]~62 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N48
cyclonev_lcell_comb \_interpolator|diff_2[6]~58 (
// Equation(s):
// \_interpolator|diff_2[6]~58_cout  = CARRY(( !\_interpolator|reg_d1 [6] ) + ( \_interpolator|diff_2[5]~63  ) + ( \_interpolator|diff_2[5]~62_cout  ))
// \_interpolator|diff_2[6]~59  = SHARE(\_interpolator|reg_d1 [6])

	.dataa(gnd),
	.datab(!\_interpolator|reg_d1 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[5]~62_cout ),
	.sharein(\_interpolator|diff_2[5]~63 ),
	.combout(),
	.sumout(),
	.cout(\_interpolator|diff_2[6]~58_cout ),
	.shareout(\_interpolator|diff_2[6]~59 ));
// synopsys translate_off
defparam \_interpolator|diff_2[6]~58 .extended_lut = "off";
defparam \_interpolator|diff_2[6]~58 .lut_mask = 64'h000033330000CCCC;
defparam \_interpolator|diff_2[6]~58 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N51
cyclonev_lcell_comb \_interpolator|diff_2[7]~54 (
// Equation(s):
// \_interpolator|diff_2[7]~54_cout  = CARRY(( !\_interpolator|reg_d1 [7] ) + ( \_interpolator|diff_2[6]~59  ) + ( \_interpolator|diff_2[6]~58_cout  ))
// \_interpolator|diff_2[7]~55  = SHARE(\_interpolator|reg_d1 [7])

	.dataa(!\_interpolator|reg_d1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[6]~58_cout ),
	.sharein(\_interpolator|diff_2[6]~59 ),
	.combout(),
	.sumout(),
	.cout(\_interpolator|diff_2[7]~54_cout ),
	.shareout(\_interpolator|diff_2[7]~55 ));
// synopsys translate_off
defparam \_interpolator|diff_2[7]~54 .extended_lut = "off";
defparam \_interpolator|diff_2[7]~54 .lut_mask = 64'h000055550000AAAA;
defparam \_interpolator|diff_2[7]~54 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N54
cyclonev_lcell_comb \_interpolator|diff_2[8]~50 (
// Equation(s):
// \_interpolator|diff_2[8]~50_cout  = CARRY(( !\_interpolator|reg_d1 [8] ) + ( \_interpolator|diff_2[7]~55  ) + ( \_interpolator|diff_2[7]~54_cout  ))
// \_interpolator|diff_2[8]~51  = SHARE(\_interpolator|reg_d1 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_d1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[7]~54_cout ),
	.sharein(\_interpolator|diff_2[7]~55 ),
	.combout(),
	.sumout(),
	.cout(\_interpolator|diff_2[8]~50_cout ),
	.shareout(\_interpolator|diff_2[8]~51 ));
// synopsys translate_off
defparam \_interpolator|diff_2[8]~50 .extended_lut = "off";
defparam \_interpolator|diff_2[8]~50 .lut_mask = 64'h00000F0F0000F0F0;
defparam \_interpolator|diff_2[8]~50 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N57
cyclonev_lcell_comb \_interpolator|diff_2[9]~46 (
// Equation(s):
// \_interpolator|diff_2[9]~46_cout  = CARRY(( !\_interpolator|reg_d1 [9] ) + ( \_interpolator|diff_2[8]~51  ) + ( \_interpolator|diff_2[8]~50_cout  ))
// \_interpolator|diff_2[9]~47  = SHARE(\_interpolator|reg_d1 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_d1 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[8]~50_cout ),
	.sharein(\_interpolator|diff_2[8]~51 ),
	.combout(),
	.sumout(),
	.cout(\_interpolator|diff_2[9]~46_cout ),
	.shareout(\_interpolator|diff_2[9]~47 ));
// synopsys translate_off
defparam \_interpolator|diff_2[9]~46 .extended_lut = "off";
defparam \_interpolator|diff_2[9]~46 .lut_mask = 64'h00000F0F0000F0F0;
defparam \_interpolator|diff_2[9]~46 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N0
cyclonev_lcell_comb \_interpolator|diff_2[10]~1 (
// Equation(s):
// \_interpolator|diff_2[10]~1_sumout  = SUM(( !\_interpolator|reg_d1 [10] $ (\_interpolator|reg_d2 [10]) ) + ( \_interpolator|diff_2[9]~47  ) + ( \_interpolator|diff_2[9]~46_cout  ))
// \_interpolator|diff_2[10]~2  = CARRY(( !\_interpolator|reg_d1 [10] $ (\_interpolator|reg_d2 [10]) ) + ( \_interpolator|diff_2[9]~47  ) + ( \_interpolator|diff_2[9]~46_cout  ))
// \_interpolator|diff_2[10]~3  = SHARE((\_interpolator|reg_d1 [10] & !\_interpolator|reg_d2 [10]))

	.dataa(gnd),
	.datab(!\_interpolator|reg_d1 [10]),
	.datac(!\_interpolator|reg_d2 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[9]~46_cout ),
	.sharein(\_interpolator|diff_2[9]~47 ),
	.combout(),
	.sumout(\_interpolator|diff_2[10]~1_sumout ),
	.cout(\_interpolator|diff_2[10]~2 ),
	.shareout(\_interpolator|diff_2[10]~3 ));
// synopsys translate_off
defparam \_interpolator|diff_2[10]~1 .extended_lut = "off";
defparam \_interpolator|diff_2[10]~1 .lut_mask = 64'h000030300000C3C3;
defparam \_interpolator|diff_2[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N57
cyclonev_lcell_comb \_address_resolver|ShiftRight0~6 (
// Equation(s):
// \_address_resolver|ShiftRight0~6_combout  = (!\x[24]~input_o  & ((\x[23]~input_o ))) # (\x[24]~input_o  & (\x[22]~input_o  & !\x[23]~input_o ))

	.dataa(gnd),
	.datab(!\x[24]~input_o ),
	.datac(!\x[22]~input_o ),
	.datad(!\x[23]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~6 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~6 .lut_mask = 64'h03CC03CC03CC03CC;
defparam \_address_resolver|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N0
cyclonev_lcell_comb \_address_resolver|ShiftRight0~7 (
// Equation(s):
// \_address_resolver|ShiftRight0~7_combout  = ( \x[23]~input_o  & ( \x[24]~input_o  & ( \x[21]~input_o  ) ) ) # ( !\x[23]~input_o  & ( \x[24]~input_o  & ( \x[18]~input_o  ) ) ) # ( \x[23]~input_o  & ( !\x[24]~input_o  & ( \x[19]~input_o  ) ) ) # ( 
// !\x[23]~input_o  & ( !\x[24]~input_o  & ( \x[20]~input_o  ) ) )

	.dataa(!\x[21]~input_o ),
	.datab(!\x[18]~input_o ),
	.datac(!\x[20]~input_o ),
	.datad(!\x[19]~input_o ),
	.datae(!\x[23]~input_o ),
	.dataf(!\x[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~7 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \_address_resolver|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N18
cyclonev_lcell_comb \_address_resolver|ShiftRight0~5 (
// Equation(s):
// \_address_resolver|ShiftRight0~5_combout  = ( \x[23]~input_o  & ( \x[15]~input_o  & ( (!\x[24]~input_o ) # (\x[17]~input_o ) ) ) ) # ( !\x[23]~input_o  & ( \x[15]~input_o  & ( (!\x[24]~input_o  & (\x[16]~input_o )) # (\x[24]~input_o  & ((\x[14]~input_o 
// ))) ) ) ) # ( \x[23]~input_o  & ( !\x[15]~input_o  & ( (\x[17]~input_o  & \x[24]~input_o ) ) ) ) # ( !\x[23]~input_o  & ( !\x[15]~input_o  & ( (!\x[24]~input_o  & (\x[16]~input_o )) # (\x[24]~input_o  & ((\x[14]~input_o ))) ) ) )

	.dataa(!\x[17]~input_o ),
	.datab(!\x[16]~input_o ),
	.datac(!\x[14]~input_o ),
	.datad(!\x[24]~input_o ),
	.datae(!\x[23]~input_o ),
	.dataf(!\x[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~5 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~5 .lut_mask = 64'h330F0055330FFF55;
defparam \_address_resolver|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N45
cyclonev_lcell_comb \_address_resolver|ShiftRight0~8 (
// Equation(s):
// \_address_resolver|ShiftRight0~8_combout  = ( \_address_resolver|ShiftRight0~5_combout  & ( (!\_address_resolver|Add1~0_combout  & (\_address_resolver|ShiftRight0~1_combout  & (\_address_resolver|ShiftRight0~6_combout ))) # 
// (\_address_resolver|Add1~0_combout  & ((!\_address_resolver|ShiftRight0~1_combout ) # ((\_address_resolver|ShiftRight0~7_combout )))) ) ) # ( !\_address_resolver|ShiftRight0~5_combout  & ( (\_address_resolver|ShiftRight0~1_combout  & 
// ((!\_address_resolver|Add1~0_combout  & (\_address_resolver|ShiftRight0~6_combout )) # (\_address_resolver|Add1~0_combout  & ((\_address_resolver|ShiftRight0~7_combout ))))) ) )

	.dataa(!\_address_resolver|Add1~0_combout ),
	.datab(!\_address_resolver|ShiftRight0~1_combout ),
	.datac(!\_address_resolver|ShiftRight0~6_combout ),
	.datad(!\_address_resolver|ShiftRight0~7_combout ),
	.datae(gnd),
	.dataf(!\_address_resolver|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~8 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~8 .lut_mask = 64'h0213021346574657;
defparam \_address_resolver|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N40
dffeas \_pipe_signals|address_reg1[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_address_resolver|ShiftRight0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|address_reg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|address_reg1[1] .is_wysiwyg = "true";
defparam \_pipe_signals|address_reg1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \_interpolator|reg_d2[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|address_reg1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d2[11] .is_wysiwyg = "true";
defparam \_interpolator|reg_d2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N15
cyclonev_lcell_comb \_interpolator|ShiftRight0~31 (
// Equation(s):
// \_interpolator|ShiftRight0~31_combout  = ( \_pipe_signals|msb_reg_ [0] & ( !\_pipe_signals|msb_reg_ [1] ) )

	.dataa(!\_pipe_signals|msb_reg_ [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_pipe_signals|msb_reg_ [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~31 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~31 .lut_mask = 64'h00000000AAAAAAAA;
defparam \_interpolator|ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N18
cyclonev_lcell_comb \_interpolator|ShiftRight0~32 (
// Equation(s):
// \_interpolator|ShiftRight0~32_combout  = ( \_interpolator|ShiftRight0~31_combout  & ( \_interpolator|ShiftRight0~23_combout  & ( ((!\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~15_combout )) # (\_interpolator|Add0~0_combout  & 
// ((\_interpolator|ShiftRight0~14_combout )))) # (\_interpolator|Add0~1_combout ) ) ) ) # ( !\_interpolator|ShiftRight0~31_combout  & ( \_interpolator|ShiftRight0~23_combout  & ( (!\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~15_combout  & 
// ((!\_interpolator|Add0~1_combout )))) # (\_interpolator|Add0~0_combout  & (((\_interpolator|Add0~1_combout ) # (\_interpolator|ShiftRight0~14_combout )))) ) ) ) # ( \_interpolator|ShiftRight0~31_combout  & ( !\_interpolator|ShiftRight0~23_combout  & ( 
// (!\_interpolator|Add0~0_combout  & (((\_interpolator|Add0~1_combout )) # (\_interpolator|ShiftRight0~15_combout ))) # (\_interpolator|Add0~0_combout  & (((\_interpolator|ShiftRight0~14_combout  & !\_interpolator|Add0~1_combout )))) ) ) ) # ( 
// !\_interpolator|ShiftRight0~31_combout  & ( !\_interpolator|ShiftRight0~23_combout  & ( (!\_interpolator|Add0~1_combout  & ((!\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~15_combout )) # (\_interpolator|Add0~0_combout  & 
// ((\_interpolator|ShiftRight0~14_combout ))))) ) ) )

	.dataa(!\_interpolator|ShiftRight0~15_combout ),
	.datab(!\_interpolator|ShiftRight0~14_combout ),
	.datac(!\_interpolator|Add0~0_combout ),
	.datad(!\_interpolator|Add0~1_combout ),
	.datae(!\_interpolator|ShiftRight0~31_combout ),
	.dataf(!\_interpolator|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~32 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~32 .lut_mask = 64'h530053F0530F53FF;
defparam \_interpolator|ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \_interpolator|reg_d1[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\_interpolator|ShiftRight0~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[11] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N3
cyclonev_lcell_comb \_interpolator|diff_2[11]~5 (
// Equation(s):
// \_interpolator|diff_2[11]~5_sumout  = SUM(( !\_interpolator|reg_d2 [11] $ (\_interpolator|reg_d1 [11]) ) + ( \_interpolator|diff_2[10]~3  ) + ( \_interpolator|diff_2[10]~2  ))
// \_interpolator|diff_2[11]~6  = CARRY(( !\_interpolator|reg_d2 [11] $ (\_interpolator|reg_d1 [11]) ) + ( \_interpolator|diff_2[10]~3  ) + ( \_interpolator|diff_2[10]~2  ))
// \_interpolator|diff_2[11]~7  = SHARE((!\_interpolator|reg_d2 [11] & \_interpolator|reg_d1 [11]))

	.dataa(!\_interpolator|reg_d2 [11]),
	.datab(gnd),
	.datac(!\_interpolator|reg_d1 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[10]~2 ),
	.sharein(\_interpolator|diff_2[10]~3 ),
	.combout(),
	.sumout(\_interpolator|diff_2[11]~5_sumout ),
	.cout(\_interpolator|diff_2[11]~6 ),
	.shareout(\_interpolator|diff_2[11]~7 ));
// synopsys translate_off
defparam \_interpolator|diff_2[11]~5 .extended_lut = "off";
defparam \_interpolator|diff_2[11]~5 .lut_mask = 64'h00000A0A0000A5A5;
defparam \_interpolator|diff_2[11]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N6
cyclonev_lcell_comb \_address_resolver|ShiftRight0~10 (
// Equation(s):
// \_address_resolver|ShiftRight0~10_combout  = ( \x[23]~input_o  & ( \x[24]~input_o  & ( \x[18]~input_o  ) ) ) # ( !\x[23]~input_o  & ( \x[24]~input_o  & ( \x[15]~input_o  ) ) ) # ( \x[23]~input_o  & ( !\x[24]~input_o  & ( \x[16]~input_o  ) ) ) # ( 
// !\x[23]~input_o  & ( !\x[24]~input_o  & ( \x[17]~input_o  ) ) )

	.dataa(!\x[15]~input_o ),
	.datab(!\x[18]~input_o ),
	.datac(!\x[17]~input_o ),
	.datad(!\x[16]~input_o ),
	.datae(!\x[23]~input_o ),
	.dataf(!\x[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~10 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~10 .lut_mask = 64'h0F0F00FF55553333;
defparam \_address_resolver|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N12
cyclonev_lcell_comb \_address_resolver|ShiftRight0~9 (
// Equation(s):
// \_address_resolver|ShiftRight0~9_combout  = ( \x[24]~input_o  & ( \x[20]~input_o  & ( (!\x[23]~input_o  & (\x[19]~input_o )) # (\x[23]~input_o  & ((\x[22]~input_o ))) ) ) ) # ( !\x[24]~input_o  & ( \x[20]~input_o  & ( (\x[23]~input_o ) # (\x[21]~input_o ) 
// ) ) ) # ( \x[24]~input_o  & ( !\x[20]~input_o  & ( (!\x[23]~input_o  & (\x[19]~input_o )) # (\x[23]~input_o  & ((\x[22]~input_o ))) ) ) ) # ( !\x[24]~input_o  & ( !\x[20]~input_o  & ( (\x[21]~input_o  & !\x[23]~input_o ) ) ) )

	.dataa(!\x[19]~input_o ),
	.datab(!\x[21]~input_o ),
	.datac(!\x[22]~input_o ),
	.datad(!\x[23]~input_o ),
	.datae(!\x[24]~input_o ),
	.dataf(!\x[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~9 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~9 .lut_mask = 64'h3300550F33FF550F;
defparam \_address_resolver|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N6
cyclonev_lcell_comb \_address_resolver|ShiftRight0~11 (
// Equation(s):
// \_address_resolver|ShiftRight0~11_combout  = ( \x[26]~input_o  & ( \x[25]~input_o  & ( (!\x[24]~input_o  & (((\_address_resolver|ShiftRight0~9_combout )))) # (\x[24]~input_o  & ((!\x[23]~input_o  & ((\_address_resolver|ShiftRight0~9_combout ))) # 
// (\x[23]~input_o  & (\_address_resolver|ShiftRight0~10_combout )))) ) ) ) # ( \x[26]~input_o  & ( !\x[25]~input_o  & ( (\x[24]~input_o  & ((!\x[23]~input_o ) # (\_address_resolver|ShiftRight0~9_combout ))) ) ) ) # ( !\x[26]~input_o  & ( !\x[25]~input_o  & 
// ( (\_address_resolver|ShiftRight0~10_combout  & ((!\x[24]~input_o ) # (!\x[23]~input_o ))) ) ) )

	.dataa(!\x[24]~input_o ),
	.datab(!\x[23]~input_o ),
	.datac(!\_address_resolver|ShiftRight0~10_combout ),
	.datad(!\_address_resolver|ShiftRight0~9_combout ),
	.datae(!\x[26]~input_o ),
	.dataf(!\x[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~11 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~11 .lut_mask = 64'h0E0E4455000001EF;
defparam \_address_resolver|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \_pipe_signals|address_reg1[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_address_resolver|ShiftRight0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|address_reg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|address_reg1[2] .is_wysiwyg = "true";
defparam \_pipe_signals|address_reg1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N8
dffeas \_interpolator|reg_d2[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|address_reg1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d2[12] .is_wysiwyg = "true";
defparam \_interpolator|reg_d2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N27
cyclonev_lcell_comb \_interpolator|reg_d1[12]~1 (
// Equation(s):
// \_interpolator|reg_d1[12]~1_combout  = ( \_pipe_signals|msb_reg_ [3] & ( (\_pipe_signals|msb_reg_ [1]) # (\_pipe_signals|msb_reg_ [2]) ) ) # ( !\_pipe_signals|msb_reg_ [3] & ( (!\_pipe_signals|msb_reg_ [2] & !\_pipe_signals|msb_reg_ [1]) ) )

	.dataa(!\_pipe_signals|msb_reg_ [2]),
	.datab(!\_pipe_signals|msb_reg_ [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_pipe_signals|msb_reg_ [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_d1[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_d1[12]~1 .extended_lut = "off";
defparam \_interpolator|reg_d1[12]~1 .lut_mask = 64'h8888888877777777;
defparam \_interpolator|reg_d1[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N0
cyclonev_lcell_comb \_interpolator|reg_d1[12]~0 (
// Equation(s):
// \_interpolator|reg_d1[12]~0_combout  = ( \_pipe_signals|msb_reg_ [3] & ( (!\_pipe_signals|msb_reg_ [2]) # (!\_pipe_signals|msb_reg_ [1]) ) ) # ( !\_pipe_signals|msb_reg_ [3] & ( (\_pipe_signals|msb_reg_ [2] & \_pipe_signals|msb_reg_ [1]) ) )

	.dataa(!\_pipe_signals|msb_reg_ [2]),
	.datab(!\_pipe_signals|msb_reg_ [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_pipe_signals|msb_reg_ [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_d1[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_d1[12]~0 .extended_lut = "off";
defparam \_interpolator|reg_d1[12]~0 .lut_mask = 64'h11111111EEEEEEEE;
defparam \_interpolator|reg_d1[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N51
cyclonev_lcell_comb \_interpolator|ShiftRight0~33 (
// Equation(s):
// \_interpolator|ShiftRight0~33_combout  = ( \_interpolator|reg_d1[12]~0_combout  & ( (!\_interpolator|reg_d1[12]~1_combout  & ((\_interpolator|ShiftRight0~16_combout ))) # (\_interpolator|reg_d1[12]~1_combout  & (\_interpolator|ShiftRight0~3_combout )) ) ) 
// # ( !\_interpolator|reg_d1[12]~0_combout  & ( (!\_interpolator|ShiftRight0~25_combout  & !\_interpolator|reg_d1[12]~1_combout ) ) )

	.dataa(!\_interpolator|ShiftRight0~3_combout ),
	.datab(!\_interpolator|ShiftRight0~25_combout ),
	.datac(!\_interpolator|reg_d1[12]~1_combout ),
	.datad(!\_interpolator|ShiftRight0~16_combout ),
	.datae(gnd),
	.dataf(!\_interpolator|reg_d1[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~33 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~33 .lut_mask = 64'hC0C0C0C005F505F5;
defparam \_interpolator|ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N53
dffeas \_interpolator|reg_d1[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[12] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N6
cyclonev_lcell_comb \_interpolator|diff_2[12]~9 (
// Equation(s):
// \_interpolator|diff_2[12]~9_sumout  = SUM(( !\_interpolator|reg_d2 [12] $ (\_interpolator|reg_d1 [12]) ) + ( \_interpolator|diff_2[11]~7  ) + ( \_interpolator|diff_2[11]~6  ))
// \_interpolator|diff_2[12]~10  = CARRY(( !\_interpolator|reg_d2 [12] $ (\_interpolator|reg_d1 [12]) ) + ( \_interpolator|diff_2[11]~7  ) + ( \_interpolator|diff_2[11]~6  ))
// \_interpolator|diff_2[12]~11  = SHARE((!\_interpolator|reg_d2 [12] & \_interpolator|reg_d1 [12]))

	.dataa(gnd),
	.datab(!\_interpolator|reg_d2 [12]),
	.datac(!\_interpolator|reg_d1 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[11]~6 ),
	.sharein(\_interpolator|diff_2[11]~7 ),
	.combout(),
	.sumout(\_interpolator|diff_2[12]~9_sumout ),
	.cout(\_interpolator|diff_2[12]~10 ),
	.shareout(\_interpolator|diff_2[12]~11 ));
// synopsys translate_off
defparam \_interpolator|diff_2[12]~9 .extended_lut = "off";
defparam \_interpolator|diff_2[12]~9 .lut_mask = 64'h00000C0C0000C3C3;
defparam \_interpolator|diff_2[12]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N48
cyclonev_lcell_comb \_interpolator|ShiftRight0~34 (
// Equation(s):
// \_interpolator|ShiftRight0~34_combout  = ( \_interpolator|ShiftRight0~27_combout  & ( (!\_interpolator|reg_d1[12]~0_combout  & (!\_interpolator|reg_d1[12]~1_combout )) # (\_interpolator|reg_d1[12]~0_combout  & ((!\_interpolator|reg_d1[12]~1_combout  & 
// (\_interpolator|ShiftRight0~19_combout )) # (\_interpolator|reg_d1[12]~1_combout  & ((\_interpolator|ShiftRight0~7_combout ))))) ) ) # ( !\_interpolator|ShiftRight0~27_combout  & ( (\_interpolator|reg_d1[12]~0_combout  & 
// ((!\_interpolator|reg_d1[12]~1_combout  & (\_interpolator|ShiftRight0~19_combout )) # (\_interpolator|reg_d1[12]~1_combout  & ((\_interpolator|ShiftRight0~7_combout ))))) ) )

	.dataa(!\_interpolator|reg_d1[12]~0_combout ),
	.datab(!\_interpolator|reg_d1[12]~1_combout ),
	.datac(!\_interpolator|ShiftRight0~19_combout ),
	.datad(!\_interpolator|ShiftRight0~7_combout ),
	.datae(gnd),
	.dataf(!\_interpolator|ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~34 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~34 .lut_mask = 64'h041504158C9D8C9D;
defparam \_interpolator|ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N49
dffeas \_interpolator|reg_d1[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[13] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N24
cyclonev_lcell_comb \_address_resolver|ShiftRight0~15 (
// Equation(s):
// \_address_resolver|ShiftRight0~15_combout  = ( \x[22]~input_o  & ( (!\x[24]~input_o  & (\x[23]~input_o  & ((!\x[21]~input_o )))) # (\x[24]~input_o  & (!\x[23]~input_o  & (!\x[20]~input_o ))) ) ) # ( !\x[22]~input_o  & ( (!\x[24]~input_o  & 
// ((!\x[23]~input_o ) # ((!\x[21]~input_o )))) # (\x[24]~input_o  & (!\x[23]~input_o  & (!\x[20]~input_o ))) ) )

	.dataa(!\x[24]~input_o ),
	.datab(!\x[23]~input_o ),
	.datac(!\x[20]~input_o ),
	.datad(!\x[21]~input_o ),
	.datae(gnd),
	.dataf(!\x[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~15 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~15 .lut_mask = 64'hEAC8EAC862406240;
defparam \_address_resolver|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N48
cyclonev_lcell_comb \_address_resolver|ShiftRight0~13 (
// Equation(s):
// \_address_resolver|ShiftRight0~13_combout  = ( \x[25]~input_o  & ( (\x[26]~input_o  & (\x[23]~input_o  & \x[24]~input_o )) ) ) # ( !\x[25]~input_o  & ( (!\x[26]~input_o  & ((!\x[23]~input_o ) # (!\x[24]~input_o ))) ) )

	.dataa(!\x[26]~input_o ),
	.datab(!\x[23]~input_o ),
	.datac(!\x[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~13 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~13 .lut_mask = 64'hA8A8A8A801010101;
defparam \_address_resolver|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N12
cyclonev_lcell_comb \_address_resolver|ShiftRight0~12 (
// Equation(s):
// \_address_resolver|ShiftRight0~12_combout  = ( \x[23]~input_o  & ( \x[24]~input_o  & ( \x[19]~input_o  ) ) ) # ( !\x[23]~input_o  & ( \x[24]~input_o  & ( \x[16]~input_o  ) ) ) # ( \x[23]~input_o  & ( !\x[24]~input_o  & ( \x[17]~input_o  ) ) ) # ( 
// !\x[23]~input_o  & ( !\x[24]~input_o  & ( \x[18]~input_o  ) ) )

	.dataa(!\x[18]~input_o ),
	.datab(!\x[19]~input_o ),
	.datac(!\x[17]~input_o ),
	.datad(!\x[16]~input_o ),
	.datae(!\x[23]~input_o ),
	.dataf(!\x[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~12 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~12 .lut_mask = 64'h55550F0F00FF3333;
defparam \_address_resolver|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N54
cyclonev_lcell_comb \_address_resolver|ShiftRight0~14 (
// Equation(s):
// \_address_resolver|ShiftRight0~14_combout  = ( \x[26]~input_o  & ( !\x[25]~input_o  $ (((!\x[24]~input_o ) # (!\x[23]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\x[24]~input_o ),
	.datac(!\x[25]~input_o ),
	.datad(!\x[23]~input_o ),
	.datae(gnd),
	.dataf(!\x[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~14 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~14 .lut_mask = 64'h000000000F3C0F3C;
defparam \_address_resolver|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N51
cyclonev_lcell_comb \_address_resolver|ShiftRight0~16 (
// Equation(s):
// \_address_resolver|ShiftRight0~16_combout  = (!\_address_resolver|ShiftRight0~15_combout  & (((\_address_resolver|ShiftRight0~13_combout  & \_address_resolver|ShiftRight0~12_combout )) # (\_address_resolver|ShiftRight0~14_combout ))) # 
// (\_address_resolver|ShiftRight0~15_combout  & (\_address_resolver|ShiftRight0~13_combout  & (\_address_resolver|ShiftRight0~12_combout )))

	.dataa(!\_address_resolver|ShiftRight0~15_combout ),
	.datab(!\_address_resolver|ShiftRight0~13_combout ),
	.datac(!\_address_resolver|ShiftRight0~12_combout ),
	.datad(!\_address_resolver|ShiftRight0~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~16 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~16 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \_address_resolver|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N4
dffeas \_pipe_signals|address_reg1[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_address_resolver|ShiftRight0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|address_reg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|address_reg1[3] .is_wysiwyg = "true";
defparam \_pipe_signals|address_reg1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \_interpolator|reg_d2[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|address_reg1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d2[13] .is_wysiwyg = "true";
defparam \_interpolator|reg_d2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N9
cyclonev_lcell_comb \_interpolator|diff_2[13]~13 (
// Equation(s):
// \_interpolator|diff_2[13]~13_sumout  = SUM(( !\_interpolator|reg_d1 [13] $ (\_interpolator|reg_d2 [13]) ) + ( \_interpolator|diff_2[12]~11  ) + ( \_interpolator|diff_2[12]~10  ))
// \_interpolator|diff_2[13]~14  = CARRY(( !\_interpolator|reg_d1 [13] $ (\_interpolator|reg_d2 [13]) ) + ( \_interpolator|diff_2[12]~11  ) + ( \_interpolator|diff_2[12]~10  ))
// \_interpolator|diff_2[13]~15  = SHARE((\_interpolator|reg_d1 [13] & !\_interpolator|reg_d2 [13]))

	.dataa(!\_interpolator|reg_d1 [13]),
	.datab(gnd),
	.datac(!\_interpolator|reg_d2 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[12]~10 ),
	.sharein(\_interpolator|diff_2[12]~11 ),
	.combout(),
	.sumout(\_interpolator|diff_2[13]~13_sumout ),
	.cout(\_interpolator|diff_2[13]~14 ),
	.shareout(\_interpolator|diff_2[13]~15 ));
// synopsys translate_off
defparam \_interpolator|diff_2[13]~13 .extended_lut = "off";
defparam \_interpolator|diff_2[13]~13 .lut_mask = 64'h000050500000A5A5;
defparam \_interpolator|diff_2[13]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N24
cyclonev_lcell_comb \_address_resolver|ShiftRight0~17 (
// Equation(s):
// \_address_resolver|ShiftRight0~17_combout  = (!\_address_resolver|ShiftRight0~14_combout  & (\_address_resolver|ShiftRight0~13_combout  & (\_address_resolver|ShiftRight0~3_combout ))) # (\_address_resolver|ShiftRight0~14_combout  & 
// (((\_address_resolver|ShiftRight0~13_combout  & \_address_resolver|ShiftRight0~3_combout )) # (\_address_resolver|ShiftRight0~2_combout )))

	.dataa(!\_address_resolver|ShiftRight0~14_combout ),
	.datab(!\_address_resolver|ShiftRight0~13_combout ),
	.datac(!\_address_resolver|ShiftRight0~3_combout ),
	.datad(!\_address_resolver|ShiftRight0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~17 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~17 .lut_mask = 64'h0357035703570357;
defparam \_address_resolver|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N10
dffeas \_pipe_signals|address_reg1[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_address_resolver|ShiftRight0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|address_reg1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|address_reg1[4] .is_wysiwyg = "true";
defparam \_pipe_signals|address_reg1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N14
dffeas \_interpolator|reg_d2[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|address_reg1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d2[14] .is_wysiwyg = "true";
defparam \_interpolator|reg_d2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N51
cyclonev_lcell_comb \_interpolator|ShiftRight0~35 (
// Equation(s):
// \_interpolator|ShiftRight0~35_combout  = ( \_interpolator|ShiftRight0~21_combout  & ( (!\_interpolator|reg_d1[12]~0_combout  & (!\_interpolator|reg_d1[12]~1_combout  & ((\_interpolator|ShiftRight0~29_combout )))) # (\_interpolator|reg_d1[12]~0_combout  & 
// ((!\_interpolator|reg_d1[12]~1_combout ) # ((\_interpolator|ShiftRight0~11_combout )))) ) ) # ( !\_interpolator|ShiftRight0~21_combout  & ( (!\_interpolator|reg_d1[12]~0_combout  & (!\_interpolator|reg_d1[12]~1_combout  & 
// ((\_interpolator|ShiftRight0~29_combout )))) # (\_interpolator|reg_d1[12]~0_combout  & (\_interpolator|reg_d1[12]~1_combout  & (\_interpolator|ShiftRight0~11_combout ))) ) )

	.dataa(!\_interpolator|reg_d1[12]~0_combout ),
	.datab(!\_interpolator|reg_d1[12]~1_combout ),
	.datac(!\_interpolator|ShiftRight0~11_combout ),
	.datad(!\_interpolator|ShiftRight0~29_combout ),
	.datae(gnd),
	.dataf(!\_interpolator|ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~35 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~35 .lut_mask = 64'h0189018945CD45CD;
defparam \_interpolator|ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N52
dffeas \_interpolator|reg_d1[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[14] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N12
cyclonev_lcell_comb \_interpolator|diff_2[14]~17 (
// Equation(s):
// \_interpolator|diff_2[14]~17_sumout  = SUM(( !\_interpolator|reg_d2 [14] $ (\_interpolator|reg_d1 [14]) ) + ( \_interpolator|diff_2[13]~15  ) + ( \_interpolator|diff_2[13]~14  ))
// \_interpolator|diff_2[14]~18  = CARRY(( !\_interpolator|reg_d2 [14] $ (\_interpolator|reg_d1 [14]) ) + ( \_interpolator|diff_2[13]~15  ) + ( \_interpolator|diff_2[13]~14  ))
// \_interpolator|diff_2[14]~19  = SHARE((!\_interpolator|reg_d2 [14] & \_interpolator|reg_d1 [14]))

	.dataa(gnd),
	.datab(!\_interpolator|reg_d2 [14]),
	.datac(!\_interpolator|reg_d1 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[13]~14 ),
	.sharein(\_interpolator|diff_2[13]~15 ),
	.combout(),
	.sumout(\_interpolator|diff_2[14]~17_sumout ),
	.cout(\_interpolator|diff_2[14]~18 ),
	.shareout(\_interpolator|diff_2[14]~19 ));
// synopsys translate_off
defparam \_interpolator|diff_2[14]~17 .extended_lut = "off";
defparam \_interpolator|diff_2[14]~17 .lut_mask = 64'h00000C0C0000C3C3;
defparam \_interpolator|diff_2[14]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N12
cyclonev_lcell_comb \_interpolator|ShiftRight0~36 (
// Equation(s):
// \_interpolator|ShiftRight0~36_combout  = ( \_interpolator|ShiftRight0~23_combout  & ( (!\_interpolator|reg_d1[12]~1_combout  & (((\_interpolator|reg_d1[12]~0_combout ) # (\_interpolator|ShiftRight0~31_combout )))) # (\_interpolator|reg_d1[12]~1_combout  & 
// (\_interpolator|ShiftRight0~15_combout  & ((\_interpolator|reg_d1[12]~0_combout )))) ) ) # ( !\_interpolator|ShiftRight0~23_combout  & ( (!\_interpolator|reg_d1[12]~1_combout  & (((\_interpolator|ShiftRight0~31_combout  & 
// !\_interpolator|reg_d1[12]~0_combout )))) # (\_interpolator|reg_d1[12]~1_combout  & (\_interpolator|ShiftRight0~15_combout  & ((\_interpolator|reg_d1[12]~0_combout )))) ) )

	.dataa(!\_interpolator|ShiftRight0~15_combout ),
	.datab(!\_interpolator|reg_d1[12]~1_combout ),
	.datac(!\_interpolator|ShiftRight0~31_combout ),
	.datad(!\_interpolator|reg_d1[12]~0_combout ),
	.datae(gnd),
	.dataf(!\_interpolator|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~36 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~36 .lut_mask = 64'h0C110C110CDD0CDD;
defparam \_interpolator|ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \_interpolator|reg_d1[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[15] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N27
cyclonev_lcell_comb \_address_resolver|ShiftRight0~18 (
// Equation(s):
// \_address_resolver|ShiftRight0~18_combout  = (!\_address_resolver|ShiftRight0~14_combout  & (\_address_resolver|ShiftRight0~13_combout  & ((\_address_resolver|ShiftRight0~7_combout )))) # (\_address_resolver|ShiftRight0~14_combout  & 
// (((\_address_resolver|ShiftRight0~13_combout  & \_address_resolver|ShiftRight0~7_combout )) # (\_address_resolver|ShiftRight0~6_combout )))

	.dataa(!\_address_resolver|ShiftRight0~14_combout ),
	.datab(!\_address_resolver|ShiftRight0~13_combout ),
	.datac(!\_address_resolver|ShiftRight0~6_combout ),
	.datad(!\_address_resolver|ShiftRight0~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~18 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~18 .lut_mask = 64'h0537053705370537;
defparam \_address_resolver|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \_pipe_signals|address_reg1[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_address_resolver|ShiftRight0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|address_reg1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|address_reg1[5] .is_wysiwyg = "true";
defparam \_pipe_signals|address_reg1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \_interpolator|reg_d2[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|address_reg1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d2[15] .is_wysiwyg = "true";
defparam \_interpolator|reg_d2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N15
cyclonev_lcell_comb \_interpolator|diff_2[15]~21 (
// Equation(s):
// \_interpolator|diff_2[15]~21_sumout  = SUM(( !\_interpolator|reg_d1 [15] $ (\_interpolator|reg_d2 [15]) ) + ( \_interpolator|diff_2[14]~19  ) + ( \_interpolator|diff_2[14]~18  ))
// \_interpolator|diff_2[15]~22  = CARRY(( !\_interpolator|reg_d1 [15] $ (\_interpolator|reg_d2 [15]) ) + ( \_interpolator|diff_2[14]~19  ) + ( \_interpolator|diff_2[14]~18  ))
// \_interpolator|diff_2[15]~23  = SHARE((\_interpolator|reg_d1 [15] & !\_interpolator|reg_d2 [15]))

	.dataa(!\_interpolator|reg_d1 [15]),
	.datab(gnd),
	.datac(!\_interpolator|reg_d2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[14]~18 ),
	.sharein(\_interpolator|diff_2[14]~19 ),
	.combout(),
	.sumout(\_interpolator|diff_2[15]~21_sumout ),
	.cout(\_interpolator|diff_2[15]~22 ),
	.shareout(\_interpolator|diff_2[15]~23 ));
// synopsys translate_off
defparam \_interpolator|diff_2[15]~21 .extended_lut = "off";
defparam \_interpolator|diff_2[15]~21 .lut_mask = 64'h000050500000A5A5;
defparam \_interpolator|diff_2[15]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N54
cyclonev_lcell_comb \_interpolator|ShiftRight0~37 (
// Equation(s):
// \_interpolator|ShiftRight0~37_combout  = ( \_interpolator|Add0~0_combout  & ( (!\_interpolator|Add0~1_combout  & \_interpolator|ShiftRight0~16_combout ) ) ) # ( !\_interpolator|Add0~0_combout  & ( (!\_interpolator|Add0~1_combout  & 
// !\_interpolator|ShiftRight0~25_combout ) ) )

	.dataa(gnd),
	.datab(!\_interpolator|Add0~1_combout ),
	.datac(!\_interpolator|ShiftRight0~16_combout ),
	.datad(!\_interpolator|ShiftRight0~25_combout ),
	.datae(gnd),
	.dataf(!\_interpolator|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~37 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~37 .lut_mask = 64'hCC00CC000C0C0C0C;
defparam \_interpolator|ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N55
dffeas \_interpolator|reg_d1[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[16] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N45
cyclonev_lcell_comb \_address_resolver|ShiftRight0~19 (
// Equation(s):
// \_address_resolver|ShiftRight0~19_combout  = ( \x[25]~input_o  & ( (\x[26]~input_o  & (\x[24]~input_o  & ((!\x[23]~input_o ) # (\_address_resolver|ShiftRight0~9_combout )))) ) ) # ( !\x[25]~input_o  & ( (!\x[26]~input_o  & 
// (\_address_resolver|ShiftRight0~9_combout  & ((!\x[23]~input_o ) # (!\x[24]~input_o )))) ) )

	.dataa(!\x[26]~input_o ),
	.datab(!\x[23]~input_o ),
	.datac(!\_address_resolver|ShiftRight0~9_combout ),
	.datad(!\x[24]~input_o ),
	.datae(gnd),
	.dataf(!\x[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~19 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~19 .lut_mask = 64'h0A080A0800450045;
defparam \_address_resolver|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N46
dffeas \_pipe_signals|address_reg1[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_address_resolver|ShiftRight0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|address_reg1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|address_reg1[6] .is_wysiwyg = "true";
defparam \_pipe_signals|address_reg1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N20
dffeas \_interpolator|reg_d2[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|address_reg1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d2[16] .is_wysiwyg = "true";
defparam \_interpolator|reg_d2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N18
cyclonev_lcell_comb \_interpolator|diff_2[16]~25 (
// Equation(s):
// \_interpolator|diff_2[16]~25_sumout  = SUM(( !\_interpolator|reg_d1 [16] $ (\_interpolator|reg_d2 [16]) ) + ( \_interpolator|diff_2[15]~23  ) + ( \_interpolator|diff_2[15]~22  ))
// \_interpolator|diff_2[16]~26  = CARRY(( !\_interpolator|reg_d1 [16] $ (\_interpolator|reg_d2 [16]) ) + ( \_interpolator|diff_2[15]~23  ) + ( \_interpolator|diff_2[15]~22  ))
// \_interpolator|diff_2[16]~27  = SHARE((\_interpolator|reg_d1 [16] & !\_interpolator|reg_d2 [16]))

	.dataa(gnd),
	.datab(!\_interpolator|reg_d1 [16]),
	.datac(!\_interpolator|reg_d2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[15]~22 ),
	.sharein(\_interpolator|diff_2[15]~23 ),
	.combout(),
	.sumout(\_interpolator|diff_2[16]~25_sumout ),
	.cout(\_interpolator|diff_2[16]~26 ),
	.shareout(\_interpolator|diff_2[16]~27 ));
// synopsys translate_off
defparam \_interpolator|diff_2[16]~25 .extended_lut = "off";
defparam \_interpolator|diff_2[16]~25 .lut_mask = 64'h000030300000C3C3;
defparam \_interpolator|diff_2[16]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N48
cyclonev_lcell_comb \_address_resolver|ShiftRight0~20 (
// Equation(s):
// \_address_resolver|ShiftRight0~20_combout  = (!\_address_resolver|ShiftRight0~15_combout  & \_address_resolver|ShiftRight0~13_combout )

	.dataa(!\_address_resolver|ShiftRight0~15_combout ),
	.datab(!\_address_resolver|ShiftRight0~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~20 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~20 .lut_mask = 64'h2222222222222222;
defparam \_address_resolver|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \_pipe_signals|address_reg1[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_address_resolver|ShiftRight0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|address_reg1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|address_reg1[7] .is_wysiwyg = "true";
defparam \_pipe_signals|address_reg1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \_interpolator|reg_d2[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|address_reg1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d2[17] .is_wysiwyg = "true";
defparam \_interpolator|reg_d2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N57
cyclonev_lcell_comb \_interpolator|ShiftRight0~38 (
// Equation(s):
// \_interpolator|ShiftRight0~38_combout  = ( \_interpolator|Add0~0_combout  & ( (\_interpolator|ShiftRight0~19_combout  & !\_interpolator|Add0~1_combout ) ) ) # ( !\_interpolator|Add0~0_combout  & ( (!\_interpolator|Add0~1_combout  & 
// \_interpolator|ShiftRight0~27_combout ) ) )

	.dataa(!\_interpolator|ShiftRight0~19_combout ),
	.datab(!\_interpolator|Add0~1_combout ),
	.datac(!\_interpolator|ShiftRight0~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~38 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~38 .lut_mask = 64'h0C0C0C0C44444444;
defparam \_interpolator|ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N59
dffeas \_interpolator|reg_d1[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[17] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N21
cyclonev_lcell_comb \_interpolator|diff_2[17]~29 (
// Equation(s):
// \_interpolator|diff_2[17]~29_sumout  = SUM(( !\_interpolator|reg_d2 [17] $ (\_interpolator|reg_d1 [17]) ) + ( \_interpolator|diff_2[16]~27  ) + ( \_interpolator|diff_2[16]~26  ))
// \_interpolator|diff_2[17]~30  = CARRY(( !\_interpolator|reg_d2 [17] $ (\_interpolator|reg_d1 [17]) ) + ( \_interpolator|diff_2[16]~27  ) + ( \_interpolator|diff_2[16]~26  ))
// \_interpolator|diff_2[17]~31  = SHARE((!\_interpolator|reg_d2 [17] & \_interpolator|reg_d1 [17]))

	.dataa(!\_interpolator|reg_d2 [17]),
	.datab(gnd),
	.datac(!\_interpolator|reg_d1 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[16]~26 ),
	.sharein(\_interpolator|diff_2[16]~27 ),
	.combout(),
	.sumout(\_interpolator|diff_2[17]~29_sumout ),
	.cout(\_interpolator|diff_2[17]~30 ),
	.shareout(\_interpolator|diff_2[17]~31 ));
// synopsys translate_off
defparam \_interpolator|diff_2[17]~29 .extended_lut = "off";
defparam \_interpolator|diff_2[17]~29 .lut_mask = 64'h00000A0A0000A5A5;
defparam \_interpolator|diff_2[17]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N6
cyclonev_lcell_comb \_interpolator|ShiftRight0~39 (
// Equation(s):
// \_interpolator|ShiftRight0~39_combout  = ( !\_interpolator|Add0~1_combout  & ( (!\_interpolator|Add0~0_combout  & (\_interpolator|ShiftRight0~29_combout )) # (\_interpolator|Add0~0_combout  & ((\_interpolator|ShiftRight0~21_combout ))) ) )

	.dataa(gnd),
	.datab(!\_interpolator|ShiftRight0~29_combout ),
	.datac(!\_interpolator|ShiftRight0~21_combout ),
	.datad(!\_interpolator|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\_interpolator|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~39 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~39 .lut_mask = 64'h330F330F00000000;
defparam \_interpolator|ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \_interpolator|reg_d1[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[18] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N18
cyclonev_lcell_comb \_address_resolver|ShiftRight0~21 (
// Equation(s):
// \_address_resolver|ShiftRight0~21_combout  = ( !\x[26]~input_o  & ( !\x[25]~input_o  & ( (!\x[24]~input_o  & ((!\x[23]~input_o ) # ((\x[22]~input_o )))) # (\x[24]~input_o  & (!\x[23]~input_o  & ((\x[21]~input_o )))) ) ) )

	.dataa(!\x[24]~input_o ),
	.datab(!\x[23]~input_o ),
	.datac(!\x[22]~input_o ),
	.datad(!\x[21]~input_o ),
	.datae(!\x[26]~input_o ),
	.dataf(!\x[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~21 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~21 .lut_mask = 64'h8ACE000000000000;
defparam \_address_resolver|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \_pipe_signals|address_reg1[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_address_resolver|ShiftRight0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|address_reg1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|address_reg1[8] .is_wysiwyg = "true";
defparam \_pipe_signals|address_reg1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N26
dffeas \_interpolator|reg_d2[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|address_reg1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d2[18] .is_wysiwyg = "true";
defparam \_interpolator|reg_d2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N24
cyclonev_lcell_comb \_interpolator|diff_2[18]~33 (
// Equation(s):
// \_interpolator|diff_2[18]~33_sumout  = SUM(( !\_interpolator|reg_d1 [18] $ (\_interpolator|reg_d2 [18]) ) + ( \_interpolator|diff_2[17]~31  ) + ( \_interpolator|diff_2[17]~30  ))
// \_interpolator|diff_2[18]~34  = CARRY(( !\_interpolator|reg_d1 [18] $ (\_interpolator|reg_d2 [18]) ) + ( \_interpolator|diff_2[17]~31  ) + ( \_interpolator|diff_2[17]~30  ))
// \_interpolator|diff_2[18]~35  = SHARE((\_interpolator|reg_d1 [18] & !\_interpolator|reg_d2 [18]))

	.dataa(!\_interpolator|reg_d1 [18]),
	.datab(gnd),
	.datac(!\_interpolator|reg_d2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[17]~30 ),
	.sharein(\_interpolator|diff_2[17]~31 ),
	.combout(),
	.sumout(\_interpolator|diff_2[18]~33_sumout ),
	.cout(\_interpolator|diff_2[18]~34 ),
	.shareout(\_interpolator|diff_2[18]~35 ));
// synopsys translate_off
defparam \_interpolator|diff_2[18]~33 .extended_lut = "off";
defparam \_interpolator|diff_2[18]~33 .lut_mask = 64'h000050500000A5A5;
defparam \_interpolator|diff_2[18]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N24
cyclonev_lcell_comb \_interpolator|ShiftRight0~40 (
// Equation(s):
// \_interpolator|ShiftRight0~40_combout  = ( \_pipe_signals|msb_reg_ [3] & ( (!\_pipe_signals|msb_reg_ [2] & ((!\_pipe_signals|msb_reg_ [1] & ((\_pipe_signals|msb_reg_ [0]))) # (\_pipe_signals|msb_reg_ [1] & (\_interpolator|ShiftRight0~23_combout )))) # 
// (\_pipe_signals|msb_reg_ [2] & (!\_pipe_signals|msb_reg_ [1] & (\_interpolator|ShiftRight0~23_combout ))) ) )

	.dataa(!\_pipe_signals|msb_reg_ [2]),
	.datab(!\_pipe_signals|msb_reg_ [1]),
	.datac(!\_interpolator|ShiftRight0~23_combout ),
	.datad(!\_pipe_signals|msb_reg_ [0]),
	.datae(gnd),
	.dataf(!\_pipe_signals|msb_reg_ [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~40 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~40 .lut_mask = 64'h00000000068E068E;
defparam \_interpolator|ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \_interpolator|reg_d1[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[19] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N0
cyclonev_lcell_comb \_address_resolver|ShiftRight0~22 (
// Equation(s):
// \_address_resolver|ShiftRight0~22_combout  = ( !\x[25]~input_o  & ( (!\x[26]~input_o  & ((!\x[23]~input_o  & (\x[22]~input_o  & \x[24]~input_o )) # (\x[23]~input_o  & ((!\x[24]~input_o ))))) ) )

	.dataa(!\x[22]~input_o ),
	.datab(!\x[23]~input_o ),
	.datac(!\x[26]~input_o ),
	.datad(!\x[24]~input_o ),
	.datae(gnd),
	.dataf(!\x[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_address_resolver|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_address_resolver|ShiftRight0~22 .extended_lut = "off";
defparam \_address_resolver|ShiftRight0~22 .lut_mask = 64'h3040304000000000;
defparam \_address_resolver|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N10
dffeas \_pipe_signals|address_reg1[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_address_resolver|ShiftRight0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|address_reg1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|address_reg1[9] .is_wysiwyg = "true";
defparam \_pipe_signals|address_reg1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \_interpolator|reg_d2[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|address_reg1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d2[19] .is_wysiwyg = "true";
defparam \_interpolator|reg_d2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N27
cyclonev_lcell_comb \_interpolator|diff_2[19]~37 (
// Equation(s):
// \_interpolator|diff_2[19]~37_sumout  = SUM(( !\_interpolator|reg_d1 [19] $ (\_interpolator|reg_d2 [19]) ) + ( \_interpolator|diff_2[18]~35  ) + ( \_interpolator|diff_2[18]~34  ))
// \_interpolator|diff_2[19]~38  = CARRY(( !\_interpolator|reg_d1 [19] $ (\_interpolator|reg_d2 [19]) ) + ( \_interpolator|diff_2[18]~35  ) + ( \_interpolator|diff_2[18]~34  ))
// \_interpolator|diff_2[19]~39  = SHARE((\_interpolator|reg_d1 [19] & !\_interpolator|reg_d2 [19]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_d1 [19]),
	.datad(!\_interpolator|reg_d2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[18]~34 ),
	.sharein(\_interpolator|diff_2[18]~35 ),
	.combout(),
	.sumout(\_interpolator|diff_2[19]~37_sumout ),
	.cout(\_interpolator|diff_2[19]~38 ),
	.shareout(\_interpolator|diff_2[19]~39 ));
// synopsys translate_off
defparam \_interpolator|diff_2[19]~37 .extended_lut = "off";
defparam \_interpolator|diff_2[19]~37 .lut_mask = 64'h00000F000000F00F;
defparam \_interpolator|diff_2[19]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N48
cyclonev_lcell_comb \_interpolator|ShiftRight0~41 (
// Equation(s):
// \_interpolator|ShiftRight0~41_combout  = ( \_interpolator|Add0~0_combout  & ( (!\_interpolator|ShiftRight0~25_combout  & \_pipe_signals|msb_reg_ [3]) ) )

	.dataa(gnd),
	.datab(!\_interpolator|ShiftRight0~25_combout ),
	.datac(!\_pipe_signals|msb_reg_ [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|ShiftRight0~41 .extended_lut = "off";
defparam \_interpolator|ShiftRight0~41 .lut_mask = 64'h000000000C0C0C0C;
defparam \_interpolator|ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N50
dffeas \_interpolator|reg_d1[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|ShiftRight0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_d1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_d1[20] .is_wysiwyg = "true";
defparam \_interpolator|reg_d1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N30
cyclonev_lcell_comb \_interpolator|diff_2[20]~41 (
// Equation(s):
// \_interpolator|diff_2[20]~41_sumout  = SUM(( !\_interpolator|reg_d1 [20] ) + ( \_interpolator|diff_2[19]~39  ) + ( \_interpolator|diff_2[19]~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_d1 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|diff_2[19]~38 ),
	.sharein(\_interpolator|diff_2[19]~39 ),
	.combout(),
	.sumout(\_interpolator|diff_2[20]~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|diff_2[20]~41 .extended_lut = "off";
defparam \_interpolator|diff_2[20]~41 .lut_mask = 64'h000000000000F0F0;
defparam \_interpolator|diff_2[20]~41 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\_address_resolver|ShiftRight0~22_combout ,\_address_resolver|ShiftRight0~21_combout ,\_address_resolver|ShiftRight0~20_combout ,\_address_resolver|ShiftRight0~19_combout ,\_address_resolver|ShiftRight0~18_combout ,\_address_resolver|ShiftRight0~17_combout ,
\_address_resolver|ShiftRight0~16_combout ,\_address_resolver|ShiftRight0~11_combout ,\_address_resolver|ShiftRight0~8_combout ,\_address_resolver|ShiftRight0~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\_ROM2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/activations_ROM.ram0_ROM2_2cbdf0.hdl.mif";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ROM2:_ROM2|altsyncram:rom_rtl_0|altsyncram_nmd1:auto_generated|ALTSYNCRAM";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100401004010040";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004020080200802008020080200802008020080200802008020080200802008020080200802008020080200C0300C0300C0300C0300C0300C0300C0300C0300C0300C0300C03010040100401004010040100401004010040100401405014050140501405014050140501806018060180601806018060180701C0701C0701C0701C0702008020080200802008024090240902409024090280A0280A0280A02C0B02C0B02C0B0300C0300C0300D0340D0340D0";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "380E0380E0380F03C0F03C10040100401104411044120481204C1304C13050140501505415058160581705C1706018064190641A0681B06C1B0701C0741D0781E0781F07C20080210842208C2309024094250982609C280A0290A82A0AC2C0B02D0B82E0BC300C4310C8330D0340D4360DC380E4390E83B0F03D0F83F100411084311045118471204A12C4C1344E13C51148531505615C581685B1705E17C6118864194671A06A1B06D1BC711C8741D8781E87B1F47F20483214872248B23490248942589926C9D280A2290A72A4AC2BCB12D0B72E4BC2FCC2314C832CCE344D435CDA374E1390E73ACEE3C8F53E4FD401044210C441144611C481244A52D4C5";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "364E93F50D48535515595B581655A96F5D57A5FD85629906599B685A76B5B36E5BF715CB749D877DE57B1F37EA0081E0F85A1D8922C8CE3A90A4A94A59986699C67AA0A8AA4E9BA92ADAD6BEB1ED0B66E2BB2F5BFB08C4B1BC972FCE743D3757D876CDDB80E2F96E83ABEDBC1F33D7F8BEDFE00403C1A098310F449150601B07821090270A82D0C0330D8390F03F509455214B93A5195357D6B5E1846419C6A5B5705CD769E67C9FE82A1688A2D8E6459425C99E739FA89A56A0AAEB5B02CBB56E0BAAF4BFB08C4B1BC972ECDF40D2751D6B62DAB72DEB81E2790E5F9EE93ABEC7B7EF3C2F1FCCF47D6F6BDEF8BE6FA7EDFC3F2FD7F7FE7FBFF3FDFFBFF00000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\_address_resolver|ShiftRight0~22_combout ,\_address_resolver|ShiftRight0~21_combout ,\_address_resolver|ShiftRight0~20_combout ,\_address_resolver|ShiftRight0~19_combout ,\_address_resolver|ShiftRight0~18_combout ,\_address_resolver|ShiftRight0~17_combout ,
\_address_resolver|ShiftRight0~16_combout ,\_address_resolver|ShiftRight0~11_combout ,\_address_resolver|ShiftRight0~8_combout ,\_address_resolver|ShiftRight0~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\_ROM2|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .init_file = "db/activations_ROM.ram0_ROM2_2cbdf0.hdl.mif";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "ROM2:_ROM2|altsyncram:rom_rtl_0|altsyncram_nmd1:auto_generated|ALTSYNCRAM";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 10;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 10;
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \_ROM2|rom_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100401004010040100000";
// synopsys translate_on

// Location: DSP_X20_Y12_N0
cyclonev_mac \_interpolator|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(vcc),
	.ax({\_interpolator|diff_2[20]~41_sumout ,\_interpolator|diff_2[19]~37_sumout ,\_interpolator|diff_2[18]~33_sumout ,\_interpolator|diff_2[17]~29_sumout ,\_interpolator|diff_2[16]~25_sumout ,\_interpolator|diff_2[15]~21_sumout ,\_interpolator|diff_2[14]~17_sumout ,
\_interpolator|diff_2[13]~13_sumout ,\_interpolator|diff_2[12]~9_sumout ,\_interpolator|diff_2[11]~5_sumout ,\_interpolator|diff_2[10]~1_sumout ,\_interpolator|reg_d1 [9],\_interpolator|reg_d1 [8],\_interpolator|reg_d1 [7],\_interpolator|reg_d1 [6],\_interpolator|reg_d1 [5],
\_interpolator|reg_d1 [4],\_interpolator|reg_d1 [3],\_interpolator|reg_d1 [2],\_interpolator|reg_d1 [1],\_interpolator|reg_d1 [0]}),
	.ay({\_interpolator|reg_data_b_1 [10],\_interpolator|reg_data_b_1 [9],\_interpolator|reg_data_b_1 [8],\_interpolator|reg_data_b_1 [7],\_interpolator|reg_data_b_1 [6],\_interpolator|reg_data_b_1 [5],\_interpolator|reg_data_b_1 [4],\_interpolator|reg_data_b_1 [3],\_interpolator|reg_data_b_1 [2],
\_interpolator|reg_data_b_1 [1],\_interpolator|reg_data_b_1 [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\_interpolator|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \_interpolator|Mult0~mac .accumulate_clock = "none";
defparam \_interpolator|Mult0~mac .ax_clock = "0";
defparam \_interpolator|Mult0~mac .ax_width = 21;
defparam \_interpolator|Mult0~mac .ay_scan_in_clock = "0";
defparam \_interpolator|Mult0~mac .ay_scan_in_width = 11;
defparam \_interpolator|Mult0~mac .ay_use_scan_in = "false";
defparam \_interpolator|Mult0~mac .az_clock = "none";
defparam \_interpolator|Mult0~mac .bx_clock = "none";
defparam \_interpolator|Mult0~mac .by_clock = "none";
defparam \_interpolator|Mult0~mac .by_use_scan_in = "false";
defparam \_interpolator|Mult0~mac .bz_clock = "none";
defparam \_interpolator|Mult0~mac .coef_a_0 = 0;
defparam \_interpolator|Mult0~mac .coef_a_1 = 0;
defparam \_interpolator|Mult0~mac .coef_a_2 = 0;
defparam \_interpolator|Mult0~mac .coef_a_3 = 0;
defparam \_interpolator|Mult0~mac .coef_a_4 = 0;
defparam \_interpolator|Mult0~mac .coef_a_5 = 0;
defparam \_interpolator|Mult0~mac .coef_a_6 = 0;
defparam \_interpolator|Mult0~mac .coef_a_7 = 0;
defparam \_interpolator|Mult0~mac .coef_b_0 = 0;
defparam \_interpolator|Mult0~mac .coef_b_1 = 0;
defparam \_interpolator|Mult0~mac .coef_b_2 = 0;
defparam \_interpolator|Mult0~mac .coef_b_3 = 0;
defparam \_interpolator|Mult0~mac .coef_b_4 = 0;
defparam \_interpolator|Mult0~mac .coef_b_5 = 0;
defparam \_interpolator|Mult0~mac .coef_b_6 = 0;
defparam \_interpolator|Mult0~mac .coef_b_7 = 0;
defparam \_interpolator|Mult0~mac .coef_sel_a_clock = "none";
defparam \_interpolator|Mult0~mac .coef_sel_b_clock = "none";
defparam \_interpolator|Mult0~mac .delay_scan_out_ay = "false";
defparam \_interpolator|Mult0~mac .delay_scan_out_by = "false";
defparam \_interpolator|Mult0~mac .enable_double_accum = "false";
defparam \_interpolator|Mult0~mac .load_const_clock = "none";
defparam \_interpolator|Mult0~mac .load_const_value = 8;
defparam \_interpolator|Mult0~mac .mode_sub_location = 0;
defparam \_interpolator|Mult0~mac .negate_clock = "none";
defparam \_interpolator|Mult0~mac .operand_source_max = "input";
defparam \_interpolator|Mult0~mac .operand_source_may = "input";
defparam \_interpolator|Mult0~mac .operand_source_mbx = "input";
defparam \_interpolator|Mult0~mac .operand_source_mby = "input";
defparam \_interpolator|Mult0~mac .operation_mode = "m27x27";
defparam \_interpolator|Mult0~mac .output_clock = "0";
defparam \_interpolator|Mult0~mac .preadder_subtract_a = "false";
defparam \_interpolator|Mult0~mac .preadder_subtract_b = "false";
defparam \_interpolator|Mult0~mac .result_a_width = 64;
defparam \_interpolator|Mult0~mac .signed_max = "false";
defparam \_interpolator|Mult0~mac .signed_may = "false";
defparam \_interpolator|Mult0~mac .signed_mbx = "false";
defparam \_interpolator|Mult0~mac .signed_mby = "false";
defparam \_interpolator|Mult0~mac .sub_clock = "none";
defparam \_interpolator|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X23_Y10_N34
dffeas \_interpolator|reg_interp_2[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[11] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\_address_resolver|ShiftRight0~22_combout ,\_address_resolver|ShiftRight0~21_combout ,\_address_resolver|ShiftRight0~20_combout ,\_address_resolver|ShiftRight0~19_combout ,\_address_resolver|ShiftRight0~18_combout ,\_address_resolver|ShiftRight0~17_combout ,
\_address_resolver|ShiftRight0~16_combout ,\_address_resolver|ShiftRight0~11_combout ,\_address_resolver|ShiftRight0~8_combout ,\_address_resolver|ShiftRight0~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\_ROM1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/activations_ROM.ram0_ROM1_2cbdff.hdl.mif";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ROM1:_ROM1|altsyncram:rom_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 19;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "80200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802007FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7F";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "DFF7FDFE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FD7F5FD7F5FD7F5FD7F5FD7F5FD7F5FD7F5FD7F5FD7F5FD7F5FD7F5FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FB7EDFB7EDFB7EDFB7EDFB7EDFB7EDFB7E9FA7E9FA7E9FA7E9FA7E9FA7E5F97E5F97E5F97E5F97E5F97E1F87E1F87E1F87E1F87DDF77DDF77DDF77DDF67D9F67D9F67D9F57D5F57D5F57D5F47D1F47D1F47CDF37CDF37CDF27C9F27C9F27C5F17C5F17C1F07C1F07FDFF7FDFF7F9FE7F9FD7F5FD7F5FC7F1FC7EDFB7EDFA7E9FA7E5F97E5F87E1F77DDF77D9F67D5F57D5F47D1F37CDF27C9F17C5F07C1FF7FDFE7F9FD7F5F";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "C7F1FB7EDFA7E5F97E1F87DDF67D9F57D1F47CDF27C5F17C1FF7F9FE7F5FC7EDFA7E9F97E1F77D9F57D1F37C9F17C1FF7F9FD7F1FB7E9F97E1F77D9F47CDF27C5FF7F9FD7F1FA7E5F87D9F57CDF27C1FF7F5FC7E9F97DDF57D1F27C1FE7F5FB7E5F77D5F37C5FF7F5FB7E5F77D5F37C1FE7F1FA7DDF57C9F07F5FB7E1F67CDF07F5FB7E1F57C9FF7F1F97D9F27FDFC7E5F57C9FE7EDF77CDF07F1F87D1F07F1F87D1F07EDF77CDFE7E9F57C1FC7DDF27F5F87C9FD7E1F27F5F77C9FC7D9F07E9F47F9F77C5FA7D1FD7D9FF7E1F17E9F27EDF37EDF47F1F37EDF37E9F27E5F07DDFE7D1FB7C5F77F5F37E5FF7D1F97F9F37E1FD7C5F57E5FD7C5F47DDFA7F5F07";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "C9F47D9F87E9FB7F1FD7F5FE7F9FE7F5FD7F1FB7E5F87D9F37C5FE7EDF77D1F07EDF77C9FC7DDF17E9F47F1F57F5F57F5F47E9F17D9FC7C5F67E9FE7C5F47D9F87E9FB7EDEB7ADEA7A5E7791E17B5E9795EF7A5E37B1E47B1E37A5EF791E97B5E0789E4795E5791E3785EE7ADE6785EB791EC791EA781E57A1EB7B5FE7F9FD7EDF87D1FF7E5F17E5F07D5F97F1FE7FDFE7F1F97D5FF7E1F07D9FB7F9F1785E07B9EA795EE799EB781E278DE3781EC799EE795E97F1FC7EDF87CDFC7C9F77E9FA7E1F47F9F57EDED7B9EC7A1E179DEB7B5EC7A1E17A1FC7F5FB7DDFF7D1F77D9F27EDE1791E37BDE87B5EF7B5E877DD2749DD755DA769D6739C2709CE715C971D";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D2761D9759DE745C0729CE739C973DDF769D0745DC709C2735C1701D9775DA745D2735C173DC76E1B36DDB46ADAA68DA46F9B26F5B26BDA4689A96DDBE6F1A3685A86D9BB6E5AD6A5AD66199649826258766D9665D8F639936799F619836599F679836357C5C56C5AD705ED7A5B9675D9785816D5F9735B56C57D46509525594E52D5B57D4855154525414F12C4BD36485204C9384893F4C125475094251C4110F475004591143CF13E0E23C4E33E8F5394F9384DE340C7348C3360D330CD830CB32A4B529CAF2F8A32F8A02648A2448F21894224972347C18C731B07F1A8701BC581305A108561145F114360903E094380A4360881B0081702C1D03C0004000";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N30
cyclonev_lcell_comb \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.cout(\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .extended_lut = "off";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N31
dffeas \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N33
cyclonev_lcell_comb \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( 
// \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita1 .extended_lut = "off";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N34
dffeas \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N0
cyclonev_lcell_comb \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~1 (
// Equation(s):
// \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~1_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~2  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~1_sumout ),
	.cout(\_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~1 .extended_lut = "off";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~1 .lut_mask = 64'h0000000000000F0F;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N1
dffeas \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N3
cyclonev_lcell_comb \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~5 (
// Equation(s):
// \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~5_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( VCC ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~5 .extended_lut = "off";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~5 .lut_mask = 64'h0000000000000F0F;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N6
cyclonev_lcell_comb \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|op_1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~0 .extended_lut = "off";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N8
dffeas \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N9
cyclonev_lcell_comb \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = ( !\_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~_wirecell .extended_lut = "off";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\_address_resolver|ShiftRight0~22_combout ,\_address_resolver|ShiftRight0~21_combout ,\_address_resolver|ShiftRight0~20_combout ,\_address_resolver|ShiftRight0~19_combout ,\_address_resolver|ShiftRight0~18_combout ,\_address_resolver|ShiftRight0~17_combout ,
\_address_resolver|ShiftRight0~16_combout ,\_address_resolver|ShiftRight0~11_combout ,\_address_resolver|ShiftRight0~8_combout ,\_address_resolver|ShiftRight0~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\_ROM1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/activations_ROM.ram0_ROM1_2cbdff.hdl.mif";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "ROM1:_ROM1|altsyncram:rom_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 19;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7F";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "DFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7FDFF7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FE7F9FD7F5FD7F5FD7F5F";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "D7F5FD7F5FD7F5FD7F5FD7F5FD7F5FD7F5FD7F5FD7F5FD7F5FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FB7EDFB7EDFB7EDFB7EDFB7EDFB7EDFB7EDFA7E9FA7E9FA7E9FA7E9FA7E9FA7E9F97E5F97E5F97E5F97E5F97E5F87E1F87E1F87E1F87E1F77DDF77DDF77DDF77DDF67D9F67D9F67D9F67D5F57D5F57D5F57D1F47D1F47D1F37CDF37CDF37C9F27C9F27C9F17C5F17C5F17C1F07C1F07BDEF7BDEF7B9EE7B9ED7B5ED7B5EC7B1EC7ADEB7ADEA7A9EA7A5E97A5E87A1E879DE7799E6799E5795E4791E378DE3789E2785E1781E077DDF779DE775DD771DC76DDA769D9765D875DD7759D5755D474DD3749D1745D073DCE739CD731CB729CA7";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "25C871DC6715C470DC2705C06FDBE6F5BC6EDBA6E5B86DDB66D5B36C9B16C1AF6B5AC6ADA96A1A7695A4689A167D9E6719B665986599464D9163D8D6318A6218661182601FE7F1FA7E1F67D1F27BDED7ADE8799E4785DF771DA75DD4749CF731CA71DC4705BE6EDB86D5B16B9AB6A1A46859D6699664D8F62D8760D7F5ED775CD6F5AD665895E565555414B519414F1374C92D4A122475184490C419015ED755B9685895B5554E521414E9334B12447515439063F8F63B8E6378D5334C42ECB22A4A02588D20CF93BCE536CD1318BB2C0A52688F20C771AC5F14C460E82D08013014781A85C1343F0C021048037CDE4751C36CDA2645807B9DD72DB869993601";
defparam \_ROM1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "6D565454C51C42173575474C51B410ED358BF29C8E3D8DD30CAA240751683F090081AC4F0C4147D9D86E59A7E9DA6E9995DD564CD115B54A49901370B6240EA30C9B1CC4A08477134227DDCB67DF27119659D3842157498F53088F370A81CC3D01C51065E16A5EF6D57B4FD035190932C8C3348C12C0A11C04701FC6DD714A962468D121CBD1C8261640C6F5EE6794E5F52B360842C05A0142E759FE6954B5C5152E4DD1FC21105E2605A04F95B3DC932B848189FA64DAA505573B081254280EDCD7796F5FD0E274AC0E44774DDF5AD754008A24C1C091AC6D13B504C73345315DDC781645A0EB3B8701CDF57DD785E8FB3F07D1F9FE7FD7F5FCFF3FC8000000";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\_ROM1|rom_rtl_0|auto_generated|ram_block1a18 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a17 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a16 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a15 ,
\_ROM1|rom_rtl_0|auto_generated|ram_block1a14 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a13 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a12 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a11 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a10 ,
\_ROM1|rom_rtl_0|auto_generated|ram_block1a9 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a8 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a7 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a6 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a5 ,
\_ROM1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a3 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a2 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a1 ,\_ROM1|rom_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.portaaddr({\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\_interpolator|reg_data_a_1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\_interpolator|reg_data_a_1_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .clk0_input_clock_enable = "ena0";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .logical_ram_name = "interpolator:_interpolator|altshift_taps:reg_data_a_1_rtl_0|shift_taps_1vu:auto_generated|altsyncram_sr91:altsyncram4|ALTSYNCRAM";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .operation_mode = "dual_port";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_clear = "none";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_width = 2;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clear = "none";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clock = "none";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_width = 40;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_address = 0;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_bit_number = 0;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_last_address = 3;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_depth = 4;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_width = 19;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clear = "none";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clock = "clock0";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_width = 2;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clear = "none";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_width = 40;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_address = 0;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_bit_number = 0;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_last_address = 3;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_depth = 4;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_width = 19;
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X24_Y10_N55
dffeas \_interpolator|reg_interp_2[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[10] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N52
dffeas \_interpolator|reg_interp_2[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[9] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N45
cyclonev_lcell_comb \_interpolator|reg_interp_2[8]~feeder (
// Equation(s):
// \_interpolator|reg_interp_2[8]~feeder_combout  = ( \_interpolator|reg_interp_1 [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_interp_2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_interp_2[8]~feeder .extended_lut = "off";
defparam \_interpolator|reg_interp_2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_interpolator|reg_interp_2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N47
dffeas \_interpolator|reg_interp_2[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_interp_2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[8] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N54
cyclonev_lcell_comb \_interpolator|reg_interp_2[7]~feeder (
// Equation(s):
// \_interpolator|reg_interp_2[7]~feeder_combout  = ( \_interpolator|reg_interp_1 [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_interp_2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_interp_2[7]~feeder .extended_lut = "off";
defparam \_interpolator|reg_interp_2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_interpolator|reg_interp_2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N55
dffeas \_interpolator|reg_interp_2[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_interp_2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[7] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N42
cyclonev_lcell_comb \_interpolator|reg_interp_2[6]~feeder (
// Equation(s):
// \_interpolator|reg_interp_2[6]~feeder_combout  = ( \_interpolator|reg_interp_1 [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_interp_2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_interp_2[6]~feeder .extended_lut = "off";
defparam \_interpolator|reg_interp_2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_interpolator|reg_interp_2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N44
dffeas \_interpolator|reg_interp_2[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_interp_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[6] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N40
dffeas \_interpolator|reg_interp_2[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[5] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N52
dffeas \_interpolator|reg_interp_2[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[4] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N38
dffeas \_interpolator|reg_interp_2[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[3] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N3
cyclonev_lcell_comb \_interpolator|reg_interp_2[2]~feeder (
// Equation(s):
// \_interpolator|reg_interp_2[2]~feeder_combout  = ( \_interpolator|reg_interp_1 [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_interp_2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_interp_2[2]~feeder .extended_lut = "off";
defparam \_interpolator|reg_interp_2[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_interpolator|reg_interp_2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N4
dffeas \_interpolator|reg_interp_2[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_interp_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[2] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N10
dffeas \_interpolator|reg_interp_2[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[1] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N33
cyclonev_lcell_comb \_interpolator|reg_interp_2[0]~feeder (
// Equation(s):
// \_interpolator|reg_interp_2[0]~feeder_combout  = ( \_interpolator|reg_interp_1 [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_interp_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_interp_2[0]~feeder .extended_lut = "off";
defparam \_interpolator|reg_interp_2[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_interpolator|reg_interp_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N34
dffeas \_interpolator|reg_interp_2[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_interp_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[0] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N0
cyclonev_lcell_comb \_interpolator|Add3~1 (
// Equation(s):
// \_interpolator|Add3~1_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  ) + ( \_interpolator|reg_interp_2 [0] ) + ( !VCC ))
// \_interpolator|Add3~2  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  ) + ( \_interpolator|reg_interp_2 [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\_interpolator|reg_interp_2 [0]),
	.datac(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~1_sumout ),
	.cout(\_interpolator|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~1 .extended_lut = "off";
defparam \_interpolator|Add3~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \_interpolator|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N3
cyclonev_lcell_comb \_interpolator|Add3~9 (
// Equation(s):
// \_interpolator|Add3~9_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a1  ) + ( \_interpolator|reg_interp_2 [1] ) + ( \_interpolator|Add3~2  ))
// \_interpolator|Add3~10  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a1  ) + ( \_interpolator|reg_interp_2 [1] ) + ( \_interpolator|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_2 [1]),
	.datag(gnd),
	.cin(\_interpolator|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~9_sumout ),
	.cout(\_interpolator|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~9 .extended_lut = "off";
defparam \_interpolator|Add3~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \_interpolator|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N6
cyclonev_lcell_comb \_interpolator|Add3~5 (
// Equation(s):
// \_interpolator|Add3~5_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a2  ) + ( \_interpolator|reg_interp_2 [2] ) + ( \_interpolator|Add3~10  ))
// \_interpolator|Add3~6  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a2  ) + ( \_interpolator|reg_interp_2 [2] ) + ( \_interpolator|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_interp_2 [2]),
	.datad(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a2 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~5_sumout ),
	.cout(\_interpolator|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~5 .extended_lut = "off";
defparam \_interpolator|Add3~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \_interpolator|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N9
cyclonev_lcell_comb \_interpolator|Add3~13 (
// Equation(s):
// \_interpolator|Add3~13_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a3  ) + ( \_interpolator|reg_interp_2 [3] ) + ( \_interpolator|Add3~6  ))
// \_interpolator|Add3~14  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a3  ) + ( \_interpolator|reg_interp_2 [3] ) + ( \_interpolator|Add3~6  ))

	.dataa(!\_interpolator|reg_interp_2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a3 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~13_sumout ),
	.cout(\_interpolator|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~13 .extended_lut = "off";
defparam \_interpolator|Add3~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \_interpolator|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N12
cyclonev_lcell_comb \_interpolator|Add3~85 (
// Equation(s):
// \_interpolator|Add3~85_sumout  = SUM(( \_interpolator|reg_interp_2 [4] ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a4  ) + ( \_interpolator|Add3~14  ))
// \_interpolator|Add3~86  = CARRY(( \_interpolator|reg_interp_2 [4] ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a4  ) + ( \_interpolator|Add3~14  ))

	.dataa(gnd),
	.datab(!\_interpolator|reg_interp_2 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a4 ),
	.datag(gnd),
	.cin(\_interpolator|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~85_sumout ),
	.cout(\_interpolator|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~85 .extended_lut = "off";
defparam \_interpolator|Add3~85 .lut_mask = 64'h0000FF0000003333;
defparam \_interpolator|Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N15
cyclonev_lcell_comb \_interpolator|Add3~81 (
// Equation(s):
// \_interpolator|Add3~81_sumout  = SUM(( \_interpolator|reg_interp_2 [5] ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a5  ) + ( \_interpolator|Add3~86  ))
// \_interpolator|Add3~82  = CARRY(( \_interpolator|reg_interp_2 [5] ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a5  ) + ( \_interpolator|Add3~86  ))

	.dataa(!\_interpolator|reg_interp_2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a5 ),
	.datag(gnd),
	.cin(\_interpolator|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~81_sumout ),
	.cout(\_interpolator|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~81 .extended_lut = "off";
defparam \_interpolator|Add3~81 .lut_mask = 64'h0000FF0000005555;
defparam \_interpolator|Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N18
cyclonev_lcell_comb \_interpolator|Add3~61 (
// Equation(s):
// \_interpolator|Add3~61_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a6  ) + ( \_interpolator|reg_interp_2 [6] ) + ( \_interpolator|Add3~82  ))
// \_interpolator|Add3~62  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a6  ) + ( \_interpolator|reg_interp_2 [6] ) + ( \_interpolator|Add3~82  ))

	.dataa(gnd),
	.datab(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a6 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_2 [6]),
	.datag(gnd),
	.cin(\_interpolator|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~61_sumout ),
	.cout(\_interpolator|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~61 .extended_lut = "off";
defparam \_interpolator|Add3~61 .lut_mask = 64'h0000FF0000003333;
defparam \_interpolator|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N21
cyclonev_lcell_comb \_interpolator|Add3~57 (
// Equation(s):
// \_interpolator|Add3~57_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a7  ) + ( \_interpolator|reg_interp_2 [7] ) + ( \_interpolator|Add3~62  ))
// \_interpolator|Add3~58  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a7  ) + ( \_interpolator|reg_interp_2 [7] ) + ( \_interpolator|Add3~62  ))

	.dataa(!\_interpolator|reg_interp_2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a7 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~57_sumout ),
	.cout(\_interpolator|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~57 .extended_lut = "off";
defparam \_interpolator|Add3~57 .lut_mask = 64'h0000AAAA000000FF;
defparam \_interpolator|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N24
cyclonev_lcell_comb \_interpolator|Add3~69 (
// Equation(s):
// \_interpolator|Add3~69_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a8  ) + ( \_interpolator|reg_interp_2 [8] ) + ( \_interpolator|Add3~58  ))
// \_interpolator|Add3~70  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a8  ) + ( \_interpolator|reg_interp_2 [8] ) + ( \_interpolator|Add3~58  ))

	.dataa(gnd),
	.datab(!\_interpolator|reg_interp_2 [8]),
	.datac(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a8 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~69_sumout ),
	.cout(\_interpolator|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~69 .extended_lut = "off";
defparam \_interpolator|Add3~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \_interpolator|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N27
cyclonev_lcell_comb \_interpolator|Add3~65 (
// Equation(s):
// \_interpolator|Add3~65_sumout  = SUM(( \_interpolator|reg_interp_2 [9] ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a9  ) + ( \_interpolator|Add3~70  ))
// \_interpolator|Add3~66  = CARRY(( \_interpolator|reg_interp_2 [9] ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a9  ) + ( \_interpolator|Add3~70  ))

	.dataa(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a9 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_interpolator|reg_interp_2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~65_sumout ),
	.cout(\_interpolator|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~65 .extended_lut = "off";
defparam \_interpolator|Add3~65 .lut_mask = 64'h0000AAAA000000FF;
defparam \_interpolator|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N0
cyclonev_lcell_comb \_interpolator|Add3~53 (
// Equation(s):
// \_interpolator|Add3~53_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a10  ) + ( \_interpolator|reg_interp_2 [10] ) + ( \_interpolator|Add3~66  ))
// \_interpolator|Add3~54  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a10  ) + ( \_interpolator|reg_interp_2 [10] ) + ( \_interpolator|Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_2 [10]),
	.datag(gnd),
	.cin(\_interpolator|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~53_sumout ),
	.cout(\_interpolator|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~53 .extended_lut = "off";
defparam \_interpolator|Add3~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \_interpolator|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N3
cyclonev_lcell_comb \_interpolator|Add3~49 (
// Equation(s):
// \_interpolator|Add3~49_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a11  ) + ( \_interpolator|reg_interp_2 [11] ) + ( \_interpolator|Add3~54  ))
// \_interpolator|Add3~50  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a11  ) + ( \_interpolator|reg_interp_2 [11] ) + ( \_interpolator|Add3~54  ))

	.dataa(!\_interpolator|reg_interp_2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~49_sumout ),
	.cout(\_interpolator|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~49 .extended_lut = "off";
defparam \_interpolator|Add3~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \_interpolator|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \_fixed32_to_fp32|S1[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[11] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N26
dffeas \_fixed32_to_fp32|S1[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[8] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N2
dffeas \_fixed32_to_fp32|S1[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[10] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \_fixed32_to_fp32|S1[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[9] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N9
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout  = ( !\_fixed32_to_fp32|S1 [9] & ( (!\_fixed32_to_fp32|S1 [11] & (!\_fixed32_to_fp32|S1 [8] & !\_fixed32_to_fp32|S1 [10])) ) )

	.dataa(!\_fixed32_to_fp32|S1 [11]),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|S1 [8]),
	.datad(!\_fixed32_to_fp32|S1 [10]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1 .lut_mask = 64'hA000A00000000000;
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \_interpolator|reg_interp_2[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[12] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N6
cyclonev_lcell_comb \_interpolator|Add3~77 (
// Equation(s):
// \_interpolator|Add3~77_sumout  = SUM(( \_interpolator|reg_interp_2 [12] ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a12  ) + ( \_interpolator|Add3~50  ))
// \_interpolator|Add3~78  = CARRY(( \_interpolator|reg_interp_2 [12] ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a12  ) + ( \_interpolator|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_interp_2 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a12 ),
	.datag(gnd),
	.cin(\_interpolator|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~77_sumout ),
	.cout(\_interpolator|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~77 .extended_lut = "off";
defparam \_interpolator|Add3~77 .lut_mask = 64'h0000FF0000000F0F;
defparam \_interpolator|Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N8
dffeas \_fixed32_to_fp32|S1[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[12] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N52
dffeas \_interpolator|reg_interp_2[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[15] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N46
dffeas \_interpolator|reg_interp_2[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[14] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N42
cyclonev_lcell_comb \_interpolator|reg_interp_2[13]~feeder (
// Equation(s):
// \_interpolator|reg_interp_2[13]~feeder_combout  = ( \_interpolator|reg_interp_1 [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_interp_2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_interp_2[13]~feeder .extended_lut = "off";
defparam \_interpolator|reg_interp_2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_interpolator|reg_interp_2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N43
dffeas \_interpolator|reg_interp_2[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_interp_2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[13] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N9
cyclonev_lcell_comb \_interpolator|Add3~73 (
// Equation(s):
// \_interpolator|Add3~73_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a13  ) + ( \_interpolator|reg_interp_2 [13] ) + ( \_interpolator|Add3~78  ))
// \_interpolator|Add3~74  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a13  ) + ( \_interpolator|reg_interp_2 [13] ) + ( \_interpolator|Add3~78  ))

	.dataa(!\_interpolator|reg_interp_2 [13]),
	.datab(gnd),
	.datac(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~73_sumout ),
	.cout(\_interpolator|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~73 .extended_lut = "off";
defparam \_interpolator|Add3~73 .lut_mask = 64'h0000AAAA00000F0F;
defparam \_interpolator|Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N12
cyclonev_lcell_comb \_interpolator|Add3~45 (
// Equation(s):
// \_interpolator|Add3~45_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a14  ) + ( \_interpolator|reg_interp_2 [14] ) + ( \_interpolator|Add3~74  ))
// \_interpolator|Add3~46  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a14  ) + ( \_interpolator|reg_interp_2 [14] ) + ( \_interpolator|Add3~74  ))

	.dataa(gnd),
	.datab(!\_interpolator|reg_interp_2 [14]),
	.datac(gnd),
	.datad(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~45_sumout ),
	.cout(\_interpolator|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~45 .extended_lut = "off";
defparam \_interpolator|Add3~45 .lut_mask = 64'h0000CCCC000000FF;
defparam \_interpolator|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N15
cyclonev_lcell_comb \_interpolator|Add3~41 (
// Equation(s):
// \_interpolator|Add3~41_sumout  = SUM(( \_interpolator|reg_interp_2 [15] ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a15  ) + ( \_interpolator|Add3~46  ))
// \_interpolator|Add3~42  = CARRY(( \_interpolator|reg_interp_2 [15] ) + ( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a15  ) + ( \_interpolator|Add3~46  ))

	.dataa(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_interpolator|reg_interp_2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~41_sumout ),
	.cout(\_interpolator|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~41 .extended_lut = "off";
defparam \_interpolator|Add3~41 .lut_mask = 64'h0000AAAA000000FF;
defparam \_interpolator|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \_fixed32_to_fp32|S1[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[15] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \_fixed32_to_fp32|S1[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[13] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N14
dffeas \_fixed32_to_fp32|S1[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[14] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N57
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout  = ( !\_fixed32_to_fp32|S1 [14] & ( (!\_fixed32_to_fp32|S1 [12] & (!\_fixed32_to_fp32|S1 [15] & !\_fixed32_to_fp32|S1 [13])) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|S1 [12]),
	.datac(!\_fixed32_to_fp32|S1 [15]),
	.datad(!\_fixed32_to_fp32|S1 [13]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2 .lut_mask = 64'hC000C00000000000;
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N45
cyclonev_lcell_comb \_interpolator|reg_interp_2[18]~feeder (
// Equation(s):
// \_interpolator|reg_interp_2[18]~feeder_combout  = ( \_interpolator|reg_interp_1 [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_1 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_interp_2[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_interp_2[18]~feeder .extended_lut = "off";
defparam \_interpolator|reg_interp_2[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_interpolator|reg_interp_2[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N46
dffeas \_interpolator|reg_interp_2[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_interp_2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[18] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \_interpolator|reg_interp_2[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[17] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \_interpolator|reg_interp_2[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[16] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N18
cyclonev_lcell_comb \_interpolator|Add3~21 (
// Equation(s):
// \_interpolator|Add3~21_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a16  ) + ( \_interpolator|reg_interp_2 [16] ) + ( \_interpolator|Add3~42  ))
// \_interpolator|Add3~22  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a16  ) + ( \_interpolator|reg_interp_2 [16] ) + ( \_interpolator|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_interp_2 [16]),
	.datad(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~21_sumout ),
	.cout(\_interpolator|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~21 .extended_lut = "off";
defparam \_interpolator|Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \_interpolator|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N21
cyclonev_lcell_comb \_interpolator|Add3~17 (
// Equation(s):
// \_interpolator|Add3~17_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a17  ) + ( \_interpolator|reg_interp_2 [17] ) + ( \_interpolator|Add3~22  ))
// \_interpolator|Add3~18  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a17  ) + ( \_interpolator|reg_interp_2 [17] ) + ( \_interpolator|Add3~22  ))

	.dataa(!\_interpolator|reg_interp_2 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~17_sumout ),
	.cout(\_interpolator|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~17 .extended_lut = "off";
defparam \_interpolator|Add3~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \_interpolator|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N24
cyclonev_lcell_comb \_interpolator|Add3~29 (
// Equation(s):
// \_interpolator|Add3~29_sumout  = SUM(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a18  ) + ( \_interpolator|reg_interp_2 [18] ) + ( \_interpolator|Add3~18  ))
// \_interpolator|Add3~30  = CARRY(( \_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a18  ) + ( \_interpolator|reg_interp_2 [18] ) + ( \_interpolator|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_interpolator|reg_interp_2 [18]),
	.datad(!\_interpolator|reg_data_a_1_rtl_0|auto_generated|altsyncram4|ram_block5a18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~29_sumout ),
	.cout(\_interpolator|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~29 .extended_lut = "off";
defparam \_interpolator|Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \_interpolator|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N26
dffeas \_fixed32_to_fp32|S1[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[18] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N48
cyclonev_lcell_comb \_interpolator|reg_interp_2[20]~feeder (
// Equation(s):
// \_interpolator|reg_interp_2[20]~feeder_combout  = ( \_interpolator|reg_interp_1 [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_interpolator|reg_interp_1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_interpolator|reg_interp_2[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|reg_interp_2[20]~feeder .extended_lut = "off";
defparam \_interpolator|reg_interp_2[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_interpolator|reg_interp_2[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N49
dffeas \_interpolator|reg_interp_2[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|reg_interp_2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[20] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N49
dffeas \_interpolator|reg_interp_2[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_interpolator|reg_interp_1 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_interpolator|reg_interp_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \_interpolator|reg_interp_2[19] .is_wysiwyg = "true";
defparam \_interpolator|reg_interp_2[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N27
cyclonev_lcell_comb \_interpolator|Add3~25 (
// Equation(s):
// \_interpolator|Add3~25_sumout  = SUM(( GND ) + ( \_interpolator|reg_interp_2 [19] ) + ( \_interpolator|Add3~30  ))
// \_interpolator|Add3~26  = CARRY(( GND ) + ( \_interpolator|reg_interp_2 [19] ) + ( \_interpolator|Add3~30  ))

	.dataa(!\_interpolator|reg_interp_2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~25_sumout ),
	.cout(\_interpolator|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~25 .extended_lut = "off";
defparam \_interpolator|Add3~25 .lut_mask = 64'h0000AAAA00000000;
defparam \_interpolator|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N30
cyclonev_lcell_comb \_interpolator|Add3~37 (
// Equation(s):
// \_interpolator|Add3~37_sumout  = SUM(( GND ) + ( \_interpolator|reg_interp_2 [20] ) + ( \_interpolator|Add3~26  ))
// \_interpolator|Add3~38  = CARRY(( GND ) + ( \_interpolator|reg_interp_2 [20] ) + ( \_interpolator|Add3~26  ))

	.dataa(gnd),
	.datab(!\_interpolator|reg_interp_2 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~37_sumout ),
	.cout(\_interpolator|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~37 .extended_lut = "off";
defparam \_interpolator|Add3~37 .lut_mask = 64'h0000CCCC00000000;
defparam \_interpolator|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N33
cyclonev_lcell_comb \_interpolator|Add3~33 (
// Equation(s):
// \_interpolator|Add3~33_sumout  = SUM(( GND ) + ( GND ) + ( \_interpolator|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_interpolator|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_interpolator|Add3~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_interpolator|Add3~33 .extended_lut = "off";
defparam \_interpolator|Add3~33 .lut_mask = 64'h0000FFFF00000000;
defparam \_interpolator|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N35
dffeas \_fixed32_to_fp32|S1[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[21] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \_fixed32_to_fp32|S1[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[17] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N20
dffeas \_fixed32_to_fp32|S1[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[16] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \_fixed32_to_fp32|S1[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[19] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N32
dffeas \_fixed32_to_fp32|S1[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[20] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N48
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout  = ( !\_fixed32_to_fp32|S1 [19] & ( !\_fixed32_to_fp32|S1 [20] & ( (!\_fixed32_to_fp32|S1 [18] & (!\_fixed32_to_fp32|S1 [21] & (!\_fixed32_to_fp32|S1 [17] & !\_fixed32_to_fp32|S1 [16]))) ) ) )

	.dataa(!\_fixed32_to_fp32|S1 [18]),
	.datab(!\_fixed32_to_fp32|S1 [21]),
	.datac(!\_fixed32_to_fp32|S1 [17]),
	.datad(!\_fixed32_to_fp32|S1 [16]),
	.datae(!\_fixed32_to_fp32|S1 [19]),
	.dataf(!\_fixed32_to_fp32|S1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0 .lut_mask = 64'h8000000000000000;
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N36
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout  = ( \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout  & ( (!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout ) # (!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout ) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout ),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3 .lut_mask = 64'h00000000FFCCFFCC;
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \_fixed32_to_fp32|first_one_s[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|first_one_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|first_one_s[3] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|first_one_s[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N20
dffeas \_fixed32_to_fp32|S1[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[6] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \_fixed32_to_fp32|S1[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[7] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N14
dffeas \_fixed32_to_fp32|S1[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[4] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \_fixed32_to_fp32|S1[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[5] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0_combout  = ( !\_fixed32_to_fp32|S1 [5] & ( (!\_fixed32_to_fp32|S1 [6] & (!\_fixed32_to_fp32|S1 [7] & !\_fixed32_to_fp32|S1 [4])) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|S1 [6]),
	.datac(!\_fixed32_to_fp32|S1 [7]),
	.datad(!\_fixed32_to_fp32|S1 [4]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0 .lut_mask = 64'hC000C00000000000;
defparam \_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \_fixed32_to_fp32|S1[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[3] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \_fixed32_to_fp32|S1[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[1] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N8
dffeas \_fixed32_to_fp32|S1[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[2] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N2
dffeas \_fixed32_to_fp32|S1[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_interpolator|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S1[0] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N12
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0_combout  = ( !\_fixed32_to_fp32|S1 [0] & ( (!\_fixed32_to_fp32|S1 [3] & (!\_fixed32_to_fp32|S1 [1] & !\_fixed32_to_fp32|S1 [2])) ) )

	.dataa(!\_fixed32_to_fp32|S1 [3]),
	.datab(!\_fixed32_to_fp32|S1 [1]),
	.datac(!\_fixed32_to_fp32|S1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0 .lut_mask = 64'h8080808000000000;
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N51
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|Y[4]~1 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|Y[4]~1_combout  = ( \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout  & ( (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout  & (\_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0_combout  & (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout  
// & \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0_combout ))) ) ) # ( !\_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout  )

	.dataa(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout ),
	.datab(!\_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0_combout ),
	.datac(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout ),
	.datad(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|Y[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[4]~1 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[4]~1 .lut_mask = 64'hFFFFFFFF00010001;
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N53
dffeas \_fixed32_to_fp32|first_one_s[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|CLZ_32bits_|Y[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|first_one_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|first_one_s[4] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|first_one_s[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout  = ( \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout  & ( (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout  & (\_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0_combout  & (\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0_combout  
// & \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout ))) ) )

	.dataa(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout ),
	.datab(!\_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0_combout ),
	.datac(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~0_combout ),
	.datad(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q .lut_mask = 64'h0000000000010001;
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|Q .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N50
dffeas \_fixed32_to_fp32|first_one_s[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|first_one_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|first_one_s[7] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|first_one_s[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N24
cyclonev_lcell_comb \_fixed32_to_fp32|Add2~0 (
// Equation(s):
// \_fixed32_to_fp32|Add2~0_combout  = ( \_fixed32_to_fp32|first_one_s [7] ) # ( !\_fixed32_to_fp32|first_one_s [7] & ( (\_fixed32_to_fp32|first_one_s [3] & \_fixed32_to_fp32|first_one_s [4]) ) )

	.dataa(!\_fixed32_to_fp32|first_one_s [3]),
	.datab(!\_fixed32_to_fp32|first_one_s [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add2~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add2~0 .lut_mask = 64'h11111111FFFFFFFF;
defparam \_fixed32_to_fp32|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N42
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|Y[0]~2 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|Y[0]~2_combout  = ( \_fixed32_to_fp32|S1 [18] & ( (!\_fixed32_to_fp32|S1 [20] & \_fixed32_to_fp32|S1 [19]) ) ) # ( !\_fixed32_to_fp32|S1 [18] & ( (!\_fixed32_to_fp32|S1 [20] & ((\_fixed32_to_fp32|S1 [19]) # 
// (\_fixed32_to_fp32|S1 [17]))) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|S1 [20]),
	.datac(!\_fixed32_to_fp32|S1 [17]),
	.datad(!\_fixed32_to_fp32|S1 [19]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|Y[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[0]~2 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[0]~2 .lut_mask = 64'h0CCC0CCC00CC00CC;
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|pe2|Out_[0] (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|pe2|Out_ [0] = ( \_fixed32_to_fp32|S1 [5] & ( (\_fixed32_to_fp32|S1 [6] & !\_fixed32_to_fp32|S1 [7]) ) ) # ( !\_fixed32_to_fp32|S1 [5] & ( !\_fixed32_to_fp32|S1 [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|S1 [6]),
	.datad(!\_fixed32_to_fp32|S1 [7]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|pe2|Out_ [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|pe2|Out_[0] .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|pe2|Out_[0] .lut_mask = 64'hFF00FF000F000F00;
defparam \_fixed32_to_fp32|CLZ_32bits_|pe2|Out_[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N15
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|pe1|Out_[0] (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|pe1|Out_ [0] = ( \_fixed32_to_fp32|S1 [2] & ( !\_fixed32_to_fp32|S1 [3] ) ) # ( !\_fixed32_to_fp32|S1 [2] & ( (!\_fixed32_to_fp32|S1 [1] & !\_fixed32_to_fp32|S1 [3]) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|S1 [1]),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|S1 [3]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|pe1|Out_ [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|pe1|Out_[0] .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|pe1|Out_[0] .lut_mask = 64'hCC00CC00FF00FF00;
defparam \_fixed32_to_fp32|CLZ_32bits_|pe1|Out_[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N54
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|pe5|v_ (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|pe5|v_~combout  = ( !\_fixed32_to_fp32|S1 [16] & ( (!\_fixed32_to_fp32|S1 [19] & (!\_fixed32_to_fp32|S1 [18] & !\_fixed32_to_fp32|S1 [17])) ) )

	.dataa(!\_fixed32_to_fp32|S1 [19]),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|S1 [18]),
	.datad(!\_fixed32_to_fp32|S1 [17]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|pe5|v_~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|pe5|v_ .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|pe5|v_ .lut_mask = 64'hA000A00000000000;
defparam \_fixed32_to_fp32|CLZ_32bits_|pe5|v_ .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N24
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[0] (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] = ( \_fixed32_to_fp32|S1 [20] & ( \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout  ) ) # ( !\_fixed32_to_fp32|S1 [20] & ( \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout  & ( 
// ((\_fixed32_to_fp32|CLZ_32bits_|pe5|v_~combout  & ((!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout ) # (!\_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0_combout )))) # (\_fixed32_to_fp32|S1 [21]) ) ) ) # ( \_fixed32_to_fp32|S1 [20] & ( 
// !\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout  ) ) # ( !\_fixed32_to_fp32|S1 [20] & ( !\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout  & ( ((\_fixed32_to_fp32|CLZ_32bits_|pe5|v_~combout  & !\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout )) # 
// (\_fixed32_to_fp32|S1 [21]) ) ) )

	.dataa(!\_fixed32_to_fp32|CLZ_32bits_|pe5|v_~combout ),
	.datab(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~2_combout ),
	.datac(!\_fixed32_to_fp32|S1 [21]),
	.datad(!\_fixed32_to_fp32|CLZ_32bits_|pe2|v_~0_combout ),
	.datae(!\_fixed32_to_fp32|S1 [20]),
	.dataf(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[0] .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[0] .lut_mask = 64'h4F4FFFFF5F4FFFFF;
defparam \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N21
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|pe3|Out_[0] (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|pe3|Out_ [0] = ( \_fixed32_to_fp32|S1 [9] & ( (!\_fixed32_to_fp32|S1 [11] & \_fixed32_to_fp32|S1 [10]) ) ) # ( !\_fixed32_to_fp32|S1 [9] & ( !\_fixed32_to_fp32|S1 [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|S1 [11]),
	.datad(!\_fixed32_to_fp32|S1 [10]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|pe3|Out_ [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|pe3|Out_[0] .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|pe3|Out_[0] .lut_mask = 64'hF0F0F0F000F000F0;
defparam \_fixed32_to_fp32|CLZ_32bits_|pe3|Out_[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N33
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|pe4|Out_[0] (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|pe4|Out_ [0] = ( \_fixed32_to_fp32|S1 [13] & ( (\_fixed32_to_fp32|S1 [14] & !\_fixed32_to_fp32|S1 [15]) ) ) # ( !\_fixed32_to_fp32|S1 [13] & ( !\_fixed32_to_fp32|S1 [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|S1 [14]),
	.datad(!\_fixed32_to_fp32|S1 [15]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|pe4|Out_ [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|pe4|Out_[0] .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|pe4|Out_[0] .lut_mask = 64'hFF00FF000F000F00;
defparam \_fixed32_to_fp32|CLZ_32bits_|pe4|Out_[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N0
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|mux_282_|Mux1~0 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|mux_282_|Mux1~0_combout  = ( \_fixed32_to_fp32|CLZ_32bits_|pe3|Out_ [0] & ( \_fixed32_to_fp32|CLZ_32bits_|pe4|Out_ [0] & ( (!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout  & ((!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & 
// ((!\_fixed32_to_fp32|CLZ_32bits_|pe1|Out_ [0]))) # (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & (!\_fixed32_to_fp32|CLZ_32bits_|pe2|Out_ [0])))) ) ) ) # ( !\_fixed32_to_fp32|CLZ_32bits_|pe3|Out_ [0] & ( \_fixed32_to_fp32|CLZ_32bits_|pe4|Out_ [0] & ( 
// (!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & (((!\_fixed32_to_fp32|CLZ_32bits_|pe1|Out_ [0]) # (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout )))) # (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & (!\_fixed32_to_fp32|CLZ_32bits_|pe2|Out_ [0] & 
// ((!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout )))) ) ) ) # ( \_fixed32_to_fp32|CLZ_32bits_|pe3|Out_ [0] & ( !\_fixed32_to_fp32|CLZ_32bits_|pe4|Out_ [0] & ( (!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & (((!\_fixed32_to_fp32|CLZ_32bits_|pe1|Out_ [0] & 
// !\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout )))) # (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & ((!\_fixed32_to_fp32|CLZ_32bits_|pe2|Out_ [0]) # ((\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout )))) ) ) ) # ( !\_fixed32_to_fp32|CLZ_32bits_|pe3|Out_ [0] 
// & ( !\_fixed32_to_fp32|CLZ_32bits_|pe4|Out_ [0] & ( ((!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & ((!\_fixed32_to_fp32|CLZ_32bits_|pe1|Out_ [0]))) # (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & (!\_fixed32_to_fp32|CLZ_32bits_|pe2|Out_ [0]))) # 
// (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout ) ) ) )

	.dataa(!\_fixed32_to_fp32|CLZ_32bits_|pe2|Out_ [0]),
	.datab(!\_fixed32_to_fp32|CLZ_32bits_|pe1|Out_ [0]),
	.datac(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0]),
	.datad(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout ),
	.datae(!\_fixed32_to_fp32|CLZ_32bits_|pe3|Out_ [0]),
	.dataf(!\_fixed32_to_fp32|CLZ_32bits_|pe4|Out_ [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|mux_282_|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|mux_282_|Mux1~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|mux_282_|Mux1~0 .lut_mask = 64'hCAFFCA0FCAF0CA00;
defparam \_fixed32_to_fp32|CLZ_32bits_|mux_282_|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|Y[0]~3 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|Y[0]~3_combout  = ( \_fixed32_to_fp32|S1 [21] ) # ( !\_fixed32_to_fp32|S1 [21] & ( (((\_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout  & \_fixed32_to_fp32|CLZ_32bits_|mux_282_|Mux1~0_combout )) # 
// (\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout )) # (\_fixed32_to_fp32|CLZ_32bits_|Y[0]~2_combout ) ) )

	.dataa(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout ),
	.datab(!\_fixed32_to_fp32|CLZ_32bits_|Y[0]~2_combout ),
	.datac(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout ),
	.datad(!\_fixed32_to_fp32|CLZ_32bits_|mux_282_|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|Y[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[0]~3 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[0]~3 .lut_mask = 64'h3F7F3F7FFFFFFFFF;
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N32
dffeas \_fixed32_to_fp32|first_one_s[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|CLZ_32bits_|Y[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|first_one_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|first_one_s[0] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|first_one_s[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N30
cyclonev_lcell_comb \_fixed32_to_fp32|Add3~5 (
// Equation(s):
// \_fixed32_to_fp32|Add3~5_sumout  = SUM(( \_fixed32_to_fp32|first_one_s [0] ) + ( VCC ) + ( !VCC ))
// \_fixed32_to_fp32|Add3~6  = CARRY(( \_fixed32_to_fp32|first_one_s [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|first_one_s [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\_fixed32_to_fp32|Add3~5_sumout ),
	.cout(\_fixed32_to_fp32|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add3~5 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add3~5 .lut_mask = 64'h0000000000003333;
defparam \_fixed32_to_fp32|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N24
cyclonev_lcell_comb \_fixed32_to_fp32|shift_u[0]~1 (
// Equation(s):
// \_fixed32_to_fp32|shift_u[0]~1_combout  = ( \_fixed32_to_fp32|first_one_s [0] & ( (\_fixed32_to_fp32|Add2~0_combout  & \_fixed32_to_fp32|Add3~5_sumout ) ) ) # ( !\_fixed32_to_fp32|first_one_s [0] & ( (!\_fixed32_to_fp32|Add2~0_combout ) # 
// (\_fixed32_to_fp32|Add3~5_sumout ) ) )

	.dataa(!\_fixed32_to_fp32|Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|Add3~5_sumout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|shift_u[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u[0]~1 .extended_lut = "off";
defparam \_fixed32_to_fp32|shift_u[0]~1 .lut_mask = 64'hAAFFAAFF00550055;
defparam \_fixed32_to_fp32|shift_u[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N26
dffeas \_fixed32_to_fp32|shift_u_s[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|shift_u[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|shift_u_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u_s[0] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|shift_u_s[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \_fixed32_to_fp32|S2[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[17] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N14
dffeas \_fixed32_to_fp32|S3[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[17] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N18
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|Y[1]~6 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|Y[1]~6_combout  = ( \_fixed32_to_fp32|S1 [6] & ( (!\_fixed32_to_fp32|S1 [15] & (!\_fixed32_to_fp32|S1 [14] & \_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout )) ) ) # ( !\_fixed32_to_fp32|S1 [6] & ( 
// (!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout  & (((!\_fixed32_to_fp32|S1 [7])))) # (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout  & (!\_fixed32_to_fp32|S1 [15] & (!\_fixed32_to_fp32|S1 [14]))) ) )

	.dataa(!\_fixed32_to_fp32|S1 [15]),
	.datab(!\_fixed32_to_fp32|S1 [14]),
	.datac(!\_fixed32_to_fp32|S1 [7]),
	.datad(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|Y[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~6 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~6 .lut_mask = 64'hF088F08800880088;
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N45
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|Y[1]~4 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|Y[1]~4_combout  = ( !\_fixed32_to_fp32|S1 [20] & ( (!\_fixed32_to_fp32|S1 [21] & ((\_fixed32_to_fp32|S1 [19]) # (\_fixed32_to_fp32|S1 [18]))) ) )

	.dataa(!\_fixed32_to_fp32|S1 [18]),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|S1 [21]),
	.datad(!\_fixed32_to_fp32|S1 [19]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|Y[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~4 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~4 .lut_mask = 64'h50F050F000000000;
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N57
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|Y[1]~5 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|Y[1]~5_combout  = ( \_fixed32_to_fp32|S1 [2] & ( (!\_fixed32_to_fp32|S1 [10] & (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout  & !\_fixed32_to_fp32|S1 [11])) ) ) # ( !\_fixed32_to_fp32|S1 [2] & ( 
// (!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout  & (!\_fixed32_to_fp32|S1 [3])) # (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout  & (((!\_fixed32_to_fp32|S1 [10] & !\_fixed32_to_fp32|S1 [11])))) ) )

	.dataa(!\_fixed32_to_fp32|S1 [3]),
	.datab(!\_fixed32_to_fp32|S1 [10]),
	.datac(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y~3_combout ),
	.datad(!\_fixed32_to_fp32|S1 [11]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|Y[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~5 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~5 .lut_mask = 64'hACA0ACA00C000C00;
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N42
cyclonev_lcell_comb \_fixed32_to_fp32|CLZ_32bits_|Y[1]~0 (
// Equation(s):
// \_fixed32_to_fp32|CLZ_32bits_|Y[1]~0_combout  = ( \_fixed32_to_fp32|CLZ_32bits_|Y[1]~5_combout  & ( \_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & ( (((!\_fixed32_to_fp32|CLZ_32bits_|Y[1]~6_combout  & \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout )) # 
// (\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout )) # (\_fixed32_to_fp32|CLZ_32bits_|Y[1]~4_combout ) ) ) ) # ( !\_fixed32_to_fp32|CLZ_32bits_|Y[1]~5_combout  & ( \_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & ( (((!\_fixed32_to_fp32|CLZ_32bits_|Y[1]~6_combout  
// & \_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout )) # (\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout )) # (\_fixed32_to_fp32|CLZ_32bits_|Y[1]~4_combout ) ) ) ) # ( \_fixed32_to_fp32|CLZ_32bits_|Y[1]~5_combout  & ( !\_fixed32_to_fp32|CLZ_32bits_|BNE_|y 
// [0] & ( (\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout ) # (\_fixed32_to_fp32|CLZ_32bits_|Y[1]~4_combout ) ) ) ) # ( !\_fixed32_to_fp32|CLZ_32bits_|Y[1]~5_combout  & ( !\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0] & ( 
// ((\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout ) # (\_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout )) # (\_fixed32_to_fp32|CLZ_32bits_|Y[1]~4_combout ) ) ) )

	.dataa(!\_fixed32_to_fp32|CLZ_32bits_|Y[1]~6_combout ),
	.datab(!\_fixed32_to_fp32|CLZ_32bits_|Y[1]~4_combout ),
	.datac(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y[2]~0_combout ),
	.datad(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|Q~combout ),
	.datae(!\_fixed32_to_fp32|CLZ_32bits_|Y[1]~5_combout ),
	.dataf(!\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|CLZ_32bits_|Y[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~0 .lut_mask = 64'h3FFF33FF3BFF3BFF;
defparam \_fixed32_to_fp32|CLZ_32bits_|Y[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N44
dffeas \_fixed32_to_fp32|first_one_s[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|CLZ_32bits_|Y[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|first_one_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|first_one_s[1] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|first_one_s[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N33
cyclonev_lcell_comb \_fixed32_to_fp32|Add3~1 (
// Equation(s):
// \_fixed32_to_fp32|Add3~1_sumout  = SUM(( \_fixed32_to_fp32|first_one_s [1] ) + ( GND ) + ( \_fixed32_to_fp32|Add3~6  ))
// \_fixed32_to_fp32|Add3~2  = CARRY(( \_fixed32_to_fp32|first_one_s [1] ) + ( GND ) + ( \_fixed32_to_fp32|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|first_one_s [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_fixed32_to_fp32|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_fixed32_to_fp32|Add3~1_sumout ),
	.cout(\_fixed32_to_fp32|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add3~1 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \_fixed32_to_fp32|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N27
cyclonev_lcell_comb \_fixed32_to_fp32|shift_u[1]~0 (
// Equation(s):
// \_fixed32_to_fp32|shift_u[1]~0_combout  = ( \_fixed32_to_fp32|first_one_s [1] & ( (\_fixed32_to_fp32|Add2~0_combout  & \_fixed32_to_fp32|Add3~1_sumout ) ) ) # ( !\_fixed32_to_fp32|first_one_s [1] & ( (!\_fixed32_to_fp32|Add2~0_combout ) # 
// (\_fixed32_to_fp32|Add3~1_sumout ) ) )

	.dataa(!\_fixed32_to_fp32|Add2~0_combout ),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|shift_u[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u[1]~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|shift_u[1]~0 .lut_mask = 64'hAFAFAFAF05050505;
defparam \_fixed32_to_fp32|shift_u[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \_fixed32_to_fp32|shift_u_s[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|shift_u[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|shift_u_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u_s[1] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|shift_u_s[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N47
dffeas \_fixed32_to_fp32|S2[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[16] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N43
dffeas \_fixed32_to_fp32|S3[16]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[16]~DUPLICATE .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N50
dffeas \_fixed32_to_fp32|S2[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[18] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N8
dffeas \_fixed32_to_fp32|S3[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[18] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N3
cyclonev_lcell_comb \_fixed32_to_fp32|S2[19]~feeder (
// Equation(s):
// \_fixed32_to_fp32|S2[19]~feeder_combout  = ( \_fixed32_to_fp32|S1 [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|S2[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[19]~feeder .extended_lut = "off";
defparam \_fixed32_to_fp32|S2[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_fixed32_to_fp32|S2[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N4
dffeas \_fixed32_to_fp32|S2[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|S2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[19] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N50
dffeas \_fixed32_to_fp32|S3[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[19] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N6
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~5 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~5_combout  = ( \_fixed32_to_fp32|S3 [18] & ( \_fixed32_to_fp32|S3 [19] & ( ((!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3[16]~DUPLICATE_q ))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [17]))) # 
// (\_fixed32_to_fp32|shift_u_s [1]) ) ) ) # ( !\_fixed32_to_fp32|S3 [18] & ( \_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((!\_fixed32_to_fp32|shift_u_s [1] & \_fixed32_to_fp32|S3[16]~DUPLICATE_q )))) # (\_fixed32_to_fp32|shift_u_s [0] 
// & (((\_fixed32_to_fp32|shift_u_s [1])) # (\_fixed32_to_fp32|S3 [17]))) ) ) ) # ( \_fixed32_to_fp32|S3 [18] & ( !\_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|S3[16]~DUPLICATE_q ) # (\_fixed32_to_fp32|shift_u_s 
// [1])))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [17] & (!\_fixed32_to_fp32|shift_u_s [1]))) ) ) ) # ( !\_fixed32_to_fp32|S3 [18] & ( !\_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & 
// ((\_fixed32_to_fp32|S3[16]~DUPLICATE_q ))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [17])))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [17]),
	.datac(!\_fixed32_to_fp32|shift_u_s [1]),
	.datad(!\_fixed32_to_fp32|S3[16]~DUPLICATE_q ),
	.datae(!\_fixed32_to_fp32|S3 [18]),
	.dataf(!\_fixed32_to_fp32|S3 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~5 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~5 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \_fixed32_to_fp32|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N47
dffeas \_fixed32_to_fp32|first_one_s[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|CLZ_32bits_|BNE_|y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|first_one_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|first_one_s[2] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|first_one_s[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N36
cyclonev_lcell_comb \_fixed32_to_fp32|Add3~13 (
// Equation(s):
// \_fixed32_to_fp32|Add3~13_sumout  = SUM(( \_fixed32_to_fp32|first_one_s [2] ) + ( GND ) + ( \_fixed32_to_fp32|Add3~2  ))
// \_fixed32_to_fp32|Add3~14  = CARRY(( \_fixed32_to_fp32|first_one_s [2] ) + ( GND ) + ( \_fixed32_to_fp32|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|first_one_s [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_fixed32_to_fp32|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_fixed32_to_fp32|Add3~13_sumout ),
	.cout(\_fixed32_to_fp32|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add3~13 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \_fixed32_to_fp32|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N39
cyclonev_lcell_comb \_fixed32_to_fp32|Add3~9 (
// Equation(s):
// \_fixed32_to_fp32|Add3~9_sumout  = SUM(( !\_fixed32_to_fp32|first_one_s [3] ) + ( GND ) + ( \_fixed32_to_fp32|Add3~14  ))
// \_fixed32_to_fp32|Add3~10  = CARRY(( !\_fixed32_to_fp32|first_one_s [3] ) + ( GND ) + ( \_fixed32_to_fp32|Add3~14  ))

	.dataa(!\_fixed32_to_fp32|first_one_s [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_fixed32_to_fp32|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_fixed32_to_fp32|Add3~9_sumout ),
	.cout(\_fixed32_to_fp32|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add3~9 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add3~9 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \_fixed32_to_fp32|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N0
cyclonev_lcell_comb \_fixed32_to_fp32|shift_u[3]~2 (
// Equation(s):
// \_fixed32_to_fp32|shift_u[3]~2_combout  = ( \_fixed32_to_fp32|first_one_s [3] & ( (!\_fixed32_to_fp32|Add2~0_combout ) # (\_fixed32_to_fp32|Add3~9_sumout ) ) ) # ( !\_fixed32_to_fp32|first_one_s [3] & ( (\_fixed32_to_fp32|Add2~0_combout  & 
// \_fixed32_to_fp32|Add3~9_sumout ) ) )

	.dataa(!\_fixed32_to_fp32|Add2~0_combout ),
	.datab(!\_fixed32_to_fp32|Add3~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|shift_u[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u[3]~2 .extended_lut = "off";
defparam \_fixed32_to_fp32|shift_u[3]~2 .lut_mask = 64'h11111111BBBBBBBB;
defparam \_fixed32_to_fp32|shift_u[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N2
dffeas \_fixed32_to_fp32|shift_u_s[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|shift_u[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|shift_u_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u_s[3] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|shift_u_s[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N3
cyclonev_lcell_comb \_fixed32_to_fp32|shift_u[2]~3 (
// Equation(s):
// \_fixed32_to_fp32|shift_u[2]~3_combout  = ( \_fixed32_to_fp32|first_one_s [2] & ( (\_fixed32_to_fp32|Add2~0_combout  & \_fixed32_to_fp32|Add3~13_sumout ) ) ) # ( !\_fixed32_to_fp32|first_one_s [2] & ( (!\_fixed32_to_fp32|Add2~0_combout ) # 
// (\_fixed32_to_fp32|Add3~13_sumout ) ) )

	.dataa(!\_fixed32_to_fp32|Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|Add3~13_sumout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|shift_u[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u[2]~3 .extended_lut = "off";
defparam \_fixed32_to_fp32|shift_u[2]~3 .lut_mask = 64'hAAFFAAFF00550055;
defparam \_fixed32_to_fp32|shift_u[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \_fixed32_to_fp32|shift_u_s[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|shift_u[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|shift_u_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u_s[2] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|shift_u_s[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N39
cyclonev_lcell_comb \_fixed32_to_fp32|S2[21]~feeder (
// Equation(s):
// \_fixed32_to_fp32|S2[21]~feeder_combout  = \_fixed32_to_fp32|S1 [21]

	.dataa(!\_fixed32_to_fp32|S1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|S2[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[21]~feeder .extended_lut = "off";
defparam \_fixed32_to_fp32|S2[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \_fixed32_to_fp32|S2[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N41
dffeas \_fixed32_to_fp32|S2[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|S2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[21] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N26
dffeas \_fixed32_to_fp32|S3[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[21] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N43
dffeas \_fixed32_to_fp32|S2[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[20] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N32
dffeas \_fixed32_to_fp32|S3[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[20] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N0
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~4 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~4_combout  = ( \_fixed32_to_fp32|S3 [20] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [21]))) ) ) # ( !\_fixed32_to_fp32|S3 [20] & ( (!\_fixed32_to_fp32|shift_u_s [1] & 
// (\_fixed32_to_fp32|S3 [21] & \_fixed32_to_fp32|shift_u_s [0])) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [1]),
	.datab(!\_fixed32_to_fp32|S3 [21]),
	.datac(!\_fixed32_to_fp32|shift_u_s [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S3 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~4 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~4 .lut_mask = 64'h02020202A2A2A2A2;
defparam \_fixed32_to_fp32|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~6 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~6_combout  = ( \_fixed32_to_fp32|ShiftRight0~4_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftRight0~5_combout ))) ) ) # ( 
// !\_fixed32_to_fp32|ShiftRight0~4_combout  & ( (\_fixed32_to_fp32|ShiftRight0~5_combout  & (!\_fixed32_to_fp32|shift_u_s [3] & !\_fixed32_to_fp32|shift_u_s [2])) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~5_combout ),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|shift_u_s [3]),
	.datad(!\_fixed32_to_fp32|shift_u_s [2]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~6 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~6 .lut_mask = 64'h5000500050F050F0;
defparam \_fixed32_to_fp32|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N47
dffeas \_fixed32_to_fp32|S2[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[1] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N58
dffeas \_fixed32_to_fp32|S3[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[1] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \_fixed32_to_fp32|S2[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[3] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N50
dffeas \_fixed32_to_fp32|S3[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[3] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N28
dffeas \_fixed32_to_fp32|S2[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[0] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N41
dffeas \_fixed32_to_fp32|S3[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[0] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N37
dffeas \_fixed32_to_fp32|S2[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[2] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N14
dffeas \_fixed32_to_fp32|S3[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[2] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N12
cyclonev_lcell_comb \_fixed32_to_fp32|Y~0 (
// Equation(s):
// \_fixed32_to_fp32|Y~0_combout  = ( \_fixed32_to_fp32|S3 [2] & ( \_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [1])) # (\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [3]))) ) ) ) # ( 
// !\_fixed32_to_fp32|S3 [2] & ( \_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [1])) # (\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [3]))) ) ) ) # ( \_fixed32_to_fp32|S3 [2] & ( 
// !\_fixed32_to_fp32|shift_u_s [0] & ( (\_fixed32_to_fp32|S3 [0]) # (\_fixed32_to_fp32|shift_u_s [1]) ) ) ) # ( !\_fixed32_to_fp32|S3 [2] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & \_fixed32_to_fp32|S3 [0]) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [1]),
	.datab(!\_fixed32_to_fp32|S3 [1]),
	.datac(!\_fixed32_to_fp32|S3 [3]),
	.datad(!\_fixed32_to_fp32|S3 [0]),
	.datae(!\_fixed32_to_fp32|S3 [2]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~0 .lut_mask = 64'h00AA55FF27272727;
defparam \_fixed32_to_fp32|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N33
cyclonev_lcell_comb \_fixed32_to_fp32|S2[14]~feeder (
// Equation(s):
// \_fixed32_to_fp32|S2[14]~feeder_combout  = ( \_fixed32_to_fp32|S1 [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|S2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[14]~feeder .extended_lut = "off";
defparam \_fixed32_to_fp32|S2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_fixed32_to_fp32|S2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N35
dffeas \_fixed32_to_fp32|S2[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|S2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[14] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N30
cyclonev_lcell_comb \_fixed32_to_fp32|S3[14]~feeder (
// Equation(s):
// \_fixed32_to_fp32|S3[14]~feeder_combout  = \_fixed32_to_fp32|S2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|S2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|S3[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[14]~feeder .extended_lut = "off";
defparam \_fixed32_to_fp32|S3[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \_fixed32_to_fp32|S3[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N32
dffeas \_fixed32_to_fp32|S3[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|S3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[14] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N15
cyclonev_lcell_comb \_fixed32_to_fp32|S2[13]~feeder (
// Equation(s):
// \_fixed32_to_fp32|S2[13]~feeder_combout  = ( \_fixed32_to_fp32|S1 [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|S2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[13]~feeder .extended_lut = "off";
defparam \_fixed32_to_fp32|S2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_fixed32_to_fp32|S2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \_fixed32_to_fp32|S2[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|S2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[13] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N12
cyclonev_lcell_comb \_fixed32_to_fp32|S3[13]~feeder (
// Equation(s):
// \_fixed32_to_fp32|S3[13]~feeder_combout  = \_fixed32_to_fp32|S2 [13]

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|S2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|S3[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[13]~feeder .extended_lut = "off";
defparam \_fixed32_to_fp32|S3[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \_fixed32_to_fp32|S3[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \_fixed32_to_fp32|S3[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|S3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[13] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \_fixed32_to_fp32|S2[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[12] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N40
dffeas \_fixed32_to_fp32|S3[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[12] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \_fixed32_to_fp32|S2[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[15] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N6
cyclonev_lcell_comb \_fixed32_to_fp32|S3[15]~feeder (
// Equation(s):
// \_fixed32_to_fp32|S3[15]~feeder_combout  = ( \_fixed32_to_fp32|S2 [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|S3[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[15]~feeder .extended_lut = "off";
defparam \_fixed32_to_fp32|S3[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \_fixed32_to_fp32|S3[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N8
dffeas \_fixed32_to_fp32|S3[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|S3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[15] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N36
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~2 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~2_combout  = ( \_fixed32_to_fp32|S3 [15] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [14]) ) ) ) # ( !\_fixed32_to_fp32|S3 [15] & ( \_fixed32_to_fp32|shift_u_s [1] & ( 
// (\_fixed32_to_fp32|S3 [14] & !\_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( \_fixed32_to_fp32|S3 [15] & ( !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [12]))) # (\_fixed32_to_fp32|shift_u_s [0] & 
// (\_fixed32_to_fp32|S3 [13])) ) ) ) # ( !\_fixed32_to_fp32|S3 [15] & ( !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [12]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [13])) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [14]),
	.datab(!\_fixed32_to_fp32|S3 [13]),
	.datac(!\_fixed32_to_fp32|shift_u_s [0]),
	.datad(!\_fixed32_to_fp32|S3 [12]),
	.datae(!\_fixed32_to_fp32|S3 [15]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~2 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~2 .lut_mask = 64'h03F303F350505F5F;
defparam \_fixed32_to_fp32|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \_fixed32_to_fp32|S2[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[7] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N2
dffeas \_fixed32_to_fp32|S3[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[7] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N53
dffeas \_fixed32_to_fp32|S2[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[6] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N32
dffeas \_fixed32_to_fp32|S3[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[6] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N47
dffeas \_fixed32_to_fp32|S2[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[5] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N38
dffeas \_fixed32_to_fp32|S3[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[5] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N8
dffeas \_fixed32_to_fp32|S2[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[4] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N26
dffeas \_fixed32_to_fp32|S3[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[4] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N6
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~1 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~1_combout  = ( \_fixed32_to_fp32|S3 [5] & ( \_fixed32_to_fp32|S3 [4] & ( (!\_fixed32_to_fp32|shift_u_s [1]) # ((!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [6]))) # (\_fixed32_to_fp32|shift_u_s [0] & 
// (\_fixed32_to_fp32|S3 [7]))) ) ) ) # ( !\_fixed32_to_fp32|S3 [5] & ( \_fixed32_to_fp32|S3 [4] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((!\_fixed32_to_fp32|shift_u_s [1]) # (\_fixed32_to_fp32|S3 [6])))) # (\_fixed32_to_fp32|shift_u_s [0] & 
// (\_fixed32_to_fp32|S3 [7] & ((\_fixed32_to_fp32|shift_u_s [1])))) ) ) ) # ( \_fixed32_to_fp32|S3 [5] & ( !\_fixed32_to_fp32|S3 [4] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|S3 [6] & \_fixed32_to_fp32|shift_u_s [1])))) # 
// (\_fixed32_to_fp32|shift_u_s [0] & (((!\_fixed32_to_fp32|shift_u_s [1])) # (\_fixed32_to_fp32|S3 [7]))) ) ) ) # ( !\_fixed32_to_fp32|S3 [5] & ( !\_fixed32_to_fp32|S3 [4] & ( (\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & 
// ((\_fixed32_to_fp32|S3 [6]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [7])))) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [7]),
	.datab(!\_fixed32_to_fp32|S3 [6]),
	.datac(!\_fixed32_to_fp32|shift_u_s [0]),
	.datad(!\_fixed32_to_fp32|shift_u_s [1]),
	.datae(!\_fixed32_to_fp32|S3 [5]),
	.dataf(!\_fixed32_to_fp32|S3 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~1 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~1 .lut_mask = 64'h00350F35F035FF35;
defparam \_fixed32_to_fp32|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N10
dffeas \_fixed32_to_fp32|S2[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[9] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N26
dffeas \_fixed32_to_fp32|S3[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[9] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N35
dffeas \_fixed32_to_fp32|S2[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[11] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N32
dffeas \_fixed32_to_fp32|S3[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[11] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \_fixed32_to_fp32|S2[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[10] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N20
dffeas \_fixed32_to_fp32|S3[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[10] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \_fixed32_to_fp32|S2[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S2[8] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N12
cyclonev_lcell_comb \_fixed32_to_fp32|S3[8]~feeder (
// Equation(s):
// \_fixed32_to_fp32|S3[8]~feeder_combout  = \_fixed32_to_fp32|S2 [8]

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|S2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|S3[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[8]~feeder .extended_lut = "off";
defparam \_fixed32_to_fp32|S3[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \_fixed32_to_fp32|S3[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N14
dffeas \_fixed32_to_fp32|S3[8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|S3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[8]~DUPLICATE .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~0 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~0_combout  = ( \_fixed32_to_fp32|S3 [10] & ( \_fixed32_to_fp32|S3[8]~DUPLICATE_q  & ( (!\_fixed32_to_fp32|shift_u_s [0]) # ((!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [9])) # (\_fixed32_to_fp32|shift_u_s [1] & 
// ((\_fixed32_to_fp32|S3 [11])))) ) ) ) # ( !\_fixed32_to_fp32|S3 [10] & ( \_fixed32_to_fp32|S3[8]~DUPLICATE_q  & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0]) # ((\_fixed32_to_fp32|S3 [9])))) # (\_fixed32_to_fp32|shift_u_s [1] & 
// (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [11])))) ) ) ) # ( \_fixed32_to_fp32|S3 [10] & ( !\_fixed32_to_fp32|S3[8]~DUPLICATE_q  & ( (!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [9]))) # 
// (\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0]) # ((\_fixed32_to_fp32|S3 [11])))) ) ) ) # ( !\_fixed32_to_fp32|S3 [10] & ( !\_fixed32_to_fp32|S3[8]~DUPLICATE_q  & ( (\_fixed32_to_fp32|shift_u_s [0] & ((!\_fixed32_to_fp32|shift_u_s 
// [1] & (\_fixed32_to_fp32|S3 [9])) # (\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [11]))))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [1]),
	.datab(!\_fixed32_to_fp32|shift_u_s [0]),
	.datac(!\_fixed32_to_fp32|S3 [9]),
	.datad(!\_fixed32_to_fp32|S3 [11]),
	.datae(!\_fixed32_to_fp32|S3 [10]),
	.dataf(!\_fixed32_to_fp32|S3[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \_fixed32_to_fp32|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N6
cyclonev_lcell_comb \_fixed32_to_fp32|Y~1 (
// Equation(s):
// \_fixed32_to_fp32|Y~1_combout  = ( \_fixed32_to_fp32|ShiftRight0~0_combout  & ( \_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftRight0~2_combout ) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~0_combout  & ( 
// \_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|ShiftRight0~2_combout ) ) ) ) # ( \_fixed32_to_fp32|ShiftRight0~0_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [2] & 
// (\_fixed32_to_fp32|Y~0_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftRight0~1_combout ))) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~0_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [2] & 
// (\_fixed32_to_fp32|Y~0_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftRight0~1_combout ))) ) ) )

	.dataa(!\_fixed32_to_fp32|Y~0_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|ShiftRight0~2_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~1_combout ),
	.datae(!\_fixed32_to_fp32|ShiftRight0~0_combout ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~1 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~1 .lut_mask = 64'h447744770303CFCF;
defparam \_fixed32_to_fp32|Y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N42
cyclonev_lcell_comb \_fixed32_to_fp32|Add3~17 (
// Equation(s):
// \_fixed32_to_fp32|Add3~17_sumout  = SUM(( !\_fixed32_to_fp32|first_one_s [3] $ (!\_fixed32_to_fp32|first_one_s [4]) ) + ( GND ) + ( \_fixed32_to_fp32|Add3~10  ))
// \_fixed32_to_fp32|Add3~18  = CARRY(( !\_fixed32_to_fp32|first_one_s [3] $ (!\_fixed32_to_fp32|first_one_s [4]) ) + ( GND ) + ( \_fixed32_to_fp32|Add3~10  ))

	.dataa(!\_fixed32_to_fp32|first_one_s [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|first_one_s [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_fixed32_to_fp32|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_fixed32_to_fp32|Add3~17_sumout ),
	.cout(\_fixed32_to_fp32|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add3~17 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add3~17 .lut_mask = 64'h0000FFFF000055AA;
defparam \_fixed32_to_fp32|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N9
cyclonev_lcell_comb \_fixed32_to_fp32|shift_u[4]~4 (
// Equation(s):
// \_fixed32_to_fp32|shift_u[4]~4_combout  = ( \_fixed32_to_fp32|first_one_s [7] & ( \_fixed32_to_fp32|Add3~17_sumout  ) ) # ( !\_fixed32_to_fp32|first_one_s [7] & ( (!\_fixed32_to_fp32|first_one_s [3] & (!\_fixed32_to_fp32|first_one_s [4])) # 
// (\_fixed32_to_fp32|first_one_s [3] & (\_fixed32_to_fp32|first_one_s [4] & \_fixed32_to_fp32|Add3~17_sumout )) ) )

	.dataa(!\_fixed32_to_fp32|first_one_s [3]),
	.datab(!\_fixed32_to_fp32|first_one_s [4]),
	.datac(!\_fixed32_to_fp32|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|shift_u[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u[4]~4 .extended_lut = "off";
defparam \_fixed32_to_fp32|shift_u[4]~4 .lut_mask = 64'h898989890F0F0F0F;
defparam \_fixed32_to_fp32|shift_u[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \_fixed32_to_fp32|shift_u_s[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|shift_u[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|shift_u_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u_s[4] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|shift_u_s[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \_fixed32_to_fp32|sign_shift (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Add2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|sign_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|sign_shift .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|sign_shift .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N45
cyclonev_lcell_comb \_fixed32_to_fp32|Add3~21 (
// Equation(s):
// \_fixed32_to_fp32|Add3~21_sumout  = SUM(( (!\_fixed32_to_fp32|first_one_s [3]) # (!\_fixed32_to_fp32|first_one_s [4]) ) + ( GND ) + ( \_fixed32_to_fp32|Add3~18  ))
// \_fixed32_to_fp32|Add3~22  = CARRY(( (!\_fixed32_to_fp32|first_one_s [3]) # (!\_fixed32_to_fp32|first_one_s [4]) ) + ( GND ) + ( \_fixed32_to_fp32|Add3~18  ))

	.dataa(!\_fixed32_to_fp32|first_one_s [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|first_one_s [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_fixed32_to_fp32|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_fixed32_to_fp32|Add3~21_sumout ),
	.cout(\_fixed32_to_fp32|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add3~21 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add3~21 .lut_mask = 64'h0000FFFF0000FFAA;
defparam \_fixed32_to_fp32|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N48
cyclonev_lcell_comb \_fixed32_to_fp32|Add3~25 (
// Equation(s):
// \_fixed32_to_fp32|Add3~25_sumout  = SUM(( (!\_fixed32_to_fp32|first_one_s [3]) # (!\_fixed32_to_fp32|first_one_s [4]) ) + ( GND ) + ( \_fixed32_to_fp32|Add3~22  ))
// \_fixed32_to_fp32|Add3~26  = CARRY(( (!\_fixed32_to_fp32|first_one_s [3]) # (!\_fixed32_to_fp32|first_one_s [4]) ) + ( GND ) + ( \_fixed32_to_fp32|Add3~22  ))

	.dataa(!\_fixed32_to_fp32|first_one_s [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|first_one_s [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_fixed32_to_fp32|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_fixed32_to_fp32|Add3~25_sumout ),
	.cout(\_fixed32_to_fp32|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add3~25 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add3~25 .lut_mask = 64'h0000FFFF0000FFAA;
defparam \_fixed32_to_fp32|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N42
cyclonev_lcell_comb \_fixed32_to_fp32|shift_u[6]~6 (
// Equation(s):
// \_fixed32_to_fp32|shift_u[6]~6_combout  = (\_fixed32_to_fp32|Add2~0_combout  & \_fixed32_to_fp32|Add3~25_sumout )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|Add2~0_combout ),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|Add3~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|shift_u[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u[6]~6 .extended_lut = "off";
defparam \_fixed32_to_fp32|shift_u[6]~6 .lut_mask = 64'h0033003300330033;
defparam \_fixed32_to_fp32|shift_u[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N44
dffeas \_fixed32_to_fp32|shift_u_s[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|shift_u[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|shift_u_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u_s[6] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|shift_u_s[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N51
cyclonev_lcell_comb \_fixed32_to_fp32|Add3~29 (
// Equation(s):
// \_fixed32_to_fp32|Add3~29_sumout  = SUM(( GND ) + ( !\_fixed32_to_fp32|first_one_s [7] $ (((\_fixed32_to_fp32|first_one_s [3] & \_fixed32_to_fp32|first_one_s [4]))) ) + ( \_fixed32_to_fp32|Add3~26  ))
// \_fixed32_to_fp32|Add3~30  = CARRY(( GND ) + ( !\_fixed32_to_fp32|first_one_s [7] $ (((\_fixed32_to_fp32|first_one_s [3] & \_fixed32_to_fp32|first_one_s [4]))) ) + ( \_fixed32_to_fp32|Add3~26  ))

	.dataa(!\_fixed32_to_fp32|first_one_s [3]),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|first_one_s [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [7]),
	.datag(gnd),
	.cin(\_fixed32_to_fp32|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_fixed32_to_fp32|Add3~29_sumout ),
	.cout(\_fixed32_to_fp32|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add3~29 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add3~29 .lut_mask = 64'h000005FA00000000;
defparam \_fixed32_to_fp32|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N45
cyclonev_lcell_comb \_fixed32_to_fp32|shift_u[7]~7 (
// Equation(s):
// \_fixed32_to_fp32|shift_u[7]~7_combout  = (\_fixed32_to_fp32|Add2~0_combout  & \_fixed32_to_fp32|Add3~29_sumout )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|Add2~0_combout ),
	.datac(!\_fixed32_to_fp32|Add3~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|shift_u[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u[7]~7 .extended_lut = "off";
defparam \_fixed32_to_fp32|shift_u[7]~7 .lut_mask = 64'h0303030303030303;
defparam \_fixed32_to_fp32|shift_u[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N47
dffeas \_fixed32_to_fp32|shift_u_s[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|shift_u[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|shift_u_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u_s[7] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|shift_u_s[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N36
cyclonev_lcell_comb \_fixed32_to_fp32|shift_u[5]~5 (
// Equation(s):
// \_fixed32_to_fp32|shift_u[5]~5_combout  = (\_fixed32_to_fp32|Add2~0_combout  & \_fixed32_to_fp32|Add3~21_sumout )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|Add2~0_combout ),
	.datac(!\_fixed32_to_fp32|Add3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|shift_u[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u[5]~5 .extended_lut = "off";
defparam \_fixed32_to_fp32|shift_u[5]~5 .lut_mask = 64'h0303030303030303;
defparam \_fixed32_to_fp32|shift_u[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N38
dffeas \_fixed32_to_fp32|shift_u_s[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|shift_u[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|shift_u_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u_s[5] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|shift_u_s[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N54
cyclonev_lcell_comb \_fixed32_to_fp32|Add3~33 (
// Equation(s):
// \_fixed32_to_fp32|Add3~33_sumout  = SUM(( (!\_fixed32_to_fp32|first_one_s [7] & ((!\_fixed32_to_fp32|first_one_s [3]) # (!\_fixed32_to_fp32|first_one_s [4]))) ) + ( GND ) + ( \_fixed32_to_fp32|Add3~30  ))

	.dataa(!\_fixed32_to_fp32|first_one_s [3]),
	.datab(!\_fixed32_to_fp32|first_one_s [4]),
	.datac(!\_fixed32_to_fp32|first_one_s [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\_fixed32_to_fp32|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\_fixed32_to_fp32|Add3~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add3~33 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add3~33 .lut_mask = 64'h0000FFFF0000E0E0;
defparam \_fixed32_to_fp32|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N39
cyclonev_lcell_comb \_fixed32_to_fp32|shift_u[8]~8 (
// Equation(s):
// \_fixed32_to_fp32|shift_u[8]~8_combout  = (\_fixed32_to_fp32|Add2~0_combout  & \_fixed32_to_fp32|Add3~33_sumout )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|Add2~0_combout ),
	.datac(!\_fixed32_to_fp32|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|shift_u[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u[8]~8 .extended_lut = "off";
defparam \_fixed32_to_fp32|shift_u[8]~8 .lut_mask = 64'h0303030303030303;
defparam \_fixed32_to_fp32|shift_u[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N41
dffeas \_fixed32_to_fp32|shift_u_s[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|shift_u[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|shift_u_s [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|shift_u_s[8] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|shift_u_s[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N27
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~0 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~0_combout  = ( !\_fixed32_to_fp32|shift_u_s [8] & ( (!\_fixed32_to_fp32|shift_u_s [6] & (!\_fixed32_to_fp32|shift_u_s [7] & !\_fixed32_to_fp32|shift_u_s [5])) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|shift_u_s [6]),
	.datac(!\_fixed32_to_fp32|shift_u_s [7]),
	.datad(!\_fixed32_to_fp32|shift_u_s [5]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~0 .lut_mask = 64'hC000C00000000000;
defparam \_fixed32_to_fp32|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \_fixed32_to_fp32|Y[3]~3 (
// Equation(s):
// \_fixed32_to_fp32|Y[3]~3_combout  = ( \resetn~input_o  & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (!\_fixed32_to_fp32|shift_u_s [4] $ (\_fixed32_to_fp32|sign_shift~q ))) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|shift_u_s [4]),
	.datac(!\_fixed32_to_fp32|sign_shift~q ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[3]~3 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[3]~3 .lut_mask = 64'h0000000000C300C3;
defparam \_fixed32_to_fp32|Y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~3 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~3_combout  = ( !\_fixed32_to_fp32|shift_u_s [3] & ( !\_fixed32_to_fp32|shift_u_s [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|shift_u_s [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~3 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \_fixed32_to_fp32|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N48
cyclonev_lcell_comb \_fixed32_to_fp32|Y[3]~2 (
// Equation(s):
// \_fixed32_to_fp32|Y[3]~2_combout  = ( \resetn~input_o  & ( !\_fixed32_to_fp32|shift_u_s [4] & ( (!\_fixed32_to_fp32|shift_u_s [5] & (!\_fixed32_to_fp32|shift_u_s [8] & (!\_fixed32_to_fp32|shift_u_s [6] & !\_fixed32_to_fp32|shift_u_s [7]))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [5]),
	.datab(!\_fixed32_to_fp32|shift_u_s [8]),
	.datac(!\_fixed32_to_fp32|shift_u_s [6]),
	.datad(!\_fixed32_to_fp32|shift_u_s [7]),
	.datae(!\resetn~input_o ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[3]~2 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[3]~2 .lut_mask = 64'h0000800000000000;
defparam \_fixed32_to_fp32|Y[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N40
dffeas \_fixed32_to_fp32|S3[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[0]~DUPLICATE .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N24
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~1 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~1_combout  = ( !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & \_fixed32_to_fp32|S3[0]~DUPLICATE_q ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|S3[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~1 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~1 .lut_mask = 64'h0A0A0A0A00000000;
defparam \_fixed32_to_fp32|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \_fixed32_to_fp32|Y~4 (
// Equation(s):
// \_fixed32_to_fp32|Y~4_combout  = ( \_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftLeft0~1_combout  & ( (!\_fixed32_to_fp32|Y[3]~3_combout  & (\_fixed32_to_fp32|Y~1_combout )) # (\_fixed32_to_fp32|Y[3]~3_combout  & 
// ((\_fixed32_to_fp32|ShiftRight0~3_combout ))) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftLeft0~1_combout  & ( (\_fixed32_to_fp32|ShiftRight0~6_combout  & \_fixed32_to_fp32|Y[3]~3_combout ) ) ) ) # ( 
// \_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~1_combout  & ( (\_fixed32_to_fp32|Y~1_combout  & !\_fixed32_to_fp32|Y[3]~3_combout ) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~1_combout  & ( 
// (\_fixed32_to_fp32|ShiftRight0~6_combout  & \_fixed32_to_fp32|Y[3]~3_combout ) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~6_combout ),
	.datab(!\_fixed32_to_fp32|Y~1_combout ),
	.datac(!\_fixed32_to_fp32|Y[3]~3_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datae(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~4 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~4 .lut_mask = 64'h050530300505303F;
defparam \_fixed32_to_fp32|Y~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N38
dffeas \_fixed32_to_fp32|Y[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[0] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N4
dffeas \y[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[0]~reg0 .is_wysiwyg = "true";
defparam \y[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N44
dffeas \_fixed32_to_fp32|S3[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|S2 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[16] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N48
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~9 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~9_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [16] & ( (\_fixed32_to_fp32|S3 [15]) # (\_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [16] & ( 
// (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [13])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [14]))) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [16] & ( (!\_fixed32_to_fp32|shift_u_s [0] & 
// \_fixed32_to_fp32|S3 [15]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [16] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [13])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [14]))) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [13]),
	.datab(!\_fixed32_to_fp32|S3 [14]),
	.datac(!\_fixed32_to_fp32|shift_u_s [0]),
	.datad(!\_fixed32_to_fp32|S3 [15]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|S3 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~9 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~9 .lut_mask = 64'h535300F053530FFF;
defparam \_fixed32_to_fp32|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \_fixed32_to_fp32|S3[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|S3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|S3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|S3[8] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|S3[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N18
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~8 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~8_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [8] ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [6] ) ) ) 
// # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [7] ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [5] ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [6]),
	.datab(!\_fixed32_to_fp32|S3 [5]),
	.datac(!\_fixed32_to_fp32|S3 [8]),
	.datad(!\_fixed32_to_fp32|S3 [7]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~8 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~8 .lut_mask = 64'h333300FF55550F0F;
defparam \_fixed32_to_fp32|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N6
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~7 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~7_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [11] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [12]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [11] & ( 
// (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [9]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [10])) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [11] & ( (\_fixed32_to_fp32|S3 [12] & 
// \_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [11] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [9]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [10])) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [10]),
	.datab(!\_fixed32_to_fp32|S3 [12]),
	.datac(!\_fixed32_to_fp32|S3 [9]),
	.datad(!\_fixed32_to_fp32|shift_u_s [0]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|S3 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~7 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~7 .lut_mask = 64'h0F5500330F55FF33;
defparam \_fixed32_to_fp32|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N36
cyclonev_lcell_comb \_fixed32_to_fp32|Y~5 (
// Equation(s):
// \_fixed32_to_fp32|Y~5_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [4] ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [2] ) ) ) # ( 
// \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [3] ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [1] ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [4]),
	.datab(!\_fixed32_to_fp32|S3 [1]),
	.datac(!\_fixed32_to_fp32|S3 [3]),
	.datad(!\_fixed32_to_fp32|S3 [2]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~5 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~5 .lut_mask = 64'h33330F0F00FF5555;
defparam \_fixed32_to_fp32|Y~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \_fixed32_to_fp32|Y~6 (
// Equation(s):
// \_fixed32_to_fp32|Y~6_combout  = ( \_fixed32_to_fp32|ShiftRight0~7_combout  & ( \_fixed32_to_fp32|Y~5_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2]) # ((!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|ShiftRight0~8_combout ))) # 
// (\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|ShiftRight0~9_combout ))) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~7_combout  & ( \_fixed32_to_fp32|Y~5_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (((!\_fixed32_to_fp32|shift_u_s [2]) # 
// (\_fixed32_to_fp32|ShiftRight0~8_combout )))) # (\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|ShiftRight0~9_combout  & (\_fixed32_to_fp32|shift_u_s [2]))) ) ) ) # ( \_fixed32_to_fp32|ShiftRight0~7_combout  & ( !\_fixed32_to_fp32|Y~5_combout  & ( 
// (!\_fixed32_to_fp32|shift_u_s [3] & (((\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|ShiftRight0~8_combout )))) # (\_fixed32_to_fp32|shift_u_s [3] & (((!\_fixed32_to_fp32|shift_u_s [2])) # (\_fixed32_to_fp32|ShiftRight0~9_combout ))) ) ) ) # ( 
// !\_fixed32_to_fp32|ShiftRight0~7_combout  & ( !\_fixed32_to_fp32|Y~5_combout  & ( (\_fixed32_to_fp32|shift_u_s [2] & ((!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|ShiftRight0~8_combout ))) # (\_fixed32_to_fp32|shift_u_s [3] & 
// (\_fixed32_to_fp32|ShiftRight0~9_combout )))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~9_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [3]),
	.datac(!\_fixed32_to_fp32|shift_u_s [2]),
	.datad(!\_fixed32_to_fp32|ShiftRight0~8_combout ),
	.datae(!\_fixed32_to_fp32|ShiftRight0~7_combout ),
	.dataf(!\_fixed32_to_fp32|Y~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~6 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~6 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \_fixed32_to_fp32|Y~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N42
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~11 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~11_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [20] & ( (\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [19]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [20] & ( 
// (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [17])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [18]))) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [20] & ( (\_fixed32_to_fp32|S3 [19] & 
// !\_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [20] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [17])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [18]))) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [19]),
	.datab(!\_fixed32_to_fp32|S3 [17]),
	.datac(!\_fixed32_to_fp32|shift_u_s [0]),
	.datad(!\_fixed32_to_fp32|S3 [18]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|S3 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~11 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~11 .lut_mask = 64'h303F5050303F5F5F;
defparam \_fixed32_to_fp32|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N3
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~10 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~10_combout  = ( !\_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & \_fixed32_to_fp32|S3 [21]) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [1]),
	.datab(!\_fixed32_to_fp32|S3 [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~10 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~10 .lut_mask = 64'h2222222200000000;
defparam \_fixed32_to_fp32|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~12 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~12_combout  = ( \_fixed32_to_fp32|ShiftRight0~10_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftRight0~11_combout ))) ) ) # ( 
// !\_fixed32_to_fp32|ShiftRight0~10_combout  & ( (\_fixed32_to_fp32|ShiftRight0~11_combout  & (!\_fixed32_to_fp32|shift_u_s [3] & !\_fixed32_to_fp32|shift_u_s [2])) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~11_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [3]),
	.datac(!\_fixed32_to_fp32|shift_u_s [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~12 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~12 .lut_mask = 64'h404040404C4C4C4C;
defparam \_fixed32_to_fp32|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N45
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~2 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~2_combout  = ( \_fixed32_to_fp32|S3 [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [1]) # (\_fixed32_to_fp32|shift_u_s [0]))) ) ) # ( !\_fixed32_to_fp32|S3 [0] & ( (!\_fixed32_to_fp32|shift_u_s [0] & 
// (\_fixed32_to_fp32|S3 [1] & !\_fixed32_to_fp32|shift_u_s [1])) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [1]),
	.datac(!\_fixed32_to_fp32|shift_u_s [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~2 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~2 .lut_mask = 64'h2020202070707070;
defparam \_fixed32_to_fp32|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \_fixed32_to_fp32|Y~7 (
// Equation(s):
// \_fixed32_to_fp32|Y~7_combout  = ( \_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~3_combout  & ( (!\_fixed32_to_fp32|Y[3]~3_combout  & (\_fixed32_to_fp32|Y~6_combout )) # (\_fixed32_to_fp32|Y[3]~3_combout  & 
// ((\_fixed32_to_fp32|ShiftLeft0~2_combout ))) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~3_combout  & ( (\_fixed32_to_fp32|Y[3]~3_combout  & \_fixed32_to_fp32|ShiftRight0~12_combout ) ) ) ) # ( 
// \_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftRight0~3_combout  & ( (!\_fixed32_to_fp32|Y[3]~3_combout  & \_fixed32_to_fp32|Y~6_combout ) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftRight0~3_combout  & ( 
// (\_fixed32_to_fp32|Y[3]~3_combout  & \_fixed32_to_fp32|ShiftRight0~12_combout ) ) ) )

	.dataa(!\_fixed32_to_fp32|Y[3]~3_combout ),
	.datab(!\_fixed32_to_fp32|Y~6_combout ),
	.datac(!\_fixed32_to_fp32|ShiftRight0~12_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~2_combout ),
	.datae(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~7 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~7 .lut_mask = 64'h0505222205052277;
defparam \_fixed32_to_fp32|Y~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N43
dffeas \_fixed32_to_fp32|Y[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[1] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N34
dffeas \y[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[1]~reg0 .is_wysiwyg = "true";
defparam \y[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N42
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~3 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~3_combout  = ( \_fixed32_to_fp32|S3 [2] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((!\_fixed32_to_fp32|shift_u_s [1]) # (\_fixed32_to_fp32|S3[0]~DUPLICATE_q )))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [1] & 
// ((!\_fixed32_to_fp32|shift_u_s [1])))) ) ) # ( !\_fixed32_to_fp32|S3 [2] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|S3[0]~DUPLICATE_q  & \_fixed32_to_fp32|shift_u_s [1])))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [1] & 
// ((!\_fixed32_to_fp32|shift_u_s [1])))) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [1]),
	.datac(!\_fixed32_to_fp32|S3[0]~DUPLICATE_q ),
	.datad(!\_fixed32_to_fp32|shift_u_s [1]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S3 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~3 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~3 .lut_mask = 64'h110A110ABB0ABB0A;
defparam \_fixed32_to_fp32|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N51
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~13 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~13_combout  = ( \_fixed32_to_fp32|S3 [12] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [13]) ) ) ) # ( !\_fixed32_to_fp32|S3 [12] & ( \_fixed32_to_fp32|shift_u_s [1] & ( 
// (\_fixed32_to_fp32|S3 [13] & \_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( \_fixed32_to_fp32|S3 [12] & ( !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [10])) # (\_fixed32_to_fp32|shift_u_s [0] & 
// ((\_fixed32_to_fp32|S3 [11]))) ) ) ) # ( !\_fixed32_to_fp32|S3 [12] & ( !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [10])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [11]))) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [10]),
	.datab(!\_fixed32_to_fp32|S3 [11]),
	.datac(!\_fixed32_to_fp32|S3 [13]),
	.datad(!\_fixed32_to_fp32|shift_u_s [0]),
	.datae(!\_fixed32_to_fp32|S3 [12]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~13 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~13 .lut_mask = 64'h55335533000FFF0F;
defparam \_fixed32_to_fp32|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N18
cyclonev_lcell_comb \_fixed32_to_fp32|Y~8 (
// Equation(s):
// \_fixed32_to_fp32|Y~8_combout  = ( \_fixed32_to_fp32|S3 [5] & ( \_fixed32_to_fp32|shift_u_s [0] & ( (\_fixed32_to_fp32|S3 [3]) # (\_fixed32_to_fp32|shift_u_s [1]) ) ) ) # ( !\_fixed32_to_fp32|S3 [5] & ( \_fixed32_to_fp32|shift_u_s [0] & ( 
// (!\_fixed32_to_fp32|shift_u_s [1] & \_fixed32_to_fp32|S3 [3]) ) ) ) # ( \_fixed32_to_fp32|S3 [5] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [2])) # (\_fixed32_to_fp32|shift_u_s [1] & 
// ((\_fixed32_to_fp32|S3 [4]))) ) ) ) # ( !\_fixed32_to_fp32|S3 [5] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [2])) # (\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [4]))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [1]),
	.datab(!\_fixed32_to_fp32|S3 [2]),
	.datac(!\_fixed32_to_fp32|S3 [3]),
	.datad(!\_fixed32_to_fp32|S3 [4]),
	.datae(!\_fixed32_to_fp32|S3 [5]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~8 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~8 .lut_mask = 64'h227722770A0A5F5F;
defparam \_fixed32_to_fp32|Y~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N24
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~15 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~15_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [16] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [17]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [16] & ( 
// (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [14]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [15])) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [16] & ( (\_fixed32_to_fp32|shift_u_s [0] & 
// \_fixed32_to_fp32|S3 [17]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [16] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [14]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [15])) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [15]),
	.datac(!\_fixed32_to_fp32|S3 [17]),
	.datad(!\_fixed32_to_fp32|S3 [14]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|S3 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~15 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~15 .lut_mask = 64'h11BB050511BBAFAF;
defparam \_fixed32_to_fp32|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~14 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~14_combout  = ( \_fixed32_to_fp32|S3 [9] & ( \_fixed32_to_fp32|S3 [6] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (((!\_fixed32_to_fp32|shift_u_s [0])) # (\_fixed32_to_fp32|S3 [7]))) # (\_fixed32_to_fp32|shift_u_s [1] & 
// (((\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3[8]~DUPLICATE_q )))) ) ) ) # ( !\_fixed32_to_fp32|S3 [9] & ( \_fixed32_to_fp32|S3 [6] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (((!\_fixed32_to_fp32|shift_u_s [0])) # (\_fixed32_to_fp32|S3 [7]))) # 
// (\_fixed32_to_fp32|shift_u_s [1] & (((\_fixed32_to_fp32|S3[8]~DUPLICATE_q  & !\_fixed32_to_fp32|shift_u_s [0])))) ) ) ) # ( \_fixed32_to_fp32|S3 [9] & ( !\_fixed32_to_fp32|S3 [6] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [7] & 
// ((\_fixed32_to_fp32|shift_u_s [0])))) # (\_fixed32_to_fp32|shift_u_s [1] & (((\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3[8]~DUPLICATE_q )))) ) ) ) # ( !\_fixed32_to_fp32|S3 [9] & ( !\_fixed32_to_fp32|S3 [6] & ( (!\_fixed32_to_fp32|shift_u_s 
// [1] & (\_fixed32_to_fp32|S3 [7] & ((\_fixed32_to_fp32|shift_u_s [0])))) # (\_fixed32_to_fp32|shift_u_s [1] & (((\_fixed32_to_fp32|S3[8]~DUPLICATE_q  & !\_fixed32_to_fp32|shift_u_s [0])))) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [7]),
	.datab(!\_fixed32_to_fp32|S3[8]~DUPLICATE_q ),
	.datac(!\_fixed32_to_fp32|shift_u_s [1]),
	.datad(!\_fixed32_to_fp32|shift_u_s [0]),
	.datae(!\_fixed32_to_fp32|S3 [9]),
	.dataf(!\_fixed32_to_fp32|S3 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~14 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~14 .lut_mask = 64'h0350035FF350F35F;
defparam \_fixed32_to_fp32|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N24
cyclonev_lcell_comb \_fixed32_to_fp32|Y~9 (
// Equation(s):
// \_fixed32_to_fp32|Y~9_combout  = ( \_fixed32_to_fp32|ShiftRight0~15_combout  & ( \_fixed32_to_fp32|ShiftRight0~14_combout  & ( ((!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|Y~8_combout ))) # (\_fixed32_to_fp32|shift_u_s [3] & 
// (\_fixed32_to_fp32|ShiftRight0~13_combout ))) # (\_fixed32_to_fp32|shift_u_s [2]) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~15_combout  & ( \_fixed32_to_fp32|ShiftRight0~14_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (((\_fixed32_to_fp32|shift_u_s 
// [2]) # (\_fixed32_to_fp32|Y~8_combout )))) # (\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|ShiftRight0~13_combout  & ((!\_fixed32_to_fp32|shift_u_s [2])))) ) ) ) # ( \_fixed32_to_fp32|ShiftRight0~15_combout  & ( 
// !\_fixed32_to_fp32|ShiftRight0~14_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (((\_fixed32_to_fp32|Y~8_combout  & !\_fixed32_to_fp32|shift_u_s [2])))) # (\_fixed32_to_fp32|shift_u_s [3] & (((\_fixed32_to_fp32|shift_u_s [2])) # 
// (\_fixed32_to_fp32|ShiftRight0~13_combout ))) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~15_combout  & ( !\_fixed32_to_fp32|ShiftRight0~14_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & ((!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|Y~8_combout 
// ))) # (\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|ShiftRight0~13_combout )))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~13_combout ),
	.datab(!\_fixed32_to_fp32|Y~8_combout ),
	.datac(!\_fixed32_to_fp32|shift_u_s [3]),
	.datad(!\_fixed32_to_fp32|shift_u_s [2]),
	.datae(!\_fixed32_to_fp32|ShiftRight0~15_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~9 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~9 .lut_mask = 64'h3500350F35F035FF;
defparam \_fixed32_to_fp32|Y~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N36
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~16 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~16_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [20] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [21]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [20] & ( 
// (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [18]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [19])) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [20] & ( (\_fixed32_to_fp32|S3 [21] & 
// \_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [20] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [18]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [19])) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [19]),
	.datab(!\_fixed32_to_fp32|S3 [21]),
	.datac(!\_fixed32_to_fp32|shift_u_s [0]),
	.datad(!\_fixed32_to_fp32|S3 [18]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|S3 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~16 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~16 .lut_mask = 64'h05F5030305F5F3F3;
defparam \_fixed32_to_fp32|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \_fixed32_to_fp32|Y~10 (
// Equation(s):
// \_fixed32_to_fp32|Y~10_combout  = ( \_fixed32_to_fp32|Y~9_combout  & ( \_fixed32_to_fp32|ShiftRight0~16_combout  & ( (!\_fixed32_to_fp32|Y[3]~3_combout  & (((\_fixed32_to_fp32|Y[3]~2_combout )))) # (\_fixed32_to_fp32|Y[3]~3_combout  & 
// (\_fixed32_to_fp32|ShiftRight0~3_combout  & ((!\_fixed32_to_fp32|Y[3]~2_combout ) # (\_fixed32_to_fp32|ShiftLeft0~3_combout )))) ) ) ) # ( !\_fixed32_to_fp32|Y~9_combout  & ( \_fixed32_to_fp32|ShiftRight0~16_combout  & ( 
// (\_fixed32_to_fp32|ShiftRight0~3_combout  & (\_fixed32_to_fp32|Y[3]~3_combout  & ((!\_fixed32_to_fp32|Y[3]~2_combout ) # (\_fixed32_to_fp32|ShiftLeft0~3_combout )))) ) ) ) # ( \_fixed32_to_fp32|Y~9_combout  & ( !\_fixed32_to_fp32|ShiftRight0~16_combout  & 
// ( (\_fixed32_to_fp32|Y[3]~2_combout  & ((!\_fixed32_to_fp32|Y[3]~3_combout ) # ((\_fixed32_to_fp32|ShiftLeft0~3_combout  & \_fixed32_to_fp32|ShiftRight0~3_combout )))) ) ) ) # ( !\_fixed32_to_fp32|Y~9_combout  & ( !\_fixed32_to_fp32|ShiftRight0~16_combout 
//  & ( (\_fixed32_to_fp32|ShiftLeft0~3_combout  & (\_fixed32_to_fp32|ShiftRight0~3_combout  & (\_fixed32_to_fp32|Y[3]~3_combout  & \_fixed32_to_fp32|Y[3]~2_combout ))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~3_combout ),
	.datab(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datac(!\_fixed32_to_fp32|Y[3]~3_combout ),
	.datad(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.datae(!\_fixed32_to_fp32|Y~9_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~10 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~10 .lut_mask = 64'h000100F1030103F1;
defparam \_fixed32_to_fp32|Y~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N50
dffeas \_fixed32_to_fp32|Y[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[2] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N10
dffeas \y[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[2]~reg0 .is_wysiwyg = "true";
defparam \y[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N0
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~4 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~4_combout  = ( \_fixed32_to_fp32|S3 [1] & ( \_fixed32_to_fp32|S3 [0] & ( ((!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [3])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [2])))) # 
// (\_fixed32_to_fp32|shift_u_s [1]) ) ) ) # ( !\_fixed32_to_fp32|S3 [1] & ( \_fixed32_to_fp32|S3 [0] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [3]))) # (\_fixed32_to_fp32|shift_u_s [0] & 
// (((\_fixed32_to_fp32|S3 [2])) # (\_fixed32_to_fp32|shift_u_s [1]))) ) ) ) # ( \_fixed32_to_fp32|S3 [1] & ( !\_fixed32_to_fp32|S3 [0] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|S3 [3])) # (\_fixed32_to_fp32|shift_u_s [1]))) # 
// (\_fixed32_to_fp32|shift_u_s [0] & (!\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [2])))) ) ) ) # ( !\_fixed32_to_fp32|S3 [1] & ( !\_fixed32_to_fp32|S3 [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & 
// (\_fixed32_to_fp32|S3 [3])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [2]))))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|shift_u_s [1]),
	.datac(!\_fixed32_to_fp32|S3 [3]),
	.datad(!\_fixed32_to_fp32|S3 [2]),
	.datae(!\_fixed32_to_fp32|S3 [1]),
	.dataf(!\_fixed32_to_fp32|S3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~4 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \_fixed32_to_fp32|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N57
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~20 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~20_combout  = ( \_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((!\_fixed32_to_fp32|shift_u_s [1])) # (\_fixed32_to_fp32|S3 [21]))) # (\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|S3 [20] & 
// !\_fixed32_to_fp32|shift_u_s [1])))) ) ) # ( !\_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [21] & ((\_fixed32_to_fp32|shift_u_s [1])))) # (\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|S3 [20] & 
// !\_fixed32_to_fp32|shift_u_s [1])))) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [21]),
	.datac(!\_fixed32_to_fp32|S3 [20]),
	.datad(!\_fixed32_to_fp32|shift_u_s [1]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S3 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~20 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~20 .lut_mask = 64'h05220522AF22AF22;
defparam \_fixed32_to_fp32|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N54
cyclonev_lcell_comb \_fixed32_to_fp32|Y~11 (
// Equation(s):
// \_fixed32_to_fp32|Y~11_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [6] ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [4] ) ) ) # ( 
// \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [5] ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( \_fixed32_to_fp32|S3 [3] ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [4]),
	.datab(!\_fixed32_to_fp32|S3 [5]),
	.datac(!\_fixed32_to_fp32|S3 [3]),
	.datad(!\_fixed32_to_fp32|S3 [6]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~11 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~11 .lut_mask = 64'h0F0F3333555500FF;
defparam \_fixed32_to_fp32|Y~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N54
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~17 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~17_combout  = ( \_fixed32_to_fp32|S3 [12] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [13])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [14]))) ) ) ) # ( 
// !\_fixed32_to_fp32|S3 [12] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [13])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [14]))) ) ) ) # ( \_fixed32_to_fp32|S3 [12] & ( 
// !\_fixed32_to_fp32|shift_u_s [1] & ( (\_fixed32_to_fp32|S3 [11]) # (\_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( !\_fixed32_to_fp32|S3 [12] & ( !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & \_fixed32_to_fp32|S3 [11]) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [13]),
	.datac(!\_fixed32_to_fp32|S3 [14]),
	.datad(!\_fixed32_to_fp32|S3 [11]),
	.datae(!\_fixed32_to_fp32|S3 [12]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~17 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~17 .lut_mask = 64'h00AA55FF27272727;
defparam \_fixed32_to_fp32|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N42
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~18 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~18_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [9] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [10]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [9] & ( 
// (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [7]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3[8]~DUPLICATE_q )) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [9] & ( (\_fixed32_to_fp32|S3 [10] & 
// \_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [9] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [7]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3[8]~DUPLICATE_q )) ) 
// ) )

	.dataa(!\_fixed32_to_fp32|S3 [10]),
	.datab(!\_fixed32_to_fp32|S3[8]~DUPLICATE_q ),
	.datac(!\_fixed32_to_fp32|S3 [7]),
	.datad(!\_fixed32_to_fp32|shift_u_s [0]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|S3 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~18 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~18 .lut_mask = 64'h0F3300550F33FF55;
defparam \_fixed32_to_fp32|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N3
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~19 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~19_combout  = ( \_fixed32_to_fp32|S3[16]~DUPLICATE_q  & ( \_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1]) # (\_fixed32_to_fp32|S3 [18]) ) ) ) # ( !\_fixed32_to_fp32|S3[16]~DUPLICATE_q  & ( 
// \_fixed32_to_fp32|shift_u_s [0] & ( (\_fixed32_to_fp32|shift_u_s [1] & \_fixed32_to_fp32|S3 [18]) ) ) ) # ( \_fixed32_to_fp32|S3[16]~DUPLICATE_q  & ( !\_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [15]))) # 
// (\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [17])) ) ) ) # ( !\_fixed32_to_fp32|S3[16]~DUPLICATE_q  & ( !\_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [15]))) # (\_fixed32_to_fp32|shift_u_s [1] 
// & (\_fixed32_to_fp32|S3 [17])) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [17]),
	.datab(!\_fixed32_to_fp32|shift_u_s [1]),
	.datac(!\_fixed32_to_fp32|S3 [15]),
	.datad(!\_fixed32_to_fp32|S3 [18]),
	.datae(!\_fixed32_to_fp32|S3[16]~DUPLICATE_q ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~19 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~19 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \_fixed32_to_fp32|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \_fixed32_to_fp32|Y~12 (
// Equation(s):
// \_fixed32_to_fp32|Y~12_combout  = ( \_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftRight0~19_combout  ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|shift_u_s [3] & ( 
// \_fixed32_to_fp32|ShiftRight0~17_combout  ) ) ) # ( \_fixed32_to_fp32|shift_u_s [2] & ( !\_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftRight0~18_combout  ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( !\_fixed32_to_fp32|shift_u_s [3] & ( 
// \_fixed32_to_fp32|Y~11_combout  ) ) )

	.dataa(!\_fixed32_to_fp32|Y~11_combout ),
	.datab(!\_fixed32_to_fp32|ShiftRight0~17_combout ),
	.datac(!\_fixed32_to_fp32|ShiftRight0~18_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~19_combout ),
	.datae(!\_fixed32_to_fp32|shift_u_s [2]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~12 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~12 .lut_mask = 64'h55550F0F333300FF;
defparam \_fixed32_to_fp32|Y~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \_fixed32_to_fp32|Y~13 (
// Equation(s):
// \_fixed32_to_fp32|Y~13_combout  = ( \_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|Y~12_combout  & ( (!\_fixed32_to_fp32|Y[3]~3_combout ) # ((\_fixed32_to_fp32|ShiftLeft0~4_combout  & \_fixed32_to_fp32|ShiftRight0~3_combout )) ) ) ) # ( 
// !\_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|Y~12_combout  & ( (\_fixed32_to_fp32|Y[3]~3_combout  & (\_fixed32_to_fp32|ShiftRight0~20_combout  & \_fixed32_to_fp32|ShiftRight0~3_combout )) ) ) ) # ( \_fixed32_to_fp32|Y[3]~2_combout  & ( 
// !\_fixed32_to_fp32|Y~12_combout  & ( (\_fixed32_to_fp32|Y[3]~3_combout  & (\_fixed32_to_fp32|ShiftLeft0~4_combout  & \_fixed32_to_fp32|ShiftRight0~3_combout )) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|Y~12_combout  & ( 
// (\_fixed32_to_fp32|Y[3]~3_combout  & (\_fixed32_to_fp32|ShiftRight0~20_combout  & \_fixed32_to_fp32|ShiftRight0~3_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|Y[3]~3_combout ),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~4_combout ),
	.datac(!\_fixed32_to_fp32|ShiftRight0~20_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datae(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.dataf(!\_fixed32_to_fp32|Y~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~13 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~13 .lut_mask = 64'h000500110005AABB;
defparam \_fixed32_to_fp32|Y~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \_fixed32_to_fp32|Y[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[3] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N16
dffeas \y[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[3]~reg0 .is_wysiwyg = "true";
defparam \y[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \_fixed32_to_fp32|Y~14 (
// Equation(s):
// \_fixed32_to_fp32|Y~14_combout  = ( \_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|ShiftRight0~5_combout  ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|shift_u_s [2] & ( 
// \_fixed32_to_fp32|ShiftRight0~0_combout  ) ) ) # ( \_fixed32_to_fp32|shift_u_s [3] & ( !\_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|ShiftRight0~2_combout  ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( !\_fixed32_to_fp32|shift_u_s [2] & ( 
// \_fixed32_to_fp32|ShiftRight0~1_combout  ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~0_combout ),
	.datab(!\_fixed32_to_fp32|ShiftRight0~5_combout ),
	.datac(!\_fixed32_to_fp32|ShiftRight0~2_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~1_combout ),
	.datae(!\_fixed32_to_fp32|shift_u_s [3]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~14 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~14 .lut_mask = 64'h00FF0F0F55553333;
defparam \_fixed32_to_fp32|Y~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N24
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~5 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~5_combout  = ( \_fixed32_to_fp32|S3 [4] & ( \_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [3]))) # (\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [1])) ) ) ) # ( 
// !\_fixed32_to_fp32|S3 [4] & ( \_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [3]))) # (\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [1])) ) ) ) # ( \_fixed32_to_fp32|S3 [4] & ( 
// !\_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1]) # (\_fixed32_to_fp32|S3 [2]) ) ) ) # ( !\_fixed32_to_fp32|S3 [4] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( (\_fixed32_to_fp32|shift_u_s [1] & \_fixed32_to_fp32|S3 [2]) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [1]),
	.datab(!\_fixed32_to_fp32|S3 [1]),
	.datac(!\_fixed32_to_fp32|S3 [3]),
	.datad(!\_fixed32_to_fp32|S3 [2]),
	.datae(!\_fixed32_to_fp32|S3 [4]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~5 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~5 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \_fixed32_to_fp32|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~6 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~6_combout  = ( \_fixed32_to_fp32|ShiftLeft0~5_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & ((!\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftLeft0~1_combout ))) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~5_combout  
// & ( (!\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|ShiftLeft0~1_combout )) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [3]),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~6 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~6 .lut_mask = 64'h020202028A8A8A8A;
defparam \_fixed32_to_fp32|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \_fixed32_to_fp32|Y~15 (
// Equation(s):
// \_fixed32_to_fp32|Y~15_combout  = ( \_fixed32_to_fp32|ShiftLeft0~6_combout  & ( \_fixed32_to_fp32|ShiftRight0~4_combout  & ( (!\_fixed32_to_fp32|Y[3]~2_combout  & (\_fixed32_to_fp32|ShiftRight0~3_combout  & ((\_fixed32_to_fp32|Y[3]~3_combout )))) # 
// (\_fixed32_to_fp32|Y[3]~2_combout  & (((\_fixed32_to_fp32|Y[3]~3_combout ) # (\_fixed32_to_fp32|Y~14_combout )))) ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~6_combout  & ( \_fixed32_to_fp32|ShiftRight0~4_combout  & ( (!\_fixed32_to_fp32|Y[3]~2_combout  & 
// (\_fixed32_to_fp32|ShiftRight0~3_combout  & ((\_fixed32_to_fp32|Y[3]~3_combout )))) # (\_fixed32_to_fp32|Y[3]~2_combout  & (((\_fixed32_to_fp32|Y~14_combout  & !\_fixed32_to_fp32|Y[3]~3_combout )))) ) ) ) # ( \_fixed32_to_fp32|ShiftLeft0~6_combout  & ( 
// !\_fixed32_to_fp32|ShiftRight0~4_combout  & ( (\_fixed32_to_fp32|Y[3]~2_combout  & ((\_fixed32_to_fp32|Y[3]~3_combout ) # (\_fixed32_to_fp32|Y~14_combout ))) ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~6_combout  & ( !\_fixed32_to_fp32|ShiftRight0~4_combout  
// & ( (\_fixed32_to_fp32|Y~14_combout  & (\_fixed32_to_fp32|Y[3]~2_combout  & !\_fixed32_to_fp32|Y[3]~3_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datab(!\_fixed32_to_fp32|Y~14_combout ),
	.datac(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.datad(!\_fixed32_to_fp32|Y[3]~3_combout ),
	.datae(!\_fixed32_to_fp32|ShiftLeft0~6_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~15 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~15 .lut_mask = 64'h0300030F0350035F;
defparam \_fixed32_to_fp32|Y~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \_fixed32_to_fp32|Y[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[4] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \y[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[4]~reg0 .is_wysiwyg = "true";
defparam \y[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \_fixed32_to_fp32|Y~16 (
// Equation(s):
// \_fixed32_to_fp32|Y~16_combout  = ( \_fixed32_to_fp32|ShiftRight0~7_combout  & ( \_fixed32_to_fp32|ShiftRight0~11_combout  & ( ((!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|ShiftRight0~8_combout ))) # (\_fixed32_to_fp32|shift_u_s [3] & 
// (\_fixed32_to_fp32|ShiftRight0~9_combout ))) # (\_fixed32_to_fp32|shift_u_s [2]) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~7_combout  & ( \_fixed32_to_fp32|ShiftRight0~11_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (((!\_fixed32_to_fp32|shift_u_s [2] 
// & \_fixed32_to_fp32|ShiftRight0~8_combout )))) # (\_fixed32_to_fp32|shift_u_s [3] & (((\_fixed32_to_fp32|shift_u_s [2])) # (\_fixed32_to_fp32|ShiftRight0~9_combout ))) ) ) ) # ( \_fixed32_to_fp32|ShiftRight0~7_combout  & ( 
// !\_fixed32_to_fp32|ShiftRight0~11_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (((\_fixed32_to_fp32|ShiftRight0~8_combout ) # (\_fixed32_to_fp32|shift_u_s [2])))) # (\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|ShiftRight0~9_combout  & 
// (!\_fixed32_to_fp32|shift_u_s [2]))) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~7_combout  & ( !\_fixed32_to_fp32|ShiftRight0~11_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & ((!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|ShiftRight0~8_combout 
// ))) # (\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|ShiftRight0~9_combout )))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~9_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [3]),
	.datac(!\_fixed32_to_fp32|shift_u_s [2]),
	.datad(!\_fixed32_to_fp32|ShiftRight0~8_combout ),
	.datae(!\_fixed32_to_fp32|ShiftRight0~7_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~16 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~16 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \_fixed32_to_fp32|Y~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N48
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~7 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~7_combout  = ( \_fixed32_to_fp32|S3 [3] & ( \_fixed32_to_fp32|S3 [2] & ( ((!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [5]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [4]))) # 
// (\_fixed32_to_fp32|shift_u_s [1]) ) ) ) # ( !\_fixed32_to_fp32|S3 [3] & ( \_fixed32_to_fp32|S3 [2] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [5]))) # (\_fixed32_to_fp32|shift_u_s [0] & 
// (\_fixed32_to_fp32|S3 [4])))) # (\_fixed32_to_fp32|shift_u_s [1] & (((\_fixed32_to_fp32|shift_u_s [0])))) ) ) ) # ( \_fixed32_to_fp32|S3 [3] & ( !\_fixed32_to_fp32|S3 [2] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & 
// ((\_fixed32_to_fp32|S3 [5]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [4])))) # (\_fixed32_to_fp32|shift_u_s [1] & (((!\_fixed32_to_fp32|shift_u_s [0])))) ) ) ) # ( !\_fixed32_to_fp32|S3 [3] & ( !\_fixed32_to_fp32|S3 [2] & ( 
// (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [5]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [4])))) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [4]),
	.datab(!\_fixed32_to_fp32|shift_u_s [1]),
	.datac(!\_fixed32_to_fp32|shift_u_s [0]),
	.datad(!\_fixed32_to_fp32|S3 [5]),
	.datae(!\_fixed32_to_fp32|S3 [3]),
	.dataf(!\_fixed32_to_fp32|S3 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~7 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~7 .lut_mask = 64'h04C434F407C737F7;
defparam \_fixed32_to_fp32|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~8 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~8_combout  = ( \_fixed32_to_fp32|ShiftLeft0~7_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & ((!\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftLeft0~2_combout ))) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~7_combout  
// & ( (\_fixed32_to_fp32|shift_u_s [2] & (!\_fixed32_to_fp32|shift_u_s [3] & \_fixed32_to_fp32|ShiftLeft0~2_combout )) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [2]),
	.datab(!\_fixed32_to_fp32|shift_u_s [3]),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~8 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~8 .lut_mask = 64'h0044004488CC88CC;
defparam \_fixed32_to_fp32|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \_fixed32_to_fp32|Y~17 (
// Equation(s):
// \_fixed32_to_fp32|Y~17_combout  = ( \_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~10_combout  & ( (!\_fixed32_to_fp32|Y[3]~3_combout  & (\_fixed32_to_fp32|Y~16_combout )) # (\_fixed32_to_fp32|Y[3]~3_combout  & 
// ((\_fixed32_to_fp32|ShiftLeft0~8_combout ))) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~10_combout  & ( (\_fixed32_to_fp32|Y[3]~3_combout  & \_fixed32_to_fp32|ShiftRight0~3_combout ) ) ) ) # ( 
// \_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftRight0~10_combout  & ( (!\_fixed32_to_fp32|Y[3]~3_combout  & (\_fixed32_to_fp32|Y~16_combout )) # (\_fixed32_to_fp32|Y[3]~3_combout  & ((\_fixed32_to_fp32|ShiftLeft0~8_combout ))) ) ) )

	.dataa(!\_fixed32_to_fp32|Y[3]~3_combout ),
	.datab(!\_fixed32_to_fp32|Y~16_combout ),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~8_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datae(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~17 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~17 .lut_mask = 64'h0000272700552727;
defparam \_fixed32_to_fp32|Y~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \_fixed32_to_fp32|Y[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[5] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N10
dffeas \y[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[5]~reg0 .is_wysiwyg = "true";
defparam \y[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N42
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~21 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~21_combout  = ( \_fixed32_to_fp32|ShiftRight0~15_combout  & ( \_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftRight0~16_combout ) ) ) ) # ( 
// !\_fixed32_to_fp32|ShiftRight0~15_combout  & ( \_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|ShiftRight0~16_combout  & \_fixed32_to_fp32|shift_u_s [2]) ) ) ) # ( \_fixed32_to_fp32|ShiftRight0~15_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( 
// (!\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftRight0~14_combout ))) # (\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftRight0~13_combout )) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~15_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] 
// & ( (!\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftRight0~14_combout ))) # (\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftRight0~13_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~13_combout ),
	.datab(!\_fixed32_to_fp32|ShiftRight0~14_combout ),
	.datac(!\_fixed32_to_fp32|ShiftRight0~16_combout ),
	.datad(!\_fixed32_to_fp32|shift_u_s [2]),
	.datae(!\_fixed32_to_fp32|ShiftRight0~15_combout ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~21 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~21 .lut_mask = 64'h33553355000FFF0F;
defparam \_fixed32_to_fp32|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N30
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~9 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~9_combout  = ( \_fixed32_to_fp32|S3 [6] & ( \_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [5]))) # (\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [3])) ) ) ) # ( 
// !\_fixed32_to_fp32|S3 [6] & ( \_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [5]))) # (\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [3])) ) ) ) # ( \_fixed32_to_fp32|S3 [6] & ( 
// !\_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1]) # (\_fixed32_to_fp32|S3 [4]) ) ) ) # ( !\_fixed32_to_fp32|S3 [6] & ( !\_fixed32_to_fp32|shift_u_s [0] & ( (\_fixed32_to_fp32|shift_u_s [1] & \_fixed32_to_fp32|S3 [4]) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [3]),
	.datab(!\_fixed32_to_fp32|S3 [5]),
	.datac(!\_fixed32_to_fp32|shift_u_s [1]),
	.datad(!\_fixed32_to_fp32|S3 [4]),
	.datae(!\_fixed32_to_fp32|S3 [6]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~9 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~9 .lut_mask = 64'h000FF0FF35353535;
defparam \_fixed32_to_fp32|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~10 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~10_combout  = ( \_fixed32_to_fp32|ShiftLeft0~3_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|ShiftLeft0~9_combout ) # (\_fixed32_to_fp32|shift_u_s [2]))) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~3_combout  
// & ( (!\_fixed32_to_fp32|shift_u_s [2] & (!\_fixed32_to_fp32|shift_u_s [3] & \_fixed32_to_fp32|ShiftLeft0~9_combout )) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|shift_u_s [3]),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~10 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~10 .lut_mask = 64'h00C000C030F030F0;
defparam \_fixed32_to_fp32|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N6
cyclonev_lcell_comb \_fixed32_to_fp32|mant_shift[6]~0 (
// Equation(s):
// \_fixed32_to_fp32|mant_shift[6]~0_combout  = ( !\_fixed32_to_fp32|shift_u_s [4] & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & ((!\_fixed32_to_fp32|sign_shift~q  & ((\_fixed32_to_fp32|ShiftLeft0~10_combout ))) # (\_fixed32_to_fp32|sign_shift~q  & 
// (\_fixed32_to_fp32|ShiftRight0~21_combout )))) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~21_combout ),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~10_combout ),
	.datad(!\_fixed32_to_fp32|sign_shift~q ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|mant_shift[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|mant_shift[6]~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|mant_shift[6]~0 .lut_mask = 64'h0311031100000000;
defparam \_fixed32_to_fp32|mant_shift[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \_fixed32_to_fp32|Y[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|mant_shift[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[6] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N4
dffeas \y[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[6]~reg0 .is_wysiwyg = "true";
defparam \y[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftRight0~22 (
// Equation(s):
// \_fixed32_to_fp32|ShiftRight0~22_combout  = ( \_fixed32_to_fp32|ShiftRight0~20_combout  & ( \_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|ShiftRight0~19_combout ) # (\_fixed32_to_fp32|shift_u_s [2]) ) ) ) # ( 
// !\_fixed32_to_fp32|ShiftRight0~20_combout  & ( \_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|ShiftRight0~19_combout ) ) ) ) # ( \_fixed32_to_fp32|ShiftRight0~20_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( 
// (!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftRight0~18_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftRight0~17_combout ))) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~20_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] 
// & ( (!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftRight0~18_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftRight0~17_combout ))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~18_combout ),
	.datab(!\_fixed32_to_fp32|ShiftRight0~17_combout ),
	.datac(!\_fixed32_to_fp32|shift_u_s [2]),
	.datad(!\_fixed32_to_fp32|ShiftRight0~19_combout ),
	.datae(!\_fixed32_to_fp32|ShiftRight0~20_combout ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftRight0~22 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftRight0~22 .lut_mask = 64'h5353535300F00FFF;
defparam \_fixed32_to_fp32|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N48
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~11 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~11_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [6] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [5]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [4])) ) ) ) # ( 
// !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [6] & ( (\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [7]) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [6] & ( (!\_fixed32_to_fp32|shift_u_s [0] & 
// ((\_fixed32_to_fp32|S3 [5]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [4])) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [6] & ( (\_fixed32_to_fp32|S3 [7] & !\_fixed32_to_fp32|shift_u_s [0]) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [7]),
	.datab(!\_fixed32_to_fp32|S3 [4]),
	.datac(!\_fixed32_to_fp32|S3 [5]),
	.datad(!\_fixed32_to_fp32|shift_u_s [0]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|S3 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~11 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~11 .lut_mask = 64'h55000F3355FF0F33;
defparam \_fixed32_to_fp32|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N30
cyclonev_lcell_comb \_fixed32_to_fp32|mant_shift[7]~1 (
// Equation(s):
// \_fixed32_to_fp32|mant_shift[7]~1_combout  = ( \_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|ShiftLeft0~4_combout  ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|ShiftLeft0~11_combout  ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~11_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|mant_shift[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|mant_shift[7]~1 .extended_lut = "off";
defparam \_fixed32_to_fp32|mant_shift[7]~1 .lut_mask = 64'h00FF00FF33333333;
defparam \_fixed32_to_fp32|mant_shift[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \_fixed32_to_fp32|mant_shift[7]~2 (
// Equation(s):
// \_fixed32_to_fp32|mant_shift[7]~2_combout  = ( \_fixed32_to_fp32|mant_shift[7]~1_combout  & ( \_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\_fixed32_to_fp32|ShiftRight0~22_combout  & (!\_fixed32_to_fp32|shift_u_s [4] & 
// \_fixed32_to_fp32|sign_shift~q ))) ) ) ) # ( !\_fixed32_to_fp32|mant_shift[7]~1_combout  & ( \_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\_fixed32_to_fp32|ShiftRight0~22_combout  & (!\_fixed32_to_fp32|shift_u_s [4] & 
// \_fixed32_to_fp32|sign_shift~q ))) ) ) ) # ( \_fixed32_to_fp32|mant_shift[7]~1_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (!\_fixed32_to_fp32|shift_u_s [4] & ((!\_fixed32_to_fp32|sign_shift~q ) # 
// (\_fixed32_to_fp32|ShiftRight0~22_combout )))) ) ) ) # ( !\_fixed32_to_fp32|mant_shift[7]~1_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\_fixed32_to_fp32|ShiftRight0~22_combout  & 
// (!\_fixed32_to_fp32|shift_u_s [4] & \_fixed32_to_fp32|sign_shift~q ))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datab(!\_fixed32_to_fp32|ShiftRight0~22_combout ),
	.datac(!\_fixed32_to_fp32|shift_u_s [4]),
	.datad(!\_fixed32_to_fp32|sign_shift~q ),
	.datae(!\_fixed32_to_fp32|mant_shift[7]~1_combout ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|mant_shift[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|mant_shift[7]~2 .extended_lut = "off";
defparam \_fixed32_to_fp32|mant_shift[7]~2 .lut_mask = 64'h0010501000100010;
defparam \_fixed32_to_fp32|mant_shift[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N49
dffeas \_fixed32_to_fp32|Y[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|mant_shift[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[7] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N4
dffeas \y[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[7]~reg0 .is_wysiwyg = "true";
defparam \y[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N57
cyclonev_lcell_comb \_fixed32_to_fp32|Y~23 (
// Equation(s):
// \_fixed32_to_fp32|Y~23_combout  = ( \_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|sign_shift~q  & !\_fixed32_to_fp32|shift_u_s [4])) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( !\_fixed32_to_fp32|shift_u_s [4] 
// ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [2]),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|sign_shift~q ),
	.datad(!\_fixed32_to_fp32|shift_u_s [4]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~23 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~23 .lut_mask = 64'hFF00FF0005000500;
defparam \_fixed32_to_fp32|Y~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \_fixed32_to_fp32|Y[9]~20 (
// Equation(s):
// \_fixed32_to_fp32|Y[9]~20_combout  = ( \_fixed32_to_fp32|sign_shift~q  & ( \resetn~input_o  & ( \_fixed32_to_fp32|ShiftLeft0~0_combout  ) ) ) # ( !\_fixed32_to_fp32|sign_shift~q  & ( \resetn~input_o  & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & 
// (((!\_fixed32_to_fp32|shift_u_s [3]) # (\_fixed32_to_fp32|shift_u_s [2])) # (\_fixed32_to_fp32|shift_u_s [4]))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [4]),
	.datab(!\_fixed32_to_fp32|shift_u_s [3]),
	.datac(!\_fixed32_to_fp32|shift_u_s [2]),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datae(!\_fixed32_to_fp32|sign_shift~q ),
	.dataf(!\resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[9]~20 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[9]~20 .lut_mask = 64'h0000000000DF00FF;
defparam \_fixed32_to_fp32|Y[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \_fixed32_to_fp32|Y[9]~19 (
// Equation(s):
// \_fixed32_to_fp32|Y[9]~19_combout  = ( \_fixed32_to_fp32|sign_shift~q  & ( \resetn~input_o  & ( (!\_fixed32_to_fp32|shift_u_s [4] & \_fixed32_to_fp32|ShiftLeft0~0_combout ) ) ) ) # ( !\_fixed32_to_fp32|sign_shift~q  & ( \resetn~input_o  & ( 
// (!\_fixed32_to_fp32|shift_u_s [4] & (\_fixed32_to_fp32|shift_u_s [3] & (!\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|ShiftLeft0~0_combout ))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [4]),
	.datab(!\_fixed32_to_fp32|shift_u_s [3]),
	.datac(!\_fixed32_to_fp32|shift_u_s [2]),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datae(!\_fixed32_to_fp32|sign_shift~q ),
	.dataf(!\resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[9]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[9]~19 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[9]~19 .lut_mask = 64'h00000000002000AA;
defparam \_fixed32_to_fp32|Y[9]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \_fixed32_to_fp32|Y[9]~21 (
// Equation(s):
// \_fixed32_to_fp32|Y[9]~21_combout  = ( \_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [4] & ((!\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|sign_shift~q ))) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( 
// (\_fixed32_to_fp32|shift_u_s [2] & !\_fixed32_to_fp32|shift_u_s [4]) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [2]),
	.datab(!\_fixed32_to_fp32|sign_shift~q ),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|shift_u_s [4]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[9]~21 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[9]~21 .lut_mask = 64'h55005500BB00BB00;
defparam \_fixed32_to_fp32|Y[9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~12 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~12_combout  = ( \_fixed32_to_fp32|S3 [5] & ( \_fixed32_to_fp32|S3 [6] & ( ((!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q ))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [7]))) # 
// (\_fixed32_to_fp32|shift_u_s [1]) ) ) ) # ( !\_fixed32_to_fp32|S3 [5] & ( \_fixed32_to_fp32|S3 [6] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q ))) # (\_fixed32_to_fp32|shift_u_s [0] & 
// (\_fixed32_to_fp32|S3 [7])))) # (\_fixed32_to_fp32|shift_u_s [1] & (((!\_fixed32_to_fp32|shift_u_s [0])))) ) ) ) # ( \_fixed32_to_fp32|S3 [5] & ( !\_fixed32_to_fp32|S3 [6] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & 
// ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q ))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [7])))) # (\_fixed32_to_fp32|shift_u_s [1] & (((\_fixed32_to_fp32|shift_u_s [0])))) ) ) ) # ( !\_fixed32_to_fp32|S3 [5] & ( !\_fixed32_to_fp32|S3 [6] & ( 
// (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q ))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [7])))) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [7]),
	.datab(!\_fixed32_to_fp32|S3[8]~DUPLICATE_q ),
	.datac(!\_fixed32_to_fp32|shift_u_s [1]),
	.datad(!\_fixed32_to_fp32|shift_u_s [0]),
	.datae(!\_fixed32_to_fp32|S3 [5]),
	.dataf(!\_fixed32_to_fp32|S3 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~12 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~12 .lut_mask = 64'h3050305F3F503F5F;
defparam \_fixed32_to_fp32|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \_fixed32_to_fp32|Y~22 (
// Equation(s):
// \_fixed32_to_fp32|Y~22_combout  = ( \_fixed32_to_fp32|ShiftLeft0~12_combout  & ( (!\_fixed32_to_fp32|Y[9]~21_combout ) # (\_fixed32_to_fp32|ShiftLeft0~5_combout ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~12_combout  & ( (\_fixed32_to_fp32|Y[9]~21_combout  & 
// \_fixed32_to_fp32|ShiftLeft0~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|Y[9]~21_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~22 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~22 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \_fixed32_to_fp32|Y~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N18
cyclonev_lcell_comb \_fixed32_to_fp32|Y~18 (
// Equation(s):
// \_fixed32_to_fp32|Y~18_combout  = ( \_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftRight0~4_combout  & ( (\_fixed32_to_fp32|ShiftRight0~5_combout ) # (\_fixed32_to_fp32|shift_u_s [2]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( 
// \_fixed32_to_fp32|ShiftRight0~4_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftRight0~0_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftRight0~2_combout ))) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [3] & ( 
// !\_fixed32_to_fp32|ShiftRight0~4_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|ShiftRight0~5_combout ) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( !\_fixed32_to_fp32|ShiftRight0~4_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & 
// (\_fixed32_to_fp32|ShiftRight0~0_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftRight0~2_combout ))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~0_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|ShiftRight0~2_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~5_combout ),
	.datae(!\_fixed32_to_fp32|shift_u_s [3]),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~18 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~18 .lut_mask = 64'h474700CC474733FF;
defparam \_fixed32_to_fp32|Y~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \_fixed32_to_fp32|Y~24 (
// Equation(s):
// \_fixed32_to_fp32|Y~24_combout  = ( \_fixed32_to_fp32|Y~22_combout  & ( \_fixed32_to_fp32|Y~18_combout  & ( (!\_fixed32_to_fp32|Y[9]~20_combout  & (\_fixed32_to_fp32|ShiftLeft0~1_combout  & ((\_fixed32_to_fp32|Y[9]~19_combout )))) # 
// (\_fixed32_to_fp32|Y[9]~20_combout  & (((\_fixed32_to_fp32|Y[9]~19_combout ) # (\_fixed32_to_fp32|Y~23_combout )))) ) ) ) # ( !\_fixed32_to_fp32|Y~22_combout  & ( \_fixed32_to_fp32|Y~18_combout  & ( (\_fixed32_to_fp32|Y[9]~19_combout  & 
// ((\_fixed32_to_fp32|Y[9]~20_combout ) # (\_fixed32_to_fp32|ShiftLeft0~1_combout ))) ) ) ) # ( \_fixed32_to_fp32|Y~22_combout  & ( !\_fixed32_to_fp32|Y~18_combout  & ( (!\_fixed32_to_fp32|Y[9]~20_combout  & (\_fixed32_to_fp32|ShiftLeft0~1_combout  & 
// ((\_fixed32_to_fp32|Y[9]~19_combout )))) # (\_fixed32_to_fp32|Y[9]~20_combout  & (((\_fixed32_to_fp32|Y~23_combout  & !\_fixed32_to_fp32|Y[9]~19_combout )))) ) ) ) # ( !\_fixed32_to_fp32|Y~22_combout  & ( !\_fixed32_to_fp32|Y~18_combout  & ( 
// (\_fixed32_to_fp32|ShiftLeft0~1_combout  & (!\_fixed32_to_fp32|Y[9]~20_combout  & \_fixed32_to_fp32|Y[9]~19_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~1_combout ),
	.datab(!\_fixed32_to_fp32|Y~23_combout ),
	.datac(!\_fixed32_to_fp32|Y[9]~20_combout ),
	.datad(!\_fixed32_to_fp32|Y[9]~19_combout ),
	.datae(!\_fixed32_to_fp32|Y~22_combout ),
	.dataf(!\_fixed32_to_fp32|Y~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~24 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~24 .lut_mask = 64'h00500350005F035F;
defparam \_fixed32_to_fp32|Y~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \_fixed32_to_fp32|Y[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[8] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N3
cyclonev_lcell_comb \y[8]~reg0feeder (
// Equation(s):
// \y[8]~reg0feeder_combout  = ( \_fixed32_to_fp32|Y [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|Y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[8]~reg0feeder .extended_lut = "off";
defparam \y[8]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N4
dffeas \y[8]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\y[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[8]~reg0 .is_wysiwyg = "true";
defparam \y[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~13 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~13_combout  = ( \_fixed32_to_fp32|S3 [7] & ( \_fixed32_to_fp32|S3 [6] & ( ((!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [9])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q )))) # 
// (\_fixed32_to_fp32|shift_u_s [1]) ) ) ) # ( !\_fixed32_to_fp32|S3 [7] & ( \_fixed32_to_fp32|S3 [6] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [9])) # (\_fixed32_to_fp32|shift_u_s [0] & 
// ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q ))))) # (\_fixed32_to_fp32|shift_u_s [1] & (((\_fixed32_to_fp32|shift_u_s [0])))) ) ) ) # ( \_fixed32_to_fp32|S3 [7] & ( !\_fixed32_to_fp32|S3 [6] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s 
// [0] & (\_fixed32_to_fp32|S3 [9])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q ))))) # (\_fixed32_to_fp32|shift_u_s [1] & (((!\_fixed32_to_fp32|shift_u_s [0])))) ) ) ) # ( !\_fixed32_to_fp32|S3 [7] & ( !\_fixed32_to_fp32|S3 
// [6] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [9])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q ))))) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [9]),
	.datab(!\_fixed32_to_fp32|S3[8]~DUPLICATE_q ),
	.datac(!\_fixed32_to_fp32|shift_u_s [1]),
	.datad(!\_fixed32_to_fp32|shift_u_s [0]),
	.datae(!\_fixed32_to_fp32|S3 [7]),
	.dataf(!\_fixed32_to_fp32|S3 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~13 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~13 .lut_mask = 64'h50305F30503F5F3F;
defparam \_fixed32_to_fp32|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \_fixed32_to_fp32|Y~26 (
// Equation(s):
// \_fixed32_to_fp32|Y~26_combout  = ( \_fixed32_to_fp32|Y[9]~21_combout  & ( \_fixed32_to_fp32|ShiftLeft0~7_combout  ) ) # ( !\_fixed32_to_fp32|Y[9]~21_combout  & ( \_fixed32_to_fp32|ShiftLeft0~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~13_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|Y[9]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~26 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~26 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \_fixed32_to_fp32|Y~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \_fixed32_to_fp32|Y~25 (
// Equation(s):
// \_fixed32_to_fp32|Y~25_combout  = ( \_fixed32_to_fp32|ShiftRight0~7_combout  & ( \_fixed32_to_fp32|ShiftRight0~11_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2]) # ((!\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|ShiftRight0~9_combout )) # 
// (\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|ShiftRight0~10_combout )))) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~7_combout  & ( \_fixed32_to_fp32|ShiftRight0~11_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & 
// (\_fixed32_to_fp32|ShiftRight0~9_combout  & (\_fixed32_to_fp32|shift_u_s [2]))) # (\_fixed32_to_fp32|shift_u_s [3] & (((!\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftRight0~10_combout )))) ) ) ) # ( \_fixed32_to_fp32|ShiftRight0~7_combout  & 
// ( !\_fixed32_to_fp32|ShiftRight0~11_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (((!\_fixed32_to_fp32|shift_u_s [2])) # (\_fixed32_to_fp32|ShiftRight0~9_combout ))) # (\_fixed32_to_fp32|shift_u_s [3] & (((\_fixed32_to_fp32|shift_u_s [2] & 
// \_fixed32_to_fp32|ShiftRight0~10_combout )))) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~7_combout  & ( !\_fixed32_to_fp32|ShiftRight0~11_combout  & ( (\_fixed32_to_fp32|shift_u_s [2] & ((!\_fixed32_to_fp32|shift_u_s [3] & 
// (\_fixed32_to_fp32|ShiftRight0~9_combout )) # (\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|ShiftRight0~10_combout ))))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~9_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [3]),
	.datac(!\_fixed32_to_fp32|shift_u_s [2]),
	.datad(!\_fixed32_to_fp32|ShiftRight0~10_combout ),
	.datae(!\_fixed32_to_fp32|ShiftRight0~7_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~25 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~25 .lut_mask = 64'h0407C4C73437F4F7;
defparam \_fixed32_to_fp32|Y~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N33
cyclonev_lcell_comb \_fixed32_to_fp32|Y~27 (
// Equation(s):
// \_fixed32_to_fp32|Y~27_combout  = ( \_fixed32_to_fp32|Y~23_combout  & ( \_fixed32_to_fp32|ShiftLeft0~2_combout  & ( (!\_fixed32_to_fp32|Y[9]~19_combout  & (\_fixed32_to_fp32|Y~26_combout  & ((\_fixed32_to_fp32|Y[9]~20_combout )))) # 
// (\_fixed32_to_fp32|Y[9]~19_combout  & (((!\_fixed32_to_fp32|Y[9]~20_combout ) # (\_fixed32_to_fp32|Y~25_combout )))) ) ) ) # ( !\_fixed32_to_fp32|Y~23_combout  & ( \_fixed32_to_fp32|ShiftLeft0~2_combout  & ( (\_fixed32_to_fp32|Y[9]~19_combout  & 
// ((!\_fixed32_to_fp32|Y[9]~20_combout ) # (\_fixed32_to_fp32|Y~25_combout ))) ) ) ) # ( \_fixed32_to_fp32|Y~23_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~2_combout  & ( (\_fixed32_to_fp32|Y[9]~20_combout  & ((!\_fixed32_to_fp32|Y[9]~19_combout  & 
// (\_fixed32_to_fp32|Y~26_combout )) # (\_fixed32_to_fp32|Y[9]~19_combout  & ((\_fixed32_to_fp32|Y~25_combout ))))) ) ) ) # ( !\_fixed32_to_fp32|Y~23_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~2_combout  & ( (\_fixed32_to_fp32|Y~25_combout  & 
// (\_fixed32_to_fp32|Y[9]~19_combout  & \_fixed32_to_fp32|Y[9]~20_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|Y~26_combout ),
	.datab(!\_fixed32_to_fp32|Y~25_combout ),
	.datac(!\_fixed32_to_fp32|Y[9]~19_combout ),
	.datad(!\_fixed32_to_fp32|Y[9]~20_combout ),
	.datae(!\_fixed32_to_fp32|Y~23_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~27 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~27 .lut_mask = 64'h000300530F030F53;
defparam \_fixed32_to_fp32|Y~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N34
dffeas \_fixed32_to_fp32|Y[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[9] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N0
cyclonev_lcell_comb \y[9]~reg0feeder (
// Equation(s):
// \y[9]~reg0feeder_combout  = ( \_fixed32_to_fp32|Y [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|Y [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[9]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[9]~reg0feeder .extended_lut = "off";
defparam \y[9]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[9]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \y[9]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\y[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[9]~reg0 .is_wysiwyg = "true";
defparam \y[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N57
cyclonev_lcell_comb \_fixed32_to_fp32|Y~28 (
// Equation(s):
// \_fixed32_to_fp32|Y~28_combout  = ( !\_fixed32_to_fp32|shift_u_s [4] & ( (!\_fixed32_to_fp32|sign_shift~q  & !\_fixed32_to_fp32|shift_u_s [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|sign_shift~q ),
	.datad(!\_fixed32_to_fp32|shift_u_s [2]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~28 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~28 .lut_mask = 64'hF000F00000000000;
defparam \_fixed32_to_fp32|Y~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N12
cyclonev_lcell_comb \_fixed32_to_fp32|Y~33 (
// Equation(s):
// \_fixed32_to_fp32|Y~33_combout  = ( \_fixed32_to_fp32|sign_shift~q  & ( \_fixed32_to_fp32|ShiftLeft0~9_combout  & ( (\_fixed32_to_fp32|ShiftRight0~13_combout  & (!\_fixed32_to_fp32|shift_u_s [2] & (!\_fixed32_to_fp32|shift_u_s [3] & 
// !\_fixed32_to_fp32|shift_u_s [4]))) ) ) ) # ( !\_fixed32_to_fp32|sign_shift~q  & ( \_fixed32_to_fp32|ShiftLeft0~9_combout  & ( (!\_fixed32_to_fp32|shift_u_s [4] & ((!\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|shift_u_s [3]) # 
// (\_fixed32_to_fp32|ShiftRight0~13_combout ))) # (\_fixed32_to_fp32|shift_u_s [2] & ((!\_fixed32_to_fp32|shift_u_s [3]))))) ) ) ) # ( \_fixed32_to_fp32|sign_shift~q  & ( !\_fixed32_to_fp32|ShiftLeft0~9_combout  & ( (\_fixed32_to_fp32|ShiftRight0~13_combout 
//  & (!\_fixed32_to_fp32|shift_u_s [2] & (!\_fixed32_to_fp32|shift_u_s [3] & !\_fixed32_to_fp32|shift_u_s [4]))) ) ) ) # ( !\_fixed32_to_fp32|sign_shift~q  & ( !\_fixed32_to_fp32|ShiftLeft0~9_combout  & ( (\_fixed32_to_fp32|ShiftRight0~13_combout  & 
// (!\_fixed32_to_fp32|shift_u_s [2] & (!\_fixed32_to_fp32|shift_u_s [3] & !\_fixed32_to_fp32|shift_u_s [4]))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~13_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|shift_u_s [3]),
	.datad(!\_fixed32_to_fp32|shift_u_s [4]),
	.datae(!\_fixed32_to_fp32|sign_shift~q ),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~33 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~33 .lut_mask = 64'h400040007C004000;
defparam \_fixed32_to_fp32|Y~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N48
cyclonev_lcell_comb \_fixed32_to_fp32|Y~31 (
// Equation(s):
// \_fixed32_to_fp32|Y~31_combout  = ( \_fixed32_to_fp32|sign_shift~q  & ( \_fixed32_to_fp32|ShiftRight0~16_combout  & ( (!\_fixed32_to_fp32|shift_u_s [4] & ((!\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|shift_u_s [3]))) # 
// (\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftRight0~15_combout  & !\_fixed32_to_fp32|shift_u_s [3])))) ) ) ) # ( \_fixed32_to_fp32|sign_shift~q  & ( !\_fixed32_to_fp32|ShiftRight0~16_combout  & ( (\_fixed32_to_fp32|ShiftRight0~15_combout  & 
// (\_fixed32_to_fp32|shift_u_s [2] & (!\_fixed32_to_fp32|shift_u_s [3] & !\_fixed32_to_fp32|shift_u_s [4]))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~15_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|shift_u_s [3]),
	.datad(!\_fixed32_to_fp32|shift_u_s [4]),
	.datae(!\_fixed32_to_fp32|sign_shift~q ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~31 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~31 .lut_mask = 64'h0000100000001C00;
defparam \_fixed32_to_fp32|Y~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N57
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~14 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~14_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [9] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q ))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [7])) ) 
// ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [9] & ( (\_fixed32_to_fp32|S3 [10]) # (\_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [9] & ( (!\_fixed32_to_fp32|shift_u_s [0] & 
// ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q ))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [7])) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [9] & ( (!\_fixed32_to_fp32|shift_u_s [0] & \_fixed32_to_fp32|S3 [10]) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [7]),
	.datab(!\_fixed32_to_fp32|shift_u_s [0]),
	.datac(!\_fixed32_to_fp32|S3[8]~DUPLICATE_q ),
	.datad(!\_fixed32_to_fp32|S3 [10]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|S3 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~14 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~14 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \_fixed32_to_fp32|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N36
cyclonev_lcell_comb \_fixed32_to_fp32|Y[11]~29 (
// Equation(s):
// \_fixed32_to_fp32|Y[11]~29_combout  = ( !\_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|sign_shift~q  & (!\_fixed32_to_fp32|shift_u_s [2] & !\_fixed32_to_fp32|shift_u_s [4])) ) )

	.dataa(!\_fixed32_to_fp32|sign_shift~q ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|shift_u_s [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[11]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[11]~29 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[11]~29 .lut_mask = 64'h8080808000000000;
defparam \_fixed32_to_fp32|Y[11]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N9
cyclonev_lcell_comb \_fixed32_to_fp32|Y~32 (
// Equation(s):
// \_fixed32_to_fp32|Y~32_combout  = ( \resetn~input_o  & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\_fixed32_to_fp32|ShiftLeft0~14_combout  & \_fixed32_to_fp32|Y[11]~29_combout )) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~14_combout ),
	.datad(!\_fixed32_to_fp32|Y[11]~29_combout ),
	.datae(gnd),
	.dataf(!\resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~32 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~32 .lut_mask = 64'h0000000000030003;
defparam \_fixed32_to_fp32|Y~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N54
cyclonev_lcell_comb \_fixed32_to_fp32|Y~30 (
// Equation(s):
// \_fixed32_to_fp32|Y~30_combout  = ( \resetn~input_o  & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & !\_fixed32_to_fp32|Y[11]~29_combout ) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|Y[11]~29_combout ),
	.datae(gnd),
	.dataf(!\resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~30 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~30 .lut_mask = 64'h0000000033003300;
defparam \_fixed32_to_fp32|Y~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N18
cyclonev_lcell_comb \_fixed32_to_fp32|Y~34 (
// Equation(s):
// \_fixed32_to_fp32|Y~34_combout  = ( \_fixed32_to_fp32|Y~30_combout  & ( \_fixed32_to_fp32|ShiftLeft0~3_combout  & ( (((\_fixed32_to_fp32|Y~32_combout ) # (\_fixed32_to_fp32|Y~31_combout )) # (\_fixed32_to_fp32|Y~33_combout )) # 
// (\_fixed32_to_fp32|Y~28_combout ) ) ) ) # ( !\_fixed32_to_fp32|Y~30_combout  & ( \_fixed32_to_fp32|ShiftLeft0~3_combout  & ( \_fixed32_to_fp32|Y~32_combout  ) ) ) # ( \_fixed32_to_fp32|Y~30_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~3_combout  & ( 
// ((!\_fixed32_to_fp32|Y~28_combout  & ((\_fixed32_to_fp32|Y~31_combout ) # (\_fixed32_to_fp32|Y~33_combout )))) # (\_fixed32_to_fp32|Y~32_combout ) ) ) ) # ( !\_fixed32_to_fp32|Y~30_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~3_combout  & ( 
// \_fixed32_to_fp32|Y~32_combout  ) ) )

	.dataa(!\_fixed32_to_fp32|Y~28_combout ),
	.datab(!\_fixed32_to_fp32|Y~33_combout ),
	.datac(!\_fixed32_to_fp32|Y~31_combout ),
	.datad(!\_fixed32_to_fp32|Y~32_combout ),
	.datae(!\_fixed32_to_fp32|Y~30_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~34 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~34 .lut_mask = 64'h00FF2AFF00FF7FFF;
defparam \_fixed32_to_fp32|Y~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \_fixed32_to_fp32|Y[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[10] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N37
dffeas \y[10]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[10]~reg0 .is_wysiwyg = "true";
defparam \y[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N54
cyclonev_lcell_comb \_fixed32_to_fp32|Y~36 (
// Equation(s):
// \_fixed32_to_fp32|Y~36_combout  = ( \_fixed32_to_fp32|ShiftRight0~20_combout  & ( \_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [4] & (!\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|sign_shift~q )) ) ) ) # ( 
// \_fixed32_to_fp32|ShiftRight0~20_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [4] & (\_fixed32_to_fp32|shift_u_s [2] & (!\_fixed32_to_fp32|sign_shift~q  & \_fixed32_to_fp32|ShiftLeft0~11_combout ))) ) ) ) # ( 
// !\_fixed32_to_fp32|ShiftRight0~20_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [4] & (\_fixed32_to_fp32|shift_u_s [2] & (!\_fixed32_to_fp32|sign_shift~q  & \_fixed32_to_fp32|ShiftLeft0~11_combout ))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [4]),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|sign_shift~q ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~11_combout ),
	.datae(!\_fixed32_to_fp32|ShiftRight0~20_combout ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~36 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~36 .lut_mask = 64'h0020002000000808;
defparam \_fixed32_to_fp32|Y~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N30
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~15 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~15_combout  = ( \_fixed32_to_fp32|S3 [11] & ( \_fixed32_to_fp32|S3 [9] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # ((!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [10])) # (\_fixed32_to_fp32|shift_u_s [1] & 
// ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q )))) ) ) ) # ( !\_fixed32_to_fp32|S3 [11] & ( \_fixed32_to_fp32|S3 [9] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [10] & ((\_fixed32_to_fp32|shift_u_s [0])))) # (\_fixed32_to_fp32|shift_u_s [1] & 
// (((!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3[8]~DUPLICATE_q )))) ) ) ) # ( \_fixed32_to_fp32|S3 [11] & ( !\_fixed32_to_fp32|S3 [9] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (((!\_fixed32_to_fp32|shift_u_s [0])) # (\_fixed32_to_fp32|S3 
// [10]))) # (\_fixed32_to_fp32|shift_u_s [1] & (((\_fixed32_to_fp32|S3[8]~DUPLICATE_q  & \_fixed32_to_fp32|shift_u_s [0])))) ) ) ) # ( !\_fixed32_to_fp32|S3 [11] & ( !\_fixed32_to_fp32|S3 [9] & ( (\_fixed32_to_fp32|shift_u_s [0] & 
// ((!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [10])) # (\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3[8]~DUPLICATE_q ))))) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [10]),
	.datab(!\_fixed32_to_fp32|S3[8]~DUPLICATE_q ),
	.datac(!\_fixed32_to_fp32|shift_u_s [1]),
	.datad(!\_fixed32_to_fp32|shift_u_s [0]),
	.datae(!\_fixed32_to_fp32|S3 [11]),
	.dataf(!\_fixed32_to_fp32|S3 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~15 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~15 .lut_mask = 64'h0053F0530F53FF53;
defparam \_fixed32_to_fp32|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N33
cyclonev_lcell_comb \_fixed32_to_fp32|Y~37 (
// Equation(s):
// \_fixed32_to_fp32|Y~37_combout  = ( \_fixed32_to_fp32|ShiftLeft0~15_combout  & ( ((\_fixed32_to_fp32|ShiftLeft0~4_combout  & \_fixed32_to_fp32|Y~28_combout )) # (\_fixed32_to_fp32|Y[11]~29_combout ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~15_combout  & ( 
// (!\_fixed32_to_fp32|Y[11]~29_combout  & (\_fixed32_to_fp32|ShiftLeft0~4_combout  & \_fixed32_to_fp32|Y~28_combout )) ) )

	.dataa(!\_fixed32_to_fp32|Y[11]~29_combout ),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(!\_fixed32_to_fp32|Y~28_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~37 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~37 .lut_mask = 64'h0022002255775577;
defparam \_fixed32_to_fp32|Y~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N42
cyclonev_lcell_comb \_fixed32_to_fp32|Y~35 (
// Equation(s):
// \_fixed32_to_fp32|Y~35_combout  = ( !\_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftRight0~19_combout  & ( (\_fixed32_to_fp32|sign_shift~q  & (!\_fixed32_to_fp32|shift_u_s [4] & ((\_fixed32_to_fp32|ShiftRight0~17_combout ) # 
// (\_fixed32_to_fp32|shift_u_s [2])))) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( !\_fixed32_to_fp32|ShiftRight0~19_combout  & ( (\_fixed32_to_fp32|sign_shift~q  & (!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftRight0~17_combout  & 
// !\_fixed32_to_fp32|shift_u_s [4]))) ) ) )

	.dataa(!\_fixed32_to_fp32|sign_shift~q ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|ShiftRight0~17_combout ),
	.datad(!\_fixed32_to_fp32|shift_u_s [4]),
	.datae(!\_fixed32_to_fp32|shift_u_s [3]),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~35 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~35 .lut_mask = 64'h0400000015000000;
defparam \_fixed32_to_fp32|Y~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N12
cyclonev_lcell_comb \_fixed32_to_fp32|Y~38 (
// Equation(s):
// \_fixed32_to_fp32|Y~38_combout  = ( \_fixed32_to_fp32|Y~35_combout  & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & \resetn~input_o ) ) ) # ( !\_fixed32_to_fp32|Y~35_combout  & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\resetn~input_o  & 
// ((\_fixed32_to_fp32|Y~37_combout ) # (\_fixed32_to_fp32|Y~36_combout )))) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datab(!\resetn~input_o ),
	.datac(!\_fixed32_to_fp32|Y~36_combout ),
	.datad(!\_fixed32_to_fp32|Y~37_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|Y~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~38 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~38 .lut_mask = 64'h0111011111111111;
defparam \_fixed32_to_fp32|Y~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \_fixed32_to_fp32|Y[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[11] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N16
dffeas \y[11]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[11]~reg0 .is_wysiwyg = "true";
defparam \y[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N18
cyclonev_lcell_comb \_fixed32_to_fp32|Y[13]~40 (
// Equation(s):
// \_fixed32_to_fp32|Y[13]~40_combout  = ( \_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|shift_u_s [2] & ( (!\_fixed32_to_fp32|sign_shift~q  & (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (!\_fixed32_to_fp32|shift_u_s [4] & \resetn~input_o ))) ) ) ) # 
// ( !\_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|shift_u_s [2] & ( (!\_fixed32_to_fp32|sign_shift~q  & (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (!\_fixed32_to_fp32|shift_u_s [4] & \resetn~input_o ))) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [3] & ( 
// !\_fixed32_to_fp32|shift_u_s [2] & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (!\_fixed32_to_fp32|shift_u_s [4] & \resetn~input_o )) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( !\_fixed32_to_fp32|shift_u_s [2] & ( (!\_fixed32_to_fp32|sign_shift~q  & 
// (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (!\_fixed32_to_fp32|shift_u_s [4] & \resetn~input_o ))) ) ) )

	.dataa(!\_fixed32_to_fp32|sign_shift~q ),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datac(!\_fixed32_to_fp32|shift_u_s [4]),
	.datad(!\resetn~input_o ),
	.datae(!\_fixed32_to_fp32|shift_u_s [3]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[13]~40 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[13]~40 .lut_mask = 64'h0020003000200020;
defparam \_fixed32_to_fp32|Y[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N57
cyclonev_lcell_comb \_fixed32_to_fp32|Y~44 (
// Equation(s):
// \_fixed32_to_fp32|Y~44_combout  = (!\_fixed32_to_fp32|shift_u_s [4] & ((!\_fixed32_to_fp32|shift_u_s [3]) # ((\_fixed32_to_fp32|shift_u_s [2] & !\_fixed32_to_fp32|sign_shift~q ))))

	.dataa(!\_fixed32_to_fp32|shift_u_s [2]),
	.datab(!\_fixed32_to_fp32|shift_u_s [3]),
	.datac(!\_fixed32_to_fp32|sign_shift~q ),
	.datad(!\_fixed32_to_fp32|shift_u_s [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~44 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~44 .lut_mask = 64'hDC00DC00DC00DC00;
defparam \_fixed32_to_fp32|Y~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N30
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~16 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~16_combout  = ( \_fixed32_to_fp32|S3 [12] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [10]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [9])) ) ) ) # ( 
// !\_fixed32_to_fp32|S3 [12] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [10]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [9])) ) ) ) # ( \_fixed32_to_fp32|S3 [12] & ( 
// !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [11]) ) ) ) # ( !\_fixed32_to_fp32|S3 [12] & ( !\_fixed32_to_fp32|shift_u_s [1] & ( (\_fixed32_to_fp32|shift_u_s [0] & \_fixed32_to_fp32|S3 [11]) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [9]),
	.datac(!\_fixed32_to_fp32|S3 [10]),
	.datad(!\_fixed32_to_fp32|S3 [11]),
	.datae(!\_fixed32_to_fp32|S3 [12]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~16 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~16 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \_fixed32_to_fp32|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N36
cyclonev_lcell_comb \_fixed32_to_fp32|Y~39 (
// Equation(s):
// \_fixed32_to_fp32|Y~39_combout  = ( \_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftLeft0~12_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~5_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & 
// ((\_fixed32_to_fp32|ShiftLeft0~1_combout ))) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftLeft0~12_combout  & ( (\_fixed32_to_fp32|ShiftLeft0~16_combout ) # (\_fixed32_to_fp32|shift_u_s [2]) ) ) ) # ( \_fixed32_to_fp32|shift_u_s 
// [3] & ( !\_fixed32_to_fp32|ShiftLeft0~12_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~5_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftLeft0~1_combout ))) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s 
// [3] & ( !\_fixed32_to_fp32|ShiftLeft0~12_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|ShiftLeft0~16_combout ) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~5_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~1_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~16_combout ),
	.datae(!\_fixed32_to_fp32|shift_u_s [3]),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~39 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~39 .lut_mask = 64'h00CC474733FF4747;
defparam \_fixed32_to_fp32|Y~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \_fixed32_to_fp32|Y[13]~41 (
// Equation(s):
// \_fixed32_to_fp32|Y[13]~41_combout  = ( \_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|shift_u_s [3] & ( (\resetn~input_o  & \_fixed32_to_fp32|ShiftLeft0~0_combout ) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|shift_u_s [3] & ( 
// (\resetn~input_o  & (\_fixed32_to_fp32|ShiftLeft0~0_combout  & ((!\_fixed32_to_fp32|sign_shift~q ) # (\_fixed32_to_fp32|shift_u_s [4])))) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [2] & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (\resetn~input_o  & 
// \_fixed32_to_fp32|ShiftLeft0~0_combout ) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (\resetn~input_o  & \_fixed32_to_fp32|ShiftLeft0~0_combout ) ) ) )

	.dataa(!\_fixed32_to_fp32|sign_shift~q ),
	.datab(!\_fixed32_to_fp32|shift_u_s [4]),
	.datac(!\resetn~input_o ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datae(!\_fixed32_to_fp32|shift_u_s [2]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[13]~41 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[13]~41 .lut_mask = 64'h000F000F000B000F;
defparam \_fixed32_to_fp32|Y[13]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N39
cyclonev_lcell_comb \_fixed32_to_fp32|Y[13]~42 (
// Equation(s):
// \_fixed32_to_fp32|Y[13]~42_combout  = ( \_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [4] & ((!\_fixed32_to_fp32|sign_shift~q ) # (!\_fixed32_to_fp32|shift_u_s [2]))) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( 
// (\_fixed32_to_fp32|shift_u_s [2] & !\_fixed32_to_fp32|shift_u_s [4]) ) )

	.dataa(!\_fixed32_to_fp32|sign_shift~q ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|shift_u_s [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[13]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[13]~42 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[13]~42 .lut_mask = 64'h30303030E0E0E0E0;
defparam \_fixed32_to_fp32|Y[13]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N57
cyclonev_lcell_comb \_fixed32_to_fp32|Y~43 (
// Equation(s):
// \_fixed32_to_fp32|Y~43_combout  = ( \_fixed32_to_fp32|ShiftRight0~5_combout  & ( (\_fixed32_to_fp32|ShiftRight0~2_combout ) # (\_fixed32_to_fp32|Y[13]~42_combout ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~5_combout  & ( (!\_fixed32_to_fp32|Y[13]~42_combout  
// & \_fixed32_to_fp32|ShiftRight0~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|Y[13]~42_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~2_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~43 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~43 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \_fixed32_to_fp32|Y~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \_fixed32_to_fp32|Y~45 (
// Equation(s):
// \_fixed32_to_fp32|Y~45_combout  = ( \_fixed32_to_fp32|Y~43_combout  & ( \_fixed32_to_fp32|ShiftRight0~4_combout  & ( (!\_fixed32_to_fp32|Y[13]~40_combout  & (\_fixed32_to_fp32|Y~44_combout  & ((\_fixed32_to_fp32|Y[13]~41_combout )))) # 
// (\_fixed32_to_fp32|Y[13]~40_combout  & (((!\_fixed32_to_fp32|Y[13]~41_combout ) # (\_fixed32_to_fp32|Y~39_combout )))) ) ) ) # ( !\_fixed32_to_fp32|Y~43_combout  & ( \_fixed32_to_fp32|ShiftRight0~4_combout  & ( (\_fixed32_to_fp32|Y[13]~40_combout  & 
// ((!\_fixed32_to_fp32|Y[13]~41_combout ) # (\_fixed32_to_fp32|Y~39_combout ))) ) ) ) # ( \_fixed32_to_fp32|Y~43_combout  & ( !\_fixed32_to_fp32|ShiftRight0~4_combout  & ( (\_fixed32_to_fp32|Y[13]~41_combout  & ((!\_fixed32_to_fp32|Y[13]~40_combout  & 
// (\_fixed32_to_fp32|Y~44_combout )) # (\_fixed32_to_fp32|Y[13]~40_combout  & ((\_fixed32_to_fp32|Y~39_combout ))))) ) ) ) # ( !\_fixed32_to_fp32|Y~43_combout  & ( !\_fixed32_to_fp32|ShiftRight0~4_combout  & ( (\_fixed32_to_fp32|Y[13]~40_combout  & 
// (\_fixed32_to_fp32|Y~39_combout  & \_fixed32_to_fp32|Y[13]~41_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|Y[13]~40_combout ),
	.datab(!\_fixed32_to_fp32|Y~44_combout ),
	.datac(!\_fixed32_to_fp32|Y~39_combout ),
	.datad(!\_fixed32_to_fp32|Y[13]~41_combout ),
	.datae(!\_fixed32_to_fp32|Y~43_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~45 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~45 .lut_mask = 64'h0005002755055527;
defparam \_fixed32_to_fp32|Y~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N43
dffeas \_fixed32_to_fp32|Y[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[12] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N4
dffeas \y[12]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[12]~reg0 .is_wysiwyg = "true";
defparam \y[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N21
cyclonev_lcell_comb \_fixed32_to_fp32|Y~47 (
// Equation(s):
// \_fixed32_to_fp32|Y~47_combout  = ( \_fixed32_to_fp32|ShiftRight0~9_combout  & ( (!\_fixed32_to_fp32|Y[13]~42_combout ) # (\_fixed32_to_fp32|ShiftRight0~11_combout ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~9_combout  & ( 
// (\_fixed32_to_fp32|ShiftRight0~11_combout  & \_fixed32_to_fp32|Y[13]~42_combout ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftRight0~11_combout ),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|Y[13]~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~47 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~47 .lut_mask = 64'h05050505F5F5F5F5;
defparam \_fixed32_to_fp32|Y~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N6
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~17 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~17_combout  = ( \_fixed32_to_fp32|S3 [12] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [11]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [10])) ) ) ) # ( 
// !\_fixed32_to_fp32|S3 [12] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [11]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [10])) ) ) ) # ( \_fixed32_to_fp32|S3 [12] & ( 
// !\_fixed32_to_fp32|shift_u_s [1] & ( (\_fixed32_to_fp32|S3 [13]) # (\_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( !\_fixed32_to_fp32|S3 [12] & ( !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & \_fixed32_to_fp32|S3 [13]) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [13]),
	.datac(!\_fixed32_to_fp32|S3 [10]),
	.datad(!\_fixed32_to_fp32|S3 [11]),
	.datae(!\_fixed32_to_fp32|S3 [12]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~17 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~17 .lut_mask = 64'h2222777705AF05AF;
defparam \_fixed32_to_fp32|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \_fixed32_to_fp32|Y~46 (
// Equation(s):
// \_fixed32_to_fp32|Y~46_combout  = ( \_fixed32_to_fp32|ShiftLeft0~17_combout  & ( \_fixed32_to_fp32|ShiftLeft0~13_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3]) # ((!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~7_combout )) # 
// (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftLeft0~2_combout )))) ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~17_combout  & ( \_fixed32_to_fp32|ShiftLeft0~13_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (((\_fixed32_to_fp32|shift_u_s 
// [2])))) # (\_fixed32_to_fp32|shift_u_s [3] & ((!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~7_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftLeft0~2_combout ))))) ) ) ) # ( 
// \_fixed32_to_fp32|ShiftLeft0~17_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~13_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (((!\_fixed32_to_fp32|shift_u_s [2])))) # (\_fixed32_to_fp32|shift_u_s [3] & ((!\_fixed32_to_fp32|shift_u_s [2] & 
// (\_fixed32_to_fp32|ShiftLeft0~7_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftLeft0~2_combout ))))) ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~17_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~13_combout  & ( 
// (\_fixed32_to_fp32|shift_u_s [3] & ((!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~7_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftLeft0~2_combout ))))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~7_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [3]),
	.datac(!\_fixed32_to_fp32|shift_u_s [2]),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~2_combout ),
	.datae(!\_fixed32_to_fp32|ShiftLeft0~17_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~46 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~46 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \_fixed32_to_fp32|Y~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \_fixed32_to_fp32|Y~48 (
// Equation(s):
// \_fixed32_to_fp32|Y~48_combout  = ( \_fixed32_to_fp32|Y[13]~40_combout  & ( \_fixed32_to_fp32|Y[13]~41_combout  & ( \_fixed32_to_fp32|Y~46_combout  ) ) ) # ( !\_fixed32_to_fp32|Y[13]~40_combout  & ( \_fixed32_to_fp32|Y[13]~41_combout  & ( 
// (\_fixed32_to_fp32|Y~47_combout  & \_fixed32_to_fp32|Y~44_combout ) ) ) ) # ( \_fixed32_to_fp32|Y[13]~40_combout  & ( !\_fixed32_to_fp32|Y[13]~41_combout  & ( \_fixed32_to_fp32|ShiftRight0~10_combout  ) ) )

	.dataa(!\_fixed32_to_fp32|Y~47_combout ),
	.datab(!\_fixed32_to_fp32|Y~44_combout ),
	.datac(!\_fixed32_to_fp32|Y~46_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~10_combout ),
	.datae(!\_fixed32_to_fp32|Y[13]~40_combout ),
	.dataf(!\_fixed32_to_fp32|Y[13]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~48 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~48 .lut_mask = 64'h000000FF11110F0F;
defparam \_fixed32_to_fp32|Y~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N2
dffeas \_fixed32_to_fp32|Y[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[13] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N52
dffeas \y[13]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[13]~reg0 .is_wysiwyg = "true";
defparam \y[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N21
cyclonev_lcell_comb \_fixed32_to_fp32|Y[15]~50 (
// Equation(s):
// \_fixed32_to_fp32|Y[15]~50_combout  = ( \_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|sign_shift~q  & (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\resetn~input_o  & !\_fixed32_to_fp32|shift_u_s [4]))) ) ) ) # 
// ( !\_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|sign_shift~q  & (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\resetn~input_o  & !\_fixed32_to_fp32|shift_u_s [4]))) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [2] & ( 
// !\_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\resetn~input_o  & !\_fixed32_to_fp32|shift_u_s [4])) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|sign_shift~q  & 
// (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\resetn~input_o  & !\_fixed32_to_fp32|shift_u_s [4]))) ) ) )

	.dataa(!\_fixed32_to_fp32|sign_shift~q ),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datac(!\resetn~input_o ),
	.datad(!\_fixed32_to_fp32|shift_u_s [4]),
	.datae(!\_fixed32_to_fp32|shift_u_s [2]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[15]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[15]~50 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[15]~50 .lut_mask = 64'h0200030002000200;
defparam \_fixed32_to_fp32|Y[15]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N15
cyclonev_lcell_comb \_fixed32_to_fp32|Y[15]~51 (
// Equation(s):
// \_fixed32_to_fp32|Y[15]~51_combout  = ( \_fixed32_to_fp32|sign_shift~q  & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\resetn~input_o  & (\_fixed32_to_fp32|ShiftRight0~3_combout  & !\_fixed32_to_fp32|shift_u_s [4]))) ) ) # ( 
// !\_fixed32_to_fp32|sign_shift~q  & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (\resetn~input_o  & !\_fixed32_to_fp32|shift_u_s [4])) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datab(!\resetn~input_o ),
	.datac(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datad(!\_fixed32_to_fp32|shift_u_s [4]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|sign_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[15]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[15]~51 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[15]~51 .lut_mask = 64'h1100110001000100;
defparam \_fixed32_to_fp32|Y[15]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N42
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~18 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~18_combout  = ( \_fixed32_to_fp32|S3 [12] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [11]) ) ) ) # ( !\_fixed32_to_fp32|S3 [12] & ( \_fixed32_to_fp32|shift_u_s [1] & ( 
// (\_fixed32_to_fp32|shift_u_s [0] & \_fixed32_to_fp32|S3 [11]) ) ) ) # ( \_fixed32_to_fp32|S3 [12] & ( !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [14]))) # (\_fixed32_to_fp32|shift_u_s [0] & 
// (\_fixed32_to_fp32|S3 [13])) ) ) ) # ( !\_fixed32_to_fp32|S3 [12] & ( !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [14]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [13])) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [13]),
	.datac(!\_fixed32_to_fp32|S3 [14]),
	.datad(!\_fixed32_to_fp32|S3 [11]),
	.datae(!\_fixed32_to_fp32|S3 [12]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~18 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~18 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \_fixed32_to_fp32|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N36
cyclonev_lcell_comb \_fixed32_to_fp32|Y~49 (
// Equation(s):
// \_fixed32_to_fp32|Y~49_combout  = ( \_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|ShiftLeft0~3_combout  & ( (\_fixed32_to_fp32|shift_u_s [3]) # (\_fixed32_to_fp32|ShiftLeft0~14_combout ) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( 
// \_fixed32_to_fp32|ShiftLeft0~3_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|ShiftLeft0~18_combout )) # (\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|ShiftLeft0~9_combout ))) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [2] & ( 
// !\_fixed32_to_fp32|ShiftLeft0~3_combout  & ( (\_fixed32_to_fp32|ShiftLeft0~14_combout  & !\_fixed32_to_fp32|shift_u_s [3]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( !\_fixed32_to_fp32|ShiftLeft0~3_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & 
// (\_fixed32_to_fp32|ShiftLeft0~18_combout )) # (\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|ShiftLeft0~9_combout ))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~18_combout ),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~14_combout ),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~9_combout ),
	.datad(!\_fixed32_to_fp32|shift_u_s [3]),
	.datae(!\_fixed32_to_fp32|shift_u_s [2]),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~49 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~49 .lut_mask = 64'h550F3300550F33FF;
defparam \_fixed32_to_fp32|Y~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N51
cyclonev_lcell_comb \_fixed32_to_fp32|Y~52 (
// Equation(s):
// \_fixed32_to_fp32|Y~52_combout  = ( \_fixed32_to_fp32|ShiftRight0~16_combout  & ( (!\_fixed32_to_fp32|Y[15]~50_combout  & (\_fixed32_to_fp32|Y[15]~51_combout  & ((\_fixed32_to_fp32|ShiftRight0~15_combout )))) # (\_fixed32_to_fp32|Y[15]~50_combout  & 
// ((!\_fixed32_to_fp32|Y[15]~51_combout ) # ((\_fixed32_to_fp32|Y~49_combout )))) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~16_combout  & ( (\_fixed32_to_fp32|Y[15]~51_combout  & ((!\_fixed32_to_fp32|Y[15]~50_combout  & 
// ((\_fixed32_to_fp32|ShiftRight0~15_combout ))) # (\_fixed32_to_fp32|Y[15]~50_combout  & (\_fixed32_to_fp32|Y~49_combout )))) ) )

	.dataa(!\_fixed32_to_fp32|Y[15]~50_combout ),
	.datab(!\_fixed32_to_fp32|Y[15]~51_combout ),
	.datac(!\_fixed32_to_fp32|Y~49_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~52 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~52 .lut_mask = 64'h0123012345674567;
defparam \_fixed32_to_fp32|Y~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N52
dffeas \_fixed32_to_fp32|Y[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[14] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N10
dffeas \y[14]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[14]~reg0 .is_wysiwyg = "true";
defparam \y[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N18
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~19 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~19_combout  = ( \_fixed32_to_fp32|S3 [15] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [13])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [12]))) ) ) ) # ( 
// !\_fixed32_to_fp32|S3 [15] & ( \_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [13])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [12]))) ) ) ) # ( \_fixed32_to_fp32|S3 [15] & ( 
// !\_fixed32_to_fp32|shift_u_s [1] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [14]) ) ) ) # ( !\_fixed32_to_fp32|S3 [15] & ( !\_fixed32_to_fp32|shift_u_s [1] & ( (\_fixed32_to_fp32|S3 [14] & \_fixed32_to_fp32|shift_u_s [0]) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [14]),
	.datab(!\_fixed32_to_fp32|S3 [13]),
	.datac(!\_fixed32_to_fp32|shift_u_s [0]),
	.datad(!\_fixed32_to_fp32|S3 [12]),
	.datae(!\_fixed32_to_fp32|S3 [15]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~19 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~19 .lut_mask = 64'h0505F5F5303F303F;
defparam \_fixed32_to_fp32|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N0
cyclonev_lcell_comb \_fixed32_to_fp32|Y~53 (
// Equation(s):
// \_fixed32_to_fp32|Y~53_combout  = ( \_fixed32_to_fp32|ShiftLeft0~11_combout  & ( \_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftLeft0~4_combout ) ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~11_combout  & ( 
// \_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|ShiftLeft0~4_combout ) ) ) ) # ( \_fixed32_to_fp32|ShiftLeft0~11_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [2] & 
// ((\_fixed32_to_fp32|ShiftLeft0~19_combout ))) # (\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~15_combout )) ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~11_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [2] & 
// ((\_fixed32_to_fp32|ShiftLeft0~19_combout ))) # (\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~15_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~15_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~19_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~4_combout ),
	.datae(!\_fixed32_to_fp32|ShiftLeft0~11_combout ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~53 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~53 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \_fixed32_to_fp32|Y~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N48
cyclonev_lcell_comb \_fixed32_to_fp32|Y~54 (
// Equation(s):
// \_fixed32_to_fp32|Y~54_combout  = ( \_fixed32_to_fp32|ShiftRight0~19_combout  & ( (!\_fixed32_to_fp32|Y[15]~50_combout  & (\_fixed32_to_fp32|Y[15]~51_combout )) # (\_fixed32_to_fp32|Y[15]~50_combout  & ((!\_fixed32_to_fp32|Y[15]~51_combout  & 
// ((\_fixed32_to_fp32|ShiftRight0~20_combout ))) # (\_fixed32_to_fp32|Y[15]~51_combout  & (\_fixed32_to_fp32|Y~53_combout )))) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~19_combout  & ( (\_fixed32_to_fp32|Y[15]~50_combout  & 
// ((!\_fixed32_to_fp32|Y[15]~51_combout  & ((\_fixed32_to_fp32|ShiftRight0~20_combout ))) # (\_fixed32_to_fp32|Y[15]~51_combout  & (\_fixed32_to_fp32|Y~53_combout )))) ) )

	.dataa(!\_fixed32_to_fp32|Y[15]~50_combout ),
	.datab(!\_fixed32_to_fp32|Y[15]~51_combout ),
	.datac(!\_fixed32_to_fp32|Y~53_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~20_combout ),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~54 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~54 .lut_mask = 64'h0145014523672367;
defparam \_fixed32_to_fp32|Y~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N49
dffeas \_fixed32_to_fp32|Y[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[15] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N4
dffeas \y[15]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[15]~reg0 .is_wysiwyg = "true";
defparam \y[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N36
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~20 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~20_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [16] & ( (!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [14]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [13])) ) ) ) # ( 
// !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [16] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [15]) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [16] & ( (!\_fixed32_to_fp32|shift_u_s [0] & 
// ((\_fixed32_to_fp32|S3 [14]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [13])) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [16] & ( (\_fixed32_to_fp32|shift_u_s [0] & \_fixed32_to_fp32|S3 [15]) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [13]),
	.datab(!\_fixed32_to_fp32|S3 [14]),
	.datac(!\_fixed32_to_fp32|shift_u_s [0]),
	.datad(!\_fixed32_to_fp32|S3 [15]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|S3 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~20 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~20 .lut_mask = 64'h000F3535F0FF3535;
defparam \_fixed32_to_fp32|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N12
cyclonev_lcell_comb \_fixed32_to_fp32|Y~55 (
// Equation(s):
// \_fixed32_to_fp32|Y~55_combout  = ( \_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftLeft0~12_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftLeft0~5_combout ) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( 
// \_fixed32_to_fp32|ShiftLeft0~12_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~20_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftLeft0~16_combout ))) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [3] & ( 
// !\_fixed32_to_fp32|ShiftLeft0~12_combout  & ( (\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|ShiftLeft0~5_combout ) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( !\_fixed32_to_fp32|ShiftLeft0~12_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & 
// (\_fixed32_to_fp32|ShiftLeft0~20_combout )) # (\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftLeft0~16_combout ))) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~20_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~5_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~16_combout ),
	.datae(!\_fixed32_to_fp32|shift_u_s [3]),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~55 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~55 .lut_mask = 64'h447703034477CFCF;
defparam \_fixed32_to_fp32|Y~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \_fixed32_to_fp32|Y[18]~56 (
// Equation(s):
// \_fixed32_to_fp32|Y[18]~56_combout  = ( \resetn~input_o  & ( (\_fixed32_to_fp32|ShiftLeft0~0_combout  & (!\_fixed32_to_fp32|sign_shift~q  $ (!\_fixed32_to_fp32|shift_u_s [4]))) ) )

	.dataa(!\_fixed32_to_fp32|sign_shift~q ),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.datac(!\_fixed32_to_fp32|shift_u_s [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y[18]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[18]~56 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y[18]~56 .lut_mask = 64'h0000000012121212;
defparam \_fixed32_to_fp32|Y[18]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \_fixed32_to_fp32|Y~57 (
// Equation(s):
// \_fixed32_to_fp32|Y~57_combout  = ( \_fixed32_to_fp32|ShiftRight0~6_combout  & ( \_fixed32_to_fp32|ShiftLeft0~1_combout  & ( (!\_fixed32_to_fp32|Y[3]~2_combout  & (((\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|ShiftRight0~3_combout )))) # 
// (\_fixed32_to_fp32|Y[3]~2_combout  & (((\_fixed32_to_fp32|Y[18]~56_combout )) # (\_fixed32_to_fp32|Y~55_combout ))) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~6_combout  & ( \_fixed32_to_fp32|ShiftLeft0~1_combout  & ( (!\_fixed32_to_fp32|Y[3]~2_combout  & 
// (((\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|ShiftRight0~3_combout )))) # (\_fixed32_to_fp32|Y[3]~2_combout  & (\_fixed32_to_fp32|Y~55_combout  & (!\_fixed32_to_fp32|Y[18]~56_combout ))) ) ) ) # ( \_fixed32_to_fp32|ShiftRight0~6_combout  & ( 
// !\_fixed32_to_fp32|ShiftLeft0~1_combout  & ( (\_fixed32_to_fp32|Y[3]~2_combout  & ((\_fixed32_to_fp32|Y[18]~56_combout ) # (\_fixed32_to_fp32|Y~55_combout ))) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~6_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~1_combout  
// & ( (\_fixed32_to_fp32|Y~55_combout  & (\_fixed32_to_fp32|Y[3]~2_combout  & !\_fixed32_to_fp32|Y[18]~56_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|Y~55_combout ),
	.datab(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.datac(!\_fixed32_to_fp32|Y[18]~56_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datae(!\_fixed32_to_fp32|ShiftRight0~6_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~57 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~57 .lut_mask = 64'h10101313101C131F;
defparam \_fixed32_to_fp32|Y~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N46
dffeas \_fixed32_to_fp32|Y[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [16]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[16] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N52
dffeas \y[16]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[16]~reg0 .is_wysiwyg = "true";
defparam \y[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N15
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~21 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~21_combout  = ( \_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [15] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3 [14]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( \_fixed32_to_fp32|S3 [15] & ( 
// (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [17])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3[16]~DUPLICATE_q ))) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [15] & ( (\_fixed32_to_fp32|S3 [14] & 
// \_fixed32_to_fp32|shift_u_s [0]) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [1] & ( !\_fixed32_to_fp32|S3 [15] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [17])) # (\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3[16]~DUPLICATE_q ))) 
// ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [17]),
	.datab(!\_fixed32_to_fp32|S3 [14]),
	.datac(!\_fixed32_to_fp32|S3[16]~DUPLICATE_q ),
	.datad(!\_fixed32_to_fp32|shift_u_s [0]),
	.datae(!\_fixed32_to_fp32|shift_u_s [1]),
	.dataf(!\_fixed32_to_fp32|S3 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~21 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~21 .lut_mask = 64'h550F0033550FFF33;
defparam \_fixed32_to_fp32|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \_fixed32_to_fp32|Y~58 (
// Equation(s):
// \_fixed32_to_fp32|Y~58_combout  = ( \_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftLeft0~7_combout  ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|shift_u_s [3] & ( 
// \_fixed32_to_fp32|ShiftLeft0~13_combout  ) ) ) # ( \_fixed32_to_fp32|shift_u_s [2] & ( !\_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftLeft0~17_combout  ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( !\_fixed32_to_fp32|shift_u_s [3] & ( 
// \_fixed32_to_fp32|ShiftLeft0~21_combout  ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~17_combout ),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~7_combout ),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~21_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~13_combout ),
	.datae(!\_fixed32_to_fp32|shift_u_s [2]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~58 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~58 .lut_mask = 64'h0F0F555500FF3333;
defparam \_fixed32_to_fp32|Y~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \_fixed32_to_fp32|Y~59 (
// Equation(s):
// \_fixed32_to_fp32|Y~59_combout  = ( \_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~3_combout  & ( (!\_fixed32_to_fp32|Y[18]~56_combout  & ((\_fixed32_to_fp32|Y~58_combout ))) # (\_fixed32_to_fp32|Y[18]~56_combout  & 
// (\_fixed32_to_fp32|ShiftRight0~12_combout )) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~3_combout  & ( (\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|ShiftLeft0~2_combout ) ) ) ) # ( 
// \_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftRight0~3_combout  & ( (!\_fixed32_to_fp32|Y[18]~56_combout  & ((\_fixed32_to_fp32|Y~58_combout ))) # (\_fixed32_to_fp32|Y[18]~56_combout  & (\_fixed32_to_fp32|ShiftRight0~12_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|Y[18]~56_combout ),
	.datab(!\_fixed32_to_fp32|ShiftRight0~12_combout ),
	.datac(!\_fixed32_to_fp32|Y~58_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~2_combout ),
	.datae(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~59 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~59 .lut_mask = 64'h00001B1B00551B1B;
defparam \_fixed32_to_fp32|Y~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N14
dffeas \_fixed32_to_fp32|Y[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [17]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[17] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N55
dffeas \y[17]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[17]~reg0 .is_wysiwyg = "true";
defparam \y[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N18
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~22 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~22_combout  = ( \_fixed32_to_fp32|S3[16]~DUPLICATE_q  & ( \_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [17]))) # (\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [15])) 
// ) ) ) # ( !\_fixed32_to_fp32|S3[16]~DUPLICATE_q  & ( \_fixed32_to_fp32|shift_u_s [0] & ( (!\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [17]))) # (\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [15])) ) ) ) # ( 
// \_fixed32_to_fp32|S3[16]~DUPLICATE_q  & ( !\_fixed32_to_fp32|shift_u_s [0] & ( (\_fixed32_to_fp32|shift_u_s [1]) # (\_fixed32_to_fp32|S3 [18]) ) ) ) # ( !\_fixed32_to_fp32|S3[16]~DUPLICATE_q  & ( !\_fixed32_to_fp32|shift_u_s [0] & ( (\_fixed32_to_fp32|S3 
// [18] & !\_fixed32_to_fp32|shift_u_s [1]) ) ) )

	.dataa(!\_fixed32_to_fp32|S3 [18]),
	.datab(!\_fixed32_to_fp32|S3 [15]),
	.datac(!\_fixed32_to_fp32|S3 [17]),
	.datad(!\_fixed32_to_fp32|shift_u_s [1]),
	.datae(!\_fixed32_to_fp32|S3[16]~DUPLICATE_q ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~22 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~22 .lut_mask = 64'h550055FF0F330F33;
defparam \_fixed32_to_fp32|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N0
cyclonev_lcell_comb \_fixed32_to_fp32|Y~60 (
// Equation(s):
// \_fixed32_to_fp32|Y~60_combout  = ( \_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftLeft0~9_combout  ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|shift_u_s [3] & ( 
// \_fixed32_to_fp32|ShiftLeft0~14_combout  ) ) ) # ( \_fixed32_to_fp32|shift_u_s [2] & ( !\_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|ShiftLeft0~18_combout  ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( !\_fixed32_to_fp32|shift_u_s [3] & ( 
// \_fixed32_to_fp32|ShiftLeft0~22_combout  ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~18_combout ),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~22_combout ),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~9_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~14_combout ),
	.datae(!\_fixed32_to_fp32|shift_u_s [2]),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~60 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~60 .lut_mask = 64'h3333555500FF0F0F;
defparam \_fixed32_to_fp32|Y~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \_fixed32_to_fp32|Y~61 (
// Equation(s):
// \_fixed32_to_fp32|Y~61_combout  = ( \_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~16_combout  & ( (!\_fixed32_to_fp32|Y[18]~56_combout  & (\_fixed32_to_fp32|Y~60_combout )) # (\_fixed32_to_fp32|Y[18]~56_combout  & 
// ((\_fixed32_to_fp32|ShiftRight0~3_combout ))) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~16_combout  & ( (\_fixed32_to_fp32|Y[18]~56_combout  & (\_fixed32_to_fp32|ShiftLeft0~3_combout  & 
// \_fixed32_to_fp32|ShiftRight0~3_combout )) ) ) ) # ( \_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftRight0~16_combout  & ( (!\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|Y~60_combout ) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  
// & ( !\_fixed32_to_fp32|ShiftRight0~16_combout  & ( (\_fixed32_to_fp32|Y[18]~56_combout  & (\_fixed32_to_fp32|ShiftLeft0~3_combout  & \_fixed32_to_fp32|ShiftRight0~3_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|Y[18]~56_combout ),
	.datab(!\_fixed32_to_fp32|Y~60_combout ),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~3_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datae(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~61 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~61 .lut_mask = 64'h0005222200052277;
defparam \_fixed32_to_fp32|Y~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \_fixed32_to_fp32|Y[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [18]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[18] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N34
dffeas \y[18]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[18]~reg0 .is_wysiwyg = "true";
defparam \y[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N12
cyclonev_lcell_comb \_fixed32_to_fp32|Y~62 (
// Equation(s):
// \_fixed32_to_fp32|Y~62_combout  = ( \_fixed32_to_fp32|S3 [17] & ( \_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [0]) # ((!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [18])) # (\_fixed32_to_fp32|shift_u_s [1] & 
// ((\_fixed32_to_fp32|S3[16]~DUPLICATE_q )))) ) ) ) # ( !\_fixed32_to_fp32|S3 [17] & ( \_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (((!\_fixed32_to_fp32|shift_u_s [0])) # (\_fixed32_to_fp32|S3 [18]))) # (\_fixed32_to_fp32|shift_u_s [1] 
// & (((\_fixed32_to_fp32|shift_u_s [0] & \_fixed32_to_fp32|S3[16]~DUPLICATE_q )))) ) ) ) # ( \_fixed32_to_fp32|S3 [17] & ( !\_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [18] & (\_fixed32_to_fp32|shift_u_s [0]))) # 
// (\_fixed32_to_fp32|shift_u_s [1] & (((!\_fixed32_to_fp32|shift_u_s [0]) # (\_fixed32_to_fp32|S3[16]~DUPLICATE_q )))) ) ) ) # ( !\_fixed32_to_fp32|S3 [17] & ( !\_fixed32_to_fp32|S3 [19] & ( (\_fixed32_to_fp32|shift_u_s [0] & ((!\_fixed32_to_fp32|shift_u_s 
// [1] & (\_fixed32_to_fp32|S3 [18])) # (\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3[16]~DUPLICATE_q ))))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [1]),
	.datab(!\_fixed32_to_fp32|S3 [18]),
	.datac(!\_fixed32_to_fp32|shift_u_s [0]),
	.datad(!\_fixed32_to_fp32|S3[16]~DUPLICATE_q ),
	.datae(!\_fixed32_to_fp32|S3 [17]),
	.dataf(!\_fixed32_to_fp32|S3 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~62 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~62 .lut_mask = 64'h02075257A2A7F2F7;
defparam \_fixed32_to_fp32|Y~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N24
cyclonev_lcell_comb \_fixed32_to_fp32|Y~63 (
// Equation(s):
// \_fixed32_to_fp32|Y~63_combout  = ( \_fixed32_to_fp32|ShiftLeft0~11_combout  & ( \_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftLeft0~15_combout ) ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~11_combout  & ( 
// \_fixed32_to_fp32|shift_u_s [3] & ( (\_fixed32_to_fp32|ShiftLeft0~15_combout  & !\_fixed32_to_fp32|shift_u_s [2]) ) ) ) # ( \_fixed32_to_fp32|ShiftLeft0~11_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [2] & 
// ((\_fixed32_to_fp32|Y~62_combout ))) # (\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~19_combout )) ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~11_combout  & ( !\_fixed32_to_fp32|shift_u_s [3] & ( (!\_fixed32_to_fp32|shift_u_s [2] & 
// ((\_fixed32_to_fp32|Y~62_combout ))) # (\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~19_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~15_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~19_combout ),
	.datad(!\_fixed32_to_fp32|Y~62_combout ),
	.datae(!\_fixed32_to_fp32|ShiftLeft0~11_combout ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~63 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~63 .lut_mask = 64'h03CF03CF44447777;
defparam \_fixed32_to_fp32|Y~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N6
cyclonev_lcell_comb \_fixed32_to_fp32|Y~64 (
// Equation(s):
// \_fixed32_to_fp32|Y~64_combout  = ( \_fixed32_to_fp32|ShiftRight0~20_combout  & ( \_fixed32_to_fp32|ShiftRight0~3_combout  & ( (!\_fixed32_to_fp32|Y[3]~2_combout  & (((\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|ShiftLeft0~4_combout )))) # 
// (\_fixed32_to_fp32|Y[3]~2_combout  & (((\_fixed32_to_fp32|Y[18]~56_combout )) # (\_fixed32_to_fp32|Y~63_combout ))) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~20_combout  & ( \_fixed32_to_fp32|ShiftRight0~3_combout  & ( (!\_fixed32_to_fp32|Y[3]~2_combout  & 
// (((\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|ShiftLeft0~4_combout )))) # (\_fixed32_to_fp32|Y[3]~2_combout  & (\_fixed32_to_fp32|Y~63_combout  & (!\_fixed32_to_fp32|Y[18]~56_combout ))) ) ) ) # ( \_fixed32_to_fp32|ShiftRight0~20_combout  & ( 
// !\_fixed32_to_fp32|ShiftRight0~3_combout  & ( (\_fixed32_to_fp32|Y~63_combout  & (\_fixed32_to_fp32|Y[3]~2_combout  & !\_fixed32_to_fp32|Y[18]~56_combout )) ) ) ) # ( !\_fixed32_to_fp32|ShiftRight0~20_combout  & ( !\_fixed32_to_fp32|ShiftRight0~3_combout  
// & ( (\_fixed32_to_fp32|Y~63_combout  & (\_fixed32_to_fp32|Y[3]~2_combout  & !\_fixed32_to_fp32|Y[18]~56_combout )) ) ) )

	.dataa(!\_fixed32_to_fp32|Y~63_combout ),
	.datab(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.datac(!\_fixed32_to_fp32|Y[18]~56_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~4_combout ),
	.datae(!\_fixed32_to_fp32|ShiftRight0~20_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~64 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~64 .lut_mask = 64'h10101010101C131F;
defparam \_fixed32_to_fp32|Y~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \_fixed32_to_fp32|Y[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [19]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[19] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N10
dffeas \y[19]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[19]~reg0 .is_wysiwyg = "true";
defparam \y[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N30
cyclonev_lcell_comb \_fixed32_to_fp32|Y~65 (
// Equation(s):
// \_fixed32_to_fp32|Y~65_combout  = ( \_fixed32_to_fp32|S3 [20] & ( \_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [1]) # ((!\_fixed32_to_fp32|shift_u_s [0] & ((\_fixed32_to_fp32|S3 [18]))) # (\_fixed32_to_fp32|shift_u_s [0] & 
// (\_fixed32_to_fp32|S3 [17]))) ) ) ) # ( !\_fixed32_to_fp32|S3 [20] & ( \_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|shift_u_s [1] & \_fixed32_to_fp32|S3 [18])))) # (\_fixed32_to_fp32|shift_u_s [0] & 
// (((!\_fixed32_to_fp32|shift_u_s [1])) # (\_fixed32_to_fp32|S3 [17]))) ) ) ) # ( \_fixed32_to_fp32|S3 [20] & ( !\_fixed32_to_fp32|S3 [19] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((!\_fixed32_to_fp32|shift_u_s [1]) # (\_fixed32_to_fp32|S3 [18])))) # 
// (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [17] & (\_fixed32_to_fp32|shift_u_s [1]))) ) ) ) # ( !\_fixed32_to_fp32|S3 [20] & ( !\_fixed32_to_fp32|S3 [19] & ( (\_fixed32_to_fp32|shift_u_s [1] & ((!\_fixed32_to_fp32|shift_u_s [0] & 
// ((\_fixed32_to_fp32|S3 [18]))) # (\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [17])))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [17]),
	.datac(!\_fixed32_to_fp32|shift_u_s [1]),
	.datad(!\_fixed32_to_fp32|S3 [18]),
	.datae(!\_fixed32_to_fp32|S3 [20]),
	.dataf(!\_fixed32_to_fp32|S3 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~65 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~65 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \_fixed32_to_fp32|Y~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \_fixed32_to_fp32|Y~66 (
// Equation(s):
// \_fixed32_to_fp32|Y~66_combout  = ( \_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|Y~65_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftLeft0~16_combout ))) # (\_fixed32_to_fp32|shift_u_s [2] & 
// (\_fixed32_to_fp32|ShiftLeft0~12_combout )) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( \_fixed32_to_fp32|Y~65_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2]) # (\_fixed32_to_fp32|ShiftLeft0~20_combout ) ) ) ) # ( \_fixed32_to_fp32|shift_u_s [3] & ( 
// !\_fixed32_to_fp32|Y~65_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|ShiftLeft0~16_combout ))) # (\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~12_combout )) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [3] & ( 
// !\_fixed32_to_fp32|Y~65_combout  & ( (\_fixed32_to_fp32|shift_u_s [2] & \_fixed32_to_fp32|ShiftLeft0~20_combout ) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~12_combout ),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~20_combout ),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~16_combout ),
	.datae(!\_fixed32_to_fp32|shift_u_s [3]),
	.dataf(!\_fixed32_to_fp32|Y~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~66 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~66 .lut_mask = 64'h030311DDCFCF11DD;
defparam \_fixed32_to_fp32|Y~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \_fixed32_to_fp32|Y~67 (
// Equation(s):
// \_fixed32_to_fp32|Y~67_combout  = ( \_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~4_combout  & ( (!\_fixed32_to_fp32|Y[18]~56_combout  & (\_fixed32_to_fp32|Y~66_combout )) # (\_fixed32_to_fp32|Y[18]~56_combout  & 
// ((\_fixed32_to_fp32|ShiftRight0~3_combout ))) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~4_combout  & ( (\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|ShiftLeft0~6_combout ) ) ) ) # ( 
// \_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftRight0~4_combout  & ( (!\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|Y~66_combout ) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftRight0~4_combout  & ( 
// (\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|ShiftLeft0~6_combout ) ) ) )

	.dataa(!\_fixed32_to_fp32|Y[18]~56_combout ),
	.datab(!\_fixed32_to_fp32|Y~66_combout ),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~6_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datae(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~67 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~67 .lut_mask = 64'h0505222205052277;
defparam \_fixed32_to_fp32|Y~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N43
dffeas \_fixed32_to_fp32|Y[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [20]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[20] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N40
dffeas \y[20]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[20]~reg0 .is_wysiwyg = "true";
defparam \y[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N48
cyclonev_lcell_comb \_fixed32_to_fp32|Y~68 (
// Equation(s):
// \_fixed32_to_fp32|Y~68_combout  = ( \_fixed32_to_fp32|S3 [19] & ( \_fixed32_to_fp32|S3 [20] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|shift_u_s [1])) # (\_fixed32_to_fp32|S3 [21]))) # (\_fixed32_to_fp32|shift_u_s [0] & 
// (((!\_fixed32_to_fp32|shift_u_s [1]) # (\_fixed32_to_fp32|S3 [18])))) ) ) ) # ( !\_fixed32_to_fp32|S3 [19] & ( \_fixed32_to_fp32|S3 [20] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (\_fixed32_to_fp32|S3 [21] & (!\_fixed32_to_fp32|shift_u_s [1]))) # 
// (\_fixed32_to_fp32|shift_u_s [0] & (((!\_fixed32_to_fp32|shift_u_s [1]) # (\_fixed32_to_fp32|S3 [18])))) ) ) ) # ( \_fixed32_to_fp32|S3 [19] & ( !\_fixed32_to_fp32|S3 [20] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|shift_u_s [1])) # 
// (\_fixed32_to_fp32|S3 [21]))) # (\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|shift_u_s [1] & \_fixed32_to_fp32|S3 [18])))) ) ) ) # ( !\_fixed32_to_fp32|S3 [19] & ( !\_fixed32_to_fp32|S3 [20] & ( (!\_fixed32_to_fp32|shift_u_s [0] & 
// (\_fixed32_to_fp32|S3 [21] & (!\_fixed32_to_fp32|shift_u_s [1]))) # (\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|shift_u_s [1] & \_fixed32_to_fp32|S3 [18])))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [21]),
	.datac(!\_fixed32_to_fp32|shift_u_s [1]),
	.datad(!\_fixed32_to_fp32|S3 [18]),
	.datae(!\_fixed32_to_fp32|S3 [19]),
	.dataf(!\_fixed32_to_fp32|S3 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~68 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~68 .lut_mask = 64'h20252A2F70757A7F;
defparam \_fixed32_to_fp32|Y~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \_fixed32_to_fp32|Y~69 (
// Equation(s):
// \_fixed32_to_fp32|Y~69_combout  = ( \_fixed32_to_fp32|ShiftLeft0~13_combout  & ( \_fixed32_to_fp32|ShiftLeft0~21_combout  & ( ((!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|Y~68_combout ))) # (\_fixed32_to_fp32|shift_u_s [3] & 
// (\_fixed32_to_fp32|ShiftLeft0~17_combout ))) # (\_fixed32_to_fp32|shift_u_s [2]) ) ) ) # ( !\_fixed32_to_fp32|ShiftLeft0~13_combout  & ( \_fixed32_to_fp32|ShiftLeft0~21_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (((\_fixed32_to_fp32|Y~68_combout )) 
// # (\_fixed32_to_fp32|shift_u_s [2]))) # (\_fixed32_to_fp32|shift_u_s [3] & (!\_fixed32_to_fp32|shift_u_s [2] & (\_fixed32_to_fp32|ShiftLeft0~17_combout ))) ) ) ) # ( \_fixed32_to_fp32|ShiftLeft0~13_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~21_combout  & 
// ( (!\_fixed32_to_fp32|shift_u_s [3] & (!\_fixed32_to_fp32|shift_u_s [2] & ((\_fixed32_to_fp32|Y~68_combout )))) # (\_fixed32_to_fp32|shift_u_s [3] & (((\_fixed32_to_fp32|ShiftLeft0~17_combout )) # (\_fixed32_to_fp32|shift_u_s [2]))) ) ) ) # ( 
// !\_fixed32_to_fp32|ShiftLeft0~13_combout  & ( !\_fixed32_to_fp32|ShiftLeft0~21_combout  & ( (!\_fixed32_to_fp32|shift_u_s [2] & ((!\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|Y~68_combout ))) # (\_fixed32_to_fp32|shift_u_s [3] & 
// (\_fixed32_to_fp32|ShiftLeft0~17_combout )))) ) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [3]),
	.datab(!\_fixed32_to_fp32|shift_u_s [2]),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~17_combout ),
	.datad(!\_fixed32_to_fp32|Y~68_combout ),
	.datae(!\_fixed32_to_fp32|ShiftLeft0~13_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~69 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~69 .lut_mask = 64'h048C159D26AE37BF;
defparam \_fixed32_to_fp32|Y~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \_fixed32_to_fp32|Y~70 (
// Equation(s):
// \_fixed32_to_fp32|Y~70_combout  = ( \_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~10_combout  & ( (!\_fixed32_to_fp32|Y[18]~56_combout  & (\_fixed32_to_fp32|Y~69_combout )) # (\_fixed32_to_fp32|Y[18]~56_combout  & 
// ((\_fixed32_to_fp32|ShiftRight0~3_combout ))) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( \_fixed32_to_fp32|ShiftRight0~10_combout  & ( (\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|ShiftLeft0~8_combout ) ) ) ) # ( 
// \_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftRight0~10_combout  & ( (!\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|Y~69_combout ) ) ) ) # ( !\_fixed32_to_fp32|Y[3]~2_combout  & ( !\_fixed32_to_fp32|ShiftRight0~10_combout  & ( 
// (\_fixed32_to_fp32|Y[18]~56_combout  & \_fixed32_to_fp32|ShiftLeft0~8_combout ) ) ) )

	.dataa(!\_fixed32_to_fp32|Y[18]~56_combout ),
	.datab(!\_fixed32_to_fp32|Y~69_combout ),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~8_combout ),
	.datad(!\_fixed32_to_fp32|ShiftRight0~3_combout ),
	.datae(!\_fixed32_to_fp32|Y[3]~2_combout ),
	.dataf(!\_fixed32_to_fp32|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Y~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Y~70 .extended_lut = "off";
defparam \_fixed32_to_fp32|Y~70 .lut_mask = 64'h0505222205052277;
defparam \_fixed32_to_fp32|Y~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \_fixed32_to_fp32|Y[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Y~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [21]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[21] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N28
dffeas \y[21]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[21]~reg0 .is_wysiwyg = "true";
defparam \y[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N54
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~23 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~23_combout  = ( \_fixed32_to_fp32|S3 [20] & ( (!\_fixed32_to_fp32|shift_u_s [0] & (((\_fixed32_to_fp32|shift_u_s [1])))) # (\_fixed32_to_fp32|shift_u_s [0] & ((!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [21])) # 
// (\_fixed32_to_fp32|shift_u_s [1] & ((\_fixed32_to_fp32|S3 [19]))))) ) ) # ( !\_fixed32_to_fp32|S3 [20] & ( (\_fixed32_to_fp32|shift_u_s [0] & ((!\_fixed32_to_fp32|shift_u_s [1] & (\_fixed32_to_fp32|S3 [21])) # (\_fixed32_to_fp32|shift_u_s [1] & 
// ((\_fixed32_to_fp32|S3 [19]))))) ) )

	.dataa(!\_fixed32_to_fp32|shift_u_s [0]),
	.datab(!\_fixed32_to_fp32|S3 [21]),
	.datac(!\_fixed32_to_fp32|S3 [19]),
	.datad(!\_fixed32_to_fp32|shift_u_s [1]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|S3 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~23 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~23 .lut_mask = 64'h1105110511AF11AF;
defparam \_fixed32_to_fp32|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N30
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~24 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~24_combout  = ( \_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|ShiftLeft0~23_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|ShiftLeft0~22_combout )) # (\_fixed32_to_fp32|shift_u_s [3] & 
// ((\_fixed32_to_fp32|ShiftLeft0~14_combout ))) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s [2] & ( \_fixed32_to_fp32|ShiftLeft0~23_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3]) # (\_fixed32_to_fp32|ShiftLeft0~18_combout ) ) ) ) # ( \_fixed32_to_fp32|shift_u_s 
// [2] & ( !\_fixed32_to_fp32|ShiftLeft0~23_combout  & ( (!\_fixed32_to_fp32|shift_u_s [3] & (\_fixed32_to_fp32|ShiftLeft0~22_combout )) # (\_fixed32_to_fp32|shift_u_s [3] & ((\_fixed32_to_fp32|ShiftLeft0~14_combout ))) ) ) ) # ( !\_fixed32_to_fp32|shift_u_s 
// [2] & ( !\_fixed32_to_fp32|ShiftLeft0~23_combout  & ( (\_fixed32_to_fp32|ShiftLeft0~18_combout  & \_fixed32_to_fp32|shift_u_s [3]) ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~18_combout ),
	.datab(!\_fixed32_to_fp32|ShiftLeft0~22_combout ),
	.datac(!\_fixed32_to_fp32|shift_u_s [3]),
	.datad(!\_fixed32_to_fp32|ShiftLeft0~14_combout ),
	.datae(!\_fixed32_to_fp32|shift_u_s [2]),
	.dataf(!\_fixed32_to_fp32|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~24 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~24 .lut_mask = 64'h0505303FF5F5303F;
defparam \_fixed32_to_fp32|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N0
cyclonev_lcell_comb \_fixed32_to_fp32|ShiftLeft0~25 (
// Equation(s):
// \_fixed32_to_fp32|ShiftLeft0~25_combout  = ( \_fixed32_to_fp32|ShiftLeft0~0_combout  & ( \_fixed32_to_fp32|shift_u_s [4] & ( \_fixed32_to_fp32|ShiftLeft0~10_combout  ) ) ) # ( \_fixed32_to_fp32|ShiftLeft0~0_combout  & ( !\_fixed32_to_fp32|shift_u_s [4] & 
// ( \_fixed32_to_fp32|ShiftLeft0~24_combout  ) ) )

	.dataa(!\_fixed32_to_fp32|ShiftLeft0~10_combout ),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|ShiftLeft0~24_combout ),
	.datad(gnd),
	.datae(!\_fixed32_to_fp32|ShiftLeft0~0_combout ),
	.dataf(!\_fixed32_to_fp32|shift_u_s [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|ShiftLeft0~25 .extended_lut = "off";
defparam \_fixed32_to_fp32|ShiftLeft0~25 .lut_mask = 64'h00000F0F00005555;
defparam \_fixed32_to_fp32|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N2
dffeas \_fixed32_to_fp32|Y[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|ShiftLeft0~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(\_fixed32_to_fp32|sign_shift~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [22]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[22] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N16
dffeas \y[22]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[22]~reg0 .is_wysiwyg = "true";
defparam \y[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \_fixed32_to_fp32|exponent_s[0]~0 (
// Equation(s):
// \_fixed32_to_fp32|exponent_s[0]~0_combout  = ( !\_fixed32_to_fp32|first_one_s [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|exponent_s[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|exponent_s[0]~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|exponent_s[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \_fixed32_to_fp32|exponent_s[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \_fixed32_to_fp32|exponent_s[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|exponent_s[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|exponent_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|exponent_s[0] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|exponent_s[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \_fixed32_to_fp32|Y[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|exponent_s [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [23]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[23] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \y[23]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[23]~reg0 .is_wysiwyg = "true";
defparam \y[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N39
cyclonev_lcell_comb \_fixed32_to_fp32|Add1~0 (
// Equation(s):
// \_fixed32_to_fp32|Add1~0_combout  = ( \_fixed32_to_fp32|first_one_s [1] & ( !\_fixed32_to_fp32|first_one_s [0] ) ) # ( !\_fixed32_to_fp32|first_one_s [1] & ( \_fixed32_to_fp32|first_one_s [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\_fixed32_to_fp32|first_one_s [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add1~0 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add1~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \_fixed32_to_fp32|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N40
dffeas \_fixed32_to_fp32|exponent_s[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|exponent_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|exponent_s[1] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|exponent_s[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N4
dffeas \_fixed32_to_fp32|Y[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|exponent_s [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [24]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[24] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N36
cyclonev_lcell_comb \y[24]~reg0feeder (
// Equation(s):
// \y[24]~reg0feeder_combout  = \_fixed32_to_fp32|Y [24]

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|Y [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[24]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[24]~reg0feeder .extended_lut = "off";
defparam \y[24]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \y[24]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N38
dffeas \y[24]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\y[24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[24]~reg0 .is_wysiwyg = "true";
defparam \y[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N21
cyclonev_lcell_comb \_fixed32_to_fp32|Add1~1 (
// Equation(s):
// \_fixed32_to_fp32|Add1~1_combout  = ( \_fixed32_to_fp32|first_one_s [2] & ( (\_fixed32_to_fp32|first_one_s [1] & \_fixed32_to_fp32|first_one_s [0]) ) ) # ( !\_fixed32_to_fp32|first_one_s [2] & ( (!\_fixed32_to_fp32|first_one_s [1]) # 
// (!\_fixed32_to_fp32|first_one_s [0]) ) )

	.dataa(gnd),
	.datab(!\_fixed32_to_fp32|first_one_s [1]),
	.datac(!\_fixed32_to_fp32|first_one_s [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add1~1 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add1~1 .lut_mask = 64'hFCFCFCFC03030303;
defparam \_fixed32_to_fp32|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \_fixed32_to_fp32|exponent_s[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|exponent_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|exponent_s[2] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|exponent_s[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N58
dffeas \_fixed32_to_fp32|Y[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|exponent_s [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [25]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[25] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N52
dffeas \y[25]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[25]~reg0 .is_wysiwyg = "true";
defparam \y[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N18
cyclonev_lcell_comb \_fixed32_to_fp32|Add1~2 (
// Equation(s):
// \_fixed32_to_fp32|Add1~2_combout  = ( \_fixed32_to_fp32|first_one_s [3] & ( ((\_fixed32_to_fp32|first_one_s [0] & \_fixed32_to_fp32|first_one_s [1])) # (\_fixed32_to_fp32|first_one_s [2]) ) ) # ( !\_fixed32_to_fp32|first_one_s [3] & ( 
// (!\_fixed32_to_fp32|first_one_s [2] & ((!\_fixed32_to_fp32|first_one_s [0]) # (!\_fixed32_to_fp32|first_one_s [1]))) ) )

	.dataa(!\_fixed32_to_fp32|first_one_s [0]),
	.datab(!\_fixed32_to_fp32|first_one_s [1]),
	.datac(!\_fixed32_to_fp32|first_one_s [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add1~2 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add1~2 .lut_mask = 64'hE0E0E0E01F1F1F1F;
defparam \_fixed32_to_fp32|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \_fixed32_to_fp32|exponent_s[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|exponent_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|exponent_s[3] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|exponent_s[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N10
dffeas \_fixed32_to_fp32|Y[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|exponent_s [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [26]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[26] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N4
dffeas \y[26]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[26]~reg0 .is_wysiwyg = "true";
defparam \y[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N6
cyclonev_lcell_comb \_fixed32_to_fp32|Add1~3 (
// Equation(s):
// \_fixed32_to_fp32|Add1~3_combout  = ( \_fixed32_to_fp32|first_one_s [0] & ( !\_fixed32_to_fp32|first_one_s [4] $ (((!\_fixed32_to_fp32|first_one_s [3] & (!\_fixed32_to_fp32|first_one_s [2] & !\_fixed32_to_fp32|first_one_s [1])))) ) ) # ( 
// !\_fixed32_to_fp32|first_one_s [0] & ( !\_fixed32_to_fp32|first_one_s [4] $ (((!\_fixed32_to_fp32|first_one_s [3] & !\_fixed32_to_fp32|first_one_s [2]))) ) )

	.dataa(!\_fixed32_to_fp32|first_one_s [3]),
	.datab(!\_fixed32_to_fp32|first_one_s [4]),
	.datac(!\_fixed32_to_fp32|first_one_s [2]),
	.datad(!\_fixed32_to_fp32|first_one_s [1]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add1~3 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add1~3 .lut_mask = 64'h6C6C6C6C6CCC6CCC;
defparam \_fixed32_to_fp32|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \_fixed32_to_fp32|exponent_s[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Add1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|exponent_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|exponent_s[4] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|exponent_s[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N47
dffeas \_fixed32_to_fp32|Y[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|exponent_s [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [27]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[27] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N34
dffeas \y[27]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[27]~reg0 .is_wysiwyg = "true";
defparam \y[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N27
cyclonev_lcell_comb \_fixed32_to_fp32|Add1~4 (
// Equation(s):
// \_fixed32_to_fp32|Add1~4_combout  = ( \_fixed32_to_fp32|first_one_s [2] & ( !\_fixed32_to_fp32|first_one_s [4] ) ) # ( !\_fixed32_to_fp32|first_one_s [2] & ( (!\_fixed32_to_fp32|first_one_s [4]) # ((!\_fixed32_to_fp32|first_one_s [3] & 
// ((!\_fixed32_to_fp32|first_one_s [0]) # (!\_fixed32_to_fp32|first_one_s [1])))) ) )

	.dataa(!\_fixed32_to_fp32|first_one_s [3]),
	.datab(!\_fixed32_to_fp32|first_one_s [4]),
	.datac(!\_fixed32_to_fp32|first_one_s [0]),
	.datad(!\_fixed32_to_fp32|first_one_s [1]),
	.datae(gnd),
	.dataf(!\_fixed32_to_fp32|first_one_s [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Add1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add1~4 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add1~4 .lut_mask = 64'hEEECEEECCCCCCCCC;
defparam \_fixed32_to_fp32|Add1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N43
dffeas \_fixed32_to_fp32|exponent_s[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|exponent_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|exponent_s[5] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|exponent_s[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \_fixed32_to_fp32|Y[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|exponent_s [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [28]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[28] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N46
dffeas \y[28]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[28]~reg0 .is_wysiwyg = "true";
defparam \y[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N28
dffeas \_fixed32_to_fp32|exponent_s[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|exponent_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|exponent_s[6] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|exponent_s[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N59
dffeas \_fixed32_to_fp32|Y[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|exponent_s [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [29]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[29] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N46
dffeas \y[29]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[29]~reg0 .is_wysiwyg = "true";
defparam \y[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N12
cyclonev_lcell_comb \_fixed32_to_fp32|Add1~5 (
// Equation(s):
// \_fixed32_to_fp32|Add1~5_combout  = ( \_fixed32_to_fp32|first_one_s [1] & ( \_fixed32_to_fp32|first_one_s [3] & ( !\_fixed32_to_fp32|first_one_s [4] $ (!\_fixed32_to_fp32|first_one_s [7]) ) ) ) # ( !\_fixed32_to_fp32|first_one_s [1] & ( 
// \_fixed32_to_fp32|first_one_s [3] & ( !\_fixed32_to_fp32|first_one_s [4] $ (!\_fixed32_to_fp32|first_one_s [7]) ) ) ) # ( \_fixed32_to_fp32|first_one_s [1] & ( !\_fixed32_to_fp32|first_one_s [3] & ( !\_fixed32_to_fp32|first_one_s [7] $ 
// (((!\_fixed32_to_fp32|first_one_s [4]) # ((!\_fixed32_to_fp32|first_one_s [2] & !\_fixed32_to_fp32|first_one_s [0])))) ) ) ) # ( !\_fixed32_to_fp32|first_one_s [1] & ( !\_fixed32_to_fp32|first_one_s [3] & ( !\_fixed32_to_fp32|first_one_s [7] $ 
// (((!\_fixed32_to_fp32|first_one_s [2]) # (!\_fixed32_to_fp32|first_one_s [4]))) ) ) )

	.dataa(!\_fixed32_to_fp32|first_one_s [2]),
	.datab(!\_fixed32_to_fp32|first_one_s [4]),
	.datac(!\_fixed32_to_fp32|first_one_s [7]),
	.datad(!\_fixed32_to_fp32|first_one_s [0]),
	.datae(!\_fixed32_to_fp32|first_one_s [1]),
	.dataf(!\_fixed32_to_fp32|first_one_s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\_fixed32_to_fp32|Add1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \_fixed32_to_fp32|Add1~5 .extended_lut = "off";
defparam \_fixed32_to_fp32|Add1~5 .lut_mask = 64'h1E1E1E3C3C3C3C3C;
defparam \_fixed32_to_fp32|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \_fixed32_to_fp32|exponent_s[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\_fixed32_to_fp32|Add1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|exponent_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|exponent_s[7] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|exponent_s[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N52
dffeas \_fixed32_to_fp32|Y[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|exponent_s [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_fixed32_to_fp32|Y [30]),
	.prn(vcc));
// synopsys translate_off
defparam \_fixed32_to_fp32|Y[30] .is_wysiwyg = "true";
defparam \_fixed32_to_fp32|Y[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N40
dffeas \y[30]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_fixed32_to_fp32|Y [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[30]~reg0 .is_wysiwyg = "true";
defparam \y[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \x[31]~input (
	.i(x[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[31]~input_o ));
// synopsys translate_off
defparam \x[31]~input .bus_hold = "false";
defparam \x[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \_pipe_signals|sign_reg1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|sign_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|sign_reg1 .is_wysiwyg = "true";
defparam \_pipe_signals|sign_reg1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N16
dffeas \_pipe_signals|sign_reg2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|sign_reg1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|sign_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|sign_reg2 .is_wysiwyg = "true";
defparam \_pipe_signals|sign_reg2 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N40
dffeas \_pipe_signals|sign_reg3 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|sign_reg2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|sign_reg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|sign_reg3 .is_wysiwyg = "true";
defparam \_pipe_signals|sign_reg3 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N34
dffeas \_pipe_signals|sign_reg4 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|sign_reg3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|sign_reg4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|sign_reg4 .is_wysiwyg = "true";
defparam \_pipe_signals|sign_reg4 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \_pipe_signals|sign_reg5 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|sign_reg4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|sign_reg5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|sign_reg5 .is_wysiwyg = "true";
defparam \_pipe_signals|sign_reg5 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N53
dffeas \_pipe_signals|sign_reg6 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|sign_reg5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|sign_reg6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|sign_reg6 .is_wysiwyg = "true";
defparam \_pipe_signals|sign_reg6 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N46
dffeas \_pipe_signals|sign_reg7 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|sign_reg6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|sign_reg7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|sign_reg7 .is_wysiwyg = "true";
defparam \_pipe_signals|sign_reg7 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N40
dffeas \_pipe_signals|sign_reg8 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|sign_reg7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|sign_reg8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|sign_reg8 .is_wysiwyg = "true";
defparam \_pipe_signals|sign_reg8 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N34
dffeas \_pipe_signals|sign_reg9 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|sign_reg8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_pipe_signals|sign_reg9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_pipe_signals|sign_reg9 .is_wysiwyg = "true";
defparam \_pipe_signals|sign_reg9 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N4
dffeas \y[31]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\_pipe_signals|sign_reg9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[31]~reg0 .is_wysiwyg = "true";
defparam \y[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N58
cyclonev_io_ibuf \x[27]~input (
	.i(x[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[27]~input_o ));
// synopsys translate_off
defparam \x[27]~input .bus_hold = "false";
defparam \x[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N52
cyclonev_io_ibuf \x[28]~input (
	.i(x[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[28]~input_o ));
// synopsys translate_off
defparam \x[28]~input .bus_hold = "false";
defparam \x[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \x[29]~input (
	.i(x[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[29]~input_o ));
// synopsys translate_off
defparam \x[29]~input .bus_hold = "false";
defparam \x[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \x[30]~input (
	.i(x[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[30]~input_o ));
// synopsys translate_off
defparam \x[30]~input .bus_hold = "false";
defparam \x[30]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
