{
  "name": "core_arch::x86::rdtsc::__rdtscp",
  "safe": false,
  "callees": {
    "core_arch::x86::rdtsc::rdtscp": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {},
  "path": 11528,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/rdtsc.rs:48:1: 52:2",
  "src": "pub unsafe fn __rdtscp(aux: *mut u32) -> u64 {\n    let (tsc, auxval) = rdtscp();\n    *aux = auxval;\n    tsc\n}",
  "mir": "fn core_arch::x86::rdtsc::__rdtscp(_1: *mut u32) -> u64 {\n    let mut _0: u64;\n    let  _2: u32;\n    let mut _3: (u64, u32);\n    debug aux => _1;\n    debug tsc => _0;\n    debug auxval => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_arch::x86::rdtsc::rdtscp() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = (_3.0: u64);\n        _2 = (_3.1: u32);\n        StorageDead(_3);\n        (*_1) = _2;\n        return;\n    }\n}\n",
  "doc": " Reads the current value of the processorâ€™s time-stamp counter and\n the `IA32_TSC_AUX MSR`.\n\n The processor monotonically increments the time-stamp counter MSR\n every clock cycle and resets it to 0 whenever the processor is\n reset.\n\n The RDTSCP instruction waits until all previous instructions have\n been executed before reading the counter. However, subsequent\n instructions may begin execution before the read operation is\n performed.\n\n On processors that support the Intel 64 architecture, the\n high-order 32 bits of each of RAX, RDX, and RCX are cleared.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=__rdtscp)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}