

Implementation tool: Xilinx Vivado v.2024.1
Project:             fetching_decoding_ip
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Tue Sep 03 20:07:13 +0800 2024

#=== Post-Implementation Resource usage ===
SLICE:          425
LUT:            340
FF:            1019
DSP:              0
BRAM:           128
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.940
CP achieved post-implementation: 8.373
Timing met
