Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 16 03:49:09 2018
| Host         : DESKTOP-NC1PH61 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: msseg1/my_clk/tmp_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.777       -7.466                     17                  664        0.131        0.000                      0                  664        3.750        0.000                       0                   125  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.777       -7.466                     17                  656        0.131        0.000                      0                  656        3.750        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.663        0.000                      0                    8        0.870        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -0.777ns,  Total Violation       -7.466ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.081ns  (logic 4.356ns (43.206%)  route 5.725ns (56.794%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.614     5.135    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.589 f  CPU/prog_rom1/ram_1024_x_18/DOPADOP[0]
                         net (fo=48, routed)          0.782     8.371    CPU/cu1/opcode_hi_5[1]
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  CPU/cu1/out_temp[9]_i_10/O
                         net (fo=2, routed)           0.582     9.077    CPU/prog_rom1/ps_reg[0]_1
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.201 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37/O
                         net (fo=6, routed)           0.458     9.659    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.783 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40/O
                         net (fo=5, routed)           0.768    10.551    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40_n_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.675 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15/O
                         net (fo=2, routed)           0.414    11.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    11.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.876    12.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_6/O
                         net (fo=40, routed)          0.833    13.045    CPU/scr_ram1/signal_name_reg_0_255_6_6/A4
    SLICE_X54Y3          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.328    13.373 r  CPU/scr_ram1/signal_name_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.373    CPU/scr_ram1/signal_name_reg_0_255_6_6/OA
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    13.587 r  CPU/scr_ram1/signal_name_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000    13.587    CPU/scr_ram1/signal_name_reg_0_255_6_6/O1
    SLICE_X54Y3          MUXF8 (Prop_muxf8_I1_O)      0.088    13.675 r  CPU/scr_ram1/signal_name_reg_0_255_6_6/F8/O
                         net (fo=3, routed)           0.529    14.204    CPU/prog_rom1/data_out[6]
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.319    14.523 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_2/O
                         net (fo=1, routed)           0.000    14.523    CPU/prog_rom1/signal_name_reg_0_31_6_6_i_2_n_0
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    14.732 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.484    15.216    CPU/reg_file1/signal_name_reg_0_31_6_6/D
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.453    14.794    CPU/reg_file1/signal_name_reg_0_31_6_6/WCLK
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_6_6/DP/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.580    14.439    CPU/reg_file1/signal_name_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -15.216    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (VIOLATED) :        -0.706ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.023ns  (logic 4.311ns (43.017%)  route 5.711ns (56.983%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.614     5.135    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.589 f  CPU/prog_rom1/ram_1024_x_18/DOPADOP[0]
                         net (fo=48, routed)          0.782     8.371    CPU/cu1/opcode_hi_5[1]
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  CPU/cu1/out_temp[9]_i_10/O
                         net (fo=2, routed)           0.582     9.077    CPU/prog_rom1/ps_reg[0]_1
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.201 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37/O
                         net (fo=6, routed)           0.458     9.659    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.783 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40/O
                         net (fo=5, routed)           0.768    10.551    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40_n_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.675 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15/O
                         net (fo=2, routed)           0.414    11.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    11.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.876    12.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_6/O
                         net (fo=40, routed)          0.726    12.939    CPU/scr_ram1/signal_name_reg_0_255_2_2/A4
    SLICE_X56Y4          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.280    13.219 r  CPU/scr_ram1/signal_name_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000    13.219    CPU/scr_ram1/signal_name_reg_0_255_2_2/OB
    SLICE_X56Y4          MUXF7 (Prop_muxf7_I0_O)      0.209    13.428 r  CPU/scr_ram1/signal_name_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000    13.428    CPU/scr_ram1/signal_name_reg_0_255_2_2/O1
    SLICE_X56Y4          MUXF8 (Prop_muxf8_I1_O)      0.088    13.516 r  CPU/scr_ram1/signal_name_reg_0_255_2_2/F8/O
                         net (fo=3, routed)           0.434    13.951    CPU/prog_rom1/data_out[2]
    SLICE_X57Y4          LUT6 (Prop_lut6_I0_O)        0.319    14.270 r  CPU/prog_rom1/signal_name_reg_0_31_2_2_i_3/O
                         net (fo=1, routed)           0.000    14.270    CPU/prog_rom1/signal_name_reg_0_31_2_2_i_3_n_0
    SLICE_X57Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    14.487 r  CPU/prog_rom1/signal_name_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.671    15.157    CPU/reg_file1/signal_name_reg_0_31_2_2/D
    SLICE_X56Y1          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.454    14.795    CPU/reg_file1/signal_name_reg_0_31_2_2/WCLK
    SLICE_X56Y1          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_2_2/DP/CLK
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y1          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.582    14.451    CPU/reg_file1/signal_name_reg_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -15.157    
  -------------------------------------------------------------------
                         slack                                 -0.706    

Slack (VIOLATED) :        -0.568ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.084ns  (logic 4.199ns (41.642%)  route 5.884ns (58.358%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.614     5.135    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.589 f  CPU/prog_rom1/ram_1024_x_18/DOPADOP[0]
                         net (fo=48, routed)          0.782     8.371    CPU/cu1/opcode_hi_5[1]
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  CPU/cu1/out_temp[9]_i_10/O
                         net (fo=2, routed)           0.582     9.077    CPU/prog_rom1/ps_reg[0]_1
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.201 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37/O
                         net (fo=6, routed)           0.458     9.659    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.783 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40/O
                         net (fo=5, routed)           0.768    10.551    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40_n_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.675 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15/O
                         net (fo=2, routed)           0.414    11.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    11.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.876    12.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_6/O
                         net (fo=40, routed)          0.707    12.920    CPU/scr_ram1/signal_name_reg_0_255_0_0/A4
    SLICE_X56Y7          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    13.040 r  CPU/scr_ram1/signal_name_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.040    CPU/scr_ram1/signal_name_reg_0_255_0_0/OC
    SLICE_X56Y7          MUXF7 (Prop_muxf7_I1_O)      0.247    13.287 r  CPU/scr_ram1/signal_name_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    13.287    CPU/scr_ram1/signal_name_reg_0_255_0_0/O0
    SLICE_X56Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    13.385 r  CPU/scr_ram1/signal_name_reg_0_255_0_0/F8/O
                         net (fo=3, routed)           0.432    13.818    CPU/prog_rom1/data_out[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I0_O)        0.319    14.137 r  CPU/prog_rom1/signal_name_reg_0_31_0_0_i_5/O
                         net (fo=1, routed)           0.000    14.137    CPU/prog_rom1/signal_name_reg_0_31_0_0_i_5_n_0
    SLICE_X57Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    14.354 r  CPU/prog_rom1/signal_name_reg_0_31_0_0_i_1/O
                         net (fo=2, routed)           0.865    15.218    CPU/reg_file1/signal_name_reg_0_31_0_0/D
    SLICE_X56Y1          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.454    14.795    CPU/reg_file1/signal_name_reg_0_31_0_0/WCLK
    SLICE_X56Y1          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y1          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.383    14.650    CPU/reg_file1/signal_name_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                 -0.568    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.081ns  (logic 4.356ns (43.206%)  route 5.725ns (56.794%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.614     5.135    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.589 f  CPU/prog_rom1/ram_1024_x_18/DOPADOP[0]
                         net (fo=48, routed)          0.782     8.371    CPU/cu1/opcode_hi_5[1]
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  CPU/cu1/out_temp[9]_i_10/O
                         net (fo=2, routed)           0.582     9.077    CPU/prog_rom1/ps_reg[0]_1
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.201 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37/O
                         net (fo=6, routed)           0.458     9.659    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.783 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40/O
                         net (fo=5, routed)           0.768    10.551    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40_n_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.675 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15/O
                         net (fo=2, routed)           0.414    11.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    11.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.876    12.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_6/O
                         net (fo=40, routed)          0.833    13.045    CPU/scr_ram1/signal_name_reg_0_255_6_6/A4
    SLICE_X54Y3          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.328    13.373 r  CPU/scr_ram1/signal_name_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.373    CPU/scr_ram1/signal_name_reg_0_255_6_6/OA
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    13.587 r  CPU/scr_ram1/signal_name_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000    13.587    CPU/scr_ram1/signal_name_reg_0_255_6_6/O1
    SLICE_X54Y3          MUXF8 (Prop_muxf8_I1_O)      0.088    13.675 r  CPU/scr_ram1/signal_name_reg_0_255_6_6/F8/O
                         net (fo=3, routed)           0.529    14.204    CPU/prog_rom1/data_out[6]
    SLICE_X54Y2          LUT6 (Prop_lut6_I0_O)        0.319    14.523 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_2/O
                         net (fo=1, routed)           0.000    14.523    CPU/prog_rom1/signal_name_reg_0_31_6_6_i_2_n_0
    SLICE_X54Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    14.732 r  CPU/prog_rom1/signal_name_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.484    15.216    CPU/reg_file1/signal_name_reg_0_31_6_6/D
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.453    14.794    CPU/reg_file1/signal_name_reg_0_31_6_6/WCLK
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_6_6/SP/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.358    14.661    CPU/reg_file1/signal_name_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -15.216    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.484ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.023ns  (logic 4.311ns (43.017%)  route 5.711ns (56.983%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.614     5.135    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.589 f  CPU/prog_rom1/ram_1024_x_18/DOPADOP[0]
                         net (fo=48, routed)          0.782     8.371    CPU/cu1/opcode_hi_5[1]
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  CPU/cu1/out_temp[9]_i_10/O
                         net (fo=2, routed)           0.582     9.077    CPU/prog_rom1/ps_reg[0]_1
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.201 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37/O
                         net (fo=6, routed)           0.458     9.659    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.783 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40/O
                         net (fo=5, routed)           0.768    10.551    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40_n_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.675 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15/O
                         net (fo=2, routed)           0.414    11.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    11.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.876    12.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_6/O
                         net (fo=40, routed)          0.726    12.939    CPU/scr_ram1/signal_name_reg_0_255_2_2/A4
    SLICE_X56Y4          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.280    13.219 r  CPU/scr_ram1/signal_name_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000    13.219    CPU/scr_ram1/signal_name_reg_0_255_2_2/OB
    SLICE_X56Y4          MUXF7 (Prop_muxf7_I0_O)      0.209    13.428 r  CPU/scr_ram1/signal_name_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000    13.428    CPU/scr_ram1/signal_name_reg_0_255_2_2/O1
    SLICE_X56Y4          MUXF8 (Prop_muxf8_I1_O)      0.088    13.516 r  CPU/scr_ram1/signal_name_reg_0_255_2_2/F8/O
                         net (fo=3, routed)           0.434    13.951    CPU/prog_rom1/data_out[2]
    SLICE_X57Y4          LUT6 (Prop_lut6_I0_O)        0.319    14.270 r  CPU/prog_rom1/signal_name_reg_0_31_2_2_i_3/O
                         net (fo=1, routed)           0.000    14.270    CPU/prog_rom1/signal_name_reg_0_31_2_2_i_3_n_0
    SLICE_X57Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    14.487 r  CPU/prog_rom1/signal_name_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.671    15.157    CPU/reg_file1/signal_name_reg_0_31_2_2/D
    SLICE_X56Y1          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.454    14.795    CPU/reg_file1/signal_name_reg_0_31_2_2/WCLK
    SLICE_X56Y1          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_2_2/SP/CLK
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y1          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    14.673    CPU/reg_file1/signal_name_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -15.157    
  -------------------------------------------------------------------
                         slack                                 -0.484    

Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 4.422ns (44.475%)  route 5.520ns (55.525%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.614     5.135    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.589 f  CPU/prog_rom1/ram_1024_x_18/DOPADOP[0]
                         net (fo=48, routed)          0.782     8.371    CPU/cu1/opcode_hi_5[1]
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  CPU/cu1/out_temp[9]_i_10/O
                         net (fo=2, routed)           0.582     9.077    CPU/prog_rom1/ps_reg[0]_1
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.201 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37/O
                         net (fo=6, routed)           0.458     9.659    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.783 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40/O
                         net (fo=5, routed)           0.768    10.551    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40_n_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.675 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15/O
                         net (fo=2, routed)           0.414    11.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    11.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.876    12.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_6/O
                         net (fo=40, routed)          0.555    12.768    CPU/scr_ram1/signal_name_reg_0_255_4_4/A4
    SLICE_X54Y5          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.386    13.154 r  CPU/scr_ram1/signal_name_reg_0_255_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.154    CPU/scr_ram1/signal_name_reg_0_255_4_4/OA
    SLICE_X54Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    13.368 r  CPU/scr_ram1/signal_name_reg_0_255_4_4/F7.A/O
                         net (fo=1, routed)           0.000    13.368    CPU/scr_ram1/signal_name_reg_0_255_4_4/O1
    SLICE_X54Y5          MUXF8 (Prop_muxf8_I1_O)      0.088    13.456 r  CPU/scr_ram1/signal_name_reg_0_255_4_4/F8/O
                         net (fo=3, routed)           0.572    14.028    CPU/prog_rom1/data_out[4]
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.319    14.347 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_3/O
                         net (fo=1, routed)           0.000    14.347    CPU/prog_rom1/signal_name_reg_0_31_4_4_i_3_n_0
    SLICE_X55Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    14.564 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.513    15.077    CPU/reg_file1/signal_name_reg_0_31_4_4/D
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.453    14.794    CPU/reg_file1/signal_name_reg_0_31_4_4/WCLK
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_4_4/DP/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    14.595    CPU/reg_file1/signal_name_reg_0_31_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                 -0.482    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_5_5/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.940ns  (logic 4.199ns (42.243%)  route 5.741ns (57.757%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.614     5.135    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.589 f  CPU/prog_rom1/ram_1024_x_18/DOPADOP[0]
                         net (fo=48, routed)          0.782     8.371    CPU/cu1/opcode_hi_5[1]
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  CPU/cu1/out_temp[9]_i_10/O
                         net (fo=2, routed)           0.582     9.077    CPU/prog_rom1/ps_reg[0]_1
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.201 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37/O
                         net (fo=6, routed)           0.458     9.659    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.783 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40/O
                         net (fo=5, routed)           0.768    10.551    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40_n_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.675 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15/O
                         net (fo=2, routed)           0.414    11.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    11.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.876    12.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_6/O
                         net (fo=40, routed)          0.885    13.098    CPU/scr_ram1/signal_name_reg_0_255_5_5/A4
    SLICE_X56Y3          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    13.218 r  CPU/scr_ram1/signal_name_reg_0_255_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.218    CPU/scr_ram1/signal_name_reg_0_255_5_5/OC
    SLICE_X56Y3          MUXF7 (Prop_muxf7_I1_O)      0.247    13.465 r  CPU/scr_ram1/signal_name_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    13.465    CPU/scr_ram1/signal_name_reg_0_255_5_5/O0
    SLICE_X56Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    13.563 r  CPU/scr_ram1/signal_name_reg_0_255_5_5/F8/O
                         net (fo=3, routed)           0.475    14.038    CPU/prog_rom1/data_out[5]
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.319    14.357 r  CPU/prog_rom1/signal_name_reg_0_31_5_5_i_3/O
                         net (fo=1, routed)           0.000    14.357    CPU/prog_rom1/signal_name_reg_0_31_5_5_i_3_n_0
    SLICE_X55Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    14.574 r  CPU/prog_rom1/signal_name_reg_0_31_5_5_i_1/O
                         net (fo=2, routed)           0.501    15.075    CPU/reg_file1/signal_name_reg_0_31_5_5/D
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_5_5/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.453    14.794    CPU/reg_file1/signal_name_reg_0_31_5_5/WCLK
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_5_5/DP/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.413    14.606    CPU/reg_file1/signal_name_reg_0_31_5_5/DP
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -15.075    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.448ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_7_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 4.322ns (43.659%)  route 5.578ns (56.341%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.614     5.135    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.589 f  CPU/prog_rom1/ram_1024_x_18/DOPADOP[0]
                         net (fo=48, routed)          0.782     8.371    CPU/cu1/opcode_hi_5[1]
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  CPU/cu1/out_temp[9]_i_10/O
                         net (fo=2, routed)           0.582     9.077    CPU/prog_rom1/ps_reg[0]_1
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.201 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37/O
                         net (fo=6, routed)           0.458     9.659    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.783 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40/O
                         net (fo=5, routed)           0.768    10.551    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40_n_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.675 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15/O
                         net (fo=2, routed)           0.414    11.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    11.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.876    12.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_6/O
                         net (fo=40, routed)          0.724    12.937    CPU/scr_ram1/signal_name_reg_0_255_7_7/A4
    SLICE_X56Y2          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.258    13.195 r  CPU/scr_ram1/signal_name_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.195    CPU/scr_ram1/signal_name_reg_0_255_7_7/OA
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    13.409 r  CPU/scr_ram1/signal_name_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    13.409    CPU/scr_ram1/signal_name_reg_0_255_7_7/O1
    SLICE_X56Y2          MUXF8 (Prop_muxf8_I1_O)      0.088    13.497 r  CPU/scr_ram1/signal_name_reg_0_255_7_7/F8/O
                         net (fo=3, routed)           0.460    13.957    CPU/prog_rom1/data_out[7]
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.319    14.276 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_3/O
                         net (fo=1, routed)           0.000    14.276    CPU/prog_rom1/signal_name_reg_0_31_7_7_i_3_n_0
    SLICE_X55Y3          MUXF7 (Prop_muxf7_I1_O)      0.245    14.521 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.514    15.035    CPU/reg_file1/signal_name_reg_0_31_7_7/D
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.453    14.794    CPU/reg_file1/signal_name_reg_0_31_7_7/WCLK
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_7_7/DP/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.432    14.587    CPU/reg_file1/signal_name_reg_0_31_7_7/DP
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -15.035    
  -------------------------------------------------------------------
                         slack                                 -0.448    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.947ns  (logic 4.422ns (44.454%)  route 5.525ns (55.546%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.614     5.135    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.589 f  CPU/prog_rom1/ram_1024_x_18/DOPADOP[0]
                         net (fo=48, routed)          0.782     8.371    CPU/cu1/opcode_hi_5[1]
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  CPU/cu1/out_temp[9]_i_10/O
                         net (fo=2, routed)           0.582     9.077    CPU/prog_rom1/ps_reg[0]_1
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.201 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37/O
                         net (fo=6, routed)           0.458     9.659    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.783 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40/O
                         net (fo=5, routed)           0.768    10.551    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40_n_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.675 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15/O
                         net (fo=2, routed)           0.414    11.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    11.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.876    12.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_6/O
                         net (fo=40, routed)          0.555    12.768    CPU/scr_ram1/signal_name_reg_0_255_4_4/A4
    SLICE_X54Y5          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.386    13.154 r  CPU/scr_ram1/signal_name_reg_0_255_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.154    CPU/scr_ram1/signal_name_reg_0_255_4_4/OA
    SLICE_X54Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    13.368 r  CPU/scr_ram1/signal_name_reg_0_255_4_4/F7.A/O
                         net (fo=1, routed)           0.000    13.368    CPU/scr_ram1/signal_name_reg_0_255_4_4/O1
    SLICE_X54Y5          MUXF8 (Prop_muxf8_I1_O)      0.088    13.456 r  CPU/scr_ram1/signal_name_reg_0_255_4_4/F8/O
                         net (fo=3, routed)           0.572    14.028    CPU/prog_rom1/data_out[4]
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.319    14.347 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_3/O
                         net (fo=1, routed)           0.000    14.347    CPU/prog_rom1/signal_name_reg_0_31_4_4_i_3_n_0
    SLICE_X55Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    14.564 r  CPU/prog_rom1/signal_name_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.518    15.082    CPU/reg_file1/signal_name_reg_0_31_4_4/D
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.453    14.794    CPU/reg_file1/signal_name_reg_0_31_4_4/WCLK
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.383    14.636    CPU/reg_file1/signal_name_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_file1/signal_name_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.905ns  (logic 4.322ns (43.637%)  route 5.583ns (56.363%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.614     5.135    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.589 f  CPU/prog_rom1/ram_1024_x_18/DOPADOP[0]
                         net (fo=48, routed)          0.782     8.371    CPU/cu1/opcode_hi_5[1]
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  CPU/cu1/out_temp[9]_i_10/O
                         net (fo=2, routed)           0.582     9.077    CPU/prog_rom1/ps_reg[0]_1
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.201 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37/O
                         net (fo=6, routed)           0.458     9.659    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_37_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.783 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40/O
                         net (fo=5, routed)           0.768    10.551    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_40_n_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.675 f  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15/O
                         net (fo=2, routed)           0.414    11.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_15_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    11.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.876    12.089    CPU/prog_rom1/signal_name_reg_0_255_0_0_i_26_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.213 r  CPU/prog_rom1/signal_name_reg_0_255_0_0_i_6/O
                         net (fo=40, routed)          0.724    12.937    CPU/scr_ram1/signal_name_reg_0_255_7_7/A4
    SLICE_X56Y2          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.258    13.195 r  CPU/scr_ram1/signal_name_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.195    CPU/scr_ram1/signal_name_reg_0_255_7_7/OA
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    13.409 r  CPU/scr_ram1/signal_name_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    13.409    CPU/scr_ram1/signal_name_reg_0_255_7_7/O1
    SLICE_X56Y2          MUXF8 (Prop_muxf8_I1_O)      0.088    13.497 r  CPU/scr_ram1/signal_name_reg_0_255_7_7/F8/O
                         net (fo=3, routed)           0.460    13.957    CPU/prog_rom1/data_out[7]
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.319    14.276 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_3/O
                         net (fo=1, routed)           0.000    14.276    CPU/prog_rom1/signal_name_reg_0_31_7_7_i_3_n_0
    SLICE_X55Y3          MUXF7 (Prop_muxf7_I1_O)      0.245    14.521 r  CPU/prog_rom1/signal_name_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.519    15.039    CPU/reg_file1/signal_name_reg_0_31_7_7/D
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.453    14.794    CPU/reg_file1/signal_name_reg_0_31_7_7/WCLK
    SLICE_X52Y2          RAMD32                                       r  CPU/reg_file1/signal_name_reg_0_31_7_7/SP/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y2          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.402    14.617    CPU/reg_file1/signal_name_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -15.039    
  -------------------------------------------------------------------
                         slack                                 -0.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.872%)  route 0.231ns (62.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.568     1.451    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  CPU/pc1/pc1/out_temp_reg[6]/Q
                         net (fo=6, routed)           0.231     1.823    CPU/prog_rom1/Q[6]
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     2.007    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.497     1.510    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.693    CPU/prog_rom1/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.261%)  route 0.271ns (65.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  CPU/pc1/pc1/out_temp_reg[9]/Q
                         net (fo=3, routed)           0.271     1.861    CPU/prog_rom1/Q[9]
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     2.007    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.712    CPU/prog_rom1/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.817%)  route 0.264ns (65.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.568     1.451    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X57Y3          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  CPU/pc1/pc1/out_temp_reg[8]/Q
                         net (fo=4, routed)           0.264     1.856    CPU/prog_rom1/Q[8]
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     2.007    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.497     1.510    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.693    CPU/prog_rom1/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.838%)  route 0.332ns (70.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  CPU/pc1/pc1/out_temp_reg[7]/Q
                         net (fo=5, routed)           0.332     1.922    CPU/prog_rom1/Q[7]
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     2.007    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.712    CPU/prog_rom1/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CPU/pc1/pc1/out_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.799%)  route 0.332ns (70.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.566     1.449    CPU/pc1/pc1/clk_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  CPU/pc1/pc1/out_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  CPU/pc1/pc1/out_temp_reg[5]/Q
                         net (fo=4, routed)           0.332     1.922    CPU/prog_rom1/Q[5]
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     2.007    CPU/prog_rom1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.712    CPU/prog_rom1/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.475    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  msseg1/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  msseg1/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.119     1.735    msseg1/my_clk/div_cnt[8]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  msseg1/my_clk/div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.843    msseg1/my_clk/div_cnt0_carry__0_n_4
    SLICE_X63Y12         FDRE                                         r  msseg1/my_clk/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.862     1.989    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  msseg1/my_clk/div_cnt_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    msseg1/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.591     1.474    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  msseg1/my_clk/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     1.734    msseg1/my_clk/div_cnt[12]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  msseg1/my_clk/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.842    msseg1/my_clk/div_cnt0_carry__1_n_4
    SLICE_X63Y13         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     1.988    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    msseg1/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.591     1.474    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  msseg1/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.119     1.734    msseg1/my_clk/div_cnt[16]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  msseg1/my_clk/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.842    msseg1/my_clk/div_cnt0_carry__2_n_4
    SLICE_X63Y14         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     1.988    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    msseg1/my_clk/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.590     1.473    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  msseg1/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  msseg1/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.733    msseg1/my_clk/div_cnt[24]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  msseg1/my_clk/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.841    msseg1/my_clk/div_cnt0_carry__4_n_4
    SLICE_X63Y16         FDRE                                         r  msseg1/my_clk/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.859     1.986    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  msseg1/my_clk/div_cnt_reg[24]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    msseg1/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.589     1.472    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  msseg1/my_clk/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.119     1.732    msseg1/my_clk/div_cnt[28]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  msseg1/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.840    msseg1/my_clk/div_cnt0_carry__5_n_4
    SLICE_X63Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.858     1.985    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    msseg1/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0    CPU/prog_rom1/ram_1024_x_18/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y6    CPU/pc1/pc1/out_temp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y6    CPU/pc1/pc1/out_temp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y5    CPU/pc1/pc1/out_temp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y6    CPU/pc1/pc1/out_temp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y5    CPU/pc1/pc1/out_temp_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y4    CPU/pc1/pc1/out_temp_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y4    CPU/pc1/pc1/out_temp_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y5    CPU/pc1/pc1/out_temp_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_2_2/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_2_2/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_3_3/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_3_3/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_2_2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_2_2/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_3_3/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y1    CPU/reg_file1/signal_name_reg_0_31_3_3/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.668ns (24.343%)  route 2.076ns (75.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    CPU/cu1/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=32, routed)          0.642     6.317    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.150     6.467 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          1.434     7.901    CPU/sp/AR[0]
    SLICE_X64Y4          FDCE                                         f  CPU/sp/data_out_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y4          FDCE                                         r  CPU/sp/data_out_sig_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y4          FDCE (Recov_fdce_C_CLR)     -0.521    14.564    CPU/sp/data_out_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.668ns (28.871%)  route 1.646ns (71.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    CPU/cu1/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=32, routed)          0.642     6.317    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.150     6.467 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          1.004     7.471    CPU/sp/AR[0]
    SLICE_X63Y3          FDCE                                         f  CPU/sp/data_out_sig_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    CPU/sp/clk_IBUF_BUFG
    SLICE_X63Y3          FDCE                                         r  CPU/sp/data_out_sig_reg[6]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y3          FDCE (Recov_fdce_C_CLR)     -0.607    14.478    CPU/sp/data_out_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.668ns (28.871%)  route 1.646ns (71.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    CPU/cu1/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=32, routed)          0.642     6.317    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.150     6.467 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          1.004     7.471    CPU/sp/AR[0]
    SLICE_X63Y3          FDCE                                         f  CPU/sp/data_out_sig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    CPU/sp/clk_IBUF_BUFG
    SLICE_X63Y3          FDCE                                         r  CPU/sp/data_out_sig_reg[7]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y3          FDCE (Recov_fdce_C_CLR)     -0.607    14.478    CPU/sp/data_out_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.668ns (29.260%)  route 1.615ns (70.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    CPU/cu1/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=32, routed)          0.642     6.317    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.150     6.467 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.973     7.440    CPU/sp/AR[0]
    SLICE_X65Y2          FDCE                                         f  CPU/sp/data_out_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.520    14.861    CPU/sp/clk_IBUF_BUFG
    SLICE_X65Y2          FDCE                                         r  CPU/sp/data_out_sig_reg[4]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y2          FDCE (Recov_fdce_C_CLR)     -0.607    14.479    CPU/sp/data_out_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.668ns (29.260%)  route 1.615ns (70.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    CPU/cu1/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=32, routed)          0.642     6.317    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.150     6.467 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.973     7.440    CPU/sp/AR[0]
    SLICE_X65Y2          FDCE                                         f  CPU/sp/data_out_sig_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.520    14.861    CPU/sp/clk_IBUF_BUFG
    SLICE_X65Y2          FDCE                                         r  CPU/sp/data_out_sig_reg[5]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y2          FDCE (Recov_fdce_C_CLR)     -0.607    14.479    CPU/sp/data_out_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.668ns (28.767%)  route 1.654ns (71.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    CPU/cu1/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=32, routed)          0.642     6.317    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.150     6.467 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          1.012     7.479    CPU/sp/AR[0]
    SLICE_X64Y1          FDCE                                         f  CPU/sp/data_out_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.520    14.861    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y1          FDCE                                         r  CPU/sp/data_out_sig_reg[3]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y1          FDCE (Recov_fdce_C_CLR)     -0.563    14.523    CPU/sp/data_out_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.668ns (28.767%)  route 1.654ns (71.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    CPU/cu1/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=32, routed)          0.642     6.317    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.150     6.467 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          1.012     7.479    CPU/sp/AR[0]
    SLICE_X64Y1          FDCE                                         f  CPU/sp/data_out_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.520    14.861    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y1          FDCE                                         r  CPU/sp/data_out_sig_reg[2]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y1          FDCE (Recov_fdce_C_CLR)     -0.521    14.565    CPU/sp/data_out_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 CPU/cu1/ps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.668ns (30.952%)  route 1.490ns (69.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.636     5.157    CPU/cu1/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  CPU/cu1/ps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  CPU/cu1/ps_reg[0]/Q
                         net (fo=32, routed)          0.642     6.317    CPU/cu1/Q[0]
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.150     6.467 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.849     7.315    CPU/sp/AR[0]
    SLICE_X62Y2          FDCE                                         f  CPU/sp/data_out_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.520    14.861    CPU/sp/clk_IBUF_BUFG
    SLICE_X62Y2          FDCE                                         r  CPU/sp/data_out_sig_reg[1]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y2          FDCE (Recov_fdce_C_CLR)     -0.607    14.479    CPU/sp/data_out_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.183ns (24.935%)  route 0.551ns (75.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/cu1/clk_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=34, routed)          0.221     1.839    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.042     1.881 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.330     2.211    CPU/sp/AR[0]
    SLICE_X62Y2          FDCE                                         f  CPU/sp/data_out_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     1.994    CPU/sp/clk_IBUF_BUFG
    SLICE_X62Y2          FDCE                                         r  CPU/sp/data_out_sig_reg[1]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X62Y2          FDCE (Remov_fdce_C_CLR)     -0.154     1.341    CPU/sp/data_out_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.183ns (23.053%)  route 0.611ns (76.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/cu1/clk_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=34, routed)          0.221     1.839    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.042     1.881 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.389     2.271    CPU/sp/AR[0]
    SLICE_X64Y1          FDCE                                         f  CPU/sp/data_out_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     1.994    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y1          FDCE                                         r  CPU/sp/data_out_sig_reg[2]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X64Y1          FDCE (Remov_fdce_C_CLR)     -0.129     1.366    CPU/sp/data_out_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.183ns (23.053%)  route 0.611ns (76.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/cu1/clk_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=34, routed)          0.221     1.839    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.042     1.881 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.389     2.271    CPU/sp/AR[0]
    SLICE_X64Y1          FDCE                                         f  CPU/sp/data_out_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     1.994    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y1          FDCE                                         r  CPU/sp/data_out_sig_reg[3]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X64Y1          FDCE (Remov_fdce_C_CLR)     -0.129     1.366    CPU/sp/data_out_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.183ns (23.507%)  route 0.596ns (76.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/cu1/clk_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=34, routed)          0.221     1.839    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.042     1.881 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.374     2.256    CPU/sp/AR[0]
    SLICE_X63Y3          FDCE                                         f  CPU/sp/data_out_sig_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    CPU/sp/clk_IBUF_BUFG
    SLICE_X63Y3          FDCE                                         r  CPU/sp/data_out_sig_reg[6]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X63Y3          FDCE (Remov_fdce_C_CLR)     -0.154     1.340    CPU/sp/data_out_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.183ns (23.507%)  route 0.596ns (76.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/cu1/clk_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=34, routed)          0.221     1.839    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.042     1.881 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.374     2.256    CPU/sp/AR[0]
    SLICE_X63Y3          FDCE                                         f  CPU/sp/data_out_sig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    CPU/sp/clk_IBUF_BUFG
    SLICE_X63Y3          FDCE                                         r  CPU/sp/data_out_sig_reg[7]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X63Y3          FDCE (Remov_fdce_C_CLR)     -0.154     1.340    CPU/sp/data_out_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.183ns (22.912%)  route 0.616ns (77.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/cu1/clk_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=34, routed)          0.221     1.839    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.042     1.881 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.394     2.276    CPU/sp/AR[0]
    SLICE_X65Y2          FDCE                                         f  CPU/sp/data_out_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     1.994    CPU/sp/clk_IBUF_BUFG
    SLICE_X65Y2          FDCE                                         r  CPU/sp/data_out_sig_reg[4]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X65Y2          FDCE (Remov_fdce_C_CLR)     -0.154     1.341    CPU/sp/data_out_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.183ns (22.912%)  route 0.616ns (77.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/cu1/clk_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=34, routed)          0.221     1.839    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.042     1.881 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.394     2.276    CPU/sp/AR[0]
    SLICE_X65Y2          FDCE                                         f  CPU/sp/data_out_sig_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     1.994    CPU/sp/clk_IBUF_BUFG
    SLICE_X65Y2          FDCE                                         r  CPU/sp/data_out_sig_reg[5]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X65Y2          FDCE (Remov_fdce_C_CLR)     -0.154     1.341    CPU/sp/data_out_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 CPU/cu1/ps_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/sp/data_out_sig_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.183ns (18.734%)  route 0.794ns (81.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.477    CPU/cu1/clk_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  CPU/cu1/ps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  CPU/cu1/ps_reg[1]/Q
                         net (fo=34, routed)          0.221     1.839    CPU/cu1/Q[1]
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.042     1.881 f  CPU/cu1/data_out_sig[7]_i_3/O
                         net (fo=18, routed)          0.572     2.454    CPU/sp/AR[0]
    SLICE_X64Y4          FDCE                                         f  CPU/sp/data_out_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.866     1.993    CPU/sp/clk_IBUF_BUFG
    SLICE_X64Y4          FDCE                                         r  CPU/sp/data_out_sig_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y4          FDCE (Remov_fdce_C_CLR)     -0.129     1.365    CPU/sp/data_out_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  1.089    





