Analysis & Synthesis report for top
Tue Feb 21 15:48:47 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |top|fdd140cntrl:k2|sd_top:sdcrd2|step
 10. State Machine - |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_state
 11. State Machine - |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|read_step
 12. State Machine - |top|fdd840cntrl:k1|sd_top:sdcrd1|step
 13. State Machine - |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_state
 14. State Machine - |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|read_step
 15. State Machine - |top|agat9:agat|T65:cpu1|Set_Addr_To_r
 16. State Machine - |top|agat9:agat|T65:cpu1|Write_Data_r
 17. State Machine - |top|agat9:agat|T65:cpu1|ALU_Op_r
 18. State Machine - |top|agat9:agat|agclk:aclk|clkstep
 19. Registers Removed During Synthesis
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for agat9:agat|dd6:d6|altsyncram:altsyncram_component|altsyncram_af91:auto_generated
 23. Source assignments for agat9:agat|dd6b:d6b|altsyncram:altsyncram_component|altsyncram_qd91:auto_generated
 24. Source assignments for agat9:agat|d3:dd3|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated
 25. Source assignments for agat9:agat|d14:dd14|altsyncram:altsyncram_component|altsyncram_06a1:auto_generated
 26. Source assignments for agat9:agat|d21:dd21|altsyncram:altsyncram_component|altsyncram_n2o1:auto_generated
 27. Source assignments for fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component|altsyncram_afk1:auto_generated
 28. Source assignments for fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated
 29. Source assignments for fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1
 30. Source assignments for fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory|altsyncram:altsyncram_component|altsyncram_l9r1:auto_generated
 31. Source assignments for fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1
 32. Source assignments for fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|altsyncram:Mux7_rtl_0|altsyncram_tpu:auto_generated
 33. Parameter Settings for User Entity Instance: sysclk:cristall1|altpll:altpll_component
 34. Parameter Settings for User Entity Instance: agat9:agat|dd6:d6|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: agat9:agat|dd6b:d6b|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: agat9:agat|clk_div:cpuclks
 37. Parameter Settings for User Entity Instance: agat9:agat|d3:dd3|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: agat9:agat|d14:dd14|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: agat9:agat|k555id7:d52|lpm_decode:LPM_DECODE_component
 40. Parameter Settings for User Entity Instance: agat9:agat|k555id7_2:d9451|lpm_decode:LPM_DECODE_component
 41. Parameter Settings for User Entity Instance: agat9:agat|d21:dd21|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: fdd840cntrl:k1|fdd840aim:fdd840|fddadr:dc1|lpm_decode:LPM_DECODE_component
 43. Parameter Settings for User Entity Instance: fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: fdd840cntrl:k1|sd_top:sdcrd1
 46. Parameter Settings for User Entity Instance: fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1
 47. Parameter Settings for User Entity Instance: fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst
 48. Parameter Settings for User Entity Instance: fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst
 49. Parameter Settings for User Entity Instance: fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: fdd140cntrl:k2|sd_top:sdcrd2
 51. Parameter Settings for User Entity Instance: fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1
 52. Parameter Settings for User Entity Instance: fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst
 53. Parameter Settings for User Entity Instance: fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst
 54. Parameter Settings for Inferred Entity Instance: fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|altsyncram:Mux7_rtl_0
 55. Partition Dependent Files
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Partition "mag_keys:mkey" Resource Utilization by Entity
 58. State Machine - |top|mag_keys:mkey|altera_up_ps2:ps2|s_ps2_transceiver
 59. State Machine - |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter
 60. State Machine - |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver
 61. Registers Removed During Synthesis
 62. Removed Registers Triggering Further Register Optimizations
 63. Multiplexer Restructuring Statistics (Restructuring Performed)
 64. Parameter Settings for User Entity Instance: mag_keys:mkey|altera_up_ps2:ps2
 65. Parameter Settings for User Entity Instance: mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out
 66. Partition Dependent Files
 67. Post-Synthesis Netlist Statistics for Partition mag_keys:mkey
 68. Partition "qyou:qu1" Resource Utilization by Entity
 69. Registers Removed During Synthesis
 70. Multiplexer Restructuring Statistics (Restructuring Performed)
 71. Source assignments for qyou:qu1|ramcache:rmch1|altsyncram:altsyncram_component|altsyncram_8fn1:auto_generated
 72. Parameter Settings for User Entity Instance: qyou:qu1|ramcache:rmch1|altsyncram:altsyncram_component
 73. Partition Dependent Files
 74. Post-Synthesis Netlist Statistics for Partition qyou:qu1
 75. Partition "sdram:ram1" Resource Utilization by Entity
 76. Registers Removed During Synthesis
 77. Multiplexer Restructuring Statistics (Restructuring Performed)
 78. Partition Dependent Files
 79. Post-Synthesis Netlist Statistics for Partition sdram:ram1
 80. Partition "segm:hex1" Resource Utilization by Entity
 81. Multiplexer Restructuring Statistics (Restructuring Performed)
 82. Parameter Settings for User Entity Instance: segm:hex1
 83. Partition Dependent Files
 84. Post-Synthesis Netlist Statistics for Partition segm:hex1
 85. Partition "vga1024x768_v2:vga" Resource Utilization by Entity
 86. Registers Removed During Synthesis
 87. Multiplexer Restructuring Statistics (Restructuring Performed)
 88. Source assignments for vga1024x768_v2:vga|ramcachevga:cachevga1|altsyncram:altsyncram_component|altsyncram_cvq1:auto_generated
 89. Source assignments for vga1024x768_v2:vga|ramcachevga:cachevga2|altsyncram:altsyncram_component|altsyncram_cvq1:auto_generated
 90. Source assignments for vga1024x768_v2:vga|dd64:zg1|altsyncram:altsyncram_component|altsyncram_f4a1:auto_generated
 91. Parameter Settings for User Entity Instance: vga1024x768_v2:vga|ramcachevga:cachevga1|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: vga1024x768_v2:vga|ramcachevga:cachevga2|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: vga1024x768_v2:vga|dd64:zg1|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: vga1024x768_v2:vga|cgvrcolor:cgvr1|lpm_mux:LPM_MUX_component
 95. Parameter Settings for User Entity Instance: vga1024x768_v2:vga|cgsrcolor:cgsr1|lpm_mux:LPM_MUX_component
 96. Partition Dependent Files
 97. Post-Synthesis Netlist Statistics for Partition vga1024x768_v2:vga
 98. Port Connectivity Checks: "fdd140cntrl:k2|sd_top:sdcrd2"
 99. Port Connectivity Checks: "fdd140cntrl:k2|fdd140:k140"
100. Port Connectivity Checks: "fdd140cntrl:k2"
101. Port Connectivity Checks: "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst"
102. Port Connectivity Checks: "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst"
103. Port Connectivity Checks: "fdd840cntrl:k1|fdd840aim:fdd840|fddadr:dc1"
104. Port Connectivity Checks: "fdd840cntrl:k1|fdd840aim:fdd840"
105. Port Connectivity Checks: "mag_keys:mkey|kcode:kcd"
106. Port Connectivity Checks: "mag_keys:mkey|altera_up_ps2:ps2"
107. Port Connectivity Checks: "agat9:agat|k555id7_2:d9451"
108. Port Connectivity Checks: "agat9:agat|d14:dd14"
109. Port Connectivity Checks: "agat9:agat|T65:cpu1|T65_ALU:alu"
110. Port Connectivity Checks: "agat9:agat|T65:cpu1"
111. Port Connectivity Checks: "agat9:agat"
112. Port Connectivity Checks: "sdram:ram1"
113. Port Connectivity Checks: "qyou:qu1|ramcache:rmch1"
114. Port Connectivity Checks: "qyou:qu1"
115. Port Connectivity Checks: "segm:hex1"
116. Elapsed Time Per Partition
117. Analysis & Synthesis Messages
118. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 21 15:48:47 2023           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ; All                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
;     Processor 5            ;   0.3%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; src/magkey/mringfifo.v                 ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/magkey/mringfifo.v                       ;         ;
; src/magkey/kcode.v                     ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/magkey/kcode.v                           ;         ;
; src/magkey/altera_up_ps2_data_in.v     ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/magkey/altera_up_ps2_data_in.v           ;         ;
; src/magkey/altera_up_ps2_command_out.v ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/magkey/altera_up_ps2_command_out.v       ;         ;
; src/magkey/altera_up_ps2.v             ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/magkey/altera_up_ps2.v                   ;         ;
; src/alt/k555id7_2.v                    ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/k555id7_2.v                          ;         ;
; src/mag_keys.v                         ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/mag_keys.v                               ;         ;
; src/alt/d21.v                          ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/d21.v                                ;         ;
; src/alt/k555id7.v                      ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/k555id7.v                            ;         ;
; src/alt/d14.v                          ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/d14.v                                ;         ;
; src/alt/d3.v                           ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/d3.v                                 ;         ;
; src/disk_ii_rom.vhd                    ; yes             ; User VHDL File                         ; /workspace/verilog/cycl4/new/agat9/src/disk_ii_rom.vhd                          ;         ;
; src/alt/disk_II_ram.v                  ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/disk_II_ram.v                        ;         ;
; src/fdd140.v                           ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/fdd140.v                                 ;         ;
; src/alt/romfdd840.v                    ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/romfdd840.v                          ;         ;
; src/alt/disk2aim_ram.v                 ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/disk2aim_ram.v                       ;         ;
; src/alt/fddadr.v                       ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/fddadr.v                             ;         ;
; src/fdd840aim.v                        ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/fdd840aim.v                              ;         ;
; src/sd/sd_top.v                        ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/sd/sd_top.v                              ;         ;
; src/sd/sd_read.v                       ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/sd/sd_read.v                             ;         ;
; src/sd/sd_initial.v                    ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/sd/sd_initial.v                          ;         ;
; src/sd/sd_card.v                       ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v                             ;         ;
; src/t65/T65_Pack.vhd                   ; yes             ; User VHDL File                         ; /workspace/verilog/cycl4/new/agat9/src/t65/T65_Pack.vhd                         ;         ;
; src/t65/T65_ALU.vhd                    ; yes             ; User VHDL File                         ; /workspace/verilog/cycl4/new/agat9/src/t65/T65_ALU.vhd                          ;         ;
; src/t65/T65_MCode.vhd                  ; yes             ; User VHDL File                         ; /workspace/verilog/cycl4/new/agat9/src/t65/T65_MCode.vhd                        ;         ;
; src/t65/T65.vhd                        ; yes             ; User VHDL File                         ; /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd                              ;         ;
; src/agclk.v                            ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/agclk.v                                  ;         ;
; src/alt/dd6.v                          ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/dd6.v                                ;         ;
; src/agat9.v                            ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/agat9.v                                  ;         ;
; src/alt/cgvrcolor.v                    ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/cgvrcolor.v                          ;         ;
; src/alt/cgsrcolor.v                    ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/cgsrcolor.v                          ;         ;
; src/alt/dd64.v                         ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/dd64.v                               ;         ;
; src/alt/ramcachevga.v                  ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/ramcachevga.v                        ;         ;
; src/vga1024x768_v2.v                   ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v                         ;         ;
; src/sdram.sv                           ; yes             ; User SystemVerilog HDL File            ; /workspace/verilog/cycl4/new/agat9/src/sdram.sv                                 ;         ;
; src/alt/ramcache.v                     ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/ramcache.v                           ;         ;
; src/qyou.v                             ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/qyou.v                                   ;         ;
; src/alt/sysclk.v                       ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/sysclk.v                             ;         ;
; src/hexseg.v                           ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/hexseg.v                                 ;         ;
; src/top.v                              ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/top.v                                    ;         ;
; src/fdd840cntrl.v                      ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/fdd840cntrl.v                            ;         ;
; src/fdd140cntrl.v                      ; yes             ; User Verilog HDL File                  ; /workspace/verilog/cycl4/new/agat9/src/fdd140cntrl.v                            ;         ;
; src/alt/dd6b.v                         ; yes             ; User Wizard-Generated File             ; /workspace/verilog/cycl4/new/agat9/src/alt/dd6b.v                               ;         ;
; altpll.tdf                             ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal201.inc                         ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; stratix_pll.inc                        ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                      ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                      ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/sysclk_altpll.v                     ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/sysclk_altpll.v                           ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                             ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                             ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                           ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_8fn1.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_8fn1.tdf                       ;         ;
; db/altsyncram_cvq1.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_cvq1.tdf                       ;         ;
; db/altsyncram_f4a1.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_f4a1.tdf                       ;         ;
; rom/D64.hex                            ; yes             ; Auto-Found Memory Initialization File  ; /workspace/verilog/cycl4/new/agat9/rom/D64.hex                                  ;         ;
; lpm_mux.tdf                            ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.tdf           ;         ;
; muxlut.inc                             ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/muxlut.inc            ;         ;
; bypassff.inc                           ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                           ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mux_8pe.tdf                         ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/mux_8pe.tdf                               ;         ;
; db/mux_drc.tdf                         ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/mux_drc.tdf                               ;         ;
; db/altsyncram_af91.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_af91.tdf                       ;         ;
; rom/dd6.hex                            ; yes             ; Auto-Found Memory Initialization File  ; /workspace/verilog/cycl4/new/agat9/rom/dd6.hex                                  ;         ;
; db/altsyncram_qd91.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_qd91.tdf                       ;         ;
; rom/d6b.hex                            ; yes             ; Auto-Found Memory Initialization File  ; /workspace/verilog/cycl4/new/agat9/rom/d6b.hex                                  ;         ;
; db/altsyncram_qb81.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_qb81.tdf                       ;         ;
; rom/dd3.hex                            ; yes             ; Auto-Found Memory Initialization File  ; /workspace/verilog/cycl4/new/agat9/rom/dd3.hex                                  ;         ;
; db/altsyncram_06a1.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_06a1.tdf                       ;         ;
; rom/dd14.hex                           ; yes             ; Auto-Found Memory Initialization File  ; /workspace/verilog/cycl4/new/agat9/rom/dd14.hex                                 ;         ;
; lpm_decode.tdf                         ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.tdf        ;         ;
; declut.inc                             ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/declut.inc            ;         ;
; lpm_compare.inc                        ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                       ; yes             ; Megafunction                           ; /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/decode_lvf.tdf                      ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/decode_lvf.tdf                            ;         ;
; db/decode_51g.tdf                      ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/decode_51g.tdf                            ;         ;
; db/altsyncram_n2o1.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_n2o1.tdf                       ;         ;
; db/decode_ucf.tdf                      ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/decode_ucf.tdf                            ;         ;
; db/altsyncram_afk1.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_afk1.tdf                       ;         ;
; db/decode_jsa.tdf                      ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/decode_jsa.tdf                            ;         ;
; db/decode_c8a.tdf                      ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/decode_c8a.tdf                            ;         ;
; db/mux_iob.tdf                         ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/mux_iob.tdf                               ;         ;
; db/altsyncram_e2b1.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_e2b1.tdf                       ;         ;
; rom/fdd/D-PT5-Boot.hex                 ; yes             ; Auto-Found Memory Initialization File  ; /workspace/verilog/cycl4/new/agat9/rom/fdd/D-PT5-Boot.hex                       ;         ;
; db/altsyncram_l9r1.tdf                 ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_l9r1.tdf                       ;         ;
; db/altsyncram_tpu.tdf                  ; yes             ; Auto-Generated Megafunction            ; /workspace/verilog/cycl4/new/agat9/db/altsyncram_tpu.tdf                        ;         ;
+----------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+------------------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|agat9:agat|dd6:d6                                     ; src/alt/dd6.v          ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|agat9:agat|dd6b:d6b                                   ; src/alt/dd6b.v         ;
; Altera ; LPM_DECODE   ; 20.1    ; N/A          ; N/A          ; |top|agat9:agat|k555id7:d52                                ; src/alt/k555id7.v      ;
; Altera ; LPM_DECODE   ; 20.1    ; N/A          ; N/A          ; |top|agat9:agat|k555id7_2:d9451                            ; src/alt/k555id7_2.v    ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|agat9:agat|d3:dd3                                     ; src/alt/d3.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|agat9:agat|d14:dd14                                   ; src/alt/d14.v          ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top|agat9:agat|d21:dd21                                   ; src/alt/d21.v          ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|sysclk:cristall1                                      ; src/alt/sysclk.v       ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top|fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram ; src/alt/disk2aim_ram.v ;
; Altera ; LPM_DECODE   ; 20.1    ; N/A          ; N/A          ; |top|fdd840cntrl:k1|fdd840aim:fdd840|fddadr:dc1            ; src/alt/fddadr.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1     ; src/alt/romfdd840.v    ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top|fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory   ; src/alt/disk_II_ram.v  ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top|qyou:qu1|ramcache:rmch1                               ; src/alt/ramcache.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top|vga1024x768_v2:vga|ramcachevga:cachevga1              ; src/alt/ramcachevga.v  ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top|vga1024x768_v2:vga|ramcachevga:cachevga2              ; src/alt/ramcachevga.v  ;
; Altera ; LPM_MUX      ; 20.1    ; N/A          ; N/A          ; |top|vga1024x768_v2:vga|cgsrcolor:cgsr1                    ; src/alt/cgsrcolor.v    ;
; Altera ; LPM_MUX      ; 20.1    ; N/A          ; N/A          ; |top|vga1024x768_v2:vga|cgvrcolor:cgvr1                    ; src/alt/cgvrcolor.v    ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|vga1024x768_v2:vga|dd64:zg1                           ; src/alt/dd64.v         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+------------------------+


+---------------------------------------------------------------+
; Partition Status Summary                                      ;
+--------------------+-------------+----------------------------+
; Partition Name     ; Synthesized ; Reason                     ;
+--------------------+-------------+----------------------------+
; Top                ; yes         ; netlist type = Source File ;
; segm:hex1          ; no          ; No relevant changes        ;
; qyou:qu1           ; no          ; No relevant changes        ;
; sdram:ram1         ; no          ; No relevant changes        ;
; vga1024x768_v2:vga ; no          ; No relevant changes        ;
; mag_keys:mkey      ; no          ; No relevant changes        ;
+--------------------+-------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                            ; 3890 (36)           ; 1560 (0)                  ; 242752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                               ; top             ; work         ;
;    |agat9:agat|                                 ; 1271 (131)          ; 238 (26)                  ; 42048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat                                                                                                                                    ; agat9           ; work         ;
;       |T65:cpu1|                                ; 1033 (454)          ; 167 (167)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|T65:cpu1                                                                                                                           ; T65             ; work         ;
;          |T65_ALU:alu|                          ; 180 (180)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|T65:cpu1|T65_ALU:alu                                                                                                               ; T65_ALU         ; work         ;
;          |T65_MCode:mcode|                      ; 399 (399)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|T65:cpu1|T65_MCode:mcode                                                                                                           ; T65_MCode       ; work         ;
;       |agclk:aclk|                              ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|agclk:aclk                                                                                                                         ; agclk           ; work         ;
;       |clk_div:cpuclks|                         ; 76 (76)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|clk_div:cpuclks                                                                                                                    ; clk_div         ; work         ;
;       |d14:dd14|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|d14:dd14                                                                                                                           ; d14             ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|d14:dd14|altsyncram:altsyncram_component                                                                                           ; altsyncram      ; work         ;
;             |altsyncram_06a1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|d14:dd14|altsyncram:altsyncram_component|altsyncram_06a1:auto_generated                                                            ; altsyncram_06a1 ; work         ;
;       |d21:dd21|                                ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|d21:dd21                                                                                                                           ; d21             ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|d21:dd21|altsyncram:altsyncram_component                                                                                           ; altsyncram      ; work         ;
;             |altsyncram_n2o1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|d21:dd21|altsyncram:altsyncram_component|altsyncram_n2o1:auto_generated                                                            ; altsyncram_n2o1 ; work         ;
;       |d3:dd3|                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|d3:dd3                                                                                                                             ; d3              ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|d3:dd3|altsyncram:altsyncram_component                                                                                             ; altsyncram      ; work         ;
;             |altsyncram_qb81:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|d3:dd3|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated                                                              ; altsyncram_qb81 ; work         ;
;       |dd6:d6|                                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|dd6:d6                                                                                                                             ; dd6             ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|dd6:d6|altsyncram:altsyncram_component                                                                                             ; altsyncram      ; work         ;
;             |altsyncram_af91:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|dd6:d6|altsyncram:altsyncram_component|altsyncram_af91:auto_generated                                                              ; altsyncram_af91 ; work         ;
;       |dd6b:d6b|                                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|dd6b:d6b                                                                                                                           ; dd6b            ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|dd6b:d6b|altsyncram:altsyncram_component                                                                                           ; altsyncram      ; work         ;
;             |altsyncram_qd91:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|dd6b:d6b|altsyncram:altsyncram_component|altsyncram_qd91:auto_generated                                                            ; altsyncram_qd91 ; work         ;
;       |k555id7:d52|                             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|k555id7:d52                                                                                                                        ; k555id7         ; work         ;
;          |lpm_decode:LPM_DECODE_component|      ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|k555id7:d52|lpm_decode:LPM_DECODE_component                                                                                        ; lpm_decode      ; work         ;
;             |decode_lvf:auto_generated|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|k555id7:d52|lpm_decode:LPM_DECODE_component|decode_lvf:auto_generated                                                              ; decode_lvf      ; work         ;
;       |k555id7_2:d9451|                         ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|k555id7_2:d9451                                                                                                                    ; k555id7_2       ; work         ;
;          |lpm_decode:LPM_DECODE_component|      ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|k555id7_2:d9451|lpm_decode:LPM_DECODE_component                                                                                    ; lpm_decode      ; work         ;
;             |decode_51g:auto_generated|         ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|agat9:agat|k555id7_2:d9451|lpm_decode:LPM_DECODE_component|decode_51g:auto_generated                                                          ; decode_51g      ; work         ;
;    |fdd140cntrl:k2|                             ; 1290 (291)          ; 651 (59)                  ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2                                                                                                                                ; fdd140cntrl     ; work         ;
;       |fdd140:k140|                             ; 182 (181)           ; 36 (35)                   ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|fdd140:k140                                                                                                                    ; fdd140          ; work         ;
;          |disk_II_ram:track_memory|             ; 1 (0)               ; 1 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory                                                                                           ; disk_II_ram     ; work         ;
;             |altsyncram:altsyncram_component|   ; 1 (0)               ; 1 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory|altsyncram:altsyncram_component                                                           ; altsyncram      ; work         ;
;                |altsyncram_l9r1:auto_generated| ; 1 (1)               ; 1 (1)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory|altsyncram:altsyncram_component|altsyncram_l9r1:auto_generated                            ; altsyncram_l9r1 ; work         ;
;          |disk_ii_rom:rom_ii|                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii                                                                                                 ; disk_ii_rom     ; work         ;
;             |altsyncram:Mux7_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|altsyncram:Mux7_rtl_0                                                                           ; altsyncram      ; work         ;
;                |altsyncram_tpu:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|altsyncram:Mux7_rtl_0|altsyncram_tpu:auto_generated                                             ; altsyncram_tpu  ; work         ;
;       |sd_top:sdcrd2|                           ; 817 (67)            ; 556 (27)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|sd_top:sdcrd2                                                                                                                  ; sd_top          ; work         ;
;          |sd_card:sdcrd1|                       ; 750 (55)            ; 529 (40)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1                                                                                                   ; sd_card         ; work         ;
;             |sd_initial:sd_initial_inst|        ; 523 (523)           ; 373 (373)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst                                                                        ; sd_initial      ; work         ;
;             |sd_read:sd_read_inst|              ; 172 (172)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst                                                                              ; sd_read         ; work         ;
;    |fdd840cntrl:k1|                             ; 1292 (283)          ; 671 (39)                  ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1                                                                                                                                ; fdd840cntrl     ; work         ;
;       |fdd840aim:fdd840|                        ; 197 (185)           ; 75 (74)                   ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|fdd840aim:fdd840                                                                                                               ; fdd840aim       ; work         ;
;          |disk2aim_ram:d2aimram|                ; 12 (0)              ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram                                                                                         ; disk2aim_ram    ; work         ;
;             |altsyncram:altsyncram_component|   ; 12 (0)              ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;                |altsyncram_afk1:auto_generated| ; 12 (0)              ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component|altsyncram_afk1:auto_generated                          ; altsyncram_afk1 ; work         ;
;                   |decode_jsa:wren_decode_a|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component|altsyncram_afk1:auto_generated|decode_jsa:wren_decode_a ; decode_jsa      ; work         ;
;                   |mux_iob:mux3|                ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component|altsyncram_afk1:auto_generated|mux_iob:mux3             ; mux_iob         ; work         ;
;          |romfdd840:romfdd1|                    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1                                                                                             ; romfdd840       ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1|altsyncram:altsyncram_component                                                             ; altsyncram      ; work         ;
;                |altsyncram_e2b1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated                              ; altsyncram_e2b1 ; work         ;
;       |sd_top:sdcrd1|                           ; 812 (62)            ; 557 (28)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|sd_top:sdcrd1                                                                                                                  ; sd_top          ; work         ;
;          |sd_card:sdcrd1|                       ; 750 (55)            ; 529 (40)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1                                                                                                   ; sd_card         ; work         ;
;             |sd_initial:sd_initial_inst|        ; 523 (523)           ; 373 (373)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst                                                                        ; sd_initial      ; work         ;
;             |sd_read:sd_read_inst|              ; 172 (172)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst                                                                              ; sd_read         ; work         ;
;    |sysclk:cristall1|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sysclk:cristall1                                                                                                                              ; sysclk          ; work         ;
;       |altpll:altpll_component|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sysclk:cristall1|altpll:altpll_component                                                                                                      ; altpll          ; work         ;
;          |sysclk_altpll:auto_generated|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sysclk:cristall1|altpll:altpll_component|sysclk_altpll:auto_generated                                                                         ; sysclk_altpll   ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |top|fdd140cntrl:k2|sd_top:sdcrd2|step                                ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; step.110 ; step.101 ; step.100 ; step.011 ; step.010 ; step.001 ; step.000 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; step.000 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; step.001 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; step.010 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; step.011 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; step.100 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; step.101 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; step.110 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_state                       ;
+-------------------------+----------------------+-------------------------+----------------------+
; Name                    ; sd_state.STATUS_READ ; sd_state.STATUS_INITIAL ; sd_state.STATUS_IDLE ;
+-------------------------+----------------------+-------------------------+----------------------+
; sd_state.STATUS_INITIAL ; 0                    ; 0                       ; 0                    ;
; sd_state.STATUS_READ    ; 1                    ; 1                       ; 0                    ;
; sd_state.STATUS_IDLE    ; 0                    ; 1                       ; 1                    ;
+-------------------------+----------------------+-------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|read_step ;
+--------------+----------------------------------------------------------------------------------+
; Name         ; read_step.01                                                                     ;
+--------------+----------------------------------------------------------------------------------+
; read_step.00 ; 0                                                                                ;
; read_step.01 ; 1                                                                                ;
+--------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |top|fdd840cntrl:k1|sd_top:sdcrd1|step                                ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; step.110 ; step.101 ; step.100 ; step.011 ; step.010 ; step.001 ; step.000 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; step.000 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; step.001 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; step.010 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; step.011 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; step.100 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; step.101 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; step.110 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_state                       ;
+-------------------------+----------------------+-------------------------+----------------------+
; Name                    ; sd_state.STATUS_READ ; sd_state.STATUS_INITIAL ; sd_state.STATUS_IDLE ;
+-------------------------+----------------------+-------------------------+----------------------+
; sd_state.STATUS_INITIAL ; 0                    ; 0                       ; 0                    ;
; sd_state.STATUS_READ    ; 1                    ; 1                       ; 0                    ;
; sd_state.STATUS_IDLE    ; 0                    ; 1                       ; 1                    ;
+-------------------------+----------------------+-------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|read_step ;
+--------------+----------------------------------------------------------------------------------+
; Name         ; read_step.01                                                                     ;
+--------------+----------------------------------------------------------------------------------+
; read_step.00 ; 0                                                                                ;
; read_step.01 ; 1                                                                                ;
+--------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|agat9:agat|T65:cpu1|Set_Addr_To_r                                                                                                      ;
+-------------------------------+------------------------------+-------------------------------+------------------------------+-------------------------------+
; Name                          ; Set_Addr_To_r.Set_Addr_To_BA ; Set_Addr_To_r.Set_Addr_To_ZPG ; Set_Addr_To_r.Set_Addr_To_SP ; Set_Addr_To_r.Set_Addr_To_PBR ;
+-------------------------------+------------------------------+-------------------------------+------------------------------+-------------------------------+
; Set_Addr_To_r.Set_Addr_To_PBR ; 0                            ; 0                             ; 0                            ; 0                             ;
; Set_Addr_To_r.Set_Addr_To_SP  ; 0                            ; 0                             ; 1                            ; 1                             ;
; Set_Addr_To_r.Set_Addr_To_ZPG ; 0                            ; 1                             ; 0                            ; 1                             ;
; Set_Addr_To_r.Set_Addr_To_BA  ; 1                            ; 0                             ; 0                            ; 1                             ;
+-------------------------------+------------------------------+-------------------------------+------------------------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|agat9:agat|T65:cpu1|Write_Data_r                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------+----------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+----------------------------+
; Name                             ; Write_Data_r.Write_Data_DONTCARE ; Write_Data_r.Write_Data_YB ; Write_Data_r.Write_Data_XB ; Write_Data_r.Write_Data_AXB ; Write_Data_r.Write_Data_AX ; Write_Data_r.Write_Data_PCH ; Write_Data_r.Write_Data_PCL ; Write_Data_r.Write_Data_P ; Write_Data_r.Write_Data_S ; Write_Data_r.Write_Data_Y ; Write_Data_r.Write_Data_X ; Write_Data_r.Write_Data_ABC ; Write_Data_r.Write_Data_DL ;
+----------------------------------+----------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+----------------------------+
; Write_Data_r.Write_Data_DL       ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                          ;
; Write_Data_r.Write_Data_ABC      ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 1                           ; 1                          ;
; Write_Data_r.Write_Data_X        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 1                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_Y        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 1                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_S        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 1                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_P        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 1                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_PCL      ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 1                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_PCH      ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 1                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_AX       ; 0                                ; 0                          ; 0                          ; 0                           ; 1                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_AXB      ; 0                                ; 0                          ; 0                          ; 1                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_XB       ; 0                                ; 0                          ; 1                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_YB       ; 0                                ; 1                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_DONTCARE ; 1                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
+----------------------------------+----------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|agat9:agat|T65:cpu1|ALU_Op_r                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; ALU_Op_r.ALU_OP_XAA ; ALU_Op_r.ALU_OP_SAX ; ALU_Op_r.ALU_OP_ANC ; ALU_Op_r.ALU_OP_ARR ; ALU_Op_r.ALU_OP_INC ; ALU_Op_r.ALU_OP_DEC ; ALU_Op_r.ALU_OP_OR ; ALU_Op_r.ALU_OP_ROR ; ALU_Op_r.ALU_OP_LSR ; ALU_Op_r.ALU_OP_ROL ; ALU_Op_r.ALU_OP_ASL ; ALU_Op_r.ALU_OP_SBC ; ALU_Op_r.ALU_OP_CMP ; ALU_Op_r.ALU_OP_EQ2 ; ALU_Op_r.ALU_OP_EQ1 ; ALU_Op_r.ALU_OP_ADC ; ALU_Op_r.ALU_OP_EOR ; ALU_Op_r.ALU_OP_AND ; ALU_Op_r.ALU_OP_BIT ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; ALU_Op_r.ALU_OP_BIT ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; ALU_Op_r.ALU_OP_AND ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; ALU_Op_r.ALU_OP_EOR ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ADC ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_EQ1 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_EQ2 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_CMP ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_SBC ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ASL ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ROL ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_LSR ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ROR ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_OR  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_DEC ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_INC ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ARR ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ANC ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_SAX ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_XAA ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|agat9:agat|agclk:aclk|clkstep                                                                                                  ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; clkstep.1010 ; clkstep.1001 ; clkstep.1000 ; clkstep.0111 ; clkstep.0101 ; clkstep.0100 ; clkstep.0011 ; clkstep.0010 ; clkstep.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; clkstep.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; clkstep.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; clkstep.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; clkstep.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; clkstep.0101 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; clkstep.0111 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; clkstep.1000 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; clkstep.1001 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; clkstep.1010 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+------------------------------------------------------------------------------+--------------------------------------------------------+
; Register name                                                                ; Reason for Removal                                     ;
+------------------------------------------------------------------------------+--------------------------------------------------------+
; fdd840cntrl:k1|fdd840aim:fdd840|rdy_rst1                                     ; Stuck at GND due to stuck port data_in                 ;
; agat9:agat|T65:cpu1|SO_n_o                                                   ; Stuck at GND due to stuck port data_in                 ;
; agat9:agat|T65:cpu1|Mode_r[0,1]                                              ; Stuck at GND due to stuck port data_in                 ;
; agat9:agat|T65:cpu1|rdy_mod                                                  ; Stuck at GND due to stuck port data_in                 ;
; agat9:agat|T65:cpu1|P[5]                                                     ; Merged with agat9:agat|T65:cpu1|P[4]                   ;
; fdd840cntrl:k1|secsd[25..31]                                                 ; Merged with fdd840cntrl:k1|secsd[24]                   ;
; fdd840cntrl:k1|fdd840aim:fdd840|vv55_14[1..7]                                ; Merged with fdd840cntrl:k1|fdd840aim:fdd840|vv55_14[0] ;
; fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|mystate[3]  ; Stuck at GND due to stuck port data_in                 ;
; fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|mystate[3]  ; Stuck at GND due to stuck port data_in                 ;
; agat9:agat|T65:cpu1|Write_Data_r.Write_Data_S                                ; Lost fanout                                            ;
; agat9:agat|T65:cpu1|Write_Data_r.Write_Data_DONTCARE                         ; Lost fanout                                            ;
; fdd140cntrl:k2|sd_top:sdcrd2|step~9                                          ; Lost fanout                                            ;
; fdd140cntrl:k2|sd_top:sdcrd2|step~10                                         ; Lost fanout                                            ;
; fdd140cntrl:k2|sd_top:sdcrd2|step~11                                         ; Lost fanout                                            ;
; fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_state~7                       ; Lost fanout                                            ;
; fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_state~8                       ; Lost fanout                                            ;
; fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|read_step~5 ; Lost fanout                                            ;
; fdd840cntrl:k1|sd_top:sdcrd1|step~9                                          ; Lost fanout                                            ;
; fdd840cntrl:k1|sd_top:sdcrd1|step~10                                         ; Lost fanout                                            ;
; fdd840cntrl:k1|sd_top:sdcrd1|step~11                                         ; Lost fanout                                            ;
; fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_state~7                       ; Lost fanout                                            ;
; fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_state~8                       ; Lost fanout                                            ;
; fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|read_step~5 ; Lost fanout                                            ;
; agat9:agat|agclk:aclk|clkstep~11                                             ; Lost fanout                                            ;
; agat9:agat|agclk:aclk|clkstep~12                                             ; Lost fanout                                            ;
; agat9:agat|agclk:aclk|clkstep~13                                             ; Lost fanout                                            ;
; agat9:agat|agclk:aclk|clkstep~14                                             ; Lost fanout                                            ;
; fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_state.STATUS_INITIAL          ; Lost fanout                                            ;
; fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_state.STATUS_INITIAL          ; Lost fanout                                            ;
; agat9:agat|T65:cpu1|S[8..15]                                                 ; Lost fanout                                            ;
; fdd140cntrl:k2|sd_top:sdcrd2|addrwrite[13]                                   ; Lost fanout                                            ;
; Total Number of Removed Registers = 51                                       ;                                                        ;
+------------------------------------------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+------+
; Register Name                                            ; Megafunction                                             ; Type ;
+----------------------------------------------------------+----------------------------------------------------------+------+
; fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|dout[0..7] ; fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|Mux7_rtl_0 ; ROM  ;
+----------------------------------------------------------+----------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sectrs[0]                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sectrs[0]                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|read_cnt[4]      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|read_cnt[7]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|agat9:agat|T65:cpu1|S[14]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|mydata_o[5]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|mydata[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|mydata_o[6]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|mydata[1]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|agat9:agat|T65:cpu1|DL[0]                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|agat9:agat|T65:cpu1|S[2]                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|agat9:agat|T65:cpu1|PC[5]                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|cntb[1]          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|cntb[0]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|fdd840cntrl:k1|fdd840aim:fdd840|track[6]                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|aa[4]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|aa[1]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|aa[5]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|aa[3]            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|agat9:agat|T65:cpu1|AD[0]                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|agat9:agat|T65:cpu1|BAL[6]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|agat9:agat|T65:cpu1|BAL[0]                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|agat9:agat|T65:cpu1|PC[10]                                                        ;
; 17:1               ; 43 bits   ; 473 LEs       ; 43 LEs               ; 430 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD0[28]   ;
; 17:1               ; 43 bits   ; 473 LEs       ; 43 LEs               ; 430 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD0[41]   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |top|agat9:agat|T65:cpu1|BAH[1]                                                        ;
; 18:1               ; 34 bits   ; 408 LEs       ; 34 LEs               ; 374 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD55[31]  ;
; 18:1               ; 35 bits   ; 420 LEs       ; 35 LEs               ; 385 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|ACMD41[25] ;
; 18:1               ; 35 bits   ; 420 LEs       ; 35 LEs               ; 385 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD58[34]  ;
; 18:1               ; 34 bits   ; 408 LEs       ; 34 LEs               ; 374 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD55[34]  ;
; 18:1               ; 35 bits   ; 420 LEs       ; 35 LEs               ; 385 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|ACMD41[15] ;
; 18:1               ; 35 bits   ; 420 LEs       ; 35 LEs               ; 385 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD58[12]  ;
; 18:1               ; 37 bits   ; 444 LEs       ; 37 LEs               ; 407 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD8[14]   ;
; 18:1               ; 37 bits   ; 444 LEs       ; 37 LEs               ; 407 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD8[19]   ;
; 18:1               ; 37 bits   ; 444 LEs       ; 37 LEs               ; 407 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD16[23]  ;
; 18:1               ; 37 bits   ; 444 LEs       ; 37 LEs               ; 407 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD16[8]   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; Yes        ; |top|fdd140cntrl:k2|stepsd_140[1]                                                      ;
; 12:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; Yes        ; |top|fdd840cntrl:k1|stepsd[0]                                                          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|fdd840cntrl:k1|fdd840aim:fdd840|reg_data[6]                                       ;
; 12:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |top|fdd840cntrl:k1|fdd840aim:fdd840|reg_data[1]                                       ;
; 19:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|CMD17[43]        ;
; 19:1               ; 32 bits   ; 384 LEs       ; 64 LEs               ; 320 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|CMD17[20]        ;
; 19:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|CMD17[5]         ;
; 19:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|CMD17[47]        ;
; 19:1               ; 32 bits   ; 384 LEs       ; 64 LEs               ; 320 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|CMD17[22]        ;
; 19:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|CMD17[44]        ;
; 19:1               ; 22 bits   ; 264 LEs       ; 22 LEs               ; 242 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|cnt[17]          ;
; 19:1               ; 22 bits   ; 264 LEs       ; 22 LEs               ; 242 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|cnt[16]          ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|mystate[3]       ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|mystate[3]       ;
; 514:1              ; 3 bits    ; 1026 LEs      ; 15 LEs               ; 1011 LEs               ; Yes        ; |top|agat9:agat|DI[6]                                                                  ;
; 514:1              ; 3 bits    ; 1026 LEs      ; 18 LEs               ; 1008 LEs               ; Yes        ; |top|agat9:agat|DI[1]                                                                  ;
; 21:1               ; 10 bits   ; 140 LEs       ; 10 LEs               ; 130 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|cnt[3]     ;
; 21:1               ; 10 bits   ; 140 LEs       ; 10 LEs               ; 130 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|cnt[3]     ;
; 20:1               ; 7 bits    ; 91 LEs        ; 42 LEs               ; 49 LEs                 ; Yes        ; |top|fdd140cntrl:k2|fdd140:k140|phase[2]                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top|fdd840cntrl:k1|secsd[1]                                                           ;
; 9:1                ; 22 bits   ; 132 LEs       ; 44 LEs               ; 88 LEs                 ; Yes        ; |top|fdd140cntrl:k2|secsd_140[14]                                                      ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |top|fdd140cntrl:k2|secsd_140[2]                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|fdd840cntrl:k1|secsd[9]                                                           ;
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |top|fdd840cntrl:k1|secsd[22]                                                          ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |top|fdd840cntrl:k1|secsd[21]                                                          ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD0[46]   ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD0[46]   ;
; 18:1               ; 13 bits   ; 156 LEs       ; 13 LEs               ; 143 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD55[6]   ;
; 18:1               ; 12 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|ACMD41[4]  ;
; 18:1               ; 12 bits   ; 144 LEs       ; 12 LEs               ; 132 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD58[44]  ;
; 18:1               ; 13 bits   ; 156 LEs       ; 13 LEs               ; 143 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD55[40]  ;
; 18:1               ; 12 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|ACMD41[4]  ;
; 18:1               ; 12 bits   ; 144 LEs       ; 12 LEs               ; 132 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD58[46]  ;
; 18:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD8[46]   ;
; 18:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD8[46]   ;
; 18:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD16[1]   ;
; 18:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst|CMD16[6]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|Mux6                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|fdd840cntrl:k1|fdd840aim:fdd840|Mux5                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|T65_ALU:alu|Q[7]                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|T65_ALU:alu|Q[1]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|Selector3                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|Selector3                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst|read_step        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst|read_step        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|fdd140cntrl:k2|dout[4]                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|fdd840cntrl:k1|dout[0]                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|Selector27                                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|T65_MCode:mcode|Mux341                                        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|agat9:agat|T65:cpu1|T65_MCode:mcode|Mux352                                        ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|Selector5                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|Selector3                                                     ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|Selector33                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |top|fdd140cntrl:k2|sd_top:sdcrd2|step                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |top|fdd840cntrl:k1|sd_top:sdcrd1|step                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|T65_ALU:alu|Selector1                                         ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|T65_ALU:alu|Selector6                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|T65_MCode:mcode|Mux259                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|T65_MCode:mcode|Mux257                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |top|agat9:agat|T65:cpu1|T65_MCode:mcode|Mux253                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for agat9:agat|dd6:d6|altsyncram:altsyncram_component|altsyncram_af91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for agat9:agat|dd6b:d6b|altsyncram:altsyncram_component|altsyncram_qd91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for agat9:agat|d3:dd3|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for agat9:agat|d14:dd14|altsyncram:altsyncram_component|altsyncram_06a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for agat9:agat|d21:dd21|altsyncram:altsyncram_component|altsyncram_n2o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component|altsyncram_afk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1 ;
+------------------------------+-------+------+----------------------+
; Assignment                   ; Value ; From ; To                   ;
+------------------------------+-------+------+----------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; init_o~buf0          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; init_o~buf0          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[7]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[7]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[6]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[6]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[5]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[5]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[4]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[4]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[3]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[3]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[2]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[2]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[1]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[1]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[0]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[0]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; myvalid_o~buf0       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; myvalid_o~buf0       ;
+------------------------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory|altsyncram:altsyncram_component|altsyncram_l9r1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1 ;
+------------------------------+-------+------+----------------------+
; Assignment                   ; Value ; From ; To                   ;
+------------------------------+-------+------+----------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; init_o~buf0          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; init_o~buf0          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[7]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[7]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[6]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[6]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[5]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[5]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[4]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[4]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[3]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[3]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[2]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[2]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[1]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[1]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mydata_o[0]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mydata_o[0]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; myvalid_o~buf0       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; myvalid_o~buf0       ;
+------------------------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|altsyncram:Mux7_rtl_0|altsyncram_tpu:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysclk:cristall1|altpll:altpll_component ;
+-------------------------------+--------------------------+----------------------------+
; Parameter Name                ; Value                    ; Type                       ;
+-------------------------------+--------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                    ;
; PLL_TYPE                      ; AUTO                     ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sysclk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                    ;
; LOCK_HIGH                     ; 1                        ; Untyped                    ;
; LOCK_LOW                      ; 1                        ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                    ;
; SKIP_VCO                      ; OFF                      ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                    ;
; BANDWIDTH                     ; 0                        ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                    ;
; DOWN_SPREAD                   ; 0                        ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 13                       ; Signed Integer             ;
; CLK2_MULTIPLY_BY              ; 2                        ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 2                        ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 10                       ; Signed Integer             ;
; CLK2_DIVIDE_BY                ; 1                        ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; -3000                    ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                    ;
; DPA_DIVIDER                   ; 0                        ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                    ;
; VCO_MIN                       ; 0                        ; Untyped                    ;
; VCO_MAX                       ; 0                        ; Untyped                    ;
; VCO_CENTER                    ; 0                        ; Untyped                    ;
; PFD_MIN                       ; 0                        ; Untyped                    ;
; PFD_MAX                       ; 0                        ; Untyped                    ;
; M_INITIAL                     ; 0                        ; Untyped                    ;
; M                             ; 0                        ; Untyped                    ;
; N                             ; 1                        ; Untyped                    ;
; M2                            ; 1                        ; Untyped                    ;
; N2                            ; 1                        ; Untyped                    ;
; SS                            ; 1                        ; Untyped                    ;
; C0_HIGH                       ; 0                        ; Untyped                    ;
; C1_HIGH                       ; 0                        ; Untyped                    ;
; C2_HIGH                       ; 0                        ; Untyped                    ;
; C3_HIGH                       ; 0                        ; Untyped                    ;
; C4_HIGH                       ; 0                        ; Untyped                    ;
; C5_HIGH                       ; 0                        ; Untyped                    ;
; C6_HIGH                       ; 0                        ; Untyped                    ;
; C7_HIGH                       ; 0                        ; Untyped                    ;
; C8_HIGH                       ; 0                        ; Untyped                    ;
; C9_HIGH                       ; 0                        ; Untyped                    ;
; C0_LOW                        ; 0                        ; Untyped                    ;
; C1_LOW                        ; 0                        ; Untyped                    ;
; C2_LOW                        ; 0                        ; Untyped                    ;
; C3_LOW                        ; 0                        ; Untyped                    ;
; C4_LOW                        ; 0                        ; Untyped                    ;
; C5_LOW                        ; 0                        ; Untyped                    ;
; C6_LOW                        ; 0                        ; Untyped                    ;
; C7_LOW                        ; 0                        ; Untyped                    ;
; C8_LOW                        ; 0                        ; Untyped                    ;
; C9_LOW                        ; 0                        ; Untyped                    ;
; C0_INITIAL                    ; 0                        ; Untyped                    ;
; C1_INITIAL                    ; 0                        ; Untyped                    ;
; C2_INITIAL                    ; 0                        ; Untyped                    ;
; C3_INITIAL                    ; 0                        ; Untyped                    ;
; C4_INITIAL                    ; 0                        ; Untyped                    ;
; C5_INITIAL                    ; 0                        ; Untyped                    ;
; C6_INITIAL                    ; 0                        ; Untyped                    ;
; C7_INITIAL                    ; 0                        ; Untyped                    ;
; C8_INITIAL                    ; 0                        ; Untyped                    ;
; C9_INITIAL                    ; 0                        ; Untyped                    ;
; C0_MODE                       ; BYPASS                   ; Untyped                    ;
; C1_MODE                       ; BYPASS                   ; Untyped                    ;
; C2_MODE                       ; BYPASS                   ; Untyped                    ;
; C3_MODE                       ; BYPASS                   ; Untyped                    ;
; C4_MODE                       ; BYPASS                   ; Untyped                    ;
; C5_MODE                       ; BYPASS                   ; Untyped                    ;
; C6_MODE                       ; BYPASS                   ; Untyped                    ;
; C7_MODE                       ; BYPASS                   ; Untyped                    ;
; C8_MODE                       ; BYPASS                   ; Untyped                    ;
; C9_MODE                       ; BYPASS                   ; Untyped                    ;
; C0_PH                         ; 0                        ; Untyped                    ;
; C1_PH                         ; 0                        ; Untyped                    ;
; C2_PH                         ; 0                        ; Untyped                    ;
; C3_PH                         ; 0                        ; Untyped                    ;
; C4_PH                         ; 0                        ; Untyped                    ;
; C5_PH                         ; 0                        ; Untyped                    ;
; C6_PH                         ; 0                        ; Untyped                    ;
; C7_PH                         ; 0                        ; Untyped                    ;
; C8_PH                         ; 0                        ; Untyped                    ;
; C9_PH                         ; 0                        ; Untyped                    ;
; L0_HIGH                       ; 1                        ; Untyped                    ;
; L1_HIGH                       ; 1                        ; Untyped                    ;
; G0_HIGH                       ; 1                        ; Untyped                    ;
; G1_HIGH                       ; 1                        ; Untyped                    ;
; G2_HIGH                       ; 1                        ; Untyped                    ;
; G3_HIGH                       ; 1                        ; Untyped                    ;
; E0_HIGH                       ; 1                        ; Untyped                    ;
; E1_HIGH                       ; 1                        ; Untyped                    ;
; E2_HIGH                       ; 1                        ; Untyped                    ;
; E3_HIGH                       ; 1                        ; Untyped                    ;
; L0_LOW                        ; 1                        ; Untyped                    ;
; L1_LOW                        ; 1                        ; Untyped                    ;
; G0_LOW                        ; 1                        ; Untyped                    ;
; G1_LOW                        ; 1                        ; Untyped                    ;
; G2_LOW                        ; 1                        ; Untyped                    ;
; G3_LOW                        ; 1                        ; Untyped                    ;
; E0_LOW                        ; 1                        ; Untyped                    ;
; E1_LOW                        ; 1                        ; Untyped                    ;
; E2_LOW                        ; 1                        ; Untyped                    ;
; E3_LOW                        ; 1                        ; Untyped                    ;
; L0_INITIAL                    ; 1                        ; Untyped                    ;
; L1_INITIAL                    ; 1                        ; Untyped                    ;
; G0_INITIAL                    ; 1                        ; Untyped                    ;
; G1_INITIAL                    ; 1                        ; Untyped                    ;
; G2_INITIAL                    ; 1                        ; Untyped                    ;
; G3_INITIAL                    ; 1                        ; Untyped                    ;
; E0_INITIAL                    ; 1                        ; Untyped                    ;
; E1_INITIAL                    ; 1                        ; Untyped                    ;
; E2_INITIAL                    ; 1                        ; Untyped                    ;
; E3_INITIAL                    ; 1                        ; Untyped                    ;
; L0_MODE                       ; BYPASS                   ; Untyped                    ;
; L1_MODE                       ; BYPASS                   ; Untyped                    ;
; G0_MODE                       ; BYPASS                   ; Untyped                    ;
; G1_MODE                       ; BYPASS                   ; Untyped                    ;
; G2_MODE                       ; BYPASS                   ; Untyped                    ;
; G3_MODE                       ; BYPASS                   ; Untyped                    ;
; E0_MODE                       ; BYPASS                   ; Untyped                    ;
; E1_MODE                       ; BYPASS                   ; Untyped                    ;
; E2_MODE                       ; BYPASS                   ; Untyped                    ;
; E3_MODE                       ; BYPASS                   ; Untyped                    ;
; L0_PH                         ; 0                        ; Untyped                    ;
; L1_PH                         ; 0                        ; Untyped                    ;
; G0_PH                         ; 0                        ; Untyped                    ;
; G1_PH                         ; 0                        ; Untyped                    ;
; G2_PH                         ; 0                        ; Untyped                    ;
; G3_PH                         ; 0                        ; Untyped                    ;
; E0_PH                         ; 0                        ; Untyped                    ;
; E1_PH                         ; 0                        ; Untyped                    ;
; E2_PH                         ; 0                        ; Untyped                    ;
; E3_PH                         ; 0                        ; Untyped                    ;
; M_PH                          ; 0                        ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; CLK0_COUNTER                  ; G0                       ; Untyped                    ;
; CLK1_COUNTER                  ; G0                       ; Untyped                    ;
; CLK2_COUNTER                  ; G0                       ; Untyped                    ;
; CLK3_COUNTER                  ; G0                       ; Untyped                    ;
; CLK4_COUNTER                  ; G0                       ; Untyped                    ;
; CLK5_COUNTER                  ; G0                       ; Untyped                    ;
; CLK6_COUNTER                  ; E0                       ; Untyped                    ;
; CLK7_COUNTER                  ; E1                       ; Untyped                    ;
; CLK8_COUNTER                  ; E2                       ; Untyped                    ;
; CLK9_COUNTER                  ; E3                       ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                    ;
; M_TIME_DELAY                  ; 0                        ; Untyped                    ;
; N_TIME_DELAY                  ; 0                        ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                    ;
; VCO_POST_SCALE                ; 0                        ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK3                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                    ;
; CBXI_PARAMETER                ; sysclk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE             ;
+-------------------------------+--------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agat9:agat|dd6:d6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ../rom/dd6.hex       ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_af91      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agat9:agat|dd6b:d6b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; ./rom/d6b.hex        ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_qd91      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agat9:agat|clk_div:cpuclks ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; divide         ; 5     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agat9:agat|d3:dd3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 4                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; CLEAR1               ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ../rom/dd3.hex       ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_qb81      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agat9:agat|d14:dd14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; ./rom/dd14.hex       ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_06a1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agat9:agat|k555id7:d52|lpm_decode:LPM_DECODE_component ;
+------------------------+--------------+-------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                        ;
+------------------------+--------------+-------------------------------------------------------------+
; LPM_WIDTH              ; 3            ; Signed Integer                                              ;
; LPM_DECODES            ; 8            ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0            ; Untyped                                                     ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                     ;
; CBXI_PARAMETER         ; decode_lvf   ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                              ;
+------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agat9:agat|k555id7_2:d9451|lpm_decode:LPM_DECODE_component ;
+------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                            ;
+------------------------+--------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 4            ; Signed Integer                                                  ;
; LPM_DECODES            ; 16           ; Signed Integer                                                  ;
; LPM_PIPELINE           ; 0            ; Untyped                                                         ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                         ;
; CBXI_PARAMETER         ; decode_51g   ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                  ;
+------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agat9:agat|d21:dd21|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 4                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 4                    ; Signed Integer                       ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                       ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_n2o1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd840cntrl:k1|fdd840aim:fdd840|fddadr:dc1|lpm_decode:LPM_DECODE_component ;
+------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4            ; Signed Integer                                                                  ;
; LPM_DECODES            ; 16           ; Signed Integer                                                                  ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                         ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                         ;
; CBXI_PARAMETER         ; decode_ucf   ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_afk1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                          ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                       ;
; WIDTH_A                            ; 8                         ; Signed Integer                                                ;
; WIDTHAD_A                          ; 8                         ; Signed Integer                                                ;
; NUMWORDS_A                         ; 256                       ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; WIDTH_B                            ; 1                         ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                       ;
; INIT_FILE                          ; ../rom/fdd/D-PT5-Boot.hex ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e2b1           ; Untyped                                                       ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd840cntrl:k1|sd_top:sdcrd1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; max_sectrs     ; 26    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STATUS_INITIAL ; 0000  ; Unsigned Binary                                                 ;
; STATUS_WRITE   ; 0001  ; Unsigned Binary                                                 ;
; STATUS_READ    ; 0010  ; Unsigned Binary                                                 ;
; STATUS_IDLE    ; 0011  ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                                                            ;
; send_cmd0      ; 0001  ; Unsigned Binary                                                                            ;
; wait_01        ; 0010  ; Unsigned Binary                                                                            ;
; waitb          ; 0011  ; Unsigned Binary                                                                            ;
; send_cmd8      ; 0100  ; Unsigned Binary                                                                            ;
; waita          ; 0101  ; Unsigned Binary                                                                            ;
; send_cmd55     ; 0110  ; Unsigned Binary                                                                            ;
; send_acmd41    ; 0111  ; Unsigned Binary                                                                            ;
; init_done      ; 1000  ; Unsigned Binary                                                                            ;
; init_fail      ; 1001  ; Unsigned Binary                                                                            ;
; send_cmd16     ; 1110  ; Unsigned Binary                                                                            ;
; send_cmd58     ; 1111  ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                                                      ;
; read           ; 0001  ; Unsigned Binary                                                                      ;
; read_wait      ; 0010  ; Unsigned Binary                                                                      ;
; read_data      ; 0011  ; Unsigned Binary                                                                      ;
; read_done      ; 0100  ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ;                      ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_l9r1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd140cntrl:k2|sd_top:sdcrd2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; max_sectrs     ; 13    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STATUS_INITIAL ; 0000  ; Unsigned Binary                                                 ;
; STATUS_WRITE   ; 0001  ; Unsigned Binary                                                 ;
; STATUS_READ    ; 0010  ; Unsigned Binary                                                 ;
; STATUS_IDLE    ; 0011  ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_initial:sd_initial_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                                                            ;
; send_cmd0      ; 0001  ; Unsigned Binary                                                                            ;
; wait_01        ; 0010  ; Unsigned Binary                                                                            ;
; waitb          ; 0011  ; Unsigned Binary                                                                            ;
; send_cmd8      ; 0100  ; Unsigned Binary                                                                            ;
; waita          ; 0101  ; Unsigned Binary                                                                            ;
; send_cmd55     ; 0110  ; Unsigned Binary                                                                            ;
; send_acmd41    ; 0111  ; Unsigned Binary                                                                            ;
; init_done      ; 1000  ; Unsigned Binary                                                                            ;
; init_fail      ; 1001  ; Unsigned Binary                                                                            ;
; send_cmd16     ; 1110  ; Unsigned Binary                                                                            ;
; send_cmd58     ; 1111  ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|sd_read:sd_read_inst ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                                                      ;
; read           ; 0001  ; Unsigned Binary                                                                      ;
; read_wait      ; 0010  ; Unsigned Binary                                                                      ;
; read_data      ; 0011  ; Unsigned Binary                                                                      ;
; read_done      ; 0100  ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|altsyncram:Mux7_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; top.top0.rtl.mif     ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_tpu       ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal201.inc        ; Quartus Prime Install ; work    ; 0aaeb1b8d2a7c847a28c7279c556ac2b ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altpll.tdf            ; Quartus Prime Install ; work    ; f0ab90d5df874f621c3db5e604710a22 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altshift.inc          ; Quartus Prime Install ; work    ; 70fa13aee7d6d160ef20b20de328130a ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; f3d41ffb4586bee11cdf0dfa3f2dc7b6 ;
; libraries/megafunctions/cycloneii_pll.inc     ; Quartus Prime Install ; work    ; 39a0d9d1237d1d0b39c8480c3f9faffc ;
; libraries/megafunctions/declut.inc            ; Quartus Prime Install ; work    ; b1d5939399e5c04dfe1d209af8cc0490 ;
; libraries/megafunctions/lpm_compare.inc       ; Quartus Prime Install ; work    ; aec4ea1b78f4cda1c3effe18f1abbf63 ;
; libraries/megafunctions/lpm_constant.inc      ; Quartus Prime Install ; work    ; dcde044eee59335c1e2fe75d574f9646 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_decode.tdf        ; Quartus Prime Install ; work    ; 6db9fc10e9acf74573e9aeee1c7d71b4 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_pll.inc       ; Quartus Prime Install ; work    ; 5f8211898149ceae8264a0ea5036254f ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
; libraries/megafunctions/stratixii_pll.inc     ; Quartus Prime Install ; work    ; 6d1985e16ab5f59a1fd6b0ae20978a4e ;
; db/altsyncram_06a1.tdf                        ; Project Directory     ; work    ; 5207a9f48398fa09c92fc5d8aaae1933 ;
; db/altsyncram_af91.tdf                        ; Project Directory     ; work    ; f3782817eb865371f2136131d5434ae9 ;
; db/altsyncram_afk1.tdf                        ; Project Directory     ; work    ; 443942ac966841f9c1a94eccdd0b270e ;
; db/altsyncram_e2b1.tdf                        ; Project Directory     ; work    ; 20d9c681f2c4eae8df8e801123ae5b40 ;
; db/altsyncram_l9r1.tdf                        ; Project Directory     ; work    ; b5476ba03cee4b7053fd1d339ff120ed ;
; db/altsyncram_n2o1.tdf                        ; Project Directory     ; work    ; a1b6bcf98a2089bb773c6940c95448d6 ;
; db/altsyncram_qb81.tdf                        ; Project Directory     ; work    ; 48d682315369d3168d85391e88291018 ;
; db/altsyncram_qd91.tdf                        ; Project Directory     ; work    ; 5601be7b0503bebdccf16aedbf141ee8 ;
; db/decode_51g.tdf                             ; Project Directory     ; work    ; 1f4cfd493505fd1318a234aa7a39b7f8 ;
; db/decode_c8a.tdf                             ; Project Directory     ; work    ; f31508d3c1d993fa924cb6ae2b8a022d ;
; db/decode_jsa.tdf                             ; Project Directory     ; work    ; cb2aff759d838a0a91442e6ceb06fa84 ;
; db/decode_lvf.tdf                             ; Project Directory     ; work    ; dae8deed5fd7336178ca7aa336841576 ;
; db/decode_ucf.tdf                             ; Project Directory     ; work    ; 15ba21f1e41995d0401387c7e38e1dd3 ;
; db/mux_iob.tdf                                ; Project Directory     ; work    ; 346eac816fd3c6631803f7d17f69f79f ;
; db/sysclk_altpll.v                            ; Project Directory     ; work    ; e75d503fa2ad5b559121c200c082a070 ;
; rom/d6b.hex                                   ; Project Directory     ; work    ; 9e707ba896c662d40f5c597a7ee6e1a7 ;
; rom/dd14.hex                                  ; Project Directory     ; work    ; f878314a904618083d19facd0702b342 ;
; rom/dd3.hex                                   ; Project Directory     ; work    ; 85911899b1b51e04a29374f361d7de78 ;
; rom/dd6.hex                                   ; Project Directory     ; work    ; 55cc4835994573f809034cf0a9f90906 ;
; rom/fdd/D-PT5-Boot.hex                        ; Project Directory     ; work    ; 2b77c8944180a1692e804d3f165e9ce6 ;
; src/agat9.v                                   ; Project Directory     ; work    ; 0c402784fc2fca62d3e945ceb2e52b9a ;
; src/agclk.v                                   ; Project Directory     ; work    ; 5c2f7014786a28c37d028f2cd300f838 ;
; src/alt/d14.v                                 ; Project Directory     ; work    ; 02af3cfe243f4e33e1c1bbf5f0598032 ;
; src/alt/d21.v                                 ; Project Directory     ; work    ; d80fff49abae5f08d050a95a5c03261e ;
; src/alt/d3.v                                  ; Project Directory     ; work    ; ba8008d369c0b44b4c9eccfde1f8b34f ;
; src/alt/dd6.v                                 ; Project Directory     ; work    ; e30194bab3adb86da3edca3287f32665 ;
; src/alt/dd6b.v                                ; Project Directory     ; work    ; 9d37aff573c26b83b81ed7285ed224ab ;
; src/alt/disk2aim_ram.v                        ; Project Directory     ; work    ; 29ba05fd1f9d93f91ee52b25661b4e64 ;
; src/alt/disk_II_ram.v                         ; Project Directory     ; work    ; c6a23fb7320bdd8856f2f5ddfbc045a8 ;
; src/alt/fddadr.v                              ; Project Directory     ; work    ; 1c2f2a8afe5542f6b489a2630b1a398a ;
; src/alt/k555id7.v                             ; Project Directory     ; work    ; db9d2f97c6c6f972b2e532932e44b31c ;
; src/alt/k555id7_2.v                           ; Project Directory     ; work    ; 9dffa9cb15717b4e3c8cc8c452939439 ;
; src/alt/romfdd840.v                           ; Project Directory     ; work    ; febd0fe6eada415e955a727876dabe4e ;
; src/alt/sysclk.v                              ; Project Directory     ; work    ; d541542c46da4d8513e168e88dddc76c ;
; src/disk_ii_rom.vhd                           ; Project Directory     ; work    ; fee8b22b6f8fde6cbf2c178101209683 ;
; src/fdd140.v                                  ; Project Directory     ; work    ; 6639c35b20977b52555bb6689bf17017 ;
; src/fdd140cntrl.v                             ; Project Directory     ; work    ; 893ab0973a21bc05ab8064d1edf7a943 ;
; src/fdd840aim.v                               ; Project Directory     ; work    ; bcc6140d7bcd88a845a69555349c9d7a ;
; src/fdd840cntrl.v                             ; Project Directory     ; work    ; 4948e455382eafbe85a197e7f6d994ca ;
; src/sd/sd_card.v                              ; Project Directory     ; work    ; ad2762ee6539b7a4c646ff785a89d54f ;
; src/sd/sd_initial.v                           ; Project Directory     ; work    ; 3516518d61f7d90b8d8711a3ef0f12a0 ;
; src/sd/sd_read.v                              ; Project Directory     ; work    ; 328dbaa4f958e1754d28a317ad09d9e5 ;
; src/sd/sd_top.v                               ; Project Directory     ; work    ; 1c5a0687f8d12040008415722269dd1f ;
; src/t65/T65.vhd                               ; Project Directory     ; work    ; 4f4b9f2bed732aa991fad4cd6ac486ae ;
; src/t65/T65_ALU.vhd                           ; Project Directory     ; work    ; e53ea5b5e62a6d7a601636255593502b ;
; src/t65/T65_MCode.vhd                         ; Project Directory     ; work    ; 2085d347eee208b3b4faf6a46acabd93 ;
; src/t65/T65_Pack.vhd                          ; Project Directory     ; work    ; 5451562ee2ae37d76db7991034af8ee3 ;
; src/top.v                                     ; Project Directory     ; work    ; b2f90fcec8e611e0025dbf5c6a698430 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------+----------------------------+
; Type                   ; Count                      ;
+------------------------+----------------------------+
; blackbox               ; 5                          ;
;     mag_keys:mkey      ; 1                          ;
;     qyou:qu1           ; 1                          ;
;     sdram:ram1         ; 1                          ;
;     segm:hex1          ; 1                          ;
;     vga1024x768_v2:vga ; 1                          ;
; boundary_port          ; 88                         ;
; cycloneiii_ff          ; 1560                       ;
;     CLR                ; 170                        ;
;     CLR SCLR           ; 13                         ;
;     CLR SLD            ; 3                          ;
;     ENA                ; 684                        ;
;     ENA CLR            ; 189                        ;
;     ENA CLR SLD        ; 77                         ;
;     ENA SCLR           ; 146                        ;
;     ENA SCLR SLD       ; 5                          ;
;     SCLR               ; 17                         ;
;     SCLR SLD           ; 2                          ;
;     SLD                ; 8                          ;
;     plain              ; 246                        ;
; cycloneiii_lcell_comb  ; 3890                       ;
;     arith              ; 857                        ;
;         2 data inputs  ; 549                        ;
;         3 data inputs  ; 308                        ;
;     normal             ; 3033                       ;
;         0 data inputs  ; 14                         ;
;         1 data inputs  ; 185                        ;
;         2 data inputs  ; 727                        ;
;         3 data inputs  ; 631                        ;
;         4 data inputs  ; 1476                       ;
; cycloneiii_pll         ; 1                          ;
; cycloneiii_ram_block   ; 72                         ;
;                        ;                            ;
; Max LUT depth          ; 15.20                      ;
; Average LUT depth      ; 5.31                       ;
+------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "mag_keys:mkey" Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Entity Name               ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+---------------------------+--------------+
; |top                                                 ; 917 (0)             ; 260 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                           ; top                       ; work         ;
;    |mag_keys:mkey|                                   ; 917 (193)           ; 260 (69)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mag_keys:mkey                                                             ; mag_keys                  ; work         ;
;       |altera_up_ps2:ps2|                            ; 206 (38)            ; 113 (18)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mag_keys:mkey|altera_up_ps2:ps2                                           ; altera_up_ps2             ; work         ;
;          |altera_up_ps2_command_out:PS2_Command_Out| ; 139 (139)           ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out ; altera_up_ps2_command_out ; work         ;
;          |altera_up_ps2_data_in:PS2_Data_In|         ; 29 (29)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_data_in:PS2_Data_In         ; altera_up_ps2_data_in     ; work         ;
;       |kcode:kcd|                                    ; 432 (432)           ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mag_keys:mkey|kcode:kcd                                                   ; kcode                     ; work         ;
;       |mring_fifo:mff1|                              ; 86 (86)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mag_keys:mkey|mring_fifo:mff1                                             ; mring_fifo                ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mag_keys:mkey|altera_up_ps2:ps2|s_ps2_transceiver                                                                                                                                                                                       ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver                                                                                                                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal                                                                                   ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|ps2_command[5..7]   ; Merged with mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|ps2_command[3] ;
; mag_keys:mkey|the_command[5..7]                                                               ; Merged with mag_keys:mkey|the_command[3]                                                             ;
; mag_keys:mkey|the_command[4]                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|ps2_command[4]      ; Stuck at GND due to stuck port data_in                                                               ;
; mag_keys:mkey|altera_up_ps2:ps2|s_ps2_transceiver~2                                           ; Lost fanout                                                                                          ;
; mag_keys:mkey|altera_up_ps2:ps2|s_ps2_transceiver~3                                           ; Lost fanout                                                                                          ;
; mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~2 ; Lost fanout                                                                                          ;
; mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~3 ; Lost fanout                                                                                          ;
; mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter~4 ; Lost fanout                                                                                          ;
; mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~2            ; Lost fanout                                                                                          ;
; mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver~3            ; Lost fanout                                                                                          ;
; Total Number of Removed Registers = 15                                                        ;                                                                                                      ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                                   ;
+------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; mag_keys:mkey|the_command[4] ; Stuck at GND              ; mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|ps2_command[4] ;
;                              ; due to stuck port data_in ;                                                                                          ;
+------------------------------+---------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|ps2_command[8]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|mag_keys:mkey|skipcode[2]                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|mring_fifo:mff1|bfifo[7][4]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|mring_fifo:mff1|bfifo[6][6]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|mring_fifo:mff1|bfifo[5][5]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|mring_fifo:mff1|bfifo[4][7]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|mring_fifo:mff1|bfifo[3][6]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|mring_fifo:mff1|bfifo[2][7]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|mring_fifo:mff1|bfifo[1][4]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|mring_fifo:mff1|bfifo[0][7]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[1]                   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter[11]        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[3] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|mag_keys:mkey|the_command[4]                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|mag_keys:mkey|the_command[0]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|mag_keys:mkey|altera_up_ps2:ps2|idle_counter[3]                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[15]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[0]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_data_in:PS2_Data_In|data_count[1]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|mag_keys:mkey|disk_nom[3][0]                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|mag_keys:mkey|disk_nom[2][6]                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|mag_keys:mkey|disk_nom[1][6]                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|mag_keys:mkey|disk_nom[0][1]                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top|mag_keys:mkey|count_set[0]                                                                            ;
; 15:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |top|mag_keys:mkey|keycode[1]                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|mag_keys:mkey|Mux0                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|mag_keys:mkey|comb                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mag_keys:mkey|altera_up_ps2:ps2 ;
+------------------------+--------+--------------------------------------------+
; Parameter Name         ; Value  ; Type                                       ;
+------------------------+--------+--------------------------------------------+
; CLOCK_CYCLES_FOR_101US ; 5050   ; Signed Integer                             ;
; DATA_WIDTH_FOR_101US   ; 13     ; Signed Integer                             ;
; CLOCK_CYCLES_FOR_15MS  ; 750000 ; Signed Integer                             ;
; DATA_WIDTH_FOR_15MS    ; 20     ; Signed Integer                             ;
; CLOCK_CYCLES_FOR_2MS   ; 100000 ; Signed Integer                             ;
; DATA_WIDTH_FOR_2MS     ; 17     ; Signed Integer                             ;
+------------------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out ;
+------------------------------------+--------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value  ; Type                                                                     ;
+------------------------------------+--------+--------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050   ; Signed Integer                                                           ;
; DATA_WIDTH_FOR_101US               ; 13     ; Signed Integer                                                           ;
; CLOCK_CYCLES_FOR_15MS              ; 750000 ; Signed Integer                                                           ;
; DATA_WIDTH_FOR_15MS                ; 20     ; Signed Integer                                                           ;
; CLOCK_CYCLES_FOR_2MS               ; 100000 ; Signed Integer                                                           ;
; DATA_WIDTH_FOR_2MS                 ; 17     ; Signed Integer                                                           ;
; PS2_STATE_0_IDLE                   ; 000    ; Unsigned Binary                                                          ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001    ; Unsigned Binary                                                          ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010    ; Unsigned Binary                                                          ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011    ; Unsigned Binary                                                          ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100    ; Unsigned Binary                                                          ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101    ; Unsigned Binary                                                          ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110    ; Unsigned Binary                                                          ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111    ; Unsigned Binary                                                          ;
+------------------------------------+--------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                               ;
+----------------------------------------+-------------------+---------+----------------------------------+
; File                                   ; Location          ; Library ; Checksum                         ;
+----------------------------------------+-------------------+---------+----------------------------------+
; src/mag_keys.v                         ; Project Directory ; work    ; 1c262c5f54414e29162bebc1dce45bd9 ;
; src/magkey/altera_up_ps2.v             ; Project Directory ; work    ; c3252c3aa61e3eff57150be8f31dad55 ;
; src/magkey/altera_up_ps2_command_out.v ; Project Directory ; work    ; 446d65d64d040ff1847c9a9a22a74f68 ;
; src/magkey/altera_up_ps2_data_in.v     ; Project Directory ; work    ; 6df23dda49a1414ac8457bd3f5d6104e ;
; src/magkey/kcode.v                     ; Project Directory ; work    ; 58b48892d00b161a529b2056ca4af6f3 ;
; src/magkey/mringfifo.v                 ; Project Directory ; work    ; 8053427e2fe2bce3ff3a9af2d622f322 ;
+----------------------------------------+-------------------+---------+----------------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition mag_keys:mkey ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 51                                    ;
; cycloneiii_ff         ; 260                                   ;
;     CLR               ; 15                                    ;
;     ENA               ; 146                                   ;
;     ENA CLR           ; 7                                     ;
;     ENA SCLR          ; 18                                    ;
;     SCLR              ; 26                                    ;
;     SLD               ; 2                                     ;
;     plain             ; 46                                    ;
; cycloneiii_io_obuf    ; 2                                     ;
; cycloneiii_lcell_comb ; 917                                   ;
;     arith             ; 61                                    ;
;         2 data inputs ; 55                                    ;
;         3 data inputs ; 6                                     ;
;     normal            ; 856                                   ;
;         1 data inputs ; 5                                     ;
;         2 data inputs ; 77                                    ;
;         3 data inputs ; 126                                   ;
;         4 data inputs ; 648                                   ;
;                       ;                                       ;
; Max LUT depth         ; 11.00                                 ;
; Average LUT depth     ; 4.51                                  ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "qyou:qu1" Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                         ; 60 (0)              ; 31 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                        ; top             ; work         ;
;    |qyou:qu1|                                ; 60 (60)             ; 31 (31)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|qyou:qu1                                                                               ; qyou            ; work         ;
;       |ramcache:rmch1|                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|qyou:qu1|ramcache:rmch1                                                                ; ramcache        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|qyou:qu1|ramcache:rmch1|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_8fn1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|qyou:qu1|ramcache:rmch1|altsyncram:altsyncram_component|altsyncram_8fn1:auto_generated ; altsyncram_8fn1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; qyou:qu1|address_ram_ch[2]            ; Merged with qyou:qu1|address_ram_ch[1] ;
; qyou:qu1|address_ram_ch[1]            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |top|qyou:qu1|address_ram_ch[16] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for qyou:qu1|ramcache:rmch1|altsyncram:altsyncram_component|altsyncram_8fn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qyou:qu1|ramcache:rmch1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                           ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_8fn1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal201.inc        ; Quartus Prime Install ; work    ; 0aaeb1b8d2a7c847a28c7279c556ac2b ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; f3d41ffb4586bee11cdf0dfa3f2dc7b6 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
; db/altsyncram_8fn1.tdf                        ; Project Directory     ; work    ; 77a836552ca02fc897c89d90ab493e41 ;
; src/alt/ramcache.v                            ; Project Directory     ; work    ; b30472f82c8bf830292b3b13d4cce5ab ;
; src/qyou.v                                    ; Project Directory     ; work    ; e6665a57bdde14d1316bdbbba4279b4e ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+----------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition qyou:qu1 ;
+-----------------------+----------------------------------+
; Type                  ; Count                            ;
+-----------------------+----------------------------------+
; boundary_port         ; 121                              ;
; cycloneiii_ff         ; 31                               ;
;     CLR               ; 7                                ;
;     CLR SCLR          ; 2                                ;
;     CLR SLD           ; 1                                ;
;     ENA CLR           ; 21                               ;
; cycloneiii_lcell_comb ; 60                               ;
;     normal            ; 60                               ;
;         1 data inputs ; 1                                ;
;         2 data inputs ; 28                               ;
;         3 data inputs ; 9                                ;
;         4 data inputs ; 22                               ;
; cycloneiii_ram_block  ; 16                               ;
;                       ;                                  ;
; Max LUT depth         ; 5.00                             ;
; Average LUT depth     ; 2.90                             ;
+-----------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sdram:ram1" Resource Utilization by Entity                                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 172 (0)             ; 153 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                ; top         ; work         ;
;    |sdram:ram1|            ; 172 (172)           ; 153 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram:ram1     ; sdram       ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; sdram:ram1|state[5..9,11..31]          ; Merged with sdram:ram1|state[10]       ;
; sdram:ram1|state[10]                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 27 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sdram:ram1|new_dqm[0]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|sdram:ram1|save_addr[2]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sdram:ram1|new_dqmcpu[1]    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top|sdram:ram1|refresh_count[9] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|sdram:ram1|SDRAM_A[8]~reg0  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|sdram:ram1|SDRAM_A[0]~reg0  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|sdram:ram1|refresh_count[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|sdram:ram1|SDRAM_BA         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+-------------------------------------------------------------------------------+
; Partition Dependent Files                                                     ;
+--------------+-------------------+---------+----------------------------------+
; File         ; Location          ; Library ; Checksum                         ;
+--------------+-------------------+---------+----------------------------------+
; src/sdram.sv ; Project Directory ; work    ; f034b61421532c01119f0631e460b706 ;
+--------------+-------------------+---------+----------------------------------+


+------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sdram:ram1 ;
+-----------------------+------------------------------------+
; Type                  ; Count                              ;
+-----------------------+------------------------------------+
; boundary_port         ; 144                                ;
; cycloneiii_ff         ; 153                                ;
;     ENA               ; 70                                 ;
;     plain             ; 83                                 ;
; cycloneiii_io_obuf    ; 16                                 ;
; cycloneiii_lcell_comb ; 172                                ;
;     arith             ; 13                                 ;
;         2 data inputs ; 13                                 ;
;     normal            ; 159                                ;
;         0 data inputs ; 2                                  ;
;         1 data inputs ; 1                                  ;
;         2 data inputs ; 18                                 ;
;         3 data inputs ; 49                                 ;
;         4 data inputs ; 89                                 ;
;                       ;                                    ;
; Max LUT depth         ; 6.00                               ;
; Average LUT depth     ; 2.34                               ;
+-----------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "segm:hex1" Resource Utilization by Entity                                                                                                                                                     ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 84 (0)              ; 47 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                ; top         ; work         ;
;    |segm:hex1|             ; 84 (84)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|segm:hex1      ; segm        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|segm:hex1|seg_dig[1]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|segm:hex1|_seg[5]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: segm:hex1                                                                                                               ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                             ; Type            ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; T1MS           ; 00000000000000111101000010010000                                                                                                  ; Unsigned Binary ;
; SGM            ; 001101100011011010001111101100101001011110111111001111011011111110101001001101111011010110011101001011011010111010001001001110111 ; Unsigned Binary ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Partition Dependent Files                                                     ;
+--------------+-------------------+---------+----------------------------------+
; File         ; Location          ; Library ; Checksum                         ;
+--------------+-------------------+---------+----------------------------------+
; src/hexseg.v ; Project Directory ; work    ; 5c9d1ee3bcf00ea4b48dfd99f596744a ;
+--------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition segm:hex1 ;
+-----------------------+-----------------------------------+
; Type                  ; Count                             ;
+-----------------------+-----------------------------------+
; boundary_port         ; 24                                ;
; cycloneiii_ff         ; 47                                ;
;     ENA               ; 5                                 ;
;     ENA SLD           ; 6                                 ;
;     plain             ; 36                                ;
; cycloneiii_lcell_comb ; 84                                ;
;     arith             ; 32                                ;
;         2 data inputs ; 32                                ;
;     normal            ; 52                                ;
;         1 data inputs ; 1                                 ;
;         2 data inputs ; 3                                 ;
;         3 data inputs ; 8                                 ;
;         4 data inputs ; 40                                ;
;                       ;                                   ;
; Max LUT depth         ; 4.20                              ;
; Average LUT depth     ; 2.77                              ;
+-----------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "vga1024x768_v2:vga" Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                         ; 372 (0)             ; 127 (0)                   ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                         ; top             ; work         ;
;    |vga1024x768_v2:vga|                      ; 372 (319)           ; 127 (99)                  ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga                                                                                      ; vga1024x768_v2  ; work         ;
;       |cgsrcolor:cgsr1|                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|cgsrcolor:cgsr1                                                                      ; cgsrcolor       ; work         ;
;          |lpm_mux:LPM_MUX_component|         ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|cgsrcolor:cgsr1|lpm_mux:LPM_MUX_component                                            ; lpm_mux         ; work         ;
;             |mux_drc:auto_generated|         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|cgsrcolor:cgsr1|lpm_mux:LPM_MUX_component|mux_drc:auto_generated                     ; mux_drc         ; work         ;
;       |cgvrcolor:cgvr1|                      ; 10 (0)              ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|cgvrcolor:cgvr1                                                                      ; cgvrcolor       ; work         ;
;          |lpm_mux:LPM_MUX_component|         ; 10 (0)              ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|cgvrcolor:cgvr1|lpm_mux:LPM_MUX_component                                            ; lpm_mux         ; work         ;
;             |mux_8pe:auto_generated|         ; 10 (10)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|cgvrcolor:cgvr1|lpm_mux:LPM_MUX_component|mux_8pe:auto_generated                     ; mux_8pe         ; work         ;
;       |dd64:zg1|                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|dd64:zg1                                                                             ; dd64            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|dd64:zg1|altsyncram:altsyncram_component                                             ; altsyncram      ; work         ;
;             |altsyncram_f4a1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|dd64:zg1|altsyncram:altsyncram_component|altsyncram_f4a1:auto_generated              ; altsyncram_f4a1 ; work         ;
;       |pal_T32:plT32|                        ; 14 (14)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|pal_T32:plT32                                                                        ; pal_T32         ; work         ;
;       |pal_T40:plT40|                        ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|pal_T40:plT40                                                                        ; pal_T40         ; work         ;
;       |pal_apple_gr:appl_gr|                 ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|pal_apple_gr:appl_gr                                                                 ; pal_apple_gr    ; work         ;
;       |pal_cgsr:plcgsr|                      ; 3 (3)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|pal_cgsr:plcgsr                                                                      ; pal_cgsr        ; work         ;
;       |pal_cgvr:plcgvr|                      ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|pal_cgvr:plcgvr                                                                      ; pal_cgvr        ; work         ;
;       |pal_mono:plm1|                        ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|pal_mono:plm1                                                                        ; pal_mono        ; work         ;
;       |ramcachevga:cachevga1|                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|ramcachevga:cachevga1                                                                ; ramcachevga     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|ramcachevga:cachevga1|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_cvq1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|ramcachevga:cachevga1|altsyncram:altsyncram_component|altsyncram_cvq1:auto_generated ; altsyncram_cvq1 ; work         ;
;       |ramcachevga:cachevga2|                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|ramcachevga:cachevga2                                                                ; ramcachevga     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|ramcachevga:cachevga2|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_cvq1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga1024x768_v2:vga|ramcachevga:cachevga2|altsyncram:altsyncram_component|altsyncram_cvq1:auto_generated ; altsyncram_cvq1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+---------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                          ;
+---------------------------------------------------------------+-------------------------------------------------------------+
; vga1024x768_v2:vga|addr[0..2,16..23]                          ; Stuck at GND due to stuck port data_in                      ;
; vga1024x768_v2:vga|pal_apple_gr:appl_gr|rgb[0..2,5..8,11..13] ; Stuck at GND due to stuck port data_in                      ;
; vga1024x768_v2:vga|pal_mono:plm1|rgb[0..2,5..8,11..13]        ; Stuck at GND due to stuck port data_in                      ;
; vga1024x768_v2:vga|pal_cgsr:plcgsr|rgb[0..2,5..8,11..13]      ; Stuck at GND due to stuck port data_in                      ;
; vga1024x768_v2:vga|pal_cgvr:plcgvr|rgb[0..2,5..8,11..13]      ; Stuck at GND due to stuck port data_in                      ;
; vga1024x768_v2:vga|pal_T32:plT32|rgb[0..2,5..8,11..13]        ; Stuck at GND due to stuck port data_in                      ;
; vga1024x768_v2:vga|rgb[11]~reg0                               ; Merged with vga1024x768_v2:vga|rgb[0]~reg0                  ;
; vga1024x768_v2:vga|rgb[12]~reg0                               ; Merged with vga1024x768_v2:vga|rgb[0]~reg0                  ;
; vga1024x768_v2:vga|rgb[13]~reg0                               ; Merged with vga1024x768_v2:vga|rgb[0]~reg0                  ;
; vga1024x768_v2:vga|rgb[1]~reg0                                ; Merged with vga1024x768_v2:vga|rgb[0]~reg0                  ;
; vga1024x768_v2:vga|rgb[2]~reg0                                ; Merged with vga1024x768_v2:vga|rgb[0]~reg0                  ;
; vga1024x768_v2:vga|rgb[5]~reg0                                ; Merged with vga1024x768_v2:vga|rgb[0]~reg0                  ;
; vga1024x768_v2:vga|rgb[6]~reg0                                ; Merged with vga1024x768_v2:vga|rgb[0]~reg0                  ;
; vga1024x768_v2:vga|rgb[7]~reg0                                ; Merged with vga1024x768_v2:vga|rgb[0]~reg0                  ;
; vga1024x768_v2:vga|rgb[8]~reg0                                ; Merged with vga1024x768_v2:vga|rgb[0]~reg0                  ;
; vga1024x768_v2:vga|pal_T40:plT40|rgb[1,2,5..8,11..13]         ; Merged with vga1024x768_v2:vga|pal_T40:plT40|rgb[0]         ;
; vga1024x768_v2:vga|pal_cgvr:plcgvr|rgb[4]                     ; Merged with vga1024x768_v2:vga|pal_cgvr:plcgvr|rgb[3]       ;
; vga1024x768_v2:vga|pal_apple_gr:appl_gr|rgb[4]                ; Merged with vga1024x768_v2:vga|pal_apple_gr:appl_gr|rgb[3]  ;
; vga1024x768_v2:vga|pal_T40:plT40|rgb[3,4,15]                  ; Merged with vga1024x768_v2:vga|pal_T40:plT40|rgb[14]        ;
; vga1024x768_v2:vga|pal_mono:plm1|rgb[4,15]                    ; Merged with vga1024x768_v2:vga|pal_mono:plm1|rgb[14]        ;
; vga1024x768_v2:vga|pal_cgvr:plcgvr|rgb[9]                     ; Merged with vga1024x768_v2:vga|pal_cgvr:plcgvr|rgb[10]      ;
; vga1024x768_v2:vga|pal_T32:plT32|rgb[9]                       ; Merged with vga1024x768_v2:vga|pal_T32:plT32|rgb[10]        ;
; vga1024x768_v2:vga|pal_mono:plm1|rgb[9]                       ; Merged with vga1024x768_v2:vga|pal_mono:plm1|rgb[10]        ;
; vga1024x768_v2:vga|pal_apple_gr:appl_gr|rgb[9]                ; Merged with vga1024x768_v2:vga|pal_apple_gr:appl_gr|rgb[10] ;
; vga1024x768_v2:vga|pal_T40:plT40|rgb[9]                       ; Merged with vga1024x768_v2:vga|pal_T40:plT40|rgb[10]        ;
; vga1024x768_v2:vga|pal_cgvr:plcgvr|rgb[15]                    ; Merged with vga1024x768_v2:vga|pal_cgvr:plcgvr|rgb[14]      ;
; vga1024x768_v2:vga|pal_T32:plT32|rgb[15]                      ; Merged with vga1024x768_v2:vga|pal_T32:plT32|rgb[14]        ;
; vga1024x768_v2:vga|pal_apple_gr:appl_gr|rgb[15]               ; Merged with vga1024x768_v2:vga|pal_apple_gr:appl_gr|rgb[14] ;
; Total Number of Removed Registers = 94                        ;                                                             ;
+---------------------------------------------------------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|vga1024x768_v2:vga|y[0]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vga1024x768_v2:vga|count_ram_agat[0] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|vga1024x768_v2:vga|Yagat[2]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|vga1024x768_v2:vga|Yapple[0]         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vga1024x768_v2:vga|Xapple[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|vga1024x768_v2:vga|countXapple[0]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|vga1024x768_v2:vga|countYagat[1]     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|vga1024x768_v2:vga|countX7apple[1]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|vga1024x768_v2:vga|addr[6]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|vga1024x768_v2:vga|addr[10]          ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |top|vga1024x768_v2:vga|rgb[15]~reg0      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|vga1024x768_v2:vga|buff_agat_full    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|vga1024x768_v2:vga|addrzg[9]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga1024x768_v2:vga|ramcachevga:cachevga1|altsyncram:altsyncram_component|altsyncram_cvq1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga1024x768_v2:vga|ramcachevga:cachevga2|altsyncram:altsyncram_component|altsyncram_cvq1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga1024x768_v2:vga|dd64:zg1|altsyncram:altsyncram_component|altsyncram_f4a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga1024x768_v2:vga|ramcachevga:cachevga1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                                            ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                            ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_cvq1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga1024x768_v2:vga|ramcachevga:cachevga2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                                            ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                            ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_cvq1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga1024x768_v2:vga|dd64:zg1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ../rom/D64.hex       ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_f4a1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga1024x768_v2:vga|cgvrcolor:cgvr1|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                              ;
+------------------------+--------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 2            ; Signed Integer                                                    ;
; LPM_SIZE               ; 8            ; Signed Integer                                                    ;
; LPM_WIDTHS             ; 3            ; Signed Integer                                                    ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                    ;
; CBXI_PARAMETER         ; mux_8pe      ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                           ;
+------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga1024x768_v2:vga|cgsrcolor:cgsr1|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                              ;
+------------------------+--------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 4            ; Signed Integer                                                    ;
; LPM_SIZE               ; 4            ; Signed Integer                                                    ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                                    ;
; LPM_PIPELINE           ; 0            ; Untyped                                                           ;
; CBXI_PARAMETER         ; mux_drc      ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                           ;
+------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal201.inc        ; Quartus Prime Install ; work    ; 0aaeb1b8d2a7c847a28c7279c556ac2b ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altshift.inc          ; Quartus Prime Install ; work    ; 70fa13aee7d6d160ef20b20de328130a ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; f3d41ffb4586bee11cdf0dfa3f2dc7b6 ;
; libraries/megafunctions/bypassff.inc          ; Quartus Prime Install ; work    ; 8e8df160d449a63ec15dc86ecf2b373f ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/lpm_mux.tdf           ; Quartus Prime Install ; work    ; f8b4963812b6e7937399b025aee79af0 ;
; libraries/megafunctions/muxlut.inc            ; Quartus Prime Install ; work    ; f172666ca13e5e31e107e3f6cb35af52 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
; db/altsyncram_cvq1.tdf                        ; Project Directory     ; work    ; fa9f9e448b9dc74283bc230097dd73fa ;
; db/altsyncram_f4a1.tdf                        ; Project Directory     ; work    ; c0b8b30c131b5b9b8448e0ac3046d63a ;
; db/mux_8pe.tdf                                ; Project Directory     ; work    ; b7ca12117bce01560e523ce83c4de790 ;
; db/mux_drc.tdf                                ; Project Directory     ; work    ; 882f482ae88dc937441e54b3bc9f06d0 ;
; rom/D64.hex                                   ; Project Directory     ; work    ; 0fc0709f6c89bae698f1c473d70a46a3 ;
; src/alt/cgsrcolor.v                           ; Project Directory     ; work    ; 6a0f9d6916b61e2e7088900a41bfc636 ;
; src/alt/cgvrcolor.v                           ; Project Directory     ; work    ; 27f6214b0d7369300d71280e112380ea ;
; src/alt/dd64.v                                ; Project Directory     ; work    ; 3da391bedc1ffc7df1ada461c46eb722 ;
; src/alt/ramcachevga.v                         ; Project Directory     ; work    ; a2614232683c033bb7edea6d5bc22e60 ;
; src/vga1024x768_v2.v                          ; Project Directory     ; work    ; 2c826dd8c8faf89ba6b6c7ba7d26bcc1 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition vga1024x768_v2:vga ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; boundary_port         ; 80                                         ;
; cycloneiii_ff         ; 127                                        ;
;     ENA               ; 24                                         ;
;     ENA SCLR          ; 22                                         ;
;     ENA SCLR SLD      ; 3                                          ;
;     ENA SLD           ; 7                                          ;
;     SCLR              ; 1                                          ;
;     SLD               ; 3                                          ;
;     plain             ; 67                                         ;
; cycloneiii_lcell_comb ; 373                                        ;
;     arith             ; 54                                         ;
;         2 data inputs ; 49                                         ;
;         3 data inputs ; 5                                          ;
;     normal            ; 319                                        ;
;         0 data inputs ; 2                                          ;
;         1 data inputs ; 10                                         ;
;         2 data inputs ; 31                                         ;
;         3 data inputs ; 86                                         ;
;         4 data inputs ; 190                                        ;
; cycloneiii_ram_block  ; 40                                         ;
;                       ;                                            ;
; Max LUT depth         ; 6.00                                       ;
; Average LUT depth     ; 3.13                                       ;
+-----------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fdd140cntrl:k2|sd_top:sdcrd2"                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; addrwrite[13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fdd140cntrl:k2|fdd140:k140"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; track_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fdd140cntrl:k2"                                                                                                                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SD_cd     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SD_cd[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; nofdd     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data_come ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mystate   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst"              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rx    ; Output ; Info     ; Explicitly unconnected                                                              ;
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fdd840cntrl:k1|fdd840aim:fdd840|fddadr:dc1"                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; eq01 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; eq02 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; eq03 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; eq04 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; eq05 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; eq06 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; eq07 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; eq08 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; eq09 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; eq0a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; eq00 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; eq0b ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; eq0c ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; eq0d ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; eq0e ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; eq0f ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fdd840cntrl:k1|fdd840aim:fdd840"                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; doutask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "mag_keys:mkey|kcode:kcd" ;
+-----------------+-------+----------+----------------+
; Port            ; Type  ; Severity ; Details        ;
+-----------------+-------+----------+----------------+
; code_ps2[12..8] ; Input ; Info     ; Stuck at GND   ;
+-----------------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mag_keys:mkey|altera_up_ps2:ps2"                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; error_communication_timed_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agat9:agat|k555id7_2:d9451"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; eq7  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "agat9:agat|d14:dd14" ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; address[8..7] ; Input ; Info     ; Stuck at VCC ;
; address[10]   ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agat9:agat|T65:cpu1|T65_ALU:alu"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; p_out[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agat9:agat|T65:cpu1"                                                                                                ;
+---------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity         ; Details                                                                                                  ;
+---------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; mode    ; Input  ; Info             ; Stuck at GND                                                                                             ;
; enable  ; Input  ; Info             ; Stuck at VCC                                                                                             ;
; rdy     ; Input  ; Info             ; Stuck at VCC                                                                                             ;
; abort_n ; Input  ; Info             ; Stuck at VCC                                                                                             ;
; so_n    ; Input  ; Info             ; Stuck at GND                                                                                             ;
; sync    ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; a       ; Output ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 24 elements in the same dimension ;
; ef      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mf      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xf      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ml_n    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vp_n    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vda     ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vpa     ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; regs    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; debug   ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agat9:agat"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ios[4..3]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ios[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ds[4..3]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ds[1..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:ram1"                                                                             ;
+--------------+-----------------+----------+------------------------------------------------------------------------+
; Port         ; Type            ; Severity ; Details                                                                ;
+--------------+-----------------+----------+------------------------------------------------------------------------+
; addr[23..16] ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
+--------------+-----------------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "qyou:qu1|ramcache:rmch1" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; wraddress[3] ; Input ; Info     ; Stuck at GND      ;
; rdaddress[3] ; Input ; Info     ; Stuck at GND      ;
+--------------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qyou:qu1"                                                                                                                                 ;
+---------------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                ; Type             ; Severity ; Details                                                                                                          ;
+---------------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+
; address[23..17]     ; Partition Input  ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                           ;
; address_ram[23..17] ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+---------------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segm:hex1"                                                                         ;
+---------+-----------------+----------+------------------------------------------------------------------------+
; Port    ; Type            ; Severity ; Details                                                                ;
+---------+-----------------+----------+------------------------------------------------------------------------+
; num2[3] ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
+---------+-----------------+----------+------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Tue Feb 21 15:48:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file src/6502/ag6502.v
    Info (12023): Found entity 1: ag6502_decimal File: /workspace/verilog/cycl4/new/agat9/src/6502/ag6502.v Line: 40
    Info (12023): Found entity 2: ag6502_alu File: /workspace/verilog/cycl4/new/agat9/src/6502/ag6502.v Line: 50
    Info (12023): Found entity 3: ag6502 File: /workspace/verilog/cycl4/new/agat9/src/6502/ag6502.v Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file src/magkey/mringfifo.v
    Info (12023): Found entity 1: mring_fifo File: /workspace/verilog/cycl4/new/agat9/src/magkey/mringfifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/magkey/kcode.v
    Info (12023): Found entity 1: kcode File: /workspace/verilog/cycl4/new/agat9/src/magkey/kcode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/magkey/fifo.v
    Info (12023): Found entity 1: fifo File: /workspace/verilog/cycl4/new/agat9/src/magkey/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/magkey/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: altera_up_ps2_data_in File: /workspace/verilog/cycl4/new/agat9/src/magkey/altera_up_ps2_data_in.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/magkey/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: altera_up_ps2_command_out File: /workspace/verilog/cycl4/new/agat9/src/magkey/altera_up_ps2_command_out.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/magkey/altera_up_ps2.v
    Info (12023): Found entity 1: altera_up_ps2 File: /workspace/verilog/cycl4/new/agat9/src/magkey/altera_up_ps2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/k555id7_2.v
    Info (12023): Found entity 1: k555id7_2 File: /workspace/verilog/cycl4/new/agat9/src/alt/k555id7_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/mag_keys.v
    Info (12023): Found entity 1: mag_keys File: /workspace/verilog/cycl4/new/agat9/src/mag_keys.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/d21.v
    Info (12023): Found entity 1: d21 File: /workspace/verilog/cycl4/new/agat9/src/alt/d21.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/k555id7.v
    Info (12023): Found entity 1: k555id7 File: /workspace/verilog/cycl4/new/agat9/src/alt/k555id7.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/d14.v
    Info (12023): Found entity 1: d14 File: /workspace/verilog/cycl4/new/agat9/src/alt/d14.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/d3.v
    Info (12023): Found entity 1: d3 File: /workspace/verilog/cycl4/new/agat9/src/alt/d3.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file src/disk_ii_rom.vhd
    Info (12022): Found design unit 1: disk_ii_rom-rtl File: /workspace/verilog/cycl4/new/agat9/src/disk_ii_rom.vhd Line: 12
    Info (12023): Found entity 1: disk_ii_rom File: /workspace/verilog/cycl4/new/agat9/src/disk_ii_rom.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/disk_II_ram.v
    Info (12023): Found entity 1: disk_II_ram File: /workspace/verilog/cycl4/new/agat9/src/alt/disk_II_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/fdd140.v
    Info (12023): Found entity 1: fdd140 File: /workspace/verilog/cycl4/new/agat9/src/fdd140.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/romfdd840.v
    Info (12023): Found entity 1: romfdd840 File: /workspace/verilog/cycl4/new/agat9/src/alt/romfdd840.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/disk2aim_ram.v
    Info (12023): Found entity 1: disk2aim_ram File: /workspace/verilog/cycl4/new/agat9/src/alt/disk2aim_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/fddadr.v
    Info (12023): Found entity 1: fddadr File: /workspace/verilog/cycl4/new/agat9/src/alt/fddadr.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/fdd840aim.v
    Info (12023): Found entity 1: fdd840aim File: /workspace/verilog/cycl4/new/agat9/src/fdd840aim.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sd/sd_write.v
    Info (12023): Found entity 1: sd_write File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_write.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/sd/sd_top.v
    Info (12023): Found entity 1: sd_top File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sd/sd_read.v
    Info (12023): Found entity 1: sd_read File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_read.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/sd/sd_initial.v
    Info (12023): Found entity 1: sd_initial File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_initial.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/sd/sd_card.v
    Info (12023): Found entity 1: sd_card File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 1
Info (12021): Found 2 design units, including 0 entities, in source file src/t65/T65_Pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: /workspace/verilog/cycl4/new/agat9/src/t65/T65_Pack.vhd Line: 55
    Info (12022): Found design unit 2: T65_Pack-body File: /workspace/verilog/cycl4/new/agat9/src/t65/T65_Pack.vhd Line: 154
Info (12021): Found 2 design units, including 1 entities, in source file src/t65/T65_ALU.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: /workspace/verilog/cycl4/new/agat9/src/t65/T65_ALU.vhd Line: 69
    Info (12023): Found entity 1: T65_ALU File: /workspace/verilog/cycl4/new/agat9/src/t65/T65_ALU.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file src/t65/T65_MCode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: /workspace/verilog/cycl4/new/agat9/src/t65/T65_MCode.vhd Line: 94
    Info (12023): Found entity 1: T65_MCode File: /workspace/verilog/cycl4/new/agat9/src/t65/T65_MCode.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file src/t65/T65.vhd
    Info (12022): Found design unit 1: T65-rtl File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 164
    Info (12023): Found entity 1: T65 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 134
Info (12021): Found 2 design units, including 2 entities, in source file src/agclk.v
    Info (12023): Found entity 1: agclk File: /workspace/verilog/cycl4/new/agat9/src/agclk.v Line: 1
    Info (12023): Found entity 2: clk_div File: /workspace/verilog/cycl4/new/agat9/src/agclk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/dd6.v
    Info (12023): Found entity 1: dd6 File: /workspace/verilog/cycl4/new/agat9/src/alt/dd6.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/agat9.v
    Info (12023): Found entity 1: agat9 File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/cgvrcolor.v
    Info (12023): Found entity 1: cgvrcolor File: /workspace/verilog/cycl4/new/agat9/src/alt/cgvrcolor.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/cgsrcolor.v
    Info (12023): Found entity 1: cgsrcolor File: /workspace/verilog/cycl4/new/agat9/src/alt/cgsrcolor.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/dd64.v
    Info (12023): Found entity 1: dd64 File: /workspace/verilog/cycl4/new/agat9/src/alt/dd64.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/ramcachevga.v
    Info (12023): Found entity 1: ramcachevga File: /workspace/verilog/cycl4/new/agat9/src/alt/ramcachevga.v Line: 40
Info (12021): Found 7 design units, including 7 entities, in source file src/vga1024x768_v2.v
    Info (12023): Found entity 1: vga1024x768_v2 File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 1
    Info (12023): Found entity 2: pal_cgvr File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 309
    Info (12023): Found entity 3: pal_T32 File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 342
    Info (12023): Found entity 4: pal_cgsr File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 391
    Info (12023): Found entity 5: pal_mono File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 420
    Info (12023): Found entity 6: pal_apple_gr File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 439
    Info (12023): Found entity 7: pal_T40 File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 460
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram.sv
    Info (12023): Found entity 1: sdram File: /workspace/verilog/cycl4/new/agat9/src/sdram.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/ramcache.v
    Info (12023): Found entity 1: ramcache File: /workspace/verilog/cycl4/new/agat9/src/alt/ramcache.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/qyou.v
    Info (12023): Found entity 1: qyou File: /workspace/verilog/cycl4/new/agat9/src/qyou.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/sysclk.v
    Info (12023): Found entity 1: sysclk File: /workspace/verilog/cycl4/new/agat9/src/alt/sysclk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/hexseg.v
    Info (12023): Found entity 1: segm File: /workspace/verilog/cycl4/new/agat9/src/hexseg.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/top.v
    Info (12023): Found entity 1: top File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/fdd840cntrl.v
    Info (12023): Found entity 1: fdd840cntrl File: /workspace/verilog/cycl4/new/agat9/src/fdd840cntrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/fdd140cntrl.v
    Info (12023): Found entity 1: fdd140cntrl File: /workspace/verilog/cycl4/new/agat9/src/fdd140cntrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/alt/dd6b.v
    Info (12023): Found entity 1: dd6b File: /workspace/verilog/cycl4/new/agat9/src/alt/dd6b.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "sysclk" for hierarchy "sysclk:cristall1" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 81
Info (12128): Elaborating entity "altpll" for hierarchy "sysclk:cristall1|altpll:altpll_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/sysclk.v Line: 107
Info (12130): Elaborated megafunction instantiation "sysclk:cristall1|altpll:altpll_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/sysclk.v Line: 107
Info (12133): Instantiated megafunction "sysclk:cristall1|altpll:altpll_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/sysclk.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "-3000"
    Info (12134): Parameter "clk3_divide_by" = "10"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "13"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sysclk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sysclk_altpll.v
    Info (12023): Found entity 1: sysclk_altpll File: /workspace/verilog/cycl4/new/agat9/db/sysclk_altpll.v Line: 30
Info (12128): Elaborating entity "sysclk_altpll" for hierarchy "sysclk:cristall1|altpll:altpll_component|sysclk_altpll:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "segm" for hierarchy "segm:hex1" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 101
Info (12128): Elaborating entity "qyou" for hierarchy "qyou:qu1" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 132
Info (12128): Elaborating entity "ramcache" for hierarchy "qyou:qu1|ramcache:rmch1" File: /workspace/verilog/cycl4/new/agat9/src/qyou.v Line: 87
Info (12128): Elaborating entity "altsyncram" for hierarchy "qyou:qu1|ramcache:rmch1|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/ramcache.v Line: 89
Info (12130): Elaborated megafunction instantiation "qyou:qu1|ramcache:rmch1|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/ramcache.v Line: 89
Info (12133): Instantiated megafunction "qyou:qu1|ramcache:rmch1|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/ramcache.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8fn1.tdf
    Info (12023): Found entity 1: altsyncram_8fn1 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_8fn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8fn1" for hierarchy "qyou:qu1|ramcache:rmch1|altsyncram:altsyncram_component|altsyncram_8fn1:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:ram1" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 176
Info (12128): Elaborating entity "vga1024x768_v2" for hierarchy "vga1024x768_v2:vga" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 211
Info (12128): Elaborating entity "ramcachevga" for hierarchy "vga1024x768_v2:vga|ramcachevga:cachevga1" File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 185
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga1024x768_v2:vga|ramcachevga:cachevga1|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/ramcachevga.v Line: 92
Info (12130): Elaborated megafunction instantiation "vga1024x768_v2:vga|ramcachevga:cachevga1|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/ramcachevga.v Line: 92
Info (12133): Instantiated megafunction "vga1024x768_v2:vga|ramcachevga:cachevga1|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/ramcachevga.v Line: 92
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cvq1.tdf
    Info (12023): Found entity 1: altsyncram_cvq1 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_cvq1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cvq1" for hierarchy "vga1024x768_v2:vga|ramcachevga:cachevga1|altsyncram:altsyncram_component|altsyncram_cvq1:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dd64" for hierarchy "vga1024x768_v2:vga|dd64:zg1" File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 220
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga1024x768_v2:vga|dd64:zg1|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/dd64.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga1024x768_v2:vga|dd64:zg1|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/dd64.v Line: 82
Info (12133): Instantiated megafunction "vga1024x768_v2:vga|dd64:zg1|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/dd64.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom/D64.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f4a1.tdf
    Info (12023): Found entity 1: altsyncram_f4a1 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_f4a1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f4a1" for hierarchy "vga1024x768_v2:vga|dd64:zg1|altsyncram:altsyncram_component|altsyncram_f4a1:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pal_T32" for hierarchy "vga1024x768_v2:vga|pal_T32:plT32" File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 224
Info (12128): Elaborating entity "cgvrcolor" for hierarchy "vga1024x768_v2:vga|cgvrcolor:cgvr1" File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 245
Info (12128): Elaborating entity "lpm_mux" for hierarchy "vga1024x768_v2:vga|cgvrcolor:cgvr1|lpm_mux:LPM_MUX_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/cgvrcolor.v Line: 87
Info (12130): Elaborated megafunction instantiation "vga1024x768_v2:vga|cgvrcolor:cgvr1|lpm_mux:LPM_MUX_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/cgvrcolor.v Line: 87
Info (12133): Instantiated megafunction "vga1024x768_v2:vga|cgvrcolor:cgvr1|lpm_mux:LPM_MUX_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/cgvrcolor.v Line: 87
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_size" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "2"
    Info (12134): Parameter "lpm_widths" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8pe.tdf
    Info (12023): Found entity 1: mux_8pe File: /workspace/verilog/cycl4/new/agat9/db/mux_8pe.tdf Line: 23
Info (12128): Elaborating entity "mux_8pe" for hierarchy "vga1024x768_v2:vga|cgvrcolor:cgvr1|lpm_mux:LPM_MUX_component|mux_8pe:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "pal_cgvr" for hierarchy "vga1024x768_v2:vga|pal_cgvr:plcgvr" File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 249
Info (12128): Elaborating entity "cgsrcolor" for hierarchy "vga1024x768_v2:vga|cgsrcolor:cgsr1" File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 264
Info (12128): Elaborating entity "lpm_mux" for hierarchy "vga1024x768_v2:vga|cgsrcolor:cgsr1|lpm_mux:LPM_MUX_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/cgsrcolor.v Line: 73
Info (12130): Elaborated megafunction instantiation "vga1024x768_v2:vga|cgsrcolor:cgsr1|lpm_mux:LPM_MUX_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/cgsrcolor.v Line: 73
Info (12133): Instantiated megafunction "vga1024x768_v2:vga|cgsrcolor:cgsr1|lpm_mux:LPM_MUX_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/cgsrcolor.v Line: 73
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_drc.tdf
    Info (12023): Found entity 1: mux_drc File: /workspace/verilog/cycl4/new/agat9/db/mux_drc.tdf Line: 23
Info (12128): Elaborating entity "mux_drc" for hierarchy "vga1024x768_v2:vga|cgsrcolor:cgsr1|lpm_mux:LPM_MUX_component|mux_drc:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "pal_cgsr" for hierarchy "vga1024x768_v2:vga|pal_cgsr:plcgsr" File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 267
Info (12128): Elaborating entity "pal_mono" for hierarchy "vga1024x768_v2:vga|pal_mono:plm1" File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 278
Info (12128): Elaborating entity "pal_T40" for hierarchy "vga1024x768_v2:vga|pal_T40:plT40" File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 287
Info (12128): Elaborating entity "pal_apple_gr" for hierarchy "vga1024x768_v2:vga|pal_apple_gr:appl_gr" File: /workspace/verilog/cycl4/new/agat9/src/vga1024x768_v2.v Line: 298
Info (12128): Elaborating entity "agat9" for hierarchy "agat9:agat" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 273
Info (10264): Verilog HDL Case Statement information at agat9.v(188): all case item expressions in this case statement are onehot File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 188
Info (12128): Elaborating entity "dd6" for hierarchy "agat9:agat|dd6:d6" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "agat9:agat|dd6:d6|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/dd6.v Line: 82
Info (12130): Elaborated megafunction instantiation "agat9:agat|dd6:d6|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/dd6.v Line: 82
Info (12133): Instantiated megafunction "agat9:agat|dd6:d6|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/dd6.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom/dd6.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_af91.tdf
    Info (12023): Found entity 1: altsyncram_af91 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_af91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_af91" for hierarchy "agat9:agat|dd6:d6|altsyncram:altsyncram_component|altsyncram_af91:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dd6b" for hierarchy "agat9:agat|dd6b:d6b" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 84
Info (12128): Elaborating entity "altsyncram" for hierarchy "agat9:agat|dd6b:d6b|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/dd6b.v Line: 82
Info (12130): Elaborated megafunction instantiation "agat9:agat|dd6b:d6b|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/dd6b.v Line: 82
Info (12133): Instantiated megafunction "agat9:agat|dd6b:d6b|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/dd6b.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./rom/d6b.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qd91.tdf
    Info (12023): Found entity 1: altsyncram_qd91 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_qd91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qd91" for hierarchy "agat9:agat|dd6b:d6b|altsyncram:altsyncram_component|altsyncram_qd91:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "clk_div" for hierarchy "agat9:agat|clk_div:cpuclks" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 109
Info (12128): Elaborating entity "agclk" for hierarchy "agat9:agat|agclk:aclk" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 120
Info (12128): Elaborating entity "T65" for hierarchy "agat9:agat|T65:cpu1" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 129
Info (12128): Elaborating entity "T65_MCode" for hierarchy "agat9:agat|T65:cpu1|T65_MCode:mcode" File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 272
Info (12128): Elaborating entity "T65_ALU" for hierarchy "agat9:agat|T65:cpu1|T65_ALU:alu" File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 309
Info (12128): Elaborating entity "d3" for hierarchy "agat9:agat|d3:dd3" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 217
Info (12128): Elaborating entity "altsyncram" for hierarchy "agat9:agat|d3:dd3|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/d3.v Line: 86
Info (12130): Elaborated megafunction instantiation "agat9:agat|d3:dd3|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/d3.v Line: 86
Info (12133): Instantiated megafunction "agat9:agat|d3:dd3|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/d3.v Line: 86
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom/dd3.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qb81.tdf
    Info (12023): Found entity 1: altsyncram_qb81 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_qb81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qb81" for hierarchy "agat9:agat|d3:dd3|altsyncram:altsyncram_component|altsyncram_qb81:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "d14" for hierarchy "agat9:agat|d14:dd14" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 223
Info (12128): Elaborating entity "altsyncram" for hierarchy "agat9:agat|d14:dd14|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/d14.v Line: 82
Info (12130): Elaborated megafunction instantiation "agat9:agat|d14:dd14|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/d14.v Line: 82
Info (12133): Instantiated megafunction "agat9:agat|d14:dd14|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/d14.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./rom/dd14.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_06a1.tdf
    Info (12023): Found entity 1: altsyncram_06a1 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_06a1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_06a1" for hierarchy "agat9:agat|d14:dd14|altsyncram:altsyncram_component|altsyncram_06a1:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "k555id7" for hierarchy "agat9:agat|k555id7:d52" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 234
Info (12128): Elaborating entity "lpm_decode" for hierarchy "agat9:agat|k555id7:d52|lpm_decode:LPM_DECODE_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/k555id7.v Line: 91
Info (12130): Elaborated megafunction instantiation "agat9:agat|k555id7:d52|lpm_decode:LPM_DECODE_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/k555id7.v Line: 91
Info (12133): Instantiated megafunction "agat9:agat|k555id7:d52|lpm_decode:LPM_DECODE_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/k555id7.v Line: 91
    Info (12134): Parameter "lpm_decodes" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lvf.tdf
    Info (12023): Found entity 1: decode_lvf File: /workspace/verilog/cycl4/new/agat9/db/decode_lvf.tdf Line: 23
Info (12128): Elaborating entity "decode_lvf" for hierarchy "agat9:agat|k555id7:d52|lpm_decode:LPM_DECODE_component|decode_lvf:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Info (12128): Elaborating entity "k555id7_2" for hierarchy "agat9:agat|k555id7_2:d9451" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 245
Info (12128): Elaborating entity "lpm_decode" for hierarchy "agat9:agat|k555id7_2:d9451|lpm_decode:LPM_DECODE_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/k555id7_2.v Line: 123
Info (12130): Elaborated megafunction instantiation "agat9:agat|k555id7_2:d9451|lpm_decode:LPM_DECODE_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/k555id7_2.v Line: 123
Info (12133): Instantiated megafunction "agat9:agat|k555id7_2:d9451|lpm_decode:LPM_DECODE_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/k555id7_2.v Line: 123
    Info (12134): Parameter "lpm_decodes" = "16"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_51g.tdf
    Info (12023): Found entity 1: decode_51g File: /workspace/verilog/cycl4/new/agat9/db/decode_51g.tdf Line: 23
Info (12128): Elaborating entity "decode_51g" for hierarchy "agat9:agat|k555id7_2:d9451|lpm_decode:LPM_DECODE_component|decode_51g:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Info (12128): Elaborating entity "d21" for hierarchy "agat9:agat|d21:dd21" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 259
Info (12128): Elaborating entity "altsyncram" for hierarchy "agat9:agat|d21:dd21|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/d21.v Line: 89
Info (12130): Elaborated megafunction instantiation "agat9:agat|d21:dd21|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/d21.v Line: 89
Info (12133): Instantiated megafunction "agat9:agat|d21:dd21|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/d21.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n2o1.tdf
    Info (12023): Found entity 1: altsyncram_n2o1 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_n2o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n2o1" for hierarchy "agat9:agat|d21:dd21|altsyncram:altsyncram_component|altsyncram_n2o1:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mag_keys" for hierarchy "mag_keys:mkey" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 305
Info (12128): Elaborating entity "altera_up_ps2" for hierarchy "mag_keys:mkey|altera_up_ps2:ps2" File: /workspace/verilog/cycl4/new/agat9/src/mag_keys.v Line: 69
Info (12128): Elaborating entity "altera_up_ps2_data_in" for hierarchy "mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_data_in:PS2_Data_In" File: /workspace/verilog/cycl4/new/agat9/src/magkey/altera_up_ps2.v Line: 255
Info (12128): Elaborating entity "altera_up_ps2_command_out" for hierarchy "mag_keys:mkey|altera_up_ps2:ps2|altera_up_ps2_command_out:PS2_Command_Out" File: /workspace/verilog/cycl4/new/agat9/src/magkey/altera_up_ps2.v Line: 275
Info (12128): Elaborating entity "kcode" for hierarchy "mag_keys:mkey|kcode:kcd" File: /workspace/verilog/cycl4/new/agat9/src/mag_keys.v Line: 151
Info (12128): Elaborating entity "mring_fifo" for hierarchy "mag_keys:mkey|mring_fifo:mff1" File: /workspace/verilog/cycl4/new/agat9/src/mag_keys.v Line: 165
Info (12128): Elaborating entity "fdd840cntrl" for hierarchy "fdd840cntrl:k1" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 331
Info (12128): Elaborating entity "fdd840aim" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840" File: /workspace/verilog/cycl4/new/agat9/src/fdd840cntrl.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at fdd840aim.v(71): object "rkrw" assigned a value but never read File: /workspace/verilog/cycl4/new/agat9/src/fdd840aim.v Line: 71
Warning (10036): Verilog HDL or VHDL warning at fdd840aim.v(72): object "rkpkon" assigned a value but never read File: /workspace/verilog/cycl4/new/agat9/src/fdd840aim.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at fdd840aim.v(76): object "rknop" assigned a value but never read File: /workspace/verilog/cycl4/new/agat9/src/fdd840aim.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at fdd840aim.v(77): object "rkpk" assigned a value but never read File: /workspace/verilog/cycl4/new/agat9/src/fdd840aim.v Line: 77
Info (10264): Verilog HDL Case Statement information at fdd840aim.v(131): all case item expressions in this case statement are onehot File: /workspace/verilog/cycl4/new/agat9/src/fdd840aim.v Line: 131
Info (12128): Elaborating entity "fddadr" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|fddadr:dc1" File: /workspace/verilog/cycl4/new/agat9/src/fdd840aim.v Line: 97
Info (12128): Elaborating entity "lpm_decode" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|fddadr:dc1|lpm_decode:LPM_DECODE_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/fddadr.v Line: 121
Info (12130): Elaborated megafunction instantiation "fdd840cntrl:k1|fdd840aim:fdd840|fddadr:dc1|lpm_decode:LPM_DECODE_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/fddadr.v Line: 121
Info (12133): Instantiated megafunction "fdd840cntrl:k1|fdd840aim:fdd840|fddadr:dc1|lpm_decode:LPM_DECODE_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/fddadr.v Line: 121
    Info (12134): Parameter "lpm_decodes" = "16"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ucf.tdf
    Info (12023): Found entity 1: decode_ucf File: /workspace/verilog/cycl4/new/agat9/db/decode_ucf.tdf Line: 23
Info (12128): Elaborating entity "decode_ucf" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|fddadr:dc1|lpm_decode:LPM_DECODE_component|decode_ucf:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Info (12128): Elaborating entity "disk2aim_ram" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram" File: /workspace/verilog/cycl4/new/agat9/src/fdd840aim.v Line: 163
Info (12128): Elaborating entity "altsyncram" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/disk2aim_ram.v Line: 91
Info (12130): Elaborated megafunction instantiation "fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/disk2aim_ram.v Line: 91
Info (12133): Instantiated megafunction "fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/disk2aim_ram.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_afk1.tdf
    Info (12023): Found entity 1: altsyncram_afk1 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_afk1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_afk1" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component|altsyncram_afk1:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /workspace/verilog/cycl4/new/agat9/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component|altsyncram_afk1:auto_generated|decode_jsa:decode2" File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_afk1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: /workspace/verilog/cycl4/new/agat9/db/decode_c8a.tdf Line: 23
Info (12128): Elaborating entity "decode_c8a" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component|altsyncram_afk1:auto_generated|decode_c8a:rden_decode_b" File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_afk1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: /workspace/verilog/cycl4/new/agat9/db/mux_iob.tdf Line: 23
Info (12128): Elaborating entity "mux_iob" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|disk2aim_ram:d2aimram|altsyncram:altsyncram_component|altsyncram_afk1:auto_generated|mux_iob:mux3" File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_afk1.tdf Line: 49
Info (12128): Elaborating entity "romfdd840" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1" File: /workspace/verilog/cycl4/new/agat9/src/fdd840aim.v Line: 222
Info (12128): Elaborating entity "altsyncram" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/romfdd840.v Line: 82
Info (12130): Elaborated megafunction instantiation "fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/romfdd840.v Line: 82
Info (12133): Instantiated megafunction "fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/romfdd840.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom/fdd/D-PT5-Boot.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2b1.tdf
    Info (12023): Found entity 1: altsyncram_e2b1 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_e2b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e2b1" for hierarchy "fdd840cntrl:k1|fdd840aim:fdd840|romfdd840:romfdd1|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sd_top" for hierarchy "fdd840cntrl:k1|sd_top:sdcrd1" File: /workspace/verilog/cycl4/new/agat9/src/fdd840cntrl.v Line: 92
Info (10264): Verilog HDL Case Statement information at sd_top.v(88): all case item expressions in this case statement are onehot File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_top.v Line: 88
Info (12128): Elaborating entity "sd_card" for hierarchy "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_top.v Line: 64
Info (10264): Verilog HDL Case Statement information at sd_card.v(146): all case item expressions in this case statement are onehot File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 146
Info (12128): Elaborating entity "sd_initial" for hierarchy "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_initial:sd_initial_inst" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 117
Info (12128): Elaborating entity "sd_read" for hierarchy "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|sd_read:sd_read_inst" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
Info (12128): Elaborating entity "fdd140cntrl" for hierarchy "fdd140cntrl:k2" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 358
Info (12128): Elaborating entity "fdd140" for hierarchy "fdd140cntrl:k2|fdd140:k140" File: /workspace/verilog/cycl4/new/agat9/src/fdd140cntrl.v Line: 69
Info (12128): Elaborating entity "disk_II_ram" for hierarchy "fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory" File: /workspace/verilog/cycl4/new/agat9/src/fdd140.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/disk_II_ram.v Line: 92
Info (12130): Elaborated megafunction instantiation "fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory|altsyncram:altsyncram_component" File: /workspace/verilog/cycl4/new/agat9/src/alt/disk_II_ram.v Line: 92
Info (12133): Instantiated megafunction "fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory|altsyncram:altsyncram_component" with the following parameter: File: /workspace/verilog/cycl4/new/agat9/src/alt/disk_II_ram.v Line: 92
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l9r1.tdf
    Info (12023): Found entity 1: altsyncram_l9r1 File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_l9r1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l9r1" for hierarchy "fdd140cntrl:k2|fdd140:k140|disk_II_ram:track_memory|altsyncram:altsyncram_component|altsyncram_l9r1:auto_generated" File: /home/alex/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "disk_ii_rom" for hierarchy "fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii" File: /workspace/verilog/cycl4/new/agat9/src/fdd140.v Line: 150
Info (12128): Elaborating entity "sd_top" for hierarchy "fdd140cntrl:k2|sd_top:sdcrd2" File: /workspace/verilog/cycl4/new/agat9/src/fdd140cntrl.v Line: 89
Info (10264): Verilog HDL Case Statement information at sd_top.v(88): all case item expressions in this case statement are onehot File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_top.v Line: 88
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
Info (12208): 5 design partitions do not require synthesis
    Info (12229): Partition "segm:hex1" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "qyou:qu1" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sdram:ram1" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "vga1024x768_v2:vga" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "mag_keys:mkey" does not require synthesis because there were no relevant design changes
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|PCAdder[0] File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 189
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|T65_MCode:mcode|Mux290 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65_MCode.vhd Line: 234
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|T65_MCode:mcode|Mux178 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65_MCode.vhd Line: 771
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|PCAdder[1] File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 189
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|PCAdder[2] File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 189
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|PCAdder[3] File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 189
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|PCAdder[7] File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 189
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|PCAdder[4] File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 189
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|PCAdder[5] File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 189
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|PCAdder[6] File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 189
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|Selector25 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 628
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|Selector27~0 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 628
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|Selector26 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 628
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|Selector27 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 628
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|Selector24 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 628
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|Selector30 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 628
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|Selector28 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 628
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|Selector29 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 628
    Warning (19017): Found clock multiplexer agat9:agat|T65:cpu1|Selector31 File: /workspace/verilog/cycl4/new/agat9/src/t65/T65.vhd Line: 628
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to top.top0.rtl.mif
Info (12130): Elaborated megafunction instantiation "fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "fdd140cntrl:k2|fdd140:k140|disk_ii_rom:rom_ii|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "top.top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tpu.tdf
    Info (12023): Found entity 1: altsyncram_tpu File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_tpu.tdf Line: 28
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 54
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "agat9:agat|pa" is converted into an equivalent circuit using register "agat9:agat|pa~_emulated" and latch "agat9:agat|pa~2" File: /workspace/verilog/cycl4/new/agat9/src/agat9.v Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "PS2_CLK~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 36
    Warning (13010): Node "PS2_DAT~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 37
    Warning (13010): Node "SDRAM_DQ[0]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[1]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[2]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[3]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[4]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[5]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[6]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[7]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[8]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[9]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[10]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[11]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[12]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[13]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[14]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
    Warning (13010): Node "SDRAM_DQ[15]~synth" File: /workspace/verilog/cycl4/new/agat9/src/top.v Line: 60
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "agat9:agat|d14:dd14|altsyncram:altsyncram_component|altsyncram_06a1:auto_generated|ALTSYNCRAM" File: /workspace/verilog/cycl4/new/agat9/db/altsyncram_06a1.tdf Line: 32
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|init_o" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 23
    Info (17048): Logic cell "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|init_o" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 23
    Info (17048): Logic cell "fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|myvalid_o" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 27
    Info (17048): Logic cell "fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|mydata_o[4]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|mydata_o[3]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|mydata_o[2]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|mydata_o[1]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|mydata_o[0]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|mydata_o[7]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|mydata_o[6]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd140cntrl:k2|sd_top:sdcrd2|sd_card:sdcrd1|mydata_o[5]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|myvalid_o" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 27
    Info (17048): Logic cell "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|mydata_o[4]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|mydata_o[5]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|mydata_o[6]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|mydata_o[7]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|mydata_o[3]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|mydata_o[2]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|mydata_o[0]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
    Info (17048): Logic cell "fdd840cntrl:k1|sd_top:sdcrd1|sd_card:sdcrd1|mydata_o[1]" File: /workspace/verilog/cycl4/new/agat9/src/sd/sd_card.v Line: 139
Info (21057): Implemented 4259 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 65 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 4093 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21071): Implemented 5 partitions
Info (144001): Generated suppressed messages file /workspace/verilog/cycl4/new/agat9/output_files/top.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 575 megabytes
    Info: Processing ended: Tue Feb 21 15:48:47 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /workspace/verilog/cycl4/new/agat9/output_files/top.map.smsg.


