
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 1.92

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.52 source latency wr_ptr[1]$_DFFE_PN0P_/CLK ^
  -0.52 target latency mem[3][7]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net25 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.15    0.16    0.88 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.15    0.00    0.88 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    20    0.09    0.15    0.20    1.08 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.15    0.00    1.09 ^ rd_ptr[4]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.09   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.01    0.30 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.22    0.52 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.06    0.00    0.52 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.52   clock reconvergence pessimism
                          0.35    0.88   library removal time
                                  0.88   data required time
-----------------------------------------------------------------------------
                                  0.88   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)


Startpoint: wr_data[0] (input port clocked by core_clock)
Endpoint: mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ wr_data[0] (in)
                                         wr_data[0] (net)
                  0.00    0.00    0.20 ^ input3/A (sky130_fd_sc_hd__clkbuf_4)
    16    0.05    0.16    0.20    0.40 ^ input3/X (sky130_fd_sc_hd__clkbuf_4)
                                         net4 (net)
                  0.16    0.00    0.40 ^ mem[4][0]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    0.30 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.06    0.22    0.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.06    0.00    0.52 ^ mem[4][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.52   clock reconvergence pessimism
                         -0.14    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_valid$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net25 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.15    0.16    0.88 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.15    0.00    0.88 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    20    0.09    0.15    0.20    1.08 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.15    0.01    1.09 ^ rd_valid$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.09   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.01    5.30 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.22    5.52 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.06    0.00    5.52 ^ rd_valid$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.52   clock reconvergence pessimism
                          0.19    5.71   library recovery time
                                  5.71   data required time
-----------------------------------------------------------------------------
                                  5.71   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  4.63   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[3][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.01    0.30 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.22    0.52 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.06    0.00    0.52 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.09    0.36    0.89 ^ rd_ptr[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_addr[1] (net)
                  0.09    0.00    0.89 ^ _238_/A (sky130_fd_sc_hd__buf_6)
     5    0.04    0.09    0.15    1.03 ^ _238_/X (sky130_fd_sc_hd__buf_6)
                                         _055_ (net)
                  0.09    0.00    1.04 ^ _239_/A (sky130_fd_sc_hd__buf_6)
    10    0.07    0.15    0.18    1.22 ^ _239_/X (sky130_fd_sc_hd__buf_6)
                                         _056_ (net)
                  0.15    0.00    1.23 ^ _240_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.19    0.25    1.47 ^ _240_/X (sky130_fd_sc_hd__buf_4)
                                         _057_ (net)
                  0.19    0.00    1.48 ^ _241_/A (sky130_fd_sc_hd__inv_1)
     3    0.01    0.09    0.12    1.60 v _241_/Y (sky130_fd_sc_hd__inv_1)
                                         _181_ (net)
                  0.09    0.00    1.60 v _399_/A (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.32    1.92 v _399_/SUM (sky130_fd_sc_hd__ha_1)
                                         _186_ (net)
                  0.07    0.00    1.92 v _205_/D (sky130_fd_sc_hd__nand4_1)
     2    0.01    0.10    0.11    2.03 ^ _205_/Y (sky130_fd_sc_hd__nand4_1)
                                         _041_ (net)
                  0.10    0.00    2.03 ^ _207_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.06    0.22    2.25 v _207_/X (sky130_fd_sc_hd__and2b_1)
                                         net16 (net)
                  0.06    0.00    2.25 v _212_/A (sky130_fd_sc_hd__nor2b_1)
     1    0.01    0.19    0.19    2.44 ^ _212_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _045_ (net)
                  0.19    0.00    2.44 ^ _213_/A (sky130_fd_sc_hd__buf_4)
     9    0.07    0.18    0.26    2.70 ^ _213_/X (sky130_fd_sc_hd__buf_4)
                                         _046_ (net)
                  0.18    0.00    2.70 ^ _220_/B (sky130_fd_sc_hd__nand2_4)
     4    0.04    0.09    0.12    2.82 v _220_/Y (sky130_fd_sc_hd__nand2_4)
                                         _050_ (net)
                  0.09    0.00    2.82 v _221_/C (sky130_fd_sc_hd__nor3_4)
     8    0.05    0.51    0.42    3.24 ^ _221_/Y (sky130_fd_sc_hd__nor3_4)
                                         _010_ (net)
                  0.51    0.00    3.24 ^ mem[3][7]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.24   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.06    0.21    5.51 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    5.52 ^ mem[3][7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.52   clock reconvergence pessimism
                         -0.36    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  1.92   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_valid$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net25 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.15    0.16    0.88 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.15    0.00    0.88 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    20    0.09    0.15    0.20    1.08 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.15    0.01    1.09 ^ rd_valid$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.09   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.01    5.30 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.22    5.52 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.06    0.00    5.52 ^ rd_valid$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.52   clock reconvergence pessimism
                          0.19    5.71   library recovery time
                                  5.71   data required time
-----------------------------------------------------------------------------
                                  5.71   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  4.63   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[3][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.01    0.30 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.22    0.52 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.06    0.00    0.52 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.09    0.36    0.89 ^ rd_ptr[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_addr[1] (net)
                  0.09    0.00    0.89 ^ _238_/A (sky130_fd_sc_hd__buf_6)
     5    0.04    0.09    0.15    1.03 ^ _238_/X (sky130_fd_sc_hd__buf_6)
                                         _055_ (net)
                  0.09    0.00    1.04 ^ _239_/A (sky130_fd_sc_hd__buf_6)
    10    0.07    0.15    0.18    1.22 ^ _239_/X (sky130_fd_sc_hd__buf_6)
                                         _056_ (net)
                  0.15    0.00    1.23 ^ _240_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.19    0.25    1.47 ^ _240_/X (sky130_fd_sc_hd__buf_4)
                                         _057_ (net)
                  0.19    0.00    1.48 ^ _241_/A (sky130_fd_sc_hd__inv_1)
     3    0.01    0.09    0.12    1.60 v _241_/Y (sky130_fd_sc_hd__inv_1)
                                         _181_ (net)
                  0.09    0.00    1.60 v _399_/A (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.32    1.92 v _399_/SUM (sky130_fd_sc_hd__ha_1)
                                         _186_ (net)
                  0.07    0.00    1.92 v _205_/D (sky130_fd_sc_hd__nand4_1)
     2    0.01    0.10    0.11    2.03 ^ _205_/Y (sky130_fd_sc_hd__nand4_1)
                                         _041_ (net)
                  0.10    0.00    2.03 ^ _207_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.01    0.06    0.22    2.25 v _207_/X (sky130_fd_sc_hd__and2b_1)
                                         net16 (net)
                  0.06    0.00    2.25 v _212_/A (sky130_fd_sc_hd__nor2b_1)
     1    0.01    0.19    0.19    2.44 ^ _212_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _045_ (net)
                  0.19    0.00    2.44 ^ _213_/A (sky130_fd_sc_hd__buf_4)
     9    0.07    0.18    0.26    2.70 ^ _213_/X (sky130_fd_sc_hd__buf_4)
                                         _046_ (net)
                  0.18    0.00    2.70 ^ _220_/B (sky130_fd_sc_hd__nand2_4)
     4    0.04    0.09    0.12    2.82 v _220_/Y (sky130_fd_sc_hd__nand2_4)
                                         _050_ (net)
                  0.09    0.00    2.82 v _221_/C (sky130_fd_sc_hd__nor3_4)
     8    0.05    0.51    0.42    3.24 ^ _221_/Y (sky130_fd_sc_hd__nor3_4)
                                         _010_ (net)
                  0.51    0.00    3.24 ^ mem[3][7]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.24   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.06    0.21    5.51 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    5.52 ^ mem[3][7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.52   clock reconvergence pessimism
                         -0.36    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  1.92   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.9878817796707153

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4951449632644653

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6607

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.04486903175711632

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.047616999596357346

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9423

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[3][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.23    0.52 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.89 ^ rd_ptr[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.15    1.03 ^ _238_/X (sky130_fd_sc_hd__buf_6)
   0.19    1.22 ^ _239_/X (sky130_fd_sc_hd__buf_6)
   0.25    1.47 ^ _240_/X (sky130_fd_sc_hd__buf_4)
   0.12    1.60 v _241_/Y (sky130_fd_sc_hd__inv_1)
   0.32    1.92 v _399_/SUM (sky130_fd_sc_hd__ha_1)
   0.11    2.03 ^ _205_/Y (sky130_fd_sc_hd__nand4_1)
   0.22    2.25 v _207_/X (sky130_fd_sc_hd__and2b_1)
   0.19    2.44 ^ _212_/Y (sky130_fd_sc_hd__nor2b_1)
   0.26    2.70 ^ _213_/X (sky130_fd_sc_hd__buf_4)
   0.12    2.82 v _220_/Y (sky130_fd_sc_hd__nand2_4)
   0.42    3.24 ^ _221_/Y (sky130_fd_sc_hd__nor3_4)
   0.00    3.24 ^ mem[3][7]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           3.24   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    5.51 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.52 ^ mem[3][7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.52   clock reconvergence pessimism
  -0.36    5.16   library setup time
           5.16   data required time
---------------------------------------------------------
           5.16   data required time
          -3.24   data arrival time
---------------------------------------------------------
           1.92   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.23    0.52 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.89 ^ rd_ptr[4]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.98 v _382_/Y (sky130_fd_sc_hd__xnor2_1)
   0.00    0.98 v rd_ptr[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.98   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.23    0.52 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.52   clock reconvergence pessimism
  -0.04    0.48   library hold time
           0.48   data required time
---------------------------------------------------------
           0.48   data required time
          -0.98   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5226

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5229

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.2415

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
1.9152

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
59.083758

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.56e-03   8.77e-05   1.40e-09   1.65e-03  36.6%
Combinational          6.71e-04   8.97e-04   9.17e-10   1.57e-03  34.9%
Clock                  8.05e-04   4.79e-04   2.82e-10   1.28e-03  28.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.03e-03   1.46e-03   2.60e-09   4.50e-03 100.0%
                          67.5%      32.5%       0.0%
