Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      163 LCs used as LUT4 only
Info:      142 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      142 LCs used as DFF only
Info: Packing carries..
Info:        4 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 284)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 160)
Info: promoting busy_SB_LUT4_O_I2[1] [reset] (fanout 50)
Info: promoting core_done_pulse [cen] (fanout 50)
Info: promoting busy_SB_LUT4_O_I2_SB_LUT4_I1_O [cen] (fanout 34)
Info: promoting start$SB_IO_IN [cen] (fanout 34)
Info: promoting pipe_valid [cen] (fanout 32)
Info: Constraining chains...
Info:       10 LCs used to legalise carry chains.
Info: Checksum: 0x6edf39d4

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x42cda603

Info: Device utilisation:
Info: 	         ICESTORM_LC:   463/ 7680     6%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    71/  256    27%
Info: 	               SB_GB:     7/    8    87%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 358 cells, random placement wirelen = 13543.
Info:     at initial placer iter 0, wirelen = 1881
Info:     at initial placer iter 1, wirelen = 1765
Info:     at initial placer iter 2, wirelen = 1781
Info:     at initial placer iter 3, wirelen = 1795
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1792, spread = 2772, legal = 3186; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 1834, spread = 2925, legal = 3096; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 1868, spread = 2848, legal = 2984; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 1904, spread = 2761, legal = 3036; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 1947, spread = 2817, legal = 3032; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 1922, spread = 2877, legal = 3013; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 1979, spread = 2780, legal = 3095; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 2001, spread = 2848, legal = 3178; time = 0.02s
Info: HeAP Placer Time: 0.23s
Info:   of which solving equations: 0.13s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.04s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 131, wirelen = 2984
Info:   at iteration #5: temp = 0.000000, timing cost = 113, wirelen = 2333
Info:   at iteration #10: temp = 0.000000, timing cost = 91, wirelen = 2222
Info:   at iteration #15: temp = 0.000000, timing cost = 72, wirelen = 2139
Info:   at iteration #16: temp = 0.000000, timing cost = 68, wirelen = 2142 
Info: SA placement time 0.24s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 127.03 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 7.20 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.53 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 75461,  75799) |**+
Info: [ 75799,  76137) |******************+
Info: [ 76137,  76475) |******************************+
Info: [ 76475,  76813) |***********+
Info: [ 76813,  77151) |****+
Info: [ 77151,  77489) |*********+
Info: [ 77489,  77827) |***********+
Info: [ 77827,  78165) |*************************+
Info: [ 78165,  78503) |*************************************************+
Info: [ 78503,  78841) |**********************************+
Info: [ 78841,  79179) |******************+
Info: [ 79179,  79517) |*****************+
Info: [ 79517,  79855) |******+
Info: [ 79855,  80193) |******+
Info: [ 80193,  80531) |********+
Info: [ 80531,  80869) |****************+
Info: [ 80869,  81207) |************************************************************ 
Info: [ 81207,  81545) |*************+
Info: [ 81545,  81883) |*********************************************************+
Info: [ 81883,  82221) |+
Info: Checksum: 0x65f78ef5

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1642 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      106        824 |  106   824 |       771|       0.24       0.24|
Info:       2000 |      318       1592 |  212   768 |        14|       0.44       0.68|
Info:       2013 |      318       1606 |    0    14 |         0|       0.02       0.70|
Info: Routing complete.
Info: Router1 time 0.70s
Info: Checksum: 0x677097fa

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source u3.prod_reg_SB_DFFE_Q_6_D_SB_LUT4_O_LC.O
Info:  1.3  1.8    Net w_p3[2] budget 16.155001 ns (21,11) -> (20,15)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:171.42-171.46
Info:  0.4  2.3  Source u3.prod_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_LC.O
Info:  1.0  3.2    Net u3.prod_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2] budget 20.298000 ns (20,15) -> (20,18)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  3.5  Source u3.prod_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.3  4.8    Net u3.prod_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] budget 20.298000 ns (20,18) -> (20,15)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  5.2  Source u3.prod_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  5.8    Net u3.prod_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2] budget 20.297001 ns (20,15) -> (21,15)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:177.23-177.173
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.2  6.0  Source u3.prod_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_LC.COUT
Info:  0.0  6.0    Net u3.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:177.23-177.173
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.1  Source u3.prod_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_LC.COUT
Info:  0.0  6.1    Net u3.prod_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:177.23-177.173
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.3  Source u3.prod_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_LC.COUT
Info:  0.0  6.3    Net u3.prod_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:177.23-177.173
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.4  Source u3.prod_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_LC.COUT
Info:  0.2  6.6    Net u3.prod_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3] budget 0.190000 ns (21,15) -> (21,16)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:177.23-177.173
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.7  Source u3.prod_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_LC.COUT
Info:  0.0  6.7    Net u3.prod_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:177.23-177.173
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.8  Source u3.prod_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_LC.COUT
Info:  0.0  6.8    Net u3.prod_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:177.23-177.173
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  7.0  Source u3.prod_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.COUT
Info:  0.3  7.2    Net u3.prod_reg_SB_DFFESR_Q_D_SB_LUT4_O_I2[3] budget 0.260000 ns (21,16) -> (21,16)
Info:                Sink u3.prod_reg_SB_DFFESR_Q_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:177.23-177.173
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:60.47-60.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  7.6  Setup u3.prod_reg_SB_DFFESR_Q_D_SB_LUT4_O_LC.I3
Info: 3.0 ns logic, 4.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source start$sb_io.D_IN_0
Info:  2.5  2.5    Net start$SB_IO_IN budget 41.307999 ns (33,19) -> (16,0)
Info:                Sink $gbuf_start$SB_IO_IN_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:85.41-85.46
Info:  0.6  3.1  Source $gbuf_start$SB_IO_IN_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.6  3.7    Net start$SB_IO_IN_$glb_ce budget 41.307999 ns (16,0) -> (19,3)
Info:                Sink r_mcand_in_SB_DFFER_Q_DFFLC.CEN
Info:  0.1  3.8  Setup r_mcand_in_SB_DFFER_Q_DFFLC.CEN
Info: 0.7 ns logic, 3.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source busy_SB_LUT4_O_I2_SB_DFFR_Q_DFFLC.O
Info:  0.6  1.1    Net busy_SB_LUT4_O_I2[0] budget 41.208000 ns (24,19) -> (24,19)
Info:                Sink busy_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  1.5  Source busy_SB_LUT4_O_LC.O
Info:  2.1  3.6    Net busy$SB_IO_OUT budget 41.207001 ns (24,19) -> (25,33)
Info:                Sink busy$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_4_pipeline_144.v:91.41-91.45
Info: 0.9 ns logic, 2.7 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 132.38 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 3.81 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.58 ns

Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [ 75779,  76101) |*+
Info: [ 76101,  76423) | 
Info: [ 76423,  76745) |*+
Info: [ 76745,  77067) |***+
Info: [ 77067,  77389) |*********+
Info: [ 77389,  77711) |***********+
Info: [ 77711,  78033) |***********************+
Info: [ 78033,  78355) |****************+
Info: [ 78355,  78677) |***************************+
Info: [ 78677,  78999) |****************+
Info: [ 78999,  79321) |******+
Info: [ 79321,  79643) |*************+
Info: [ 79643,  79965) |****+
Info: [ 79965,  80287) |******+
Info: [ 80287,  80609) |***************+
Info: [ 80609,  80931) |************************************************************ 
Info: [ 80931,  81253) |*************************************+
Info: [ 81253,  81575) |*****************+
Info: [ 81575,  81897) |***********************************************+
Info: [ 81897,  82219) |*+
1 warning, 0 errors

Info: Program finished normally.
