/*
 * Generated by Bluespec Compiler, version 2023.01-4-g3c518b2a (build 3c518b2a)
 * 
 * On Sat Apr 22 00:19:08 PDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkSimTop_h__
#define __mkSimTop_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkProcessor.h"


/* Class declaration for the mkSimTop module */
class MOD_mkSimTop : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_kernelMain_caches_0_cacheInitCounter;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_kernelMain_caches_0_cacheOpOrderQ_memory;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_cacheOpOrderQ_pwClear;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_cacheOpOrderQ_pwDequeue;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_cacheOpOrderQ_pwEnqueue;
  MOD_Reg<tUWide> INST_kernelMain_caches_0_cacheOpOrderQ_rCache;
  MOD_ConfigReg<tUInt8> INST_kernelMain_caches_0_cacheOpOrderQ_rRdPtr;
  MOD_ConfigReg<tUInt8> INST_kernelMain_caches_0_cacheOpOrderQ_rWrPtr;
  MOD_Wire<tUWide> INST_kernelMain_caches_0_cacheOpOrderQ_wDataIn;
  MOD_Wire<tUWide> INST_kernelMain_caches_0_cacheOpOrderQ_wDataOut;
  MOD_Fifo<tUInt32> INST_kernelMain_caches_0_cacheReadRespQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_0_cacheReferenceBypassQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_0_cacheReqQ;
  MOD_Fifo<tUInt32> INST_kernelMain_caches_0_cacheRespQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_0_memReadQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_0_memReadReqQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_0_memWriteQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_0_memWriteReqQ;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_kernelMain_caches_0_mem_memory;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterA_cnt_3;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterA_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterA_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterA_outData_dequeueing;
  MOD_Wire<tUWide> INST_kernelMain_caches_0_mem_serverAdapterA_outData_enqw;
  MOD_Fifo<tUWide> INST_kernelMain_caches_0_mem_serverAdapterA_outData_ff;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterB_cnt_3;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterB_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterB_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterB_outData_dequeueing;
  MOD_Wire<tUWide> INST_kernelMain_caches_0_mem_serverAdapterB_outData_enqw;
  MOD_Fifo<tUWide> INST_kernelMain_caches_0_mem_serverAdapterB_outData_ff;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_mem_serverAdapterB_writeWithResp;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_0;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_1;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_10;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_11;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_12;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_13;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_14;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_15;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_2;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_3;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_4;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_5;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_6;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_7;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_8;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_datav_9;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_deqoff;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_sb_deqreq;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_sb_enqdata;
  MOD_Reg<tUInt8> INST_kernelMain_caches_0_sb_enqoff;
  MOD_Wire<tUInt8> INST_kernelMain_caches_0_sb_enqreq;
  MOD_Reg<tUInt32> INST_kernelMain_caches_1_cacheInitCounter;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_kernelMain_caches_1_cacheOpOrderQ_memory;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_cacheOpOrderQ_pwClear;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_cacheOpOrderQ_pwDequeue;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_cacheOpOrderQ_pwEnqueue;
  MOD_Reg<tUWide> INST_kernelMain_caches_1_cacheOpOrderQ_rCache;
  MOD_ConfigReg<tUInt8> INST_kernelMain_caches_1_cacheOpOrderQ_rRdPtr;
  MOD_ConfigReg<tUInt8> INST_kernelMain_caches_1_cacheOpOrderQ_rWrPtr;
  MOD_Wire<tUWide> INST_kernelMain_caches_1_cacheOpOrderQ_wDataIn;
  MOD_Wire<tUWide> INST_kernelMain_caches_1_cacheOpOrderQ_wDataOut;
  MOD_Fifo<tUInt32> INST_kernelMain_caches_1_cacheReadRespQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_1_cacheReferenceBypassQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_1_cacheReqQ;
  MOD_Fifo<tUInt32> INST_kernelMain_caches_1_cacheRespQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_1_memReadQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_1_memReadReqQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_1_memWriteQ;
  MOD_Fifo<tUWide> INST_kernelMain_caches_1_memWriteReqQ;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_kernelMain_caches_1_mem_memory;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterA_cnt_3;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterA_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterA_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterA_outData_dequeueing;
  MOD_Wire<tUWide> INST_kernelMain_caches_1_mem_serverAdapterA_outData_enqw;
  MOD_Fifo<tUWide> INST_kernelMain_caches_1_mem_serverAdapterA_outData_ff;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterB_cnt_3;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterB_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterB_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterB_outData_dequeueing;
  MOD_Wire<tUWide> INST_kernelMain_caches_1_mem_serverAdapterB_outData_enqw;
  MOD_Fifo<tUWide> INST_kernelMain_caches_1_mem_serverAdapterB_outData_ff;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_mem_serverAdapterB_writeWithResp;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_0;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_1;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_10;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_11;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_12;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_13;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_14;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_15;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_2;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_3;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_4;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_5;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_6;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_7;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_8;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_datav_9;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_deqoff;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_sb_deqreq;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_sb_enqdata;
  MOD_Reg<tUInt8> INST_kernelMain_caches_1_sb_enqoff;
  MOD_Wire<tUInt8> INST_kernelMain_caches_1_sb_enqreq;
  MOD_Reg<tUInt32> INST_kernelMain_cycleCounter;
  MOD_Reg<tUInt8> INST_kernelMain_kernelDone;
  MOD_mkProcessor INST_kernelMain_processor;
  MOD_Fifo<tUWide> INST_kernelMain_readReqQs_0;
  MOD_Fifo<tUWide> INST_kernelMain_readReqQs_1;
  MOD_Fifo<tUWide> INST_kernelMain_readWordQs_0;
  MOD_Fifo<tUWide> INST_kernelMain_readWordQs_1;
  MOD_Fifo<tUWide> INST_kernelMain_writeReqQs_0;
  MOD_Fifo<tUWide> INST_kernelMain_writeReqQs_1;
  MOD_Fifo<tUWide> INST_kernelMain_writeWordQs_0;
  MOD_Fifo<tUWide> INST_kernelMain_writeWordQs_1;
  MOD_Reg<tUInt64> INST_memReadAddr_0;
  MOD_Reg<tUInt64> INST_memReadAddr_1;
  MOD_Reg<tUInt32> INST_memReadBytesLeft_0;
  MOD_Reg<tUInt32> INST_memReadBytesLeft_1;
  MOD_Reg<tUInt64> INST_memWriteAddr_0;
  MOD_Reg<tUInt64> INST_memWriteAddr_1;
  MOD_Reg<tUInt32> INST_memWriteBytesLeft_0;
  MOD_Reg<tUInt32> INST_memWriteBytesLeft_1;
  MOD_Reg<tUInt32> INST_memWriteTag_0;
  MOD_Reg<tUInt32> INST_memWriteTag_1;
 
 /* Constructor */
 public:
  MOD_mkSimTop(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_kernelMain_caches_1_cacheOpOrderQ_wDataOut_wge_ETC___d1300;
  tUInt8 DEF_IF_kernelMain_caches_1_mem_serverAdapterA_outD_ETC___d1118;
  tUInt8 DEF_idx__h72935;
  tUInt8 DEF_kernelMain_caches_0_cacheOpOrderQ_wDataOut_wge_ETC___d408;
  tUInt8 DEF_IF_kernelMain_caches_0_mem_serverAdapterA_outD_ETC___d226;
  tUInt8 DEF_idx__h36994;
  tUWide DEF_kernelMain_caches_1_mem_serverAdapterA_outData_ETC___d956;
  tUWide DEF_kernelMain_caches_1_mem_serverAdapterA_outData_ETC___d1095;
  tUWide DEF_kernelMain_caches_0_mem_serverAdapterA_outData_ETC___d62;
  tUWide DEF_kernelMain_caches_0_mem_serverAdapterA_outData_ETC___d203;
  tUWide DEF_kernelMain_caches_1_cacheOpOrderQ_wDataOut_wget____d1298;
  tUWide DEF_kernelMain_caches_0_cacheOpOrderQ_wDataOut_wget____d406;
  tUWide DEF_kernelMain_caches_1_cacheReqQ_first____d1409;
  tUWide DEF_kernelMain_caches_1_cacheReferenceBypassQ_first____d1104;
  tUWide DEF_kernelMain_caches_0_cacheReqQ_first____d517;
  tUWide DEF_kernelMain_caches_0_cacheReferenceBypassQ_first____d212;
  tUInt32 DEF_x__h78176;
  tUInt32 DEF_x__h78280;
  tUInt32 DEF_x__h76050;
  tUInt32 DEF_x__h76154;
  tUInt32 DEF_x__h54027;
  tUInt32 DEF_x__h18201;
  tUInt8 DEF_x__h57419;
  tUInt8 DEF_x__h57007;
  tUInt8 DEF_x__h21593;
  tUInt8 DEF_x__h21181;
  tUInt8 DEF__read__h38080;
  tUInt8 DEF__read__h38049;
  tUInt8 DEF__read__h38018;
  tUInt8 DEF__read__h37987;
  tUInt8 DEF__read__h37956;
  tUInt8 DEF__read__h37925;
  tUInt8 DEF__read__h37894;
  tUInt8 DEF__read__h37863;
  tUInt8 DEF__read__h37832;
  tUInt8 DEF__read__h37801;
  tUInt8 DEF__read__h37770;
  tUInt8 DEF__read__h37739;
  tUInt8 DEF__read__h37708;
  tUInt8 DEF__read__h37677;
  tUInt8 DEF__read__h37646;
  tUInt8 DEF__read__h37615;
  tUInt8 DEF__read__h2247;
  tUInt8 DEF__read__h2216;
  tUInt8 DEF__read__h2185;
  tUInt8 DEF__read__h2154;
  tUInt8 DEF__read__h2123;
  tUInt8 DEF__read__h2092;
  tUInt8 DEF__read__h2061;
  tUInt8 DEF__read__h2030;
  tUInt8 DEF__read__h1999;
  tUInt8 DEF__read__h1968;
  tUInt8 DEF__read__h1937;
  tUInt8 DEF__read__h1906;
  tUInt8 DEF__read__h1875;
  tUInt8 DEF__read__h1844;
  tUInt8 DEF__read__h1813;
  tUInt8 DEF__read__h1782;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff__h70524;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff__h34575;
  tUInt8 DEF_b__h51301;
  tUInt8 DEF_b__h44017;
  tUInt8 DEF_b__h15475;
  tUInt8 DEF_b__h8189;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterB_s1___d1030;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterA_s1___d982;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterB_s1___d137;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterA_s1___d89;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterB_cnt_3_w_ETC___d1009;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterB_cnt_2_w_ETC___d1007;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterB_cnt_1_w_ETC___d1006;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterA_cnt_3_w_ETC___d961;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterA_cnt_2_w_ETC___d959;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterA_cnt_1_w_ETC___d958;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterA_outData_ETC___d953;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterB_cnt_3_w_ETC___d116;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterB_cnt_2_w_ETC___d114;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterB_cnt_1_w_ETC___d113;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterA_cnt_3_w_ETC___d67;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterA_cnt_2_w_ETC___d65;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterA_cnt_1_w_ETC___d64;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterA_outData_ETC___d59;
  tUInt32 DEF_x_wget_fst__h39712;
  tUInt32 DEF_x_first_fst__h58551;
  tUInt32 DEF_x_first_fst__h22726;
  tUInt32 DEF_x_wget_fst__h3883;
  tUInt32 DEF_x__h61857;
  tUInt32 DEF_x__h26006;
  tUInt8 DEF_addrhash__h69068;
  tUInt8 DEF_addrhash__h33155;
  tUInt8 DEF_x_BITS_3_TO_0___h72946;
  tUInt8 DEF_x__h72939;
  tUInt8 DEF_x_BITS_3_TO_0___h37005;
  tUInt8 DEF_x__h36998;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterA_outData_ETC___d1097;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterA_outData_ETC___d1121;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterA_outData_ETC___d1096;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterA_outData_ETC___d1119;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterA_outData_ETC___d204;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterA_outData_ETC___d227;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterA_outData_ETC___d205;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterA_outData_ETC___d229;
  tUInt8 DEF_kernelMain_caches_1_cacheOpOrderQ_wDataOut_wge_ETC___d1299;
  tUInt8 DEF_kernelMain_caches_0_cacheOpOrderQ_wDataOut_wge_ETC___d407;
  tUInt8 DEF_kernelMain_caches_1_cacheReferenceBypassQ_firs_ETC___d1108;
  tUInt8 DEF_kernelMain_caches_0_cacheReferenceBypassQ_firs_ETC___d216;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterB_s1_030__ETC___d1031;
  tUInt8 DEF_kernelMain_caches_1_mem_serverAdapterA_s1_82_B_ETC___d983;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterB_s1_37_B_ETC___d138;
  tUInt8 DEF_kernelMain_caches_0_mem_serverAdapterA_s1_9_BIT_0___d90;
  tUInt32 DEF_readTag__h58579;
  tUInt32 DEF_x__h39650;
  tUInt32 DEF_readTag__h22754;
  tUInt32 DEF_x__h3821;
  tUInt8 DEF_p1__h72936;
  tUInt8 DEF_p1__h36995;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_15_413_EQ_kernelM_ETC___d1414;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_14_416_EQ_kernelM_ETC___d1417;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_13_424_EQ_kernelM_ETC___d1425;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_12_431_EQ_kernelM_ETC___d1432;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_11_438_EQ_kernelM_ETC___d1439;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_10_445_EQ_kernelM_ETC___d1446;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_9_452_EQ_kernelMa_ETC___d1453;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_8_459_EQ_kernelMa_ETC___d1460;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_7_466_EQ_kernelMa_ETC___d1467;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_6_473_EQ_kernelMa_ETC___d1474;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_5_480_EQ_kernelMa_ETC___d1481;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_4_487_EQ_kernelMa_ETC___d1488;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_3_494_EQ_kernelMa_ETC___d1495;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_2_501_EQ_kernelMa_ETC___d1502;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_1_508_EQ_kernelMa_ETC___d1509;
  tUInt8 DEF_IF_kernelMain_caches_1_mem_serverAdapterA_outD_ETC___d1107;
  tUInt8 DEF_IF_kernelMain_caches_1_mem_serverAdapterA_outD_ETC___d1099;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_15_21_EQ_kernelMa_ETC___d522;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_14_24_EQ_kernelMa_ETC___d525;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_13_32_EQ_kernelMa_ETC___d533;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_12_39_EQ_kernelMa_ETC___d540;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_11_46_EQ_kernelMa_ETC___d547;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_10_53_EQ_kernelMa_ETC___d554;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_9_60_EQ_kernelMai_ETC___d561;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_8_67_EQ_kernelMai_ETC___d568;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_7_74_EQ_kernelMai_ETC___d575;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_6_81_EQ_kernelMai_ETC___d582;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_5_88_EQ_kernelMai_ETC___d589;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_4_95_EQ_kernelMai_ETC___d596;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_3_02_EQ_kernelMai_ETC___d603;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_2_09_EQ_kernelMai_ETC___d610;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_1_16_EQ_kernelMai_ETC___d617;
  tUInt8 DEF_IF_kernelMain_caches_0_mem_serverAdapterA_outD_ETC___d215;
  tUInt8 DEF_IF_kernelMain_caches_0_mem_serverAdapterA_outD_ETC___d207;
  tUInt8 DEF_IF_kernelMain_caches_1_mem_serverAdapterA_outD_ETC___d1106;
  tUInt8 DEF_IF_kernelMain_caches_0_mem_serverAdapterA_outD_ETC___d214;
  tUInt8 DEF_kernelMain_caches_1_sb_datav_0_515_EQ_kernelMa_ETC___d1516;
  tUInt8 DEF_kernelMain_caches_1_cacheReqQ_first__409_BITS__ETC___d1411;
  tUInt8 DEF_kernelMain_caches_0_sb_datav_0_23_EQ_kernelMai_ETC___d624;
  tUInt8 DEF_kernelMain_caches_0_cacheReqQ_first__17_BITS_4_ETC___d519;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_EQ_15___d948;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_EQ_0___d915;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_EQ_15___d1421;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_EQ_0___d1519;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_EQ_15___d529;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_EQ_0___d627;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_EQ_15___d54;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_EQ_0___d21;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULT_kernelMai_ETC___d1415;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_1___d1513;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_2___d1506;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_3___d1499;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_4___d1492;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_5___d1485;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_6___d1478;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_7___d1471;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_8___d1464;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_9___d1457;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_10___d1450;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_11___d1443;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_12___d1436;
  tUInt8 DEF_kernelMain_caches_1_sb_deqoff_00_ULE_13___d1429;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_kernelMai_ETC___d1418;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_1___d1510;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_2___d1503;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_3___d1496;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_4___d1489;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_5___d1482;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_6___d1475;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_7___d1468;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_8___d1461;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_9___d1454;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_10___d1447;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_11___d1440;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_12___d1433;
  tUInt8 DEF_kernelMain_caches_1_sb_enqoff_09_ULE_13___d1426;
  tUInt8 DEF_NOT_kernelMain_caches_1_cacheOpOrderQ_wDataOut_ETC___d1306;
  tUInt8 DEF_NOT_kernelMain_caches_1_cacheReferenceBypassQ__ETC___d1111;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULT_kernelMain_ETC___d523;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_1___d621;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_2___d614;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_3___d607;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_4___d600;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_5___d593;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_6___d586;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_7___d579;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_8___d572;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_9___d565;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_10___d558;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_11___d551;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_12___d544;
  tUInt8 DEF_kernelMain_caches_0_sb_deqoff_ULE_13___d537;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_kernelMain_ETC___d526;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_1___d618;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_2___d611;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_3___d604;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_4___d597;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_5___d590;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_6___d583;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_7___d576;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_8___d569;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_9___d562;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_10___d555;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_11___d548;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_12___d541;
  tUInt8 DEF_kernelMain_caches_0_sb_enqoff_5_ULE_13___d534;
  tUInt8 DEF_NOT_kernelMain_caches_0_cacheOpOrderQ_wDataOut_ETC___d414;
  tUInt8 DEF_NOT_kernelMain_caches_0_cacheReferenceBypassQ__ETC___d219;
 
 /* Local definitions */
 private:
  tUWide DEF_kernelMain_processor_dMemReq___d1802;
  tUWide DEF_kernelMain_processor_iMemReq___d1793;
  tUWide DEF_kernelMain_caches_1_mem_serverAdapterB_outData_ETC___d1004;
  tUWide DEF_kernelMain_caches_1_mem_memory_b_read____d1037;
  tUWide DEF_kernelMain_caches_1_mem_memory_a_read____d989;
  tUWide DEF_kernelMain_caches_0_mem_serverAdapterB_outData_ETC___d111;
  tUWide DEF_kernelMain_caches_0_mem_memory_b_read____d144;
  tUWide DEF_kernelMain_caches_0_mem_memory_a_read____d96;
  tUWide DEF_kernelMain_caches_1_memReadQ_first____d1317;
  tUWide DEF_v__h74222;
  tUWide DEF_kernelMain_caches_0_memReadQ_first____d425;
  tUWide DEF_v__h73775;
  tUWide DEF_d__h74281;
  tUWide DEF_d__h73906;
  tUWide DEF_kernelMain_writeWordQs_1_first____d1987;
  tUWide DEF_kernelMain_writeWordQs_0_first____d1861;
  tUWide DEF_kernelMain_caches_1_memWriteReqQ_first____d1835;
  tUWide DEF_kernelMain_caches_1_memReadReqQ_first____d1831;
  tUWide DEF_kernelMain_caches_0_memWriteReqQ_first____d1819;
  tUWide DEF_kernelMain_caches_0_memReadReqQ_first____d1815;
  tUWide DEF_kernelMain_writeReqQs_1_first____d1978;
  tUWide DEF_kernelMain_writeReqQs_0_first____d1852;
  tUWide DEF_kernelMain_readReqQs_1_first____d1974;
  tUWide DEF_kernelMain_readReqQs_0_first____d1848;
  tUWide DEF_kernelMain_caches_1_cacheOpOrderQ_rCache___d1081;
  tUWide DEF_kernelMain_caches_0_cacheOpOrderQ_rCache___d189;
  tUWide DEF_kernelMain_caches_1_cacheOpOrderQ_wDataIn_wget____d1062;
  tUWide DEF_kernelMain_caches_1_cacheOpOrderQ_memory_b_read____d1087;
  tUWide DEF_kernelMain_caches_0_cacheOpOrderQ_wDataIn_wget____d170;
  tUWide DEF_kernelMain_caches_0_cacheOpOrderQ_memory_b_read____d195;
  tUInt8 DEF_kernelMain_caches_1_cacheOpOrderQ_pwClear_whas____d1053;
  tUInt8 DEF_kernelMain_caches_0_cacheOpOrderQ_pwClear_whas____d161;
  tUWide DEF_kernelMain_caches_1_mem_serverAdapterA_outData_ETC___d1286;
  tUWide DEF_kernelMain_caches_1_mem_serverAdapterA_outData_ETC___d1285;
  tUWide DEF_kernelMain_caches_0_mem_serverAdapterA_outData_ETC___d393;
  tUWide DEF_kernelMain_caches_0_mem_serverAdapterA_outData_ETC___d394;
  tUWide DEF_kernelMain_caches_1_cacheOpOrderQ_rCache_081_B_ETC___d1086;
  tUWide DEF_kernelMain_caches_0_cacheOpOrderQ_rCache_89_BI_ETC___d194;
  tUWide DEF_kernelMain_caches_1_cacheOpOrderQ_wDataIn_wget_ETC___d1067;
  tUWide DEF_kernelMain_caches_0_cacheOpOrderQ_wDataIn_wget_ETC___d175;
  tUWide DEF_kernelMain_caches_1_cacheReferenceBypassQ_firs_ETC___d1135;
  tUWide DEF_kernelMain_caches_0_cacheReferenceBypassQ_firs_ETC___d243;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_wDataOut__ETC___d1406;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_wDataOut__ETC___d1404;
  tUWide DEF_kernelMain_caches_1_memReadQ_first__317_CONCAT_3___d1405;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_wDataOut__ETC___d514;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_wDataOut__ETC___d512;
  tUWide DEF_kernelMain_caches_0_memReadQ_first__25_CONCAT_3___d513;
  tUWide DEF_x__h63412;
  tUWide DEF_IF_kernelMain_caches_1_mem_serverAdapterA_outD_ETC___d1287;
  tUWide DEF_x__h27563;
  tUWide DEF_IF_kernelMain_caches_0_mem_serverAdapterA_outD_ETC___d395;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_rCache_08_ETC___d1088;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_pwEnqueue_ETC___d1070;
  tUWide DEF_kernelMain_caches_1_cacheOpOrderQ_wDataIn_whas_ETC___d1069;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_rCache_89_ETC___d196;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_pwEnqueue_ETC___d178;
  tUWide DEF_kernelMain_caches_0_cacheOpOrderQ_wDataIn_whas_ETC___d177;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_wDataIn_w_ETC___d1068;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_wDataIn_w_ETC___d176;
  tUInt8 DEF__0_CONCAT_DONTCARE___d80;
  tUInt8 DEF_NOT_kernelMain_caches_1_cacheOpOrderQ_pwClear__ETC___d1059;
  tUInt8 DEF_NOT_kernelMain_caches_0_cacheOpOrderQ_pwClear__ETC___d167;
  tUWide DEF_word__h78347;
  tUWide DEF_x__h78495;
  tUWide DEF_y__h78496;
  tUWide DEF_x__h78510;
  tUWide DEF_y__h78511;
  tUWide DEF_x__h78525;
  tUWide DEF_y__h78526;
  tUWide DEF_x__h78540;
  tUWide DEF_y__h78541;
  tUWide DEF_x__h78555;
  tUWide DEF_y__h78556;
  tUWide DEF_x__h78570;
  tUWide DEF_y__h78571;
  tUWide DEF_x__h78585;
  tUWide DEF_y__h78586;
  tUWide DEF_x__h78600;
  tUWide DEF_y__h78601;
  tUWide DEF_x__h78615;
  tUWide DEF_y__h78616;
  tUWide DEF_x__h78630;
  tUWide DEF_y__h78631;
  tUWide DEF_x__h78645;
  tUWide DEF_y__h78646;
  tUWide DEF_x__h78660;
  tUWide DEF_y__h78661;
  tUWide DEF_x__h78675;
  tUWide DEF_y__h78676;
  tUWide DEF_x__h78690;
  tUWide DEF_y__h78691;
  tUWide DEF_x__h78705;
  tUWide DEF_y__h78706;
  tUWide DEF_word__h76221;
  tUWide DEF_x__h76369;
  tUWide DEF_y__h76370;
  tUWide DEF_x__h76384;
  tUWide DEF_y__h76385;
  tUWide DEF_x__h76399;
  tUWide DEF_y__h76400;
  tUWide DEF_x__h76414;
  tUWide DEF_y__h76415;
  tUWide DEF_x__h76429;
  tUWide DEF_y__h76430;
  tUWide DEF_x__h76444;
  tUWide DEF_y__h76445;
  tUWide DEF_x__h76459;
  tUWide DEF_y__h76460;
  tUWide DEF_x__h76474;
  tUWide DEF_y__h76475;
  tUWide DEF_x__h76489;
  tUWide DEF_y__h76490;
  tUWide DEF_x__h76504;
  tUWide DEF_y__h76505;
  tUWide DEF_x__h76519;
  tUWide DEF_y__h76520;
  tUWide DEF_x__h76534;
  tUWide DEF_y__h76535;
  tUWide DEF_x__h76549;
  tUWide DEF_y__h76550;
  tUWide DEF_x__h76564;
  tUWide DEF_y__h76565;
  tUWide DEF_x__h76579;
  tUWide DEF_y__h76580;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_0___d159;
  tUWide DEF_kernelMain_caches_1_cacheOpOrderQ_wDataOut_wge_ETC___d1407;
  tUWide DEF_kernelMain_caches_1_cacheReferenceBypassQ_firs_ETC___d1273;
  tUWide DEF_IF_kernelMain_caches_1_cacheReferenceBypassQ_f_ETC___d1272;
  tUWide DEF_kernelMain_caches_0_cacheOpOrderQ_wDataOut_wge_ETC___d515;
  tUWide DEF_kernelMain_caches_0_cacheReferenceBypassQ_firs_ETC___d381;
  tUWide DEF_IF_kernelMain_caches_0_cacheReferenceBypassQ_f_ETC___d380;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_wDataOut__ETC___d509;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_wDataOut__ETC___d1401;
  tUWide DEF_IF_kernelMain_caches_0_cacheReferenceBypassQ_f_ETC___d375;
  tUWide DEF_IF_kernelMain_caches_1_cacheReferenceBypassQ_f_ETC___d1267;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_wDataOut__ETC___d504;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_wDataOut__ETC___d1396;
  tUWide DEF_IF_kernelMain_caches_0_cacheReferenceBypassQ_f_ETC___d370;
  tUWide DEF_IF_kernelMain_caches_1_cacheReferenceBypassQ_f_ETC___d1262;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_wDataOut__ETC___d499;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_wDataOut__ETC___d1391;
  tUWide DEF_IF_kernelMain_caches_0_cacheReferenceBypassQ_f_ETC___d365;
  tUWide DEF_IF_kernelMain_caches_1_cacheReferenceBypassQ_f_ETC___d1257;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_wDataOut__ETC___d494;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_wDataOut__ETC___d1386;
  tUWide DEF_IF_kernelMain_caches_0_cacheReferenceBypassQ_f_ETC___d360;
  tUWide DEF_IF_kernelMain_caches_1_cacheReferenceBypassQ_f_ETC___d1252;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_wDataOut__ETC___d489;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_wDataOut__ETC___d1381;
  tUWide DEF_IF_kernelMain_caches_0_cacheReferenceBypassQ_f_ETC___d355;
  tUWide DEF_IF_kernelMain_caches_1_cacheReferenceBypassQ_f_ETC___d1247;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_wDataOut__ETC___d484;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_wDataOut__ETC___d1376;
  tUWide DEF_IF_kernelMain_caches_0_cacheReferenceBypassQ_f_ETC___d350;
  tUWide DEF_IF_kernelMain_caches_1_cacheReferenceBypassQ_f_ETC___d1242;
  tUWide DEF_IF_kernelMain_caches_0_cacheOpOrderQ_wDataOut__ETC___d479;
  tUWide DEF_IF_kernelMain_caches_1_cacheOpOrderQ_wDataOut__ETC___d1371;
  tUWide DEF__0_CONCAT_kernelMain_caches_1_cacheReferenceByp_ETC___d1292;
  tUWide DEF__0_CONCAT_IF_kernelMain_caches_1_mem_serverAdap_ETC___d1284;
  tUWide DEF__0_CONCAT_IF_kernelMain_caches_0_mem_serverAdap_ETC___d392;
  tUWide DEF__0_CONCAT_kernelMain_caches_0_cacheReferenceByp_ETC___d400;
  tUWide DEF__1_CONCAT_kernelMain_caches_1_cacheOpOrderQ_rWr_ETC___d1072;
  tUWide DEF__1_CONCAT_kernelMain_caches_0_cacheOpOrderQ_rWr_ETC___d180;
  tUWide DEF_kernelMain_caches_1_cacheReferenceBypassQ_firs_ETC___d1136;
  tUWide DEF_kernelMain_caches_0_cacheReferenceBypassQ_firs_ETC___d244;
 
 /* Rules */
 public:
  void RL_kernelMain_incCycle();
  void RL_kernelMain_caches_0_sb_normalize();
  void RL_kernelMain_caches_0_mem_serverAdapterA_outData_enqueue();
  void RL_kernelMain_caches_0_mem_serverAdapterA_outData_dequeue();
  void RL_kernelMain_caches_0_mem_serverAdapterA_cnt_finalAdd();
  void RL_kernelMain_caches_0_mem_serverAdapterA_s1__dreg_update();
  void RL_kernelMain_caches_0_mem_serverAdapterA_stageReadResponseAlways();
  void RL_kernelMain_caches_0_mem_serverAdapterA_moveToOutFIFO();
  void RL_kernelMain_caches_0_mem_serverAdapterA_overRun();
  void RL_kernelMain_caches_0_mem_serverAdapterB_outData_enqueue();
  void RL_kernelMain_caches_0_mem_serverAdapterB_outData_dequeue();
  void RL_kernelMain_caches_0_mem_serverAdapterB_cnt_finalAdd();
  void RL_kernelMain_caches_0_mem_serverAdapterB_s1__dreg_update();
  void RL_kernelMain_caches_0_mem_serverAdapterB_stageReadResponseAlways();
  void RL_kernelMain_caches_0_mem_serverAdapterB_moveToOutFIFO();
  void RL_kernelMain_caches_0_mem_serverAdapterB_overRun();
  void RL_kernelMain_caches_0_initCache();
  void RL_kernelMain_caches_0_cacheOpOrderQ_portA();
  void RL_kernelMain_caches_0_cacheOpOrderQ_portB();
  void RL_kernelMain_caches_0_cacheOpOrderQ_portB_read_data();
  void RL_kernelMain_caches_0_procCacheReference();
  void RL_kernelMain_caches_0_procDeqSb();
  void RL_kernelMain_caches_0_stallCacheReq();
  void RL_kernelMain_caches_1_sb_normalize();
  void RL_kernelMain_caches_1_mem_serverAdapterA_outData_enqueue();
  void RL_kernelMain_caches_1_mem_serverAdapterA_outData_dequeue();
  void RL_kernelMain_caches_1_mem_serverAdapterA_cnt_finalAdd();
  void RL_kernelMain_caches_1_mem_serverAdapterA_s1__dreg_update();
  void RL_kernelMain_caches_1_mem_serverAdapterA_stageReadResponseAlways();
  void RL_kernelMain_caches_1_mem_serverAdapterA_moveToOutFIFO();
  void RL_kernelMain_caches_1_mem_serverAdapterA_overRun();
  void RL_kernelMain_caches_1_mem_serverAdapterB_outData_enqueue();
  void RL_kernelMain_caches_1_mem_serverAdapterB_outData_dequeue();
  void RL_kernelMain_caches_1_mem_serverAdapterB_cnt_finalAdd();
  void RL_kernelMain_caches_1_mem_serverAdapterB_s1__dreg_update();
  void RL_kernelMain_caches_1_mem_serverAdapterB_stageReadResponseAlways();
  void RL_kernelMain_caches_1_mem_serverAdapterB_moveToOutFIFO();
  void RL_kernelMain_caches_1_mem_serverAdapterB_overRun();
  void RL_kernelMain_caches_1_initCache();
  void RL_kernelMain_caches_1_cacheOpOrderQ_portA();
  void RL_kernelMain_caches_1_cacheOpOrderQ_portB();
  void RL_kernelMain_caches_1_cacheOpOrderQ_portB_read_data();
  void RL_kernelMain_caches_1_procCacheReference();
  void RL_kernelMain_caches_1_procDeqSb();
  void RL_kernelMain_caches_1_stallCacheReq();
  void RL_kernelMain_prociMemReq();
  void RL_kernelMain_prociMemResp();
  void RL_kernelMain_procdMemReq();
  void RL_kernelMain_procdMemResp();
  void RL_kernelMain_procCacheRead();
  void RL_kernelMain_procCacheWrite();
  void RL_kernelMain_procWordWrite();
  void RL_kernelMain_procWordRead();
  void RL_kernelMain_procCacheRead_1();
  void RL_kernelMain_procCacheWrite_1();
  void RL_kernelMain_procWordWrite_1();
  void RL_kernelMain_procWordRead_1();
  void RL_relayReadReq00();
  void RL_relayWriteReq();
  void RL_relayWriteWord();
  void RL_relayReadWord();
  void RL_relayReadReq00_1();
  void RL_relayWriteReq_1();
  void RL_relayWriteWord_1();
  void RL_relayReadWord_1();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkSimTop &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkSimTop &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkSimTop &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkSimTop &backing);
};

#endif /* ifndef __mkSimTop_h__ */
