INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/imports/src/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/imports/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/imports/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/imports/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/imports/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/imports/src/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/imports/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/imports/src/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/imports/src/pipeline_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sources_1/imports/8_pipeline_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.srcs/sim_1/imports/src/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/VerilogProj_2013631/improve_newestpipeline/improve_newestpipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
