Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 09:11:55 2020
| Host         : LAPTOP-19JNHAGL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file colorDetect_control_sets_placed.rpt
| Design       : colorDetect
| Device       : xc7s15
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            1 |
|      7 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              23 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------------+-------------------------------------------+------------------+----------------+
|        Clock Signal        |                Enable Signal                |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------------------------+-------------------------------------------+------------------+----------------+
| ~Driver_IIC0/inst/IIC_Busy |                                             |                                           |                1 |              1 |
|  clk_10/inst/clk_out3      |                                             |                                           |                1 |              1 |
|  clk_10/inst/clk_out3      | Diver_OV5647_Init/inst/Req_Cnt              | Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0 |                1 |              4 |
| ~Driver_IIC0/inst/IIC_Busy | Diver_OV5647_Init/inst/Reg_Addr_reg_i_2_n_0 |                                           |                3 |              7 |
|  clk_10/inst/clk_out1      |                                             | Driver_IIC0/inst/SDA_Dir_i_2_n_0          |               11 |             23 |
+----------------------------+---------------------------------------------+-------------------------------------------+------------------+----------------+


