// SPDX-License-Identifier: Apache-2.0
// SMVDU-TITAN-X SoC — DDR4 Memory Controller Top
// AXI4 slave → command sequencer → scheduler → PHY
`timescale 1ns/1ps
module ddr_ctrl_top (
    input  wire        clk,
    input  wire        rst_n,
    // AXI4 slave (from crossbar)
    input  wire        s_awvalid,  output wire       s_awready,
    input  wire [39:0] s_awaddr,   input  wire [3:0] s_awid,
    input  wire [7:0]  s_awlen,    input  wire [2:0] s_awsize,
    input  wire        s_wvalid,   output wire       s_wready,
    input  wire [63:0] s_wdata,    input  wire [7:0] s_wstrb,
    input  wire        s_wlast,
    output wire        s_bvalid,   input  wire       s_bready,
    output wire [1:0]  s_bresp,    output wire [3:0] s_bid,
    input  wire        s_arvalid,  output wire       s_arready,
    input  wire [39:0] s_araddr,   input  wire [3:0] s_arid,
    input  wire [7:0]  s_arlen,
    output wire        s_rvalid,   input  wire       s_rready,
    output wire [63:0] s_rdata,    output wire [1:0] s_rresp,
    output wire        s_rlast,    output wire [3:0] s_rid,
    // DDR physical pins
    output wire        ddr_ck_p,   output wire       ddr_ck_n,
    output wire        ddr_cke,    output wire       ddr_cs_n,
    output wire        ddr_ras_n,  output wire       ddr_cas_n,
    output wire        ddr_we_n,
    output wire [2:0]  ddr_ba,
    output wire [15:0] ddr_addr,
    output wire [7:0]  ddr_dm,
    inout  wire [63:0] ddr_dq,
    inout  wire [7:0]  ddr_dqs_p,
    inout  wire [7:0]  ddr_dqs_n
);
    // Init counter: wait 200µs @ 200MHz = 40000 cycles
    localparam INIT_CYCLES = 16'd40000;
    reg [15:0] init_cnt;
    reg        init_done;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            init_cnt  <= 16'h0;
            init_done <= 1'b0;
        end else if (!init_done) begin
            if (init_cnt == INIT_CYCLES - 1)
                init_done <= 1'b1;
            else
                init_cnt <= init_cnt + 16'h1;
        end
    end

    // AXI4 command capture
    reg [39:0] cmd_addr;
    reg [63:0] cmd_wdata;
    reg [7:0]  cmd_wstrb;
    reg [3:0]  cmd_id;
    reg        cmd_is_wr;
    reg        cmd_valid_r;

    localparam CS_IDLE  = 2'd0;
    localparam CS_READ  = 2'd1;
    localparam CS_WRITE = 2'd2;
    localparam CS_WRESP = 2'd3;
    reg [1:0] ctrl_state;

    reg  s_arready_r, s_awready_r, s_wready_r;
    reg  s_bvalid_r,  s_rvalid_r,  s_rlast_r;
    reg [63:0] s_rdata_r;
    reg [3:0]  s_rid_r, s_bid_r;

    assign s_arready = s_arready_r && init_done;
    assign s_awready = s_awready_r && init_done;
    assign s_wready  = s_wready_r;
    assign s_bvalid  = s_bvalid_r;
    assign s_bresp   = 2'h0;
    assign s_bid     = s_bid_r;
    assign s_rvalid  = s_rvalid_r;
    assign s_rdata   = s_rdata_r;
    assign s_rresp   = 2'h0;
    assign s_rlast   = s_rlast_r;
    assign s_rid     = s_rid_r;

    // Scheduler interface
    wire       sched_ready;
    wire [63:0] sched_rddata;
    wire        sched_rdvalid;
    reg         sched_cmd_valid;
    reg [1:0]   sched_cmd_type;
    reg [2:0]   sched_bank;
    reg [15:0]  sched_row;
    reg [9:0]   sched_col;
    reg [63:0]  sched_wrdata;

    // DFI wires between scheduler and PHY
    wire        dfi_cs_n_w, dfi_ras_n_w, dfi_cas_n_w, dfi_we_n_w, dfi_act_n_w;
    wire [2:0]  dfi_bank_w;
    wire [15:0] dfi_addr_w;
    wire        dfi_wrdata_valid_w;
    wire [63:0] dfi_wrdata_w, dfi_rddata_w;
    wire        dfi_rddata_valid_w;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            ctrl_state   <= CS_IDLE;
            s_arready_r  <= 1'b1;
            s_awready_r  <= 1'b1;
            s_wready_r   <= 1'b0;
            s_bvalid_r   <= 1'b0;
            s_rvalid_r   <= 1'b0;
            s_rlast_r    <= 1'b0;
            sched_cmd_valid <= 1'b0;
        end else if (!init_done) begin
            ctrl_state   <= CS_IDLE;
            s_arready_r  <= 1'b1;
            s_awready_r  <= 1'b1;
            s_wready_r   <= 1'b0;
            s_bvalid_r   <= 1'b0;
            s_rvalid_r   <= 1'b0;
            s_rlast_r    <= 1'b0;
            sched_cmd_valid <= 1'b0;
        end else begin
            sched_cmd_valid <= 1'b0;
            s_bvalid_r   <= 1'b0;
            s_rvalid_r   <= 1'b0;

            case (ctrl_state)
                CS_IDLE: begin
                    s_arready_r <= 1'b1;
                    s_awready_r <= 1'b1;
                    if (s_arvalid && init_done) begin
                        cmd_addr      <= s_araddr;
                        cmd_id        <= s_arid;
                        cmd_is_wr     <= 1'b0;
                        s_arready_r   <= 1'b0;
                        // Map address to row/col/bank
                        sched_bank    <= s_araddr[14:12];
                        sched_row     <= s_araddr[30:15];
                        sched_col     <= s_araddr[11:2];
                        sched_cmd_type<= 2'd0; // READ
                        sched_cmd_valid <= 1'b1;
                        ctrl_state    <= CS_READ;
                    end else if (s_awvalid && init_done) begin
                        cmd_addr      <= s_awaddr;
                        cmd_id        <= s_awid;
                        s_awready_r   <= 1'b0;
                        s_wready_r    <= 1'b1;
                        ctrl_state    <= CS_WRITE;
                    end
                end

                CS_READ: begin
                    if (sched_rdvalid) begin
                        s_rdata_r  <= sched_rddata;
                        s_rvalid_r <= 1'b1;
                        s_rlast_r  <= 1'b1;
                        s_rid_r    <= cmd_id;
                        if (s_rready) ctrl_state <= CS_IDLE;
                    end
                end

                CS_WRITE: begin
                    if (s_wvalid) begin
                        sched_wrdata    <= s_wdata;
                        sched_bank      <= cmd_addr[14:12];
                        sched_row       <= cmd_addr[30:15];
                        sched_col       <= cmd_addr[11:2];
                        sched_cmd_type  <= 2'd1; // WRITE
                        sched_cmd_valid <= 1'b1;
                        s_wready_r      <= 1'b0;
                        ctrl_state      <= CS_WRESP;
                    end
                end

                CS_WRESP: begin
                    if (sched_ready) begin
                        s_bvalid_r <= 1'b1;
                        s_bid_r    <= cmd_id;
                        if (s_bready) ctrl_state <= CS_IDLE;
                    end
                end

                default: ctrl_state <= CS_IDLE;
            endcase
        end
    end

    ddr_scheduler u_sched (
        .clk(clk), .rst_n(rst_n),
        .cmd_valid(sched_cmd_valid), .cmd_type(sched_cmd_type),
        .cmd_bank(sched_bank), .cmd_row(sched_row), .cmd_col(sched_col),
        .cmd_ready(sched_ready),
        .rd_data(sched_rddata), .rd_valid(sched_rdvalid),
        .wr_data(sched_wrdata),
        .dfi_cs_n(dfi_cs_n_w), .dfi_ras_n(dfi_ras_n_w),
        .dfi_cas_n(dfi_cas_n_w), .dfi_we_n(dfi_we_n_w), .dfi_act_n(dfi_act_n_w),
        .dfi_bank(dfi_bank_w), .dfi_addr(dfi_addr_w),
        .dfi_wrdata_valid(dfi_wrdata_valid_w), .dfi_wrdata(dfi_wrdata_w),
        .dfi_rddata(dfi_rddata_w), .dfi_rddata_valid(dfi_rddata_valid_w)
    );

    ddr_phy_if u_phy (
        .clk(clk), .rst_n(rst_n),
        .dfi_ck_en(init_done),
        .dfi_cs_n(dfi_cs_n_w), .dfi_ras_n(dfi_ras_n_w),
        .dfi_cas_n(dfi_cas_n_w), .dfi_we_n(dfi_we_n_w),
        .dfi_bank(dfi_bank_w), .dfi_addr(dfi_addr_w),
        .dfi_wrdata_valid(dfi_wrdata_valid_w), .dfi_wrdata(dfi_wrdata_w),
        .dfi_wrdata_mask(8'h00),
        .dfi_rddata(dfi_rddata_w), .dfi_rddata_valid(dfi_rddata_valid_w),
        .ddr_ck_p(ddr_ck_p), .ddr_ck_n(ddr_ck_n),
        .ddr_cke(ddr_cke), .ddr_cs_n(ddr_cs_n),
        .ddr_ras_n(ddr_ras_n), .ddr_cas_n(ddr_cas_n), .ddr_we_n(ddr_we_n),
        .ddr_ba(ddr_ba), .ddr_addr(ddr_addr), .ddr_dm(ddr_dm),
        .ddr_dq(ddr_dq), .ddr_dqs_p(ddr_dqs_p), .ddr_dqs_n(ddr_dqs_n)
    );
endmodule
