{
	"design__io": 39,
	"design__die__area": 5913.99,
	"design__core__area": 2971.99,
	"design__instance__count": 202,
	"design__instance__area": 2427.67,
	"design__instance__count__stdcell": 202,
	"design__instance__area__stdcell": 2427.67,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.81685,
	"design__instance__utilization__stdcell": 0.81685,
	"design__rows": 14,
	"design__rows:CoreSite": 14,
	"design__sites": 1638,
	"design__sites:CoreSite": 1638,
	"design__instance__count__class:timing_repair_buffer": 25,
	"design__instance__area__class:timing_repair_buffer": 308.448,
	"design__instance__count__class:inverter": 15,
	"design__instance__area__class:inverter": 97.9776,
	"design__instance__count__class:sequential_cell": 9,
	"design__instance__area__class:sequential_cell": 444.528,
	"design__instance__count__class:multi_input_combinational_cell": 153,
	"design__instance__area__class:multi_input_combinational_cell": 1576.71,
	"design__instance__count": 202,
	"design__instance__area": 2427.67,
	"design__io": 39,
	"design__die__area": 5913.99,
	"design__core__area": 2971.99,
	"design__instance__count": 202,
	"design__instance__area": 2427.67,
	"design__instance__count__stdcell": 202,
	"design__instance__area__stdcell": 2427.67,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.81685,
	"design__instance__utilization__stdcell": 0.81685,
	"design__rows": 14,
	"design__rows:CoreSite": 14,
	"design__sites": 1638,
	"design__sites:CoreSite": 1638,
	"flow__warnings__count": 4,
	"flow__errors__count": 0
}