gpasm-1.9.3 (Mar 21 2017)    _divschar.asm      2017-3-21  16:52:42          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Nov 23 2015) (Linux)
                      00004 ; This file was generated Tue Mar 21 16:52:42 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divschar.c"
                      00009         list    p=7212
                      00010         radix dec
                      00011         include "7212.inc"
                      00001                 LIST
                      00002 ;mc32p7212.inc    Standard Header File, Version 1.00 by Sinomcu
Message[301]: Processor-header file mismatch.  Verify selected processor.
                      00344                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  __divuchar
                      00016 
                      00017         extern STK06
                      00018         extern STK05
                      00019         extern STK04
                      00020         extern STK03
                      00021         extern STK02
                      00022         extern STK01
                      00023         extern STK00
                      00024 ;--------------------------------------------------------
                      00025 ; global declarations
                      00026 ;--------------------------------------------------------
                      00027         global  __divschar
                      00028 
                      00029 ;--------------------------------------------------------
                      00030 ; global definitions
                      00031 ;--------------------------------------------------------
                      00032 ;--------------------------------------------------------
                      00033 ; absolute symbol definitions
                      00034 ;--------------------------------------------------------
                      00035 ;--------------------------------------------------------
                      00036 ; compiler-defined variables
                      00037 ;--------------------------------------------------------
                      00038 UDL__divschar_0 udata
0000                  00039 r0x1000 res     1
0000                  00040 r0x1001 res     1
0001                  00041 r0x1002 res     1
0001                  00042 r0x1003 res     1
0002                  00043 r0x1004 res     1
0002                  00044 r0x1005 res     1
0003                  00045 r0x1006 res     1
0003                  00046 r0x1007 res     1
0004                  00047 r0x1008 res     1
                      00048 ;--------------------------------------------------------
                      00049 ; initialized data
                      00050 ;--------------------------------------------------------
                      00051 ;--------------------------------------------------------
                      00052 ; overlayable items in internal ram 
                      00053 ;--------------------------------------------------------
                      00054 ;       udata_ovr
                      00055 ;--------------------------------------------------------
                      00056 ; code
                      00057 ;--------------------------------------------------------
                      00058 code__divschar  code
                      00059 ;***
                      00060 ;  pBlock Stats: dbName = C
                      00061 ;***
                      00062 ;entry:  __divschar     ;Function start
                      00063 ; 2 exit points
                      00064 ;has an exit
                      00065 ;functions called:
                      00066 ;   __divuchar
                      00067 ;   __divuchar
                      00068 ;   __divuchar
                      00069 ;   __divuchar
                      00070 ;   __divuchar
                      00071 ;   __divuchar
                      00072 ;   __divuchar
                      00073 ;   __divuchar
                      00074 ;11 compiler assigned registers:
                      00075 ;   r0x1000
                      00076 ;   STK00
                      00077 ;   r0x1001
                      00078 ;   r0x1002
                      00079 ;   r0x1003
                      00080 ;   r0x1004
                      00081 ;   r0x1005
                      00082 ;   r0x1006
                      00083 ;   r0x1007
                      00084 ;   r0x1008
                      00085 ;   r0x1009
                      00086 ;; Starting pCode block
                      00087 ;;[ICODE] ../libsdcc/_divschar.c:32:  _entry($11) :
                      00088 ;;[ICODE] ../libsdcc/_divschar.c:32:    proc __divschar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( char fixed, char fixed) fixed}
0000                  00089 __divschar      ;Function start
                      00090 ; 2 exit points
                      00091 ;;[ICODE] ../libsdcc/_divschar.c:32: iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ] = recv __divschar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( char fixed, char fixed) fixed}
                      00092 ;       .line   32; "../libsdcc/_divschar.c"    _divschar (signed char a, signed char b)
0000   5600           00093         MOVRA   r0x1000
                      00094 ;;[ICODE] ../libsdcc/_divschar.c:32: iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ] = recv __divschar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( char fixed, char fixed) fixed}
0001   5800           00095         MOVAR   STK00
0002   5600           00096         MOVRA   r0x1001
                      00097 ;;[ICODE] ../libsdcc/_divschar.c:34:    iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ] < 0x0 {const-char literal}
                      00098 ;;signed compare: left < lit(0x0=0), size=1, mask=ff
                      00099 ;       .line   34; "../libsdcc/_divschar.c"    if (a < 0) {
0003   C187           00100         BSET    STATUS,0
0004   EE00           00101         JBSET   r0x1000,7
0005   D187           00102         BCLR    STATUS,0
0006   E187           00103         JBSET   STATUS,0
0007   A000           00104         GOTO    _00112_DS_
                      00105 ;;genSkipc:3246: created from rifx:0xbff08c30
                      00106 ;;[ICODE] ../libsdcc/_divschar.c:34:    if iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_2($8)
                      00107 ;;[ICODE] ../libsdcc/_divschar.c:36:    iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ] < 0x0 {const-char literal}
                      00108 ;;signed compare: left < lit(0x0=0), size=1, mask=ff
                      00109 ;       .line   36; "../libsdcc/_divschar.c"    if (b < 0)
0008   C187           00110         BSET    STATUS,0
0009   EE00           00111         JBSET   r0x1001,7
000A   D187           00112         BCLR    STATUS,0
000B   E187           00113         JBSET   STATUS,0
000C   A000           00114         GOTO    _00106_DS_
                      00115 ;;genSkipc:3246: created from rifx:0xbff08c30
                      00116 ;;[ICODE] ../libsdcc/_divschar.c:36:    if iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_0($2)
                      00117 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1003 ] = (int fixed)iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ]
                      00118 ;       .line   37; "../libsdcc/_divschar.c"    return _divuchar ((unsigned int)-a, (unsigned int)-b);
000D   5800           00119         MOVAR   r0x1000
000E   5600           00120         MOVRA   r0x1002
000F   7600           00121         CLRR    r0x1003
0010   FE00           00122         JBCLR   r0x1002,7
0011   6E00           00123         DECR    r0x1003
                      00124 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp5 [k10 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1003 ] = - iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1003 ]
0012   7200           00125         COMR    r0x1002
0013   7200           00126         COMR    r0x1003
0014   6600           00127         INCR    r0x1002
0015   F587           00128         JBCLR   STATUS,2
0016   6600           00129         INCR    r0x1003
                      00130 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp5 [k10 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1003 ]
0017   5800           00131         MOVAR   r0x1002
0018   5600           00132         MOVRA   r0x1002
0019   5600           00133         MOVRA   r0x1004
001A   5800           00134         MOVAR   r0x1003
001B   5600           00135         MOVRA   r0x1005
                      00136 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp7 [k12 lr12:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ] = (unsigned-char fixed)iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
                      00137 ;;108   MOVAR   r0x1004
                      00138 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp8 [k13 lr13:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = (int fixed)iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ]
001C   5800           00139         MOVAR   r0x1001
001D   5600           00140         MOVRA   r0x1004
001E   7600           00141         CLRR    r0x1005
001F   FE00           00142         JBCLR   r0x1004,7
0020   6E00           00143         DECR    r0x1005
                      00144 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp9 [k14 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp8 [k13 lr13:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
0021   7200           00145         COMR    r0x1004
0022   7200           00146         COMR    r0x1005
0023   6600           00147         INCR    r0x1004
0024   F587           00148         JBCLR   STATUS,2
0025   6600           00149         INCR    r0x1005
                      00150 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp10 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp9 [k14 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
                      00151 ;;110   MOVAR   r0x1004
0026   5800           00152         MOVAR   r0x1005
0027   5600           00153         MOVRA   r0x1007
                      00154 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp11 [k16 lr16:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1004 ] = (unsigned-char fixed)iTemp10 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]
                      00155 ;;104   MOVAR   r0x1006
                      00156 ;;[ICODE] ../libsdcc/_divschar.c:37:    send iTemp7 [k12 lr12:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ]{argreg = 1}
                      00157 ;;[ICODE] ../libsdcc/_divschar.c:37:    send iTemp11 [k16 lr16:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1004 ]{argreg = 1}
                      00158 ;;[ICODE] ../libsdcc/_divschar.c:37:    iTemp12 [k19 lr19:20 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ] = call __divuchar [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00159 ;;103   MOVAR   r0x1004
                      00160 ;;109   MOVAR   r0x1006
0028   5800           00161         MOVAR   r0x1004
0029   5600           00162         MOVRA   r0x1006
002A   5600           00163         MOVRA   r0x1004
002B   5600           00164         MOVRA   STK00
002C   5800           00165         MOVAR   r0x1002
002D   8000           00166         CALL    __divuchar
002E   5600           00167         MOVRA   r0x1002
                      00168 ;;[ICODE] ../libsdcc/_divschar.c:37:    ret iTemp12 [k19 lr19:20 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ]
002F   5800           00169         MOVAR   r0x1002
0030   A000           00170         GOTO    _00114_DS_
                      00171 ;;[ICODE] ../libsdcc/_divschar.c:37:  _iffalse_0($2) :
                      00172 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp13 [k20 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1004 ] = (int fixed)iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ]
0031                  00173 _00106_DS_
                      00174 ;       .line   39; "../libsdcc/_divschar.c"    return -_divuchar ((unsigned int)-a, (unsigned int)b);
0031   5800           00175         MOVAR   r0x1000
0032   5600           00176         MOVRA   r0x1002
0033   7600           00177         CLRR    r0x1004
0034   FE00           00178         JBCLR   r0x1002,7
0035   6E00           00179         DECR    r0x1004
                      00180 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp14 [k21 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1004 ] = - iTemp13 [k20 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1004 ]
0036   7200           00181         COMR    r0x1002
0037   7200           00182         COMR    r0x1004
0038   6600           00183         INCR    r0x1002
0039   F587           00184         JBCLR   STATUS,2
003A   6600           00185         INCR    r0x1004
                      00186 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp15 [k22 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp14 [k21 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1004 ]
003B   5800           00187         MOVAR   r0x1002
003C   5600           00188         MOVRA   r0x1002
003D   5600           00189         MOVRA   r0x1006
003E   5800           00190         MOVAR   r0x1004
003F   5600           00191         MOVRA   r0x1007
                      00192 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp16 [k23 lr25:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ] = (unsigned-char fixed)iTemp15 [k22 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]
                      00193 ;;105   MOVAR   r0x1006
                      00194 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp17 [k24 lr26:27 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ]
0040   5800           00195         MOVAR   r0x1001
0041   5600           00196         MOVRA   r0x1006
0042   7600           00197         CLRR    r0x1007
0043   FE00           00198         JBCLR   r0x1006,7
0044   6E00           00199         DECR    r0x1007
                      00200 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp18 [k25 lr27:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1008 ] = (unsigned-char fixed)iTemp17 [k24 lr26:27 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]
                      00201 ;;107   MOVAR   r0x1006
                      00202 ;;[ICODE] ../libsdcc/_divschar.c:39:    send iTemp16 [k23 lr25:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ]{argreg = 1}
                      00203 ;;[ICODE] ../libsdcc/_divschar.c:39:    send iTemp18 [k25 lr27:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1008 ]{argreg = 1}
                      00204 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp19 [k26 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ] = call __divuchar [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00205 ;;106   MOVAR   r0x1008
0045   5800           00206         MOVAR   r0x1006
0046   5600           00207         MOVRA   r0x1008
0047   5600           00208         MOVRA   STK00
0048   5800           00209         MOVAR   r0x1002
0049   8000           00210         CALL    __divuchar
004A   5600           00211         MOVRA   r0x1002
                      00212 ;;[ICODE] ../libsdcc/_divschar.c:39:    iTemp20 [k27 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ] = - iTemp19 [k26 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ]
004B   7200           00213         COMR    r0x1002
004C   6600           00214         INCR    r0x1002
                      00215 ;;[ICODE] ../libsdcc/_divschar.c:39:    ret iTemp20 [k27 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ]
004D   5800           00216         MOVAR   r0x1002
004E   A000           00217         GOTO    _00114_DS_
                      00218 ;;[ICODE] ../libsdcc/_divschar.c:39:  _iffalse_2($8) :
                      00219 ;;[ICODE] ../libsdcc/_divschar.c:42:    iTemp21 [k28 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ] < 0x0 {const-char literal}
                      00220 ;;signed compare: left < lit(0x0=0), size=1, mask=ff
004F                  00221 _00112_DS_
                      00222 ;       .line   42; "../libsdcc/_divschar.c"    if (b < 0)
004F   C187           00223         BSET    STATUS,0
0050   EE00           00224         JBSET   r0x1001,7
0051   D187           00225         BCLR    STATUS,0
0052   E187           00226         JBSET   STATUS,0
0053   A000           00227         GOTO    _00109_DS_
                      00228 ;;genSkipc:3246: created from rifx:0xbff08c30
                      00229 ;;[ICODE] ../libsdcc/_divschar.c:42:    if iTemp21 [k28 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_1($5)
                      00230 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp22 [k29 lr36:37 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1006 ] = (unsigned-int fixed)iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ]
                      00231 ;       .line   43; "../libsdcc/_divschar.c"    return -_divuchar ((unsigned int)a, (unsigned int)-b);
0054   5800           00232         MOVAR   r0x1000
0055   5600           00233         MOVRA   r0x1002
0056   7600           00234         CLRR    r0x1006
0057   FE00           00235         JBCLR   r0x1002,7
0058   6E00           00236         DECR    r0x1006
                      00237 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp23 [k30 lr37:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1007 ] = (unsigned-char fixed)iTemp22 [k29 lr36:37 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1006 ]
0059   5800           00238         MOVAR   r0x1002
005A   5600           00239         MOVRA   r0x1007
                      00240 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp24 [k31 lr38:39 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1006 ] = (int fixed)iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ]
005B   5800           00241         MOVAR   r0x1001
005C   5600           00242         MOVRA   r0x1002
005D   7600           00243         CLRR    r0x1006
005E   FE00           00244         JBCLR   r0x1002,7
005F   6E00           00245         DECR    r0x1006
                      00246 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp25 [k32 lr39:40 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1006 ] = - iTemp24 [k31 lr38:39 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1006 ]
0060   7200           00247         COMR    r0x1002
0061   7200           00248         COMR    r0x1006
0062   6600           00249         INCR    r0x1002
0063   F587           00250         JBCLR   STATUS,2
0064   6600           00251         INCR    r0x1006
                      00252 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp26 [k33 lr40:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ] = (unsigned-int fixed)iTemp25 [k32 lr39:40 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1002 r0x1006 ]
                      00253 ;;112   MOVAR   r0x1002
0065   5800           00254         MOVAR   r0x1006
                      00255 ;;1     MOVRA   r0x1009
                      00256 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp27 [k34 lr41:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ] = (unsigned-char fixed)iTemp26 [k33 lr40:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ]
                      00257 ;;102   MOVAR   r0x1008
                      00258 ;;[ICODE] ../libsdcc/_divschar.c:43:    send iTemp23 [k30 lr37:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1007 ]{argreg = 1}
                      00259 ;;[ICODE] ../libsdcc/_divschar.c:43:    send iTemp27 [k34 lr41:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ]{argreg = 1}
                      00260 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp28 [k35 lr44:45 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ] = call __divuchar [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00261 ;;101   MOVAR   r0x1002
                      00262 ;;111   MOVAR   r0x1008
0066   5800           00263         MOVAR   r0x1002
0067   5600           00264         MOVRA   r0x1008
0068   5600           00265         MOVRA   r0x1002
0069   5600           00266         MOVRA   STK00
006A   5800           00267         MOVAR   r0x1007
006B   8000           00268         CALL    __divuchar
006C   5600           00269         MOVRA   r0x1002
                      00270 ;;[ICODE] ../libsdcc/_divschar.c:43:    iTemp29 [k36 lr45:46 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ] = - iTemp28 [k35 lr44:45 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1002 ]
006D   7200           00271         COMR    r0x1002
006E   6600           00272         INCR    r0x1002
                      00273 ;;[ICODE] ../libsdcc/_divschar.c:43:    ret iTemp29 [k36 lr45:46 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1002 ]
006F   5800           00274         MOVAR   r0x1002
0070   A000           00275         GOTO    _00114_DS_
                      00276 ;;[ICODE] ../libsdcc/_divschar.c:43:  _iffalse_1($5) :
                      00277 ;;[ICODE] ../libsdcc/_divschar.c:45:    iTemp30 [k37 lr48:49 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1007 ] = (unsigned-int fixed)iTemp0 [k2 lr3:48 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_a_1_2}[r0x1000 ]
0071                  00278 _00109_DS_
                      00279 ;       .line   45; "../libsdcc/_divschar.c"    return _divuchar ((unsigned int)a, (unsigned int)b);
0071   5800           00280         MOVAR   r0x1000
0072   5600           00281         MOVRA   r0x1002
0073   7600           00282         CLRR    r0x1007
0074   FE00           00283         JBCLR   r0x1002,7
0075   6E00           00284         DECR    r0x1007
                      00285 ;;[ICODE] ../libsdcc/_divschar.c:45:    iTemp31 [k38 lr49:53 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1000 ] = (unsigned-char fixed)iTemp30 [k37 lr48:49 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1007 ]
0076   5800           00286         MOVAR   r0x1002
0077   5600           00287         MOVRA   r0x1000
                      00288 ;;[ICODE] ../libsdcc/_divschar.c:45:    iTemp32 [k39 lr50:51 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1007 ] = (unsigned-int fixed)iTemp1 [k4 lr4:50 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{char fixed}{ sir@ __divschar_b_1_2}[r0x1001 ]
0078   5800           00289         MOVAR   r0x1001
0079   5600           00290         MOVRA   r0x1002
007A   7600           00291         CLRR    r0x1007
007B   FE00           00292         JBCLR   r0x1002,7
007C   6E00           00293         DECR    r0x1007
                      00294 ;;[ICODE] ../libsdcc/_divschar.c:45:    iTemp33 [k40 lr51:53 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1001 ] = (unsigned-char fixed)iTemp32 [k39 lr50:51 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1002 r0x1007 ]
                      00295 ;;100   MOVAR   r0x1002
                      00296 ;;[ICODE] ../libsdcc/_divschar.c:45:    send iTemp31 [k38 lr49:53 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1000 ]{argreg = 1}
                      00297 ;;[ICODE] ../libsdcc/_divschar.c:45:    send iTemp33 [k40 lr51:53 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char fixed}[r0x1001 ]{argreg = 1}
                      00298 ;;[ICODE] ../libsdcc/_divschar.c:45:    iTemp34 [k41 lr54:55 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1000 ] = call __divuchar [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00299 ;;99    MOVAR   r0x1001
007D   5800           00300         MOVAR   r0x1002
007E   5600           00301         MOVRA   r0x1001
007F   5600           00302         MOVRA   STK00
0080   5800           00303         MOVAR   r0x1000
0081   8000           00304         CALL    __divuchar
0082   5600           00305         MOVRA   r0x1000
                      00306 ;;[ICODE] ../libsdcc/_divschar.c:45:    ret iTemp34 [k41 lr54:55 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-char fixed}[r0x1000 ]
0083   5800           00307         MOVAR   r0x1000
                      00308 ;;[ICODE] ../libsdcc/_divschar.c:45:  _return($10) :
                      00309 ;;[ICODE] ../libsdcc/_divschar.c:45:    eproc __divschar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( char fixed, char fixed) fixed}
0084                  00310 _00114_DS_
0084   000C           00311         RETURN  
                      00312 ; exit point of __divschar
                      00313 
                      00314 
                      00315 ;       code size estimation:
                      00316 ;         133+    0 =   133 instructions (  266 byte)
                      00317 
                      00318         end
gpasm-1.9.3 (Mar 21 2017)    _divschar.asm      2017-3-21  16:52:42          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001B0
ADCR1                             000001B1
ADCR2                             000001B2
ADRH                              000001B4
ADRL                              000001B6
ADRM                              000001B5
FSR                               00000184
FSR0                              00000184
FSR1                              00000185
HIBYTE                            00000183
INDF                              00000180
INDF0                             00000180
INDF1                             00000181
INDF2                             00000182
INDF3                             00000189
INTE                              0000018A
INTF                              0000018B
IOP0                              00000190
IOP1                              00000194
IOP2                              00000198
IOP3                              0000019C
LCDCR0                            000001B8
LCDCR1                            000001B9
LCDDS10                           000001C8
LCDDS11                           000001C9
LCDDS12                           000001CA
LCDDS13                           000001CB
LCDDS2                            000001C0
LCDDS3                            000001C1
LCDDS4                            000001C2
LCDDS5                            000001C3
LCDDS6                            000001C4
LCDDS7                            000001C5
LCDDS8                            000001C6
LCDDS9                            000001C7
LCDIOS1                           000001BA
LCDIOS2                           000001BB
LVDCR                             000001AF
LXTCR                             000001A8
MCR                               00000188
OEP0                              00000191
OEP1                              00000195
OEP2                              00000199
OEP3                              0000019D
OSCM                              000001AE
PCL                               00000186
PFLAG                             00000187
PUMP                              000001AD
PUP0                              00000192
PUP1                              00000196
PUP2                              0000019A
PUP3                              0000019E
STATUS                            00000187
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001A1
T0CR                              000001A0
T0DATA                            000001A3
T0LOAD                            000001A2
T1CNT                             000001A5
T1CR                              000001A4
T1DATA                            000001A7
T1LOAD                            000001A6
TPSC                              000001B3
_00106_DS_                        00000031
_00109_DS_                        00000071
_00112_DS_                        0000004F
_00114_DS_                        00000084
_CONFIG0                          00008000
_CONFIG1                          00008001
__7212                            00000001
__divschar                        00000000
__divuchar                        00000000
r0x1000                           00000000
r0x1001                           00000001
r0x1002                           00000002
r0x1003                           00000003
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1008                           00000008
ADC_T                             TPSC,7
ADEN                              ADCR0,7
ADIE                              INTE,6
ADIF                              INTF,6
BEN                               LCDCR1,4
BUZ0OE                            T0CR,5
BUZ1OE                            T1CR,5
C                                 PFLAG,0
CHOP_EN                           ADCR0,6
CHP_VPP                           PUMP,2
CLKS                              OSCM,2
CPCKS                             PUMP,5
DC                                PFLAG,1
ERV                               PUMP,7
FILS                              LXTCR,3
GIE                               MCR,7
HFEN                              OSCM,0
HIRCOUTEN                         OSCM,3
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
LCDCKS                            LCDCR1,2
LCDEN                             LCDCR0,7
LCDM                              LCDCR1,3
LCDSPEED                          LCDCR0,2
LDOLPEN                           LXTCR,6
LFEN                              OSCM,1
LVDEN                             LVDCR,7
LVDF                              LVDCR,0
P00D                              IOP0,0
P00OE                             OEP0,0
P00PU                             PUP0,0
P01D                              IOP0,1
P01OE                             OEP0,1
P01PU                             PUP0,1
P02D                              IOP0,2
P02OE                             OEP0,2
P02PU                             PUP0,2
P03D                              IOP0,3
P03OE                             OEP0,3
P03PU                             PUP0,3
P04D                              IOP0,4
P04OE                             OEP0,4
P04PU                             PUP0,4
P05D                              IOP0,5
P05OE                             OEP0,5
P05PU                             PUP0,5
P06D                              IOP0,6
P06OE                             OEP0,6
P06PU                             PUP0,6
P07D                              IOP0,7
P07OE                             OEP0,7
P07PU                             PUP0,7
P10D                              IOP1,0
P10OE                             OEP1,0
P10PU                             PUP1,0
P11D                              IOP1,1
P11OE                             OEP1,1
P11PU                             PUP1,1
P12D                              IOP1,2
P12OE                             OEP1,2
P12PU                             PUP1,2
P13D                              IOP1,3
P13OE                             OEP1,3
P13PU                             PUP1,3
P14D                              IOP1,4
P14OE                             OEP1,4
P14PU                             PUP1,4
P15D                              IOP1,5
P15OE                             OEP1,5
P15PU                             PUP1,5
P20D                              IOP2,0
P20OE                             OEP2,0
P20PU                             PUP2,0
P21D                              IOP2,1
P21OE                             OEP2,1
P21PU                             PUP2,1
P22D                              IOP2,2
P22OE                             OEP2,2
P22PU                             PUP2,2
P23D                              IOP2,3
P23OE                             OEP2,3
P23PU                             PUP2,3
P24D                              IOP2,4
P24OE                             OEP2,4
P24PU                             PUP2,4
P25D                              IOP2,5
P25OE                             OEP2,5
P25PU                             PUP2,5
P26D                              IOP2,6
P26OE                             OEP2,6
P26PU                             PUP2,6
P27D                              IOP2,7
P27OE                             OEP2,7
P27PU                             PUP2,7
P30D                              IOP3,0
P30OE                             OEP3,0
P30PU                             PUP3,0
P31D                              IOP3,1
P31OE                             OEP3,1
P31PU                             PUP3,1
P32D                              IOP3,2
P32OE                             OEP3,2
P32PU                             PUP3,2
P33D                              IOP3,3
P33OE                             OEP3,3
P33PU                             PUP3,3
PD                                MCR,4
PGA_EN                            ADCR0,5
PGMTIME                           PUMP,3
PT_TS                             TPSC,2
PUMPEN                            PUMP,6
PWM0OE                            T0CR,6
PWM1OE                            T1CR,6
RSEL                              LXTCR,5
STBH                              OSCM,4
STBL                              OSCM,5
T0IE                              INTE,0
T0IF                              INTF,0
T1IE                              INTE,1
T1IF                              INTF,1
T2IE                              INTE,5
T2IF                              INTF,5
T3IE                              INTE,7
T3IF                              INTF,7
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
T_ADC_IN_RNB                      ADCR2,7
T_PGA_OUT_ENB                     ADCR2,6
VBGEN                             TPSC,3
VBGSEL                            LVDCR,2
VCP_CAL                           PUMP,4
VDLSEL                            LXTCR,4
VLDOEN                            TPSC,4
VLDOSL0                           TPSC,6
VLDOSL1                           TPSC,5
VREF_ICTL                         ADCR0,4
Z                                 PFLAG,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     1 reported,     0 suppressed

