TimeQuest Timing Analyzer report for drum
Thu Mar 12 01:49:18 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Slow 1200mV 0C Model Metastability Report
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 54. Fast 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 56. Fast 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 60. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Fast 1200mV 0C Model Metastability Report
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Board Trace Model Assignments
 74. Input Transition Times
 75. Signal Integrity Metrics (Slow 1200mv 0c Model)
 76. Signal Integrity Metrics (Slow 1200mv 85c Model)
 77. Signal Integrity Metrics (Fast 1200mv 0c Model)
 78. Setup Transfers
 79. Hold Transfers
 80. Recovery Transfers
 81. Removal Transfers
 82. Report TCCS
 83. Report RSKM
 84. Unconstrained Paths
 85. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; drum                                              ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  16.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; drum.SDC      ; OK     ; Thu Mar 12 01:49:14 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 55.555 ; 18.0 MHz  ; 0.000 ; 27.777 ; 50.00      ; 25        ; 9           ;       ;        ;           ;            ; false    ; CLOCK_50 ; p1|altpll_component|auto_generated|pll1|inclk[0] ; { p1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 81.29 MHz  ; 81.29 MHz       ; CLOCK_50                                       ;      ;
; 296.21 MHz ; 296.21 MHz      ; p1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 7.698  ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 52.179 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 0.328 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.404 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -2.596 ; -36.344       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 3.733 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.552  ; 0.000         ;
; CLOCK2_50                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 27.487 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                               ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 7.698 ; drum_node:d1|u[1]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.214     ;
; 7.721 ; drum_node:d1|u[0]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.191     ;
; 7.830 ; drum_node:d1|u[1]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.082     ;
; 7.849 ; drum_node:d1|u[1]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.063     ;
; 7.853 ; drum_node:d1|u[0]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.059     ;
; 7.857 ; drum_node:d1|u[3]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.055     ;
; 7.872 ; drum_node:d1|u[0]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.040     ;
; 7.962 ; drum_node:d1|u[5]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.950     ;
; 7.962 ; drum_node:d1|u[2]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.950     ;
; 7.970 ; drum_node:d1|u[1]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.942     ;
; 7.989 ; drum_node:d1|u[1]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.923     ;
; 7.989 ; drum_node:d1|u[3]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.923     ;
; 7.993 ; drum_node:d1|u[0]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.919     ;
; 8.008 ; drum_node:d1|u[3]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.904     ;
; 8.012 ; drum_node:d1|u[0]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.900     ;
; 8.069 ; drum_node:d1|u[4]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.843     ;
; 8.082 ; drum_node:d1|u[7]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.830     ;
; 8.094 ; drum_node:d1|u[5]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.818     ;
; 8.094 ; drum_node:d1|u[2]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.818     ;
; 8.113 ; drum_node:d1|u[5]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.799     ;
; 8.113 ; drum_node:d1|u[2]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.799     ;
; 8.129 ; drum_node:d1|u[3]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.783     ;
; 8.148 ; drum_node:d1|u[3]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.764     ;
; 8.189 ; drum_node:d1|u[6]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.723     ;
; 8.199 ; drum_node:d1|u[9]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.718     ;
; 8.201 ; drum_node:d1|u[4]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.711     ;
; 8.214 ; drum_node:d1|u[7]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.698     ;
; 8.220 ; drum_node:d1|u[4]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.692     ;
; 8.233 ; drum_node:d1|u[7]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.679     ;
; 8.234 ; drum_node:d1|u[5]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.678     ;
; 8.234 ; drum_node:d1|u[2]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.678     ;
; 8.253 ; drum_node:d1|u[5]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.659     ;
; 8.253 ; drum_node:d1|u[2]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.659     ;
; 8.276 ; drum_node:d1|u[8]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.636     ;
; 8.321 ; drum_node:d1|u[6]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.591     ;
; 8.331 ; drum_node:d1|u[9]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.586     ;
; 8.340 ; drum_node:d1|u[6]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.572     ;
; 8.341 ; drum_node:d1|u[4]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.571     ;
; 8.350 ; drum_node:d1|u[9]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.567     ;
; 8.354 ; drum_node:d1|u[7]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.558     ;
; 8.360 ; drum_node:d1|u[4]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.552     ;
; 8.373 ; drum_node:d1|u[7]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.539     ;
; 8.408 ; drum_node:d1|u[8]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.504     ;
; 8.427 ; drum_node:d1|u[8]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.485     ;
; 8.461 ; drum_node:d1|u[6]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.451     ;
; 8.471 ; drum_node:d1|u[9]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.446     ;
; 8.480 ; drum_node:d1|u[10] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.437     ;
; 8.480 ; drum_node:d1|u[6]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.432     ;
; 8.490 ; drum_node:d1|u[9]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.427     ;
; 8.527 ; drum_node:d1|u[11] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.390     ;
; 8.548 ; drum_node:d1|u[8]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.364     ;
; 8.560 ; drum_node:d1|u[1]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.352     ;
; 8.567 ; drum_node:d1|u[8]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.345     ;
; 8.583 ; drum_node:d1|u[0]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.329     ;
; 8.612 ; drum_node:d1|u[10] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.305     ;
; 8.631 ; drum_node:d1|u[10] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.286     ;
; 8.659 ; drum_node:d1|u[11] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.258     ;
; 8.660 ; drum_node:d1|u[12] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.257     ;
; 8.678 ; drum_node:d1|u[11] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.239     ;
; 8.680 ; drum_node:d1|u[1]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.232     ;
; 8.688 ; drum_node:d1|u[13] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.229     ;
; 8.703 ; drum_node:d1|u[0]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.209     ;
; 8.719 ; drum_node:d1|u[3]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.193     ;
; 8.752 ; drum_node:d1|u[10] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.165     ;
; 8.771 ; drum_node:d1|u[10] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.146     ;
; 8.787 ; drum_node:d1|u[14] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.130     ;
; 8.792 ; drum_node:d1|u[12] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.125     ;
; 8.799 ; drum_node:d1|u[11] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.118     ;
; 8.811 ; drum_node:d1|u[12] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.106     ;
; 8.818 ; drum_node:d1|u[11] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.099     ;
; 8.820 ; drum_node:d1|u[13] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.097     ;
; 8.824 ; drum_node:d1|u[5]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.088     ;
; 8.824 ; drum_node:d1|u[2]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.088     ;
; 8.839 ; drum_node:d1|u[13] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.078     ;
; 8.839 ; drum_node:d1|u[3]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.073     ;
; 8.852 ; drum_node:d1|u[1]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.060     ;
; 8.875 ; drum_node:d1|u[0]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.037     ;
; 8.919 ; drum_node:d1|u[14] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.998     ;
; 8.931 ; drum_node:d1|u[4]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.981     ;
; 8.932 ; drum_node:d1|u[12] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.985     ;
; 8.938 ; drum_node:d1|u[14] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.979     ;
; 8.944 ; drum_node:d1|u[7]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.968     ;
; 8.944 ; drum_node:d1|u[5]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.968     ;
; 8.944 ; drum_node:d1|u[2]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.968     ;
; 8.951 ; drum_node:d1|u[12] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.966     ;
; 8.960 ; drum_node:d1|u[13] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.957     ;
; 8.979 ; drum_node:d1|u[13] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.938     ;
; 8.989 ; drum_node:d1|u[1]  ; drum_node:d1|u[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.928     ;
; 9.003 ; drum_node:d1|u[1]  ; drum_node:d1|u[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.909     ;
; 9.011 ; drum_node:d1|u[3]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.901     ;
; 9.012 ; drum_node:d1|u[0]  ; drum_node:d1|u[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.905     ;
; 9.026 ; drum_node:d1|u[0]  ; drum_node:d1|u[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.886     ;
; 9.051 ; drum_node:d1|u[6]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.861     ;
; 9.051 ; drum_node:d1|u[4]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.861     ;
; 9.059 ; drum_node:d1|u[14] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.858     ;
; 9.061 ; drum_node:d1|u[9]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.856     ;
; 9.064 ; drum_node:d1|u[7]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.848     ;
; 9.078 ; drum_node:d1|u[14] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.839     ;
; 9.116 ; drum_node:d1|u[5]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.796     ;
; 9.116 ; drum_node:d1|u[2]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.796     ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 52.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.295      ;
; 52.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.295      ;
; 52.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.295      ;
; 52.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.295      ;
; 52.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.295      ;
; 52.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.295      ;
; 52.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.295      ;
; 52.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.295      ;
; 52.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.295      ;
; 52.205 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.269      ;
; 52.205 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.269      ;
; 52.205 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.269      ;
; 52.205 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.269      ;
; 52.205 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.269      ;
; 52.205 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.269      ;
; 52.205 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.269      ;
; 52.205 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.269      ;
; 52.205 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.269      ;
; 52.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.108      ;
; 52.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.108      ;
; 52.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.108      ;
; 52.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.108      ;
; 52.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.108      ;
; 52.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.108      ;
; 52.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.108      ;
; 52.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.108      ;
; 52.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.108      ;
; 52.394 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.080      ;
; 52.394 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.080      ;
; 52.394 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.080      ;
; 52.394 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.080      ;
; 52.394 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.080      ;
; 52.394 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.080      ;
; 52.394 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.080      ;
; 52.394 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.080      ;
; 52.394 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 3.080      ;
; 52.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.989      ;
; 52.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.989      ;
; 52.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.989      ;
; 52.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.989      ;
; 52.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.989      ;
; 52.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.989      ;
; 52.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.989      ;
; 52.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.989      ;
; 52.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.989      ;
; 52.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.857      ;
; 52.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.857      ;
; 52.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.857      ;
; 52.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.857      ;
; 52.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.857      ;
; 52.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.857      ;
; 52.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.857      ;
; 52.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.857      ;
; 52.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.857      ;
; 52.874 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.600      ;
; 52.900 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.574      ;
; 52.975 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.499      ;
; 52.975 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.499      ;
; 52.975 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.499      ;
; 52.975 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.499      ;
; 52.975 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.499      ;
; 52.975 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.499      ;
; 52.975 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.499      ;
; 52.975 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.499      ;
; 52.975 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.499      ;
; 53.061 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.413      ;
; 53.089 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.385      ;
; 53.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.294      ;
; 53.312 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 2.162      ;
; 53.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.857      ;
; 53.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.857      ;
; 53.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.857      ;
; 53.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.857      ;
; 53.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.857      ;
; 53.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.857      ;
; 53.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.857      ;
; 53.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.857      ;
; 53.617 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.857      ;
; 53.670 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.804      ;
; 53.719 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.755      ;
; 53.961 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.513      ;
; 53.961 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.513      ;
; 53.961 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.513      ;
; 53.961 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.513      ;
; 53.961 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.513      ;
; 53.961 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.513      ;
; 53.961 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.513      ;
; 53.961 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.513      ;
; 54.308 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.166      ;
; 54.316 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.158      ;
; 54.318 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.156      ;
; 54.320 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.154      ;
; 54.320 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.154      ;
; 54.321 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.153      ;
; 54.336 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.138      ;
; 54.337 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 1.137      ;
; 54.653 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 0.821      ;
; 54.653 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 0.821      ;
; 54.654 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 0.820      ;
; 54.709 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 0.765      ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                          ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.328 ; drum_node:d1|wr_data_1a[2]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 0.992      ;
; 0.329 ; drum_node:d1|wr_data_1a[1]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 0.993      ;
; 0.333 ; drum_node:d1|wr_data_1a[10]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 0.996      ;
; 0.339 ; drum_node:d1|wr_data_1a[13]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.001      ;
; 0.342 ; drum_node:d1|wr_data_1a[0]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.006      ;
; 0.360 ; drum_node:d1|wr_data_1a[7]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.024      ;
; 0.360 ; drum_node:d1|wr_data_1a[9]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.022      ;
; 0.362 ; drum_node:d1|wr_data_1a[5]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.025      ;
; 0.362 ; drum_node:d1|wr_data_1a[6]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.026      ;
; 0.365 ; drum_node:d1|wr_data_1a[16]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.029      ;
; 0.366 ; drum_node:d1|wr_data_1a[4]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.029      ;
; 0.367 ; drum_node:d1|wr_data_1a[17]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.031      ;
; 0.368 ; drum_node:d1|wr_data_1a[11]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.032      ;
; 0.371 ; drum_node:d1|wr_data_1a[8]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.033      ;
; 0.377 ; drum_node:d1|wr_data_1a[12]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.041      ;
; 0.392 ; drum_node:d1|wr_data_1a[3]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.055      ;
; 0.395 ; drum_node:d1|wr_data_1a[15]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.057      ;
; 0.402 ; drum_node:d1|we_1a                ; drum_node:d1|we_1a                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_1a[3]        ; drum_node:d1|wr_data_1a[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_1a[4]        ; drum_node:d1|wr_data_1a[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_1a[5]        ; drum_node:d1|wr_data_1a[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_1a[10]       ; drum_node:d1|wr_data_1a[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[0]        ; drum_node:d1|wr_data_2a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[1]        ; drum_node:d1|wr_data_2a[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[2]        ; drum_node:d1|wr_data_2a[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[3]        ; drum_node:d1|wr_data_2a[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[4]        ; drum_node:d1|wr_data_2a[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[5]        ; drum_node:d1|wr_data_2a[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[6]        ; drum_node:d1|wr_data_2a[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[7]        ; drum_node:d1|wr_data_2a[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[8]        ; drum_node:d1|wr_data_2a[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[9]        ; drum_node:d1|wr_data_2a[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[10]       ; drum_node:d1|wr_data_2a[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[11]       ; drum_node:d1|wr_data_2a[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[12]       ; drum_node:d1|wr_data_2a[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[13]       ; drum_node:d1|wr_data_2a[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[14]       ; drum_node:d1|wr_data_2a[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[15]       ; drum_node:d1|wr_data_2a[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[16]       ; drum_node:d1|wr_data_2a[16]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; drum_node:d1|wr_data_2a[17]       ; drum_node:d1|wr_data_2a[17]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; drum_node:d1|wr_data_1a[14]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.070      ;
; 0.424 ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 0.669      ;
; 0.428 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.442 ; drum_node:d1|state.step1          ; drum_node:d1|we_2a                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.709      ;
; 0.445 ; drum_node:d1|state.init2          ; drum_node:d1|state.init3                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.712      ;
; 0.449 ; drum_node:d1|state.step2          ; drum_node:d1|state.step3                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.716      ;
; 0.459 ; drum_node:d1|state.init1          ; drum_node:d1|state.init2                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.726      ;
; 0.587 ; drum_node:d1|wr_data_2a[16]       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.261      ;
; 0.600 ; drum_node:d1|we_1a                ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.258      ;
; 0.613 ; drum_node:d1|u[8]                 ; drum_node:d1|left_out[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.879      ;
; 0.613 ; drum_node:d1|wr_data_2a[8]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.287      ;
; 0.621 ; drum_node:d1|u[4]                 ; drum_node:d1|left_out[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.887      ;
; 0.629 ; drum_node:d1|u[10]                ; drum_node:d1|left_out[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.897      ;
; 0.629 ; drum_node:d1|wr_data_2a[3]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.303      ;
; 0.633 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.901      ;
; 0.637 ; drum_node:d1|wr_data_2a[12]       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.311      ;
; 0.641 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[10]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; Reset_Delay:r0|Cont[6]            ; Reset_Delay:r0|Cont[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[16]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[13]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[12]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[2]            ; Reset_Delay:r0|Cont[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[5]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; drum_node:d1|u[7]                 ; drum_node:d1|left_out[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[14]           ; Reset_Delay:r0|Cont[14]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[15]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[11]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[18]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.649 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[17]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.915      ;
; 0.650 ; drum_node:d1|wr_data_2a[4]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.324      ;
; 0.654 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[9]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:r0|Cont[8]            ; Reset_Delay:r0|Cont[8]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.659 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.675 ; drum_node:d1|wr_data_2a[7]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.349      ;
; 0.678 ; drum_node:d1|wr_data_2a[5]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.352      ;
; 0.692 ; drum_node:d1|state.init3          ; drum_node:d1|state.step1                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.959      ;
; 0.704 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.970      ;
; 0.707 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.973      ;
; 0.708 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.974      ;
; 0.709 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.975      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.404 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.437 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.653 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.918      ;
; 0.655 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.920      ;
; 0.655 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.920      ;
; 0.656 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.921      ;
; 0.658 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.664 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.929      ;
; 0.673 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.938      ;
; 0.675 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.940      ;
; 0.685 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.950      ;
; 0.693 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.958      ;
; 0.698 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.963      ;
; 0.714 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.979      ;
; 0.972 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.237      ;
; 0.976 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.242      ;
; 0.986 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.252      ;
; 0.989 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.254      ;
; 0.991 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.257      ;
; 0.994 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.259      ;
; 0.996 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.261      ;
; 1.097 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.363      ;
; 1.102 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.368      ;
; 1.112 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.377      ;
; 1.113 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.378      ;
; 1.115 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.380      ;
; 1.117 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.382      ;
; 1.118 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.383      ;
; 1.120 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.385      ;
; 1.151 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.416      ;
; 1.151 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.416      ;
; 1.151 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.416      ;
; 1.151 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.416      ;
; 1.151 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.416      ;
; 1.151 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.416      ;
; 1.151 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.416      ;
; 1.223 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.488      ;
; 1.224 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.489      ;
; 1.228 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.493      ;
; 1.229 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.494      ;
; 1.238 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.503      ;
; 1.241 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.506      ;
; 1.243 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.508      ;
; 1.246 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.511      ;
; 1.349 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.614      ;
; 1.354 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.619      ;
; 1.361 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.626      ;
; 1.361 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.626      ;
; 1.361 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.626      ;
; 1.361 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.626      ;
; 1.361 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.626      ;
; 1.361 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.626      ;
; 1.361 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.626      ;
; 1.361 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.626      ;
; 1.367 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.632      ;
; 1.372 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.637      ;
; 1.381 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.646      ;
; 1.735 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.000      ;
; 1.868 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.133      ;
; 1.967 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.232      ;
; 1.994 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.259      ;
; 2.096 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.361      ;
; 2.096 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.361      ;
; 2.096 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.361      ;
; 2.096 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.361      ;
; 2.096 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.361      ;
; 2.096 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.361      ;
; 2.144 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.409      ;
; 2.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.445      ;
; 2.450 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.715      ;
; 2.450 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.715      ;
; 2.450 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.715      ;
; 2.450 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.715      ;
; 2.450 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.715      ;
; 2.583 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.848      ;
; 2.583 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.848      ;
; 2.583 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.848      ;
; 2.682 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.947      ;
; 2.682 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.947      ;
; 2.682 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.947      ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
; -2.596 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.299     ; 1.465      ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
; 3.733 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.701     ; 1.313      ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.553 ; 9.788        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.553 ; 9.788        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.554 ; 9.789        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.554 ; 9.789        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[0]                          ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[10]                         ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[11]                         ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[12]                         ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[13]                         ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[14]                         ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[15]                         ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[16]                         ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[17]                         ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[1]                          ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[2]                          ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[3]                          ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[4]                          ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[5]                          ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[6]                          ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[7]                          ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[8]                          ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[9]                          ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[0]                          ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[10]                         ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[11]                         ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[12]                         ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[13]                         ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[14]                         ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[15]                         ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[16]                         ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[17]                         ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[1]                          ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[2]                          ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[3]                          ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[4]                          ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[5]                          ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[6]                          ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[7]                          ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[8]                          ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[9]                          ;
; 9.644 ; 9.832        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                 ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET                                                                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[10]                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[11]                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[2]                                                                                                       ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[3]                                                                                                       ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[10]                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[11]                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[12]                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[13]                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[14]                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[15]                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[16]                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[17]                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[9]                                                                                                              ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[10]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[11]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[12]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[13]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[14]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[15]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[16]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[17]                                                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[9]                                                                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|we_1a                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_1a[0]                                                                                                     ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_1a[11]                                                                                                    ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_1a[12]                                                                                                    ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_1a[13]                                                                                                    ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_1a[14]                                                                                                    ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_1a[15]                                                                                                    ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_1a[16]                                                                                                    ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_1a[17]                                                                                                    ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_1a[1]                                                                                                     ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_1a[2]                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.487 ; 27.707       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.658 ; 27.846       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.743 ; 27.743       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.809 ; 27.809       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.809 ; 27.809       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.811 ; 27.811       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.851 ; 5.401 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.851 ; 5.401 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.104 ; -2.673 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.104 ; -2.673 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 7.727 ; 7.572 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 6.039 ; 6.000 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 6.088 ; 6.067 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 8.798 ; 8.622 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.697 ; 5.663 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.805 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.689 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 7.461 ; 7.308 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.356 ; 5.315 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 5.405 ; 5.380 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 7.266 ; 7.070 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.028 ; 4.991 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.262 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.145 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 89.82 MHz  ; 89.82 MHz       ; CLOCK_50                                       ;      ;
; 322.89 MHz ; 322.89 MHz      ; p1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 8.867  ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 52.458 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 0.332 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -2.030 ; -28.420       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 3.285 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.560  ; 0.000         ;
; CLOCK2_50                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 27.488 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                 ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 8.867  ; drum_node:d1|u[1]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.055     ;
; 8.888  ; drum_node:d1|u[0]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.034     ;
; 8.983  ; drum_node:d1|u[1]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.939     ;
; 9.004  ; drum_node:d1|u[0]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.918     ;
; 9.009  ; drum_node:d1|u[3]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.913     ;
; 9.012  ; drum_node:d1|u[1]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.910     ;
; 9.033  ; drum_node:d1|u[0]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.889     ;
; 9.100  ; drum_node:d1|u[2]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.822     ;
; 9.101  ; drum_node:d1|u[5]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.821     ;
; 9.105  ; drum_node:d1|u[1]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.817     ;
; 9.125  ; drum_node:d1|u[3]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.797     ;
; 9.126  ; drum_node:d1|u[0]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.796     ;
; 9.134  ; drum_node:d1|u[1]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.788     ;
; 9.154  ; drum_node:d1|u[3]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.768     ;
; 9.155  ; drum_node:d1|u[0]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.767     ;
; 9.191  ; drum_node:d1|u[4]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.731     ;
; 9.205  ; drum_node:d1|u[7]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.717     ;
; 9.216  ; drum_node:d1|u[2]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.706     ;
; 9.217  ; drum_node:d1|u[5]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.705     ;
; 9.245  ; drum_node:d1|u[2]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.677     ;
; 9.246  ; drum_node:d1|u[5]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.676     ;
; 9.247  ; drum_node:d1|u[3]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.675     ;
; 9.276  ; drum_node:d1|u[3]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.646     ;
; 9.298  ; drum_node:d1|u[6]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.624     ;
; 9.307  ; drum_node:d1|u[9]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.619     ;
; 9.307  ; drum_node:d1|u[4]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.615     ;
; 9.321  ; drum_node:d1|u[7]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.601     ;
; 9.336  ; drum_node:d1|u[4]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.586     ;
; 9.338  ; drum_node:d1|u[2]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.584     ;
; 9.339  ; drum_node:d1|u[5]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.583     ;
; 9.350  ; drum_node:d1|u[7]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.572     ;
; 9.367  ; drum_node:d1|u[2]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.555     ;
; 9.368  ; drum_node:d1|u[5]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.554     ;
; 9.371  ; drum_node:d1|u[8]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.551     ;
; 9.414  ; drum_node:d1|u[6]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.508     ;
; 9.423  ; drum_node:d1|u[9]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.503     ;
; 9.429  ; drum_node:d1|u[4]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.493     ;
; 9.443  ; drum_node:d1|u[6]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.479     ;
; 9.443  ; drum_node:d1|u[7]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.479     ;
; 9.452  ; drum_node:d1|u[9]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.474     ;
; 9.458  ; drum_node:d1|u[4]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.464     ;
; 9.472  ; drum_node:d1|u[7]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.450     ;
; 9.487  ; drum_node:d1|u[8]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.435     ;
; 9.516  ; drum_node:d1|u[8]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.406     ;
; 9.536  ; drum_node:d1|u[6]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.386     ;
; 9.545  ; drum_node:d1|u[9]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.381     ;
; 9.561  ; drum_node:d1|u[10] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.365     ;
; 9.565  ; drum_node:d1|u[6]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.357     ;
; 9.574  ; drum_node:d1|u[9]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.352     ;
; 9.609  ; drum_node:d1|u[8]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.313     ;
; 9.618  ; drum_node:d1|u[11] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.308     ;
; 9.625  ; drum_node:d1|u[1]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.297     ;
; 9.638  ; drum_node:d1|u[8]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.284     ;
; 9.646  ; drum_node:d1|u[0]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.276     ;
; 9.677  ; drum_node:d1|u[10] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.249     ;
; 9.706  ; drum_node:d1|u[10] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.220     ;
; 9.725  ; drum_node:d1|u[12] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.201     ;
; 9.734  ; drum_node:d1|u[11] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.192     ;
; 9.753  ; drum_node:d1|u[1]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.169     ;
; 9.763  ; drum_node:d1|u[11] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.163     ;
; 9.767  ; drum_node:d1|u[3]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.155     ;
; 9.774  ; drum_node:d1|u[0]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.148     ;
; 9.788  ; drum_node:d1|u[13] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.138     ;
; 9.799  ; drum_node:d1|u[10] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.127     ;
; 9.828  ; drum_node:d1|u[10] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.098     ;
; 9.841  ; drum_node:d1|u[12] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.085     ;
; 9.842  ; drum_node:d1|u[14] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.084     ;
; 9.856  ; drum_node:d1|u[11] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.070     ;
; 9.858  ; drum_node:d1|u[2]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.064     ;
; 9.859  ; drum_node:d1|u[5]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.063     ;
; 9.870  ; drum_node:d1|u[12] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.056     ;
; 9.885  ; drum_node:d1|u[11] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.041     ;
; 9.895  ; drum_node:d1|u[3]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.027     ;
; 9.904  ; drum_node:d1|u[13] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.022     ;
; 9.933  ; drum_node:d1|u[13] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.993      ;
; 9.949  ; drum_node:d1|u[4]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.973      ;
; 9.958  ; drum_node:d1|u[14] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.968      ;
; 9.963  ; drum_node:d1|u[12] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.963      ;
; 9.963  ; drum_node:d1|u[7]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.959      ;
; 9.986  ; drum_node:d1|u[2]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.936      ;
; 9.987  ; drum_node:d1|u[14] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.939      ;
; 9.987  ; drum_node:d1|u[5]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.935      ;
; 9.992  ; drum_node:d1|u[12] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.934      ;
; 10.018 ; drum_node:d1|u[1]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.904      ;
; 10.026 ; drum_node:d1|u[13] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.900      ;
; 10.039 ; drum_node:d1|u[0]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.883      ;
; 10.055 ; drum_node:d1|u[13] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.871      ;
; 10.056 ; drum_node:d1|u[6]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.866      ;
; 10.065 ; drum_node:d1|u[9]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.861      ;
; 10.077 ; drum_node:d1|u[4]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.845      ;
; 10.080 ; drum_node:d1|u[14] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.846      ;
; 10.091 ; drum_node:d1|u[7]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.831      ;
; 10.106 ; drum_node:d1|u[1]  ; drum_node:d1|u[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.816      ;
; 10.109 ; drum_node:d1|u[14] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.817      ;
; 10.127 ; drum_node:d1|u[0]  ; drum_node:d1|u[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.795      ;
; 10.129 ; drum_node:d1|u[8]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.793      ;
; 10.138 ; drum_node:d1|u[1]  ; drum_node:d1|u[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.788      ;
; 10.159 ; drum_node:d1|u[0]  ; drum_node:d1|u[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 9.767      ;
; 10.160 ; drum_node:d1|u[3]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.762      ;
; 10.184 ; drum_node:d1|u[6]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.738      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 52.458 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.024      ;
; 52.458 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.024      ;
; 52.458 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.024      ;
; 52.458 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.024      ;
; 52.458 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.024      ;
; 52.458 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.024      ;
; 52.458 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.024      ;
; 52.458 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.024      ;
; 52.458 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.024      ;
; 52.480 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.002      ;
; 52.480 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.002      ;
; 52.480 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.002      ;
; 52.480 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.002      ;
; 52.480 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.002      ;
; 52.480 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.002      ;
; 52.480 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.002      ;
; 52.480 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.002      ;
; 52.480 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 3.002      ;
; 52.618 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.864      ;
; 52.618 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.864      ;
; 52.618 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.864      ;
; 52.618 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.864      ;
; 52.618 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.864      ;
; 52.618 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.864      ;
; 52.618 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.864      ;
; 52.618 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.864      ;
; 52.618 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.864      ;
; 52.666 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.816      ;
; 52.666 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.816      ;
; 52.666 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.816      ;
; 52.666 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.816      ;
; 52.666 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.816      ;
; 52.666 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.816      ;
; 52.666 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.816      ;
; 52.666 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.816      ;
; 52.666 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.816      ;
; 52.729 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.753      ;
; 52.729 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.753      ;
; 52.729 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.753      ;
; 52.729 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.753      ;
; 52.729 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.753      ;
; 52.729 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.753      ;
; 52.729 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.753      ;
; 52.729 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.753      ;
; 52.729 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.753      ;
; 52.863 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.619      ;
; 52.863 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.619      ;
; 52.863 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.619      ;
; 52.863 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.619      ;
; 52.863 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.619      ;
; 52.863 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.619      ;
; 52.863 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.619      ;
; 52.863 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.619      ;
; 52.863 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.619      ;
; 53.107 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.375      ;
; 53.129 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.353      ;
; 53.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.303      ;
; 53.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.303      ;
; 53.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.303      ;
; 53.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.303      ;
; 53.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.303      ;
; 53.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.303      ;
; 53.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.303      ;
; 53.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.303      ;
; 53.179 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.303      ;
; 53.267 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.215      ;
; 53.315 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.167      ;
; 53.378 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 2.104      ;
; 53.512 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.970      ;
; 53.790 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.692      ;
; 53.790 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.692      ;
; 53.790 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.692      ;
; 53.790 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.692      ;
; 53.790 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.692      ;
; 53.790 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.692      ;
; 53.790 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.692      ;
; 53.790 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.692      ;
; 53.790 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.692      ;
; 53.828 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.654      ;
; 53.908 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.574      ;
; 54.097 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.385      ;
; 54.097 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.385      ;
; 54.097 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.385      ;
; 54.097 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.385      ;
; 54.097 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.385      ;
; 54.097 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.385      ;
; 54.097 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.385      ;
; 54.097 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.385      ;
; 54.435 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.047      ;
; 54.440 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.042      ;
; 54.441 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.041      ;
; 54.443 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.039      ;
; 54.444 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.038      ;
; 54.445 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.037      ;
; 54.456 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.026      ;
; 54.461 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 1.021      ;
; 54.737 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 0.745      ;
; 54.737 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 0.745      ;
; 54.738 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 0.744      ;
; 54.799 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 0.683      ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                           ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.332 ; drum_node:d1|wr_data_1a[2]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.927      ;
; 0.334 ; drum_node:d1|wr_data_1a[1]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.929      ;
; 0.338 ; drum_node:d1|wr_data_1a[10]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.932      ;
; 0.344 ; drum_node:d1|wr_data_1a[13]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.937      ;
; 0.346 ; drum_node:d1|wr_data_1a[0]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.941      ;
; 0.354 ; drum_node:d1|we_1a                ; drum_node:d1|we_1a                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_1a[3]        ; drum_node:d1|wr_data_1a[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_1a[4]        ; drum_node:d1|wr_data_1a[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_1a[5]        ; drum_node:d1|wr_data_1a[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_1a[10]       ; drum_node:d1|wr_data_1a[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[0]        ; drum_node:d1|wr_data_2a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[1]        ; drum_node:d1|wr_data_2a[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[2]        ; drum_node:d1|wr_data_2a[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[3]        ; drum_node:d1|wr_data_2a[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[4]        ; drum_node:d1|wr_data_2a[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[5]        ; drum_node:d1|wr_data_2a[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[6]        ; drum_node:d1|wr_data_2a[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[7]        ; drum_node:d1|wr_data_2a[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[8]        ; drum_node:d1|wr_data_2a[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[9]        ; drum_node:d1|wr_data_2a[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[10]       ; drum_node:d1|wr_data_2a[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[11]       ; drum_node:d1|wr_data_2a[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[12]       ; drum_node:d1|wr_data_2a[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[13]       ; drum_node:d1|wr_data_2a[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[14]       ; drum_node:d1|wr_data_2a[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[15]       ; drum_node:d1|wr_data_2a[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[16]       ; drum_node:d1|wr_data_2a[16]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; drum_node:d1|wr_data_2a[17]       ; drum_node:d1|wr_data_2a[17]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.362 ; drum_node:d1|wr_data_1a[7]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.957      ;
; 0.362 ; drum_node:d1|wr_data_1a[9]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.955      ;
; 0.365 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; drum_node:d1|wr_data_1a[5]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.959      ;
; 0.365 ; drum_node:d1|wr_data_1a[6]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.960      ;
; 0.367 ; drum_node:d1|wr_data_1a[16]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.962      ;
; 0.368 ; drum_node:d1|wr_data_1a[4]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.962      ;
; 0.369 ; drum_node:d1|wr_data_1a[17]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.964      ;
; 0.370 ; drum_node:d1|wr_data_1a[11]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.965      ;
; 0.373 ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.597      ;
; 0.374 ; drum_node:d1|wr_data_1a[8]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.967      ;
; 0.378 ; drum_node:d1|wr_data_1a[12]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.973      ;
; 0.387 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.630      ;
; 0.392 ; drum_node:d1|wr_data_1a[3]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.986      ;
; 0.393 ; drum_node:d1|wr_data_1a[15]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.986      ;
; 0.401 ; drum_node:d1|state.step1          ; drum_node:d1|we_2a                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.644      ;
; 0.405 ; drum_node:d1|wr_data_1a[14]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.998      ;
; 0.413 ; drum_node:d1|state.init2          ; drum_node:d1|state.init3                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.656      ;
; 0.415 ; drum_node:d1|state.step2          ; drum_node:d1|state.step3                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.658      ;
; 0.423 ; drum_node:d1|state.init1          ; drum_node:d1|state.init2                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.666      ;
; 0.553 ; drum_node:d1|we_1a                ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 1.143      ;
; 0.563 ; drum_node:d1|wr_data_2a[16]       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 1.166      ;
; 0.568 ; drum_node:d1|u[8]                 ; drum_node:d1|left_out[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.811      ;
; 0.573 ; drum_node:d1|u[4]                 ; drum_node:d1|left_out[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.816      ;
; 0.580 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.824      ;
; 0.583 ; drum_node:d1|u[10]                ; drum_node:d1|left_out[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.827      ;
; 0.586 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[5]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[10]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[13]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[15]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[16]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[12]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Reset_Delay:r0|Cont[6]            ; Reset_Delay:r0|Cont[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; drum_node:d1|wr_data_2a[8]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 1.191      ;
; 0.589 ; Reset_Delay:r0|Cont[14]           ; Reset_Delay:r0|Cont[14]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; Reset_Delay:r0|Cont[2]            ; Reset_Delay:r0|Cont[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[11]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[18]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; drum_node:d1|u[7]                 ; drum_node:d1|left_out[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.593 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[17]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.836      ;
; 0.598 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[9]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; drum_node:d1|wr_data_2a[3]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 1.203      ;
; 0.602 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:r0|Cont[8]            ; Reset_Delay:r0|Cont[8]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.607 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.850      ;
; 0.612 ; drum_node:d1|wr_data_2a[12]       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 1.215      ;
; 0.633 ; drum_node:d1|state.init3          ; drum_node:d1|state.step1                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.876      ;
; 0.634 ; drum_node:d1|wr_data_2a[4]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 1.237      ;
; 0.651 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.893      ;
; 0.653 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.895      ;
; 0.655 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.897      ;
; 0.656 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.898      ;
; 0.657 ; drum_node:d1|wr_data_2a[5]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 1.260      ;
; 0.657 ; drum_node:d1|wr_data_2a[7]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 1.260      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.354 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.393 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.636      ;
; 0.394 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.597 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.600 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.606 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.616 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.859      ;
; 0.617 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.860      ;
; 0.625 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.626 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.630 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.649 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.885 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.892 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.894 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.137      ;
; 0.899 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.146      ;
; 0.905 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.148      ;
; 0.985 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.228      ;
; 0.988 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.232      ;
; 0.996 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.239      ;
; 0.998 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.243      ;
; 1.002 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 1.009 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.252      ;
; 1.010 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.253      ;
; 1.013 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.256      ;
; 1.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.098 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.342      ;
; 1.108 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.351      ;
; 1.109 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.353      ;
; 1.112 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.355      ;
; 1.119 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.362      ;
; 1.123 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.208 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.219 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.462      ;
; 1.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.465      ;
; 1.233 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.476      ;
; 1.248 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.491      ;
; 1.251 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.494      ;
; 1.251 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.494      ;
; 1.251 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.494      ;
; 1.251 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.494      ;
; 1.251 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.494      ;
; 1.251 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.494      ;
; 1.251 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.494      ;
; 1.251 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.494      ;
; 1.573 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.687 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.930      ;
; 1.785 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.028      ;
; 1.801 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.044      ;
; 1.913 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.156      ;
; 1.913 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.156      ;
; 1.913 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.156      ;
; 1.913 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.156      ;
; 1.913 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.156      ;
; 1.913 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.156      ;
; 1.941 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.184      ;
; 1.975 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.218      ;
; 2.238 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.481      ;
; 2.238 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.481      ;
; 2.238 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.481      ;
; 2.238 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.481      ;
; 2.238 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.481      ;
; 2.352 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.595      ;
; 2.352 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.595      ;
; 2.352 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.595      ;
; 2.450 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.693      ;
; 2.450 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.693      ;
; 2.450 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.693      ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
; -2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.314      ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
; 3.285 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.353     ; 1.198      ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[0]                          ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[10]                         ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[11]                         ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[12]                         ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[13]                         ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[14]                         ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[15]                         ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[16]                         ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[17]                         ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[1]                          ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[2]                          ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[3]                          ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[4]                          ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[5]                          ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[6]                          ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[7]                          ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[8]                          ;
; 9.567 ; 9.800        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[9]                          ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[0]                          ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[10]                         ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[11]                         ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[12]                         ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[13]                         ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[14]                         ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[15]                         ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[16]                         ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[17]                         ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[1]                          ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[2]                          ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[3]                          ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[4]                          ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[5]                          ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[6]                          ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[7]                          ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[8]                          ;
; 9.568 ; 9.801        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[9]                          ;
; 9.634 ; 9.820        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET                                                                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                                                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]                                                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]                                                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]                                                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]                                                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]                                                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]                                                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]                                                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]                                                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]                                                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                                                                                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                                                                                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                                                                                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                                                                                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                                                                                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                                                                                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                                                                                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                                                                                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                                                                                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                                                                                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                                                                                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                                                                                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                                                                                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                                                                                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                                                                                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                                                                                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[0]                                                                                                       ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[12]                                                                                                      ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[13]                                                                                                      ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[14]                                                                                                      ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[15]                                                                                                      ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[16]                                                                                                      ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[17]                                                                                                      ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[1]                                                                                                       ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[2]                                                                                                       ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[4]                                                                                                       ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[6]                                                                                                       ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[7]                                                                                                       ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[8]                                                                                                       ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[9]                                                                                                       ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|state.reset1                                                                                                      ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[0]                                                                                                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[10]                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.488 ; 27.706       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.658 ; 27.844       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 27.750 ; 27.750       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.750 ; 27.750       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.803 ; 27.803       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.803 ; 27.803       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.806 ; 27.806       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.420 ; 4.740 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.420 ; 4.740 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.872 ; -2.285 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.872 ; -2.285 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 7.086 ; 6.859 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.601 ; 5.419 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 5.655 ; 5.485 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 8.191 ; 7.748 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.286 ; 5.112 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.572 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.428 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 6.827 ; 6.605 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 4.974 ; 4.794 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 5.026 ; 4.858 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 6.806 ; 6.371 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 4.671 ; 4.500 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.075 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.934 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 14.065 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 53.967 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 0.130 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.382 ; -5.348        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.937 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.202  ; 0.000         ;
; CLOCK2_50                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 27.560 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                 ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 14.065 ; drum_node:d1|u[1]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.877      ;
; 14.070 ; drum_node:d1|u[0]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.872      ;
; 14.095 ; drum_node:d1|u[1]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.847      ;
; 14.100 ; drum_node:d1|u[0]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.842      ;
; 14.133 ; drum_node:d1|u[1]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.809      ;
; 14.138 ; drum_node:d1|u[0]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.804      ;
; 14.145 ; drum_node:d1|u[3]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.797      ;
; 14.163 ; drum_node:d1|u[1]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.779      ;
; 14.168 ; drum_node:d1|u[0]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.774      ;
; 14.175 ; drum_node:d1|u[3]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.767      ;
; 14.196 ; drum_node:d1|u[5]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.746      ;
; 14.201 ; drum_node:d1|u[1]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.741      ;
; 14.202 ; drum_node:d1|u[2]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.740      ;
; 14.206 ; drum_node:d1|u[0]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.736      ;
; 14.213 ; drum_node:d1|u[3]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.729      ;
; 14.226 ; drum_node:d1|u[5]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.716      ;
; 14.232 ; drum_node:d1|u[2]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.710      ;
; 14.243 ; drum_node:d1|u[3]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.699      ;
; 14.256 ; drum_node:d1|u[4]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.686      ;
; 14.261 ; drum_node:d1|u[7]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.681      ;
; 14.264 ; drum_node:d1|u[5]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.678      ;
; 14.270 ; drum_node:d1|u[2]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.672      ;
; 14.281 ; drum_node:d1|u[3]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.661      ;
; 14.286 ; drum_node:d1|u[4]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.656      ;
; 14.291 ; drum_node:d1|u[7]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.651      ;
; 14.294 ; drum_node:d1|u[5]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.648      ;
; 14.300 ; drum_node:d1|u[2]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.642      ;
; 14.319 ; drum_node:d1|u[6]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.623      ;
; 14.324 ; drum_node:d1|u[4]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.618      ;
; 14.327 ; drum_node:d1|u[9]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.619      ;
; 14.329 ; drum_node:d1|u[7]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.613      ;
; 14.332 ; drum_node:d1|u[5]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.610      ;
; 14.338 ; drum_node:d1|u[2]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.604      ;
; 14.349 ; drum_node:d1|u[6]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.593      ;
; 14.354 ; drum_node:d1|u[4]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.588      ;
; 14.357 ; drum_node:d1|u[9]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.589      ;
; 14.359 ; drum_node:d1|u[7]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.583      ;
; 14.365 ; drum_node:d1|u[8]  ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.577      ;
; 14.387 ; drum_node:d1|u[6]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.555      ;
; 14.392 ; drum_node:d1|u[4]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.550      ;
; 14.395 ; drum_node:d1|u[8]  ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.547      ;
; 14.395 ; drum_node:d1|u[9]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.551      ;
; 14.397 ; drum_node:d1|u[7]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.545      ;
; 14.417 ; drum_node:d1|u[6]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.525      ;
; 14.425 ; drum_node:d1|u[9]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.521      ;
; 14.430 ; drum_node:d1|u[1]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.512      ;
; 14.433 ; drum_node:d1|u[8]  ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.509      ;
; 14.435 ; drum_node:d1|u[0]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.507      ;
; 14.455 ; drum_node:d1|u[6]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.487      ;
; 14.463 ; drum_node:d1|u[8]  ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.479      ;
; 14.463 ; drum_node:d1|u[9]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.483      ;
; 14.495 ; drum_node:d1|u[11] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.451      ;
; 14.501 ; drum_node:d1|u[8]  ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.441      ;
; 14.510 ; drum_node:d1|u[3]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.432      ;
; 14.525 ; drum_node:d1|u[11] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.421      ;
; 14.527 ; drum_node:d1|u[10] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.419      ;
; 14.557 ; drum_node:d1|u[10] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.389      ;
; 14.561 ; drum_node:d1|u[5]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.381      ;
; 14.563 ; drum_node:d1|u[11] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.383      ;
; 14.567 ; drum_node:d1|u[1]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.375      ;
; 14.567 ; drum_node:d1|u[2]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.375      ;
; 14.568 ; drum_node:d1|u[13] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.378      ;
; 14.571 ; drum_node:d1|u[1]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.371      ;
; 14.572 ; drum_node:d1|u[0]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.370      ;
; 14.576 ; drum_node:d1|u[0]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.366      ;
; 14.593 ; drum_node:d1|u[11] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.353      ;
; 14.595 ; drum_node:d1|u[10] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.351      ;
; 14.598 ; drum_node:d1|u[13] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.348      ;
; 14.612 ; drum_node:d1|u[12] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.334      ;
; 14.621 ; drum_node:d1|u[4]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.321      ;
; 14.625 ; drum_node:d1|u[10] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.321      ;
; 14.626 ; drum_node:d1|u[7]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.316      ;
; 14.631 ; drum_node:d1|u[11] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.315      ;
; 14.635 ; drum_node:d1|u[1]  ; drum_node:d1|u[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.307      ;
; 14.636 ; drum_node:d1|u[13] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.310      ;
; 14.640 ; drum_node:d1|u[0]  ; drum_node:d1|u[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.302      ;
; 14.642 ; drum_node:d1|u[12] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.304      ;
; 14.643 ; drum_node:d1|u[1]  ; drum_node:d1|u[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.303      ;
; 14.647 ; drum_node:d1|u[3]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.295      ;
; 14.648 ; drum_node:d1|u[0]  ; drum_node:d1|u[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.298      ;
; 14.651 ; drum_node:d1|u[3]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.291      ;
; 14.663 ; drum_node:d1|u[10] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.283      ;
; 14.665 ; drum_node:d1|u[14] ; drum_node:d1|u[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.281      ;
; 14.666 ; drum_node:d1|u[13] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.280      ;
; 14.680 ; drum_node:d1|u[12] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.266      ;
; 14.684 ; drum_node:d1|u[6]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.258      ;
; 14.692 ; drum_node:d1|u[9]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.254      ;
; 14.695 ; drum_node:d1|u[14] ; drum_node:d1|u[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.251      ;
; 14.698 ; drum_node:d1|u[5]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.244      ;
; 14.702 ; drum_node:d1|u[5]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.240      ;
; 14.704 ; drum_node:d1|u[13] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.242      ;
; 14.704 ; drum_node:d1|u[2]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.238      ;
; 14.708 ; drum_node:d1|u[2]  ; drum_node:d1|u[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.234      ;
; 14.710 ; drum_node:d1|u[12] ; drum_node:d1|u[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.236      ;
; 14.715 ; drum_node:d1|u[3]  ; drum_node:d1|u[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.227      ;
; 14.723 ; drum_node:d1|u[3]  ; drum_node:d1|u[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.223      ;
; 14.730 ; drum_node:d1|u[8]  ; drum_node:d1|u[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.212      ;
; 14.733 ; drum_node:d1|u[14] ; drum_node:d1|u[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.213      ;
; 14.748 ; drum_node:d1|u[12] ; drum_node:d1|u[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.198      ;
; 14.758 ; drum_node:d1|u[4]  ; drum_node:d1|u[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.184      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 53.967 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.532      ;
; 53.967 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.532      ;
; 53.967 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.532      ;
; 53.967 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.532      ;
; 53.967 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.532      ;
; 53.967 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.532      ;
; 53.967 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.532      ;
; 53.967 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.532      ;
; 53.967 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.532      ;
; 53.982 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.517      ;
; 53.982 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.517      ;
; 53.982 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.517      ;
; 53.982 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.517      ;
; 53.982 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.517      ;
; 53.982 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.517      ;
; 53.982 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.517      ;
; 53.982 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.517      ;
; 53.982 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.517      ;
; 54.054 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.445      ;
; 54.054 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.445      ;
; 54.054 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.445      ;
; 54.054 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.445      ;
; 54.054 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.445      ;
; 54.054 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.445      ;
; 54.054 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.445      ;
; 54.054 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.445      ;
; 54.054 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.445      ;
; 54.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.437      ;
; 54.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.437      ;
; 54.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.437      ;
; 54.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.437      ;
; 54.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.437      ;
; 54.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.437      ;
; 54.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.437      ;
; 54.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.437      ;
; 54.062 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.437      ;
; 54.113 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.386      ;
; 54.113 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.386      ;
; 54.113 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.386      ;
; 54.113 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.386      ;
; 54.113 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.386      ;
; 54.113 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.386      ;
; 54.113 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.386      ;
; 54.113 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.386      ;
; 54.113 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.386      ;
; 54.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.319      ;
; 54.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.319      ;
; 54.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.319      ;
; 54.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.319      ;
; 54.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.319      ;
; 54.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.319      ;
; 54.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.319      ;
; 54.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.319      ;
; 54.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.319      ;
; 54.285 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.214      ;
; 54.299 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.200      ;
; 54.357 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.142      ;
; 54.357 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.142      ;
; 54.357 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.142      ;
; 54.357 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.142      ;
; 54.357 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.142      ;
; 54.357 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.142      ;
; 54.357 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.142      ;
; 54.357 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.142      ;
; 54.357 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.142      ;
; 54.364 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.135      ;
; 54.372 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.127      ;
; 54.431 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.068      ;
; 54.482 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 1.017      ;
; 54.636 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.863      ;
; 54.636 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.863      ;
; 54.636 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.863      ;
; 54.636 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.863      ;
; 54.636 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.863      ;
; 54.636 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.863      ;
; 54.636 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.863      ;
; 54.636 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.863      ;
; 54.636 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.863      ;
; 54.663 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.836      ;
; 54.664 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.835      ;
; 54.806 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.693      ;
; 54.806 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.693      ;
; 54.806 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.693      ;
; 54.806 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.693      ;
; 54.806 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.693      ;
; 54.806 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.693      ;
; 54.806 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.693      ;
; 54.806 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.693      ;
; 54.942 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.557      ;
; 54.944 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.555      ;
; 54.945 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.554      ;
; 54.946 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.553      ;
; 54.947 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.552      ;
; 54.947 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.552      ;
; 54.954 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.545      ;
; 54.958 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.541      ;
; 55.114 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.385      ;
; 55.114 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.385      ;
; 55.115 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.384      ;
; 55.140 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.043     ; 0.359      ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                           ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.130 ; drum_node:d1|wr_data_1a[1]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.460      ;
; 0.130 ; drum_node:d1|wr_data_1a[2]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.460      ;
; 0.133 ; drum_node:d1|wr_data_1a[10]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.462      ;
; 0.135 ; drum_node:d1|wr_data_1a[13]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.464      ;
; 0.139 ; drum_node:d1|wr_data_1a[0]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.469      ;
; 0.145 ; drum_node:d1|wr_data_1a[6]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.475      ;
; 0.145 ; drum_node:d1|wr_data_1a[7]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.475      ;
; 0.146 ; drum_node:d1|wr_data_1a[5]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.475      ;
; 0.147 ; drum_node:d1|wr_data_1a[4]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; drum_node:d1|wr_data_1a[16]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; drum_node:d1|wr_data_1a[17]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; drum_node:d1|wr_data_1a[9]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; drum_node:d1|wr_data_1a[11]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.478      ;
; 0.150 ; drum_node:d1|wr_data_1a[8]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.479      ;
; 0.154 ; drum_node:d1|wr_data_1a[12]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.157 ; drum_node:d1|wr_data_1a[3]        ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; drum_node:d1|wr_data_1a[15]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.487      ;
; 0.167 ; drum_node:d1|wr_data_1a[14]       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.496      ;
; 0.181 ; drum_node:d1|we_1a                ; drum_node:d1|we_1a                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[0]        ; drum_node:d1|wr_data_2a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[1]        ; drum_node:d1|wr_data_2a[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[2]        ; drum_node:d1|wr_data_2a[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[6]        ; drum_node:d1|wr_data_2a[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[9]        ; drum_node:d1|wr_data_2a[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[10]       ; drum_node:d1|wr_data_2a[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[11]       ; drum_node:d1|wr_data_2a[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[13]       ; drum_node:d1|wr_data_2a[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[14]       ; drum_node:d1|wr_data_2a[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[15]       ; drum_node:d1|wr_data_2a[15]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; drum_node:d1|wr_data_2a[17]       ; drum_node:d1|wr_data_2a[17]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_1a[3]        ; drum_node:d1|wr_data_1a[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_1a[4]        ; drum_node:d1|wr_data_1a[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_1a[5]        ; drum_node:d1|wr_data_1a[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_1a[10]       ; drum_node:d1|wr_data_1a[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_2a[3]        ; drum_node:d1|wr_data_2a[3]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_2a[4]        ; drum_node:d1|wr_data_2a[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_2a[5]        ; drum_node:d1|wr_data_2a[5]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_2a[7]        ; drum_node:d1|wr_data_2a[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_2a[8]        ; drum_node:d1|wr_data_2a[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_2a[12]       ; drum_node:d1|wr_data_2a[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; drum_node:d1|wr_data_2a[16]       ; drum_node:d1|wr_data_2a[16]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.307      ;
; 0.199 ; drum_node:d1|state.step2          ; drum_node:d1|state.step3                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; drum_node:d1|state.init2          ; drum_node:d1|state.init3                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.205 ; drum_node:d1|state.init1          ; drum_node:d1|state.init2                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; drum_node:d1|state.step1          ; drum_node:d1|we_2a                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.330      ;
; 0.257 ; drum_node:d1|wr_data_2a[16]       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.594      ;
; 0.267 ; drum_node:d1|wr_data_2a[8]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.604      ;
; 0.268 ; drum_node:d1|u[8]                 ; drum_node:d1|left_out[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.393      ;
; 0.272 ; drum_node:d1|u[4]                 ; drum_node:d1|left_out[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.397      ;
; 0.272 ; drum_node:d1|wr_data_2a[3]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.609      ;
; 0.276 ; drum_node:d1|u[10]                ; drum_node:d1|left_out[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.402      ;
; 0.281 ; drum_node:d1|u[7]                 ; drum_node:d1|left_out[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.406      ;
; 0.288 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; drum_node:d1|wr_data_2a[12]       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.627      ;
; 0.291 ; drum_node:d1|wr_data_2a[4]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.628      ;
; 0.292 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[10]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[11]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[12]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:r0|Cont[2]            ; Reset_Delay:r0|Cont[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[16]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[18]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[13]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[15]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[6]            ; Reset_Delay:r0|Cont[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[5]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[17]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reset_Delay:r0|Cont[14]           ; Reset_Delay:r0|Cont[14]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.297 ; drum_node:d1|we_1a                ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.625      ;
; 0.298 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:r0|Cont[8]            ; Reset_Delay:r0|Cont[8]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[9]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; drum_node:d1|wr_data_2a[7]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.639      ;
; 0.305 ; drum_node:d1|wr_data_2a[5]        ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.642      ;
; 0.318 ; drum_node:d1|state.init3          ; drum_node:d1|state.step1                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.443      ;
; 0.321 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.446      ;
; 0.324 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.449      ;
; 0.325 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[12]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.450      ;
; 0.326 ; drum_node:d1|state.step3          ; drum_node:d1|wr_data_1a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.451      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.180 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.195 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.322      ;
; 0.195 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.322      ;
; 0.195 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.322      ;
; 0.196 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.323      ;
; 0.296 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.423      ;
; 0.297 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.305 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.432      ;
; 0.308 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.435      ;
; 0.310 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.437      ;
; 0.318 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.445      ;
; 0.318 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.445      ;
; 0.327 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.454      ;
; 0.445 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.572      ;
; 0.447 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.574      ;
; 0.448 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.576      ;
; 0.457 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.584      ;
; 0.457 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.584      ;
; 0.457 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.584      ;
; 0.458 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.585      ;
; 0.460 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.587      ;
; 0.460 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.587      ;
; 0.460 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.587      ;
; 0.461 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.588      ;
; 0.508 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.635      ;
; 0.508 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.635      ;
; 0.508 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.635      ;
; 0.508 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.635      ;
; 0.508 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.635      ;
; 0.508 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.635      ;
; 0.508 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.635      ;
; 0.510 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.637      ;
; 0.511 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.638      ;
; 0.512 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.639      ;
; 0.513 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.640      ;
; 0.514 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.641      ;
; 0.515 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.642      ;
; 0.523 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.650      ;
; 0.523 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.650      ;
; 0.523 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.650      ;
; 0.526 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.653      ;
; 0.526 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.653      ;
; 0.526 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.653      ;
; 0.577 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.704      ;
; 0.578 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.705      ;
; 0.580 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.707      ;
; 0.581 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.708      ;
; 0.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.716      ;
; 0.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.716      ;
; 0.592 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.719      ;
; 0.592 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.719      ;
; 0.611 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.738      ;
; 0.611 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.738      ;
; 0.611 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.738      ;
; 0.611 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.738      ;
; 0.611 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.738      ;
; 0.611 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.738      ;
; 0.611 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.738      ;
; 0.611 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.738      ;
; 0.643 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.770      ;
; 0.646 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.773      ;
; 0.655 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.782      ;
; 0.657 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.784      ;
; 0.658 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.785      ;
; 0.818 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.945      ;
; 0.876 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.003      ;
; 0.920 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.047      ;
; 0.925 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.052      ;
; 0.968 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.095      ;
; 0.968 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.095      ;
; 0.968 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.095      ;
; 0.968 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.095      ;
; 0.968 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.095      ;
; 0.968 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.095      ;
; 1.015 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.142      ;
; 1.027 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.154      ;
; 1.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.259      ;
; 1.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.259      ;
; 1.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.259      ;
; 1.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.259      ;
; 1.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.259      ;
; 1.181 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.308      ;
; 1.181 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.308      ;
; 1.181 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.308      ;
; 1.230 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.357      ;
; 1.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.361      ;
; 1.234 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.361      ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
; -0.382 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.815     ; 0.724      ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
; 1.937 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.494     ; 0.622      ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[0]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[10]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[11]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[12]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[13]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[14]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[15]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[16]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[17]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[1]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[2]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[3]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[4]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[5]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[6]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[7]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[8]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[9]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[0]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[10]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[11]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[12]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[13]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[14]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[15]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[16]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[17]                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[1]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[2]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[3]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[4]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[5]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[6]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[7]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[8]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|q_a[9]                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[14]                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[15]                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[4]                                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[7]                                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[8]                                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[9]                                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|state.reset1                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[0]                                                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[1]                                                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[2]                                                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[3]                                                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[4]                                                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[5]                                                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[6]                                                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[7]                                                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u[8]                                                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[0]                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[1]                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[2]                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[3]                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[4]                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[5]                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[6]                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[7]                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|u_old[8]                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_2a[10]                                                                                                    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_2a[11]                                                                                                    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_2a[13]                                                                                                    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_2a[14]                                                                                                    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_2a[15]                                                                                                    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|wr_data_2a[9]                                                                                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[0]                                                                                                       ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[10]                                                                                                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; drum_node:d1|left_out[11]                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.560 ; 27.776       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.593 ; 27.777       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.765 ; 27.765       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.765 ; 27.765       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.773 ; 27.773       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.782 ; 27.782       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 27.790 ; 27.790       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.790 ; 27.790       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.298 ; 3.284 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.298 ; 3.284 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.018 ; -1.897 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.018 ; -1.897 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 4.039 ; 4.080 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 3.121 ; 3.258 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 3.171 ; 3.317 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 4.403 ; 4.583 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 2.944 ; 3.059 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.543 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.502 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 3.906 ; 3.942 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.767 ; 2.897 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 2.816 ; 2.953 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 3.628 ; 3.772 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 2.597 ; 2.705 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.259 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.217 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 7.698  ; 0.130 ; -2.596   ; 1.937   ; 9.202               ;
;  CLOCK2_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; 7.698  ; 0.130 ; N/A      ; N/A     ; 9.202               ;
;  p1|altpll_component|auto_generated|pll1|clk[0] ; 52.179 ; 0.180 ; -2.596   ; 1.937   ; 27.487              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; -36.344  ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; -36.344  ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.851 ; 5.401 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.851 ; 5.401 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.018 ; -1.897 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.018 ; -1.897 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 7.727 ; 7.572 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 6.039 ; 6.000 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 6.088 ; 6.067 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 8.798 ; 8.622 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.697 ; 5.663 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.805 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.689 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 3.906 ; 3.942 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.767 ; 2.897 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 2.816 ; 2.953 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 3.628 ; 3.772 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 2.597 ; 2.705 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.259 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.217 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 1742435  ; 0        ; 0        ; 0        ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 149      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 1742435  ; 0        ; 0        ; 0        ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 149      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 165   ; 165  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu Mar 12 01:49:13 2015
Info: Command: quartus_sta drum -c drum
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'drum.SDC'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {p1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name {p1|altpll_component|auto_generated|pll1|clk[0]} {p1|altpll_component|auto_generated|pll1|clk[0]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Node: I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 7.698
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.698         0.000 CLOCK_50 
    Info:    52.179         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.328
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.328         0.000 CLOCK_50 
    Info:     0.404         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning: Timing requirements not met
Info: Worst-case recovery slack is -2.596
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.596       -36.344 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 3.733
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.733         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.552
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.552         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    27.487         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Worst-case setup slack is 8.867
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.867         0.000 CLOCK_50 
    Info:    52.458         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.332
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.332         0.000 CLOCK_50 
    Info:     0.354         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning: Timing requirements not met
Info: Worst-case recovery slack is -2.030
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.030       -28.420 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 3.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.285         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.560
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.560         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    27.488         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Worst-case setup slack is 14.065
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    14.065         0.000 CLOCK_50 
    Info:    53.967         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.130
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.130         0.000 CLOCK_50 
    Info:     0.180         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning: Timing requirements not met
Info: Worst-case recovery slack is -0.382
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.382        -5.348 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 1.937
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.937         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.202
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.202         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    27.560         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 442 megabytes
    Info: Processing ended: Thu Mar 12 01:49:18 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


