#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001774fa0b320 .scope module, "tb_seq_detect_mealy" "tb_seq_detect_mealy" 2 3;
 .timescale -9 -12;
v0000017751157cd0_0 .var "clk", 0 0;
v0000017751158130_0 .var "din", 0 0;
v00000177511579b0_0 .var "rst", 0 0;
v00000177511581d0_0 .net "y", 0 0, L_0000017751155380;  1 drivers
S_000001775115c0b0 .scope module, "dut" "seq_detect_mealy" 2 10, 3 3 0, S_000001774fa0b320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "din";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "y";
P_000001774fa0b4b0 .param/l "sel_0" 0 3 11, +C4<00000000000000000000000000000000>;
P_000001774fa0b4e8 .param/l "sel_1" 0 3 11, +C4<00000000000000000000000000000001>;
P_000001774fa0b520 .param/l "sel_11" 0 3 11, +C4<00000000000000000000000000000010>;
P_000001774fa0b558 .param/l "sel_110" 0 3 11, +C4<00000000000000000000000000000011>;
L_0000017751155380 .functor AND 1, L_0000017751157d70, v0000017751158130_0, C4<1>, C4<1>;
v0000017751157f50_0 .net *"_ivl_0", 31 0, L_0000017751157730;  1 drivers
L_00000177511bd858 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017751157b90_0 .net *"_ivl_3", 29 0, L_00000177511bd858;  1 drivers
L_00000177511bd8a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000017751157ff0_0 .net/2u *"_ivl_4", 31 0, L_00000177511bd8a0;  1 drivers
v0000017751157c30_0 .net *"_ivl_6", 0 0, L_0000017751157d70;  1 drivers
v00000177511575f0_0 .net "clk", 0 0, v0000017751157cd0_0;  1 drivers
v0000017751158310_0 .net "din", 0 0, v0000017751158130_0;  1 drivers
v0000017751157af0_0 .var "next_state", 1 0;
v0000017751158090_0 .var "pres_state", 1 0;
v0000017751157eb0_0 .net "rst", 0 0, v00000177511579b0_0;  1 drivers
v0000017751157690_0 .net "y", 0 0, L_0000017751155380;  alias, 1 drivers
E_000001775115bb70 .event anyedge, v0000017751158090_0, v0000017751158310_0;
E_000001775115bbb0 .event posedge, v00000177511575f0_0;
L_0000017751157730 .concat [ 2 30 0 0], v0000017751158090_0, L_00000177511bd858;
L_0000017751157d70 .cmp/eq 32, L_0000017751157730, L_00000177511bd8a0;
    .scope S_000001775115c0b0;
T_0 ;
    %wait E_000001775115bbb0;
    %load/vec4 v0000017751157eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017751158090_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017751157af0_0;
    %assign/vec4 v0000017751158090_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001775115c0b0;
T_1 ;
    %wait E_000001775115bb70;
    %load/vec4 v0000017751158090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017751157af0_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0000017751158310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017751157af0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017751157af0_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0000017751158310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017751157af0_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017751157af0_0, 0, 2;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0000017751158310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017751157af0_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017751157af0_0, 0, 2;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000017751158310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017751157af0_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017751157af0_0, 0, 2;
T_1.13 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001774fa0b320;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751157cd0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001774fa0b320;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000017751157cd0_0;
    %inv;
    %store/vec4 v0000017751157cd0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001774fa0b320;
T_4 ;
    %vpi_call 2 21 "$dumpfile", "seq_detect_mealy.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001774fa0b320 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000177511579b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %wait E_000001775115bbb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000177511579b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017751158130_0, 0, 1;
    %wait E_000001775115bbb0;
    %delay 20000, 0;
    %vpi_call 2 64 "$display", "\012[TB] Simulation finished." {0 0 0};
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_seq_detect_mealy.v";
    "seq_detect_mealy.v";
