// Seed: 4086115972
module module_1;
  supply1 id_2 = 1;
  module_0(
      .id_0(id_1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wire id_2
    , id_6,
    output wor id_3,
    output supply0 id_4
);
  initial
    #1 begin
      id_6 = id_1;
    end
  module_0();
endmodule
module module_0 ();
  wire id_1;
  id_4(
      .id_0(id_2)
  );
  assign id_3 = 1'b0 / id_3;
  module_0();
  module_2 id_5 = 1;
endmodule
module module_0 (
    input wire id_0,
    output wand id_1,
    output tri0 id_2,
    output supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    output supply1 id_6,
    output tri1 id_7,
    output wor id_8,
    input supply0 module_3
    , id_17,
    input supply1 id_10,
    output wor id_11,
    input tri id_12,
    input tri0 id_13,
    input wand id_14,
    output tri id_15
);
  assign id_4 = 1;
  module_0();
endmodule
