-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity l3 is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_CONTROL_R_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_control_r_AWVALID : IN STD_LOGIC;
    s_axi_control_r_AWREADY : OUT STD_LOGIC;
    s_axi_control_r_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_WVALID : IN STD_LOGIC;
    s_axi_control_r_WREADY : OUT STD_LOGIC;
    s_axi_control_r_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH/8-1 downto 0);
    s_axi_control_r_ARVALID : IN STD_LOGIC;
    s_axi_control_r_ARREADY : OUT STD_LOGIC;
    s_axi_control_r_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_RVALID : OUT STD_LOGIC;
    s_axi_control_r_RREADY : IN STD_LOGIC;
    s_axi_control_r_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_r_BVALID : OUT STD_LOGIC;
    s_axi_control_r_BREADY : IN STD_LOGIC;
    s_axi_control_r_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of l3 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "l3_l3,hls_ip_2020_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.600000,HLS_SYN_LAT=821031,HLS_SYN_TPT=none,HLS_SYN_MEM=29,HLS_SYN_DSP=0,HLS_SYN_FF=5495,HLS_SYN_LUT=9819,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000100000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000001000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000010000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000100000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000001000000000000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000010000000000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000100000000000000";
    constant ap_ST_fsm_pp1_stage3 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000001000000000000000";
    constant ap_ST_fsm_pp1_stage4 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000010000000000000000";
    constant ap_ST_fsm_pp1_stage5 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000100000000000000000";
    constant ap_ST_fsm_pp1_stage6 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000001000000000000000000";
    constant ap_ST_fsm_pp1_stage7 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000010000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000100000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000001000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000010000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000100000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000001000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000010000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000100000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000001000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000010000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000100000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (39 downto 0) := "0000000001000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (39 downto 0) := "0000000010000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (39 downto 0) := "0000000100000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (39 downto 0) := "0000001000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (39 downto 0) := "0000010000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (39 downto 0) := "0000100000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (39 downto 0) := "0001000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (39 downto 0) := "0010000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (39 downto 0) := "0100000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (39 downto 0) := "1000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_3F6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111110110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4E2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010011100010";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv64_3FE55555571F7693 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100101010101010101010101010111000111110111011010010011";
    constant ap_const_lv64_3FFB74538EF34D6A : STD_LOGIC_VECTOR (63 downto 0) := "0011111111111011011101000101001110001110111100110100110101101010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_3F6 : STD_LOGIC_VECTOR (9 downto 0) := "1111110110";
    constant ap_const_lv8_A9 : STD_LOGIC_VECTOR (7 downto 0) := "10101001";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_4E2 : STD_LOGIC_VECTOR (10 downto 0) := "10011100010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv13_9C : STD_LOGIC_VECTOR (12 downto 0) := "0000010011100";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal Layer2_Neurons_CPU : STD_LOGIC_VECTOR (63 downto 0);
    signal Layer3_Neurons_CPU : STD_LOGIC_VECTOR (63 downto 0);
    signal Layer2_Weights_CPU_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal Layer2_Weights_CPU_ce0 : STD_LOGIC;
    signal Layer2_Weights_CPU_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln56_reg_1548 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_reg_1548_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal gmem_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RLAST : STD_LOGIC;
    signal gmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal gmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten13_reg_409 : STD_LOGIC_VECTOR (9 downto 0);
    signal c_reg_420 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_reg_431 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_reg_442 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_reg_453 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten107_reg_522 : STD_LOGIC_VECTOR (6 downto 0);
    signal m_reg_534 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten36_reg_546 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_1_reg_557 : STD_LOGIC_VECTOR (2 downto 0);
    signal n_reg_569 : STD_LOGIC_VECTOR (2 downto 0);
    signal somme_1_reg_580 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_722_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_728 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal Layer3_Neurons_CPU_read_reg_1532 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_reg_1537 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln56_1_fu_754_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state9_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln56_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_1_fu_804_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln56_1_reg_1552 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln56_1_reg_1552_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln56_1_reg_1552_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln57_fu_824_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_reg_1557 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_reg_1557_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_1_fu_832_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_1_reg_1562 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln58_fu_844_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_2_fu_856_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_read_reg_1587 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln70_1_fu_905_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln70_1_reg_1598 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln71_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_reg_1606 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln70_fu_941_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln70_reg_1615 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln70_4_fu_952_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln70_4_reg_1625 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln70_fu_967_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln70_reg_1630 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal select_ln71_fu_1015_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln71_reg_1640 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln71_1_fu_1031_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln71_1_reg_1645 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln71_2_fu_1039_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln71_2_reg_1651 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1047_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_reg_1656 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln75_3_fu_1055_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln75_3_reg_1662 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln75_fu_1059_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln75_reg_1667 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state16_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state24_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state32_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal empty_47_fu_1063_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_47_reg_1672 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln75_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1682 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1682_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_1686 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_1698 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln76_2_fu_1102_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln76_2_reg_1706 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_50_fu_1165_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_50_reg_1711 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state17_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state25_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal select_ln75_fu_1176_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln75_reg_1716 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln75_1_fu_1187_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln75_1_reg_1721 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal select_ln75_3_fu_1226_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln75_3_reg_1731 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln76_fu_1275_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln76_reg_1736 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln76_fu_1285_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln76_reg_1741 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_mid134_fu_1359_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_mid134_reg_1746 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln79_1_fu_1389_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln79_1_reg_1756 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln79_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_reg_1761 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_1_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_1_reg_1766 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_state18_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_state26_pp1_stage2_iter1 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal Layer2_Weights_CPU_load_reg_1781 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln75_1_fu_1417_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln75_1_reg_1791 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_pp1_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage3 : signal is "none";
    signal ap_block_state19_pp1_stage3_iter0 : BOOLEAN;
    signal ap_block_state27_pp1_stage3_iter1 : BOOLEAN;
    signal ap_block_pp1_stage3_11001 : BOOLEAN;
    signal grp_fu_1508_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln79_2_reg_1796 : STD_LOGIC_VECTOR (7 downto 0);
    signal Layer2_Weights_CPU_load_1_reg_1801 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1516_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln79_3_reg_1806 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage4 : signal is "none";
    signal ap_block_state20_pp1_stage4_iter0 : BOOLEAN;
    signal ap_block_state28_pp1_stage4_iter1 : BOOLEAN;
    signal ap_block_pp1_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage5 : signal is "none";
    signal ap_block_state21_pp1_stage5_iter0 : BOOLEAN;
    signal ap_block_state29_pp1_stage5_iter1 : BOOLEAN;
    signal ap_block_pp1_stage5_11001 : BOOLEAN;
    signal l2_buf_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage6 : signal is "none";
    signal ap_block_state22_pp1_stage6_iter0 : BOOLEAN;
    signal ap_block_state30_pp1_stage6_iter1 : BOOLEAN;
    signal ap_block_pp1_stage6_11001 : BOOLEAN;
    signal l2_buf_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_buf_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln79_1_fu_1454_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln79_1_reg_1861 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln77_fu_1461_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln77_reg_1866 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp1_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage7 : signal is "none";
    signal ap_block_state23_pp1_stage7_iter0 : BOOLEAN;
    signal ap_block_state31_pp1_stage7_iter1 : BOOLEAN;
    signal ap_block_pp1_stage7_11001 : BOOLEAN;
    signal select_ln76_4_fu_1466_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln76_4_reg_1871 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln76_3_fu_1472_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln76_3_reg_1876 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal grp_fu_645_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul1_reg_1881 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul43_1_reg_1886 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_603_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal somme_2_reg_1891 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_605_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal add_ln72_fu_1477_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln72_reg_1901 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal select_ln71_3_fu_1488_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln71_3_reg_1906 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_718_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_reg_1911 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_generic_tanh_double_s_fu_704_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_1916 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_fu_715_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_reg_1921 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp1_stage3_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state19 : STD_LOGIC;
    signal ap_block_pp1_stage7_subdone : BOOLEAN;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal l2_buf_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_buf_0_ce0 : STD_LOGIC;
    signal l2_buf_0_we0 : STD_LOGIC;
    signal l2_buf_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_buf_1_ce0 : STD_LOGIC;
    signal l2_buf_1_we0 : STD_LOGIC;
    signal l2_buf_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_buf_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_buf_2_ce0 : STD_LOGIC;
    signal l2_buf_2_we0 : STD_LOGIC;
    signal l2_buf_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_buf_3_ce0 : STD_LOGIC;
    signal l2_buf_3_we0 : STD_LOGIC;
    signal l2_buf_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l2_buf_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_buf_4_ce0 : STD_LOGIC;
    signal l2_buf_4_we0 : STD_LOGIC;
    signal l2_buf_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_buf_5_ce0 : STD_LOGIC;
    signal l2_buf_5_we0 : STD_LOGIC;
    signal l2_buf_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_tanh_double_s_fu_704_ap_start : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_704_ap_done : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_704_ap_idle : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_704_ap_ready : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_generic_tanh_double_s_fu_704_grp_fu_722_p_dout0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_generic_tanh_double_s_fu_704_grp_fu_722_p_ce : STD_LOGIC;
    signal ap_phi_mux_c_phi_fu_424_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_y_phi_fu_446_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten141_reg_464 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_reg_475 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten118_reg_486 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_reg_498 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_reg_510 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_indvar_flatten107_phi_fu_526_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_m_phi_fu_538_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_indvar_flatten36_phi_fu_550_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_c_1_phi_fu_561_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_n_phi_fu_573_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal ap_phi_reg_pp1_iter0_phi_ln79_reg_590 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_tanh_double_s_fu_704_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal zext_ln60_2_fu_867_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_1_fu_947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln79_1_fu_1374_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln79_2_fu_1413_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal zext_ln79_7_fu_1437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage5 : BOOLEAN;
    signal sext_ln56_fu_744_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln70_fu_894_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln61_fu_876_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage7 : BOOLEAN;
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_fu_722_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_722_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal trunc_ln_fu_734_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln57_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln56_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln56_fu_766_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln56_fu_778_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln56_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln57_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln57_fu_812_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln57_1_fu_850_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1499_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_fu_885_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln70_fu_917_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln70_2_fu_929_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln70_fu_941_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln70_fu_941_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_972_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln72_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln70_fu_987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln70_fu_960_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln70_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln71_fu_1004_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_mid_fu_1023_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln70_3_fu_980_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln77_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln75_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln76_fu_1116_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp1_fu_1120_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp1_cast_fu_1125_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl_fu_1108_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_48_fu_1129_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl1_fu_1135_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_fu_1147_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl1_cast_fu_1143_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_1155_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln75_fu_1170_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_shl_mid1_fu_1202_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln75_1_fu_1183_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_mid161_fu_1217_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln75_2_fu_1198_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_mid169_fu_1232_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl1_mid_fu_1238_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_mid_fu_1250_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl1_cast_mid177_fu_1246_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_mid181_fu_1258_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_mid183_fu_1262_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_49_fu_1159_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln76_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln75_4_fu_1194_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln76_1_fu_1293_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp1_mid1_fu_1297_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp1_cast_mid1_fu_1303_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln75_2_fu_1210_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_mid1_fu_1307_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl1_mid1_fu_1313_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_mid1_fu_1325_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl1_cast_mid1_fu_1321_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_mid1_fu_1333_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_mid130_fu_1337_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln75_4_fu_1268_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln76_1_fu_1343_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln76_fu_1350_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal c_1_cast6_fu_1364_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln76_1_fu_1354_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln79_fu_1368_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln77_fu_1379_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln66_fu_1385_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp1_stage3 : BOOLEAN;
    signal ap_block_pp1_stage4 : BOOLEAN;
    signal grp_fu_1523_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln75_5_fu_1426_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln76_2_fu_1431_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp1_stage6 : BOOLEAN;
    signal select_ln79_fu_1447_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln71_1_fu_1482_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1499_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1499_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1499_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1508_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1508_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1508_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1516_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1516_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1516_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1523_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1523_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1523_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_722_ce : STD_LOGIC;
    signal grp_fu_1499_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_block_pp1_stage4_subdone : BOOLEAN;
    signal ap_block_pp1_stage5_subdone : BOOLEAN;
    signal ap_block_pp1_stage6_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal grp_fu_1499_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1499_p20 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1508_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1508_p20 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1516_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1523_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1523_p20 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln70_fu_941_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_condition_629 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component l3_generic_tanh_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_722_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_722_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_722_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_722_p_ce : OUT STD_LOGIC );
    end component;


    component l3_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component l3_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component l3_fptrunc_64ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component l3_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component l3_dmul_64ns_64ns_64_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component l3_mul_6ns_9ns_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component l3_mac_muladd_4ns_5ns_4ns_8_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component l3_Layer2_Weights_CPU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component l3_l2_buf_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component l3_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component l3_control_r_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        Layer2_Neurons_CPU : OUT STD_LOGIC_VECTOR (63 downto 0);
        Layer3_Neurons_CPU : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component l3_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    Layer2_Weights_CPU_U : component l3_Layer2_Weights_CPU
    generic map (
        DataWidth => 32,
        AddressRange => 7800,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Layer2_Weights_CPU_address0,
        ce0 => Layer2_Weights_CPU_ce0,
        q0 => Layer2_Weights_CPU_q0);

    control_s_axi_U : component l3_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    control_r_s_axi_U : component l3_control_r_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_R_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_R_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_r_AWVALID,
        AWREADY => s_axi_control_r_AWREADY,
        AWADDR => s_axi_control_r_AWADDR,
        WVALID => s_axi_control_r_WVALID,
        WREADY => s_axi_control_r_WREADY,
        WDATA => s_axi_control_r_WDATA,
        WSTRB => s_axi_control_r_WSTRB,
        ARVALID => s_axi_control_r_ARVALID,
        ARREADY => s_axi_control_r_ARREADY,
        ARADDR => s_axi_control_r_ARADDR,
        RVALID => s_axi_control_r_RVALID,
        RREADY => s_axi_control_r_RREADY,
        RDATA => s_axi_control_r_RDATA,
        RRESP => s_axi_control_r_RRESP,
        BVALID => s_axi_control_r_BVALID,
        BREADY => s_axi_control_r_BREADY,
        BRESP => s_axi_control_r_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        Layer2_Neurons_CPU => Layer2_Neurons_CPU,
        Layer3_Neurons_CPU => Layer3_Neurons_CPU);

    gmem_m_axi_U : component l3_gmem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_addr_reg_1537,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_3F6,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RID => gmem_RID,
        I_RUSER => gmem_RUSER,
        I_RRESP => gmem_RRESP,
        I_RLAST => gmem_RLAST,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => sext_ln70_fu_894_p1,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_4E2,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => gmem_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY,
        I_BRESP => gmem_BRESP,
        I_BID => gmem_BID,
        I_BUSER => gmem_BUSER);

    l2_buf_0_U : component l3_l2_buf_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l2_buf_0_address0,
        ce0 => l2_buf_0_ce0,
        we0 => l2_buf_0_we0,
        d0 => bitcast_ln61_fu_876_p1,
        q0 => l2_buf_0_q0);

    l2_buf_1_U : component l3_l2_buf_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l2_buf_1_address0,
        ce0 => l2_buf_1_ce0,
        we0 => l2_buf_1_we0,
        d0 => bitcast_ln61_fu_876_p1,
        q0 => l2_buf_1_q0);

    l2_buf_2_U : component l3_l2_buf_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l2_buf_2_address0,
        ce0 => l2_buf_2_ce0,
        we0 => l2_buf_2_we0,
        d0 => bitcast_ln61_fu_876_p1,
        q0 => l2_buf_2_q0);

    l2_buf_3_U : component l3_l2_buf_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l2_buf_3_address0,
        ce0 => l2_buf_3_ce0,
        we0 => l2_buf_3_we0,
        d0 => bitcast_ln61_fu_876_p1,
        q0 => l2_buf_3_q0);

    l2_buf_4_U : component l3_l2_buf_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l2_buf_4_address0,
        ce0 => l2_buf_4_ce0,
        we0 => l2_buf_4_we0,
        d0 => bitcast_ln61_fu_876_p1,
        q0 => l2_buf_4_q0);

    l2_buf_5_U : component l3_l2_buf_0
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l2_buf_5_address0,
        ce0 => l2_buf_5_ce0,
        we0 => l2_buf_5_we0,
        d0 => bitcast_ln61_fu_876_p1,
        q0 => l2_buf_5_q0);

    grp_generic_tanh_double_s_fu_704 : component l3_generic_tanh_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_tanh_double_s_fu_704_ap_start,
        ap_done => grp_generic_tanh_double_s_fu_704_ap_done,
        ap_idle => grp_generic_tanh_double_s_fu_704_ap_idle,
        ap_ready => grp_generic_tanh_double_s_fu_704_ap_ready,
        t_in => reg_728,
        ap_return => grp_generic_tanh_double_s_fu_704_ap_return,
        grp_fu_722_p_din0 => grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din0,
        grp_fu_722_p_din1 => grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din1,
        grp_fu_722_p_dout0 => grp_generic_tanh_double_s_fu_704_grp_fu_722_p_dout0,
        grp_fu_722_p_ce => grp_generic_tanh_double_s_fu_704_grp_fu_722_p_ce);

    fmul_32ns_32ns_32_2_max_dsp_1_U24 : component l3_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => Layer2_Weights_CPU_load_1_reg_1801,
        din1 => select_ln79_1_reg_1861,
        ce => ap_const_logic_1,
        dout => grp_fu_602_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U25 : component l3_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => somme_1_reg_580,
        din1 => mul1_reg_1881,
        ce => ap_const_logic_1,
        dout => grp_fu_603_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U26 : component l3_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => somme_2_reg_1891,
        din1 => mul43_1_reg_1886,
        ce => ap_const_logic_1,
        dout => grp_fu_605_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U27 : component l3_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => Layer2_Weights_CPU_load_reg_1781,
        din1 => ap_phi_reg_pp1_iter0_phi_ln79_reg_590,
        ce => ap_const_logic_1,
        dout => grp_fu_645_p2);

    fptrunc_64ns_32_2_no_dsp_1_U28 : component l3_fptrunc_64ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => reg_728,
        ce => ap_const_logic_1,
        dout => grp_fu_715_p1);

    fpext_32ns_64_2_no_dsp_1_U29 : component l3_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => somme_1_reg_580,
        ce => ap_const_logic_1,
        dout => grp_fu_718_p1);

    dmul_64ns_64ns_64_4_max_dsp_1_U30 : component l3_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_722_p0,
        din1 => grp_fu_722_p1,
        ce => grp_fu_722_ce,
        dout => grp_fu_722_p2);

    mul_6ns_9ns_13_1_1_U31 : component l3_mul_6ns_9ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 9,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln70_fu_941_p0,
        din1 => mul_ln70_fu_941_p1,
        dout => mul_ln70_fu_941_p2);

    mac_muladd_4ns_5ns_4ns_8_4_1_U32 : component l3_mac_muladd_4ns_5ns_4ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 4,
        din1_WIDTH => 5,
        din2_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1499_p0,
        din1 => grp_fu_1499_p1,
        din2 => grp_fu_1499_p2,
        ce => grp_fu_1499_ce,
        dout => grp_fu_1499_p3);

    mac_muladd_4ns_5ns_4ns_8_4_1_U33 : component l3_mac_muladd_4ns_5ns_4ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 4,
        din1_WIDTH => 5,
        din2_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1508_p0,
        din1 => grp_fu_1508_p1,
        din2 => grp_fu_1508_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1508_p3);

    mac_muladd_4ns_5ns_4ns_8_4_1_U34 : component l3_mac_muladd_4ns_5ns_4ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 4,
        din1_WIDTH => 5,
        din2_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1516_p0,
        din1 => grp_fu_1516_p1,
        din2 => grp_fu_1516_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1516_p3);

    mac_muladd_4ns_5ns_4ns_8_4_1_U35 : component l3_mac_muladd_4ns_5ns_4ns_8_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 4,
        din1_WIDTH => 5,
        din2_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1523_p0,
        din1 => grp_fu_1523_p1,
        din2 => grp_fu_1523_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1523_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state9);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state19) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_const_boolean_0 = ap_block_pp1_stage3_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_boolean_0 = ap_block_pp1_stage7_subdone))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_boolean_0 = ap_block_pp1_stage7_subdone)))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_tanh_double_s_fu_704_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_tanh_double_s_fu_704_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                    grp_generic_tanh_double_s_fu_704_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_tanh_double_s_fu_704_ap_ready = ap_const_logic_1)) then 
                    grp_generic_tanh_double_s_fu_704_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter0_phi_ln79_reg_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_629)) then
                if ((select_ln76_reg_1741 = ap_const_lv3_0)) then 
                    ap_phi_reg_pp1_iter0_phi_ln79_reg_590 <= l2_buf_0_q0;
                elsif ((not((select_ln76_reg_1741 = ap_const_lv3_0)) and not((select_ln76_reg_1741 = ap_const_lv3_2)))) then 
                    ap_phi_reg_pp1_iter0_phi_ln79_reg_590 <= l2_buf_4_q0;
                elsif ((select_ln76_reg_1741 = ap_const_lv3_2)) then 
                    ap_phi_reg_pp1_iter0_phi_ln79_reg_590 <= l2_buf_2_q0;
                end if;
            end if; 
        end if;
    end process;

    c_1_reg_557_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                c_1_reg_557 <= add_ln77_reg_1866;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                c_1_reg_557 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    c_reg_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln56_reg_1548 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                c_reg_420 <= select_ln56_1_reg_1552;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                c_reg_420 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((gmem_WREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                i_reg_475 <= select_ln70_4_reg_1625;
            elsif (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                i_reg_475 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    indvar_flatten107_reg_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                indvar_flatten107_reg_522 <= add_ln75_1_reg_1791;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                indvar_flatten107_reg_522 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    indvar_flatten118_reg_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((gmem_WREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                indvar_flatten118_reg_486 <= select_ln71_3_reg_1906;
            elsif (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                indvar_flatten118_reg_486 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    indvar_flatten13_reg_409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_fu_760_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten13_reg_409 <= add_ln56_1_fu_754_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                indvar_flatten13_reg_409 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    indvar_flatten141_reg_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((gmem_WREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                indvar_flatten141_reg_464 <= add_ln70_1_reg_1598;
            elsif (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                indvar_flatten141_reg_464 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    indvar_flatten36_reg_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                indvar_flatten36_reg_546 <= select_ln76_4_reg_1871;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                indvar_flatten36_reg_546 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_431_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_fu_760_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_431 <= select_ln57_2_fu_856_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                indvar_flatten_reg_431 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((gmem_WREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                j_reg_498 <= select_ln71_2_reg_1651;
            elsif (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                j_reg_498 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    k_reg_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((gmem_WREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                k_reg_510 <= add_ln72_reg_1901;
            elsif (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                k_reg_510 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    m_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                m_reg_534 <= select_ln75_1_reg_1721;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                m_reg_534 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    n_reg_569_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then 
                n_reg_569 <= select_ln76_3_reg_1876;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                n_reg_569 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    somme_1_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (icmp_ln75_reg_1682_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                somme_1_reg_580 <= grp_fu_605_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                somme_1_reg_580 <= Layer2_Weights_CPU_q0;
            end if; 
        end if;
    end process;

    x_reg_453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_fu_760_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                x_reg_453 <= add_ln58_fu_844_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                x_reg_453 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    y_reg_442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln56_reg_1548 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                y_reg_442 <= select_ln57_1_reg_1562;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                y_reg_442 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001))) then
                Layer2_Weights_CPU_load_1_reg_1801 <= Layer2_Weights_CPU_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001))) then
                Layer2_Weights_CPU_load_reg_1781 <= Layer2_Weights_CPU_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                Layer3_Neurons_CPU_read_reg_1532 <= Layer3_Neurons_CPU;
                gmem_addr_reg_1537 <= sext_ln56_fu_744_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln70_1_reg_1598 <= add_ln70_1_fu_905_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                add_ln72_reg_1901 <= add_ln72_fu_1477_p2;
                select_ln71_3_reg_1906 <= select_ln71_3_fu_1488_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001))) then
                add_ln75_1_reg_1791 <= add_ln75_1_fu_1417_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln75_fu_1072_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                add_ln76_2_reg_1706 <= add_ln76_2_fu_1102_p2;
                and_ln75_reg_1698 <= and_ln75_fu_1096_p2;
                icmp_ln76_reg_1686 <= icmp_ln76_fu_1078_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then
                add_ln76_reg_1736 <= add_ln76_fu_1275_p2;
                    add_ln79_1_reg_1756(12 downto 1) <= add_ln79_1_fu_1389_p2(12 downto 1);
                icmp_ln79_1_reg_1766 <= icmp_ln79_1_fu_1401_p2;
                icmp_ln79_reg_1761 <= icmp_ln79_fu_1395_p2;
                select_ln75_reg_1716 <= select_ln75_fu_1176_p3;
                select_ln76_reg_1741 <= select_ln76_fu_1285_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001))) then
                add_ln77_reg_1866 <= add_ln77_fu_1461_p2;
                select_ln76_4_reg_1871 <= select_ln76_4_fu_1466_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln76_reg_1686 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_const_lv1_0 = and_ln75_reg_1698) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001))) then
                add_ln79_2_reg_1796 <= grp_fu_1508_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln76_reg_1686 = ap_const_lv1_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_const_lv1_0 = and_ln75_reg_1698) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001))) then
                add_ln79_3_reg_1806 <= grp_fu_1516_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                conv1_reg_1921 <= grp_fu_715_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                conv_reg_1911 <= grp_fu_718_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                empty_47_reg_1672 <= empty_47_fu_1063_p2;
                icmp_ln75_reg_1682 <= icmp_ln75_fu_1072_p2;
                icmp_ln75_reg_1682_pp1_iter1_reg <= icmp_ln75_reg_1682;
                    zext_ln75_reg_1667(2 downto 0) <= zext_ln75_fu_1059_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_reg_1686 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_lv1_0 = and_ln75_reg_1698) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then
                empty_50_reg_1711 <= empty_50_fu_1165_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_reg_1548_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_read_reg_1587 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln56_reg_1548 <= icmp_ln56_fu_760_p2;
                icmp_ln56_reg_1548_pp0_iter1_reg <= icmp_ln56_reg_1548;
                select_ln56_1_reg_1552_pp0_iter1_reg <= select_ln56_1_reg_1552;
                select_ln57_reg_1557_pp0_iter1_reg <= select_ln57_reg_1557;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln70_fu_911_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                icmp_ln71_reg_1606 <= icmp_ln71_fu_923_p2;
                mul_ln70_reg_1615 <= mul_ln70_fu_941_p2;
                select_ln70_4_reg_1625 <= select_ln70_4_fu_952_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                mul1_reg_1881 <= grp_fu_645_p2;
                mul43_1_reg_1886 <= grp_fu_602_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                    or_ln70_reg_1630(12 downto 1) <= or_ln70_fu_967_p2(12 downto 1);
                    select_ln71_1_reg_1645(3 downto 1) <= select_ln71_1_fu_1031_p3(3 downto 1);
                select_ln71_2_reg_1651 <= select_ln71_2_fu_1039_p3;
                select_ln71_reg_1640 <= select_ln71_fu_1015_p3;
                    tmp_4_reg_1656(3 downto 1) <= tmp_4_fu_1047_p3(3 downto 1);
                    zext_ln75_3_reg_1662(3 downto 1) <= zext_ln75_3_fu_1055_p1(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln75_reg_1698) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then
                p_mid134_reg_1746 <= p_mid134_fu_1359_p2;
                select_ln75_3_reg_1731 <= select_ln75_3_fu_1226_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state38))) then
                reg_728 <= grp_fu_722_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_fu_760_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln56_1_reg_1552 <= select_ln56_1_fu_804_p3;
                select_ln57_1_reg_1562 <= select_ln57_1_fu_832_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                select_ln56_1_reg_1552_pp0_iter2_reg <= select_ln56_1_reg_1552_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_fu_760_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln57_reg_1557 <= select_ln57_fu_824_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001))) then
                select_ln75_1_reg_1721 <= select_ln75_1_fu_1187_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                select_ln76_3_reg_1876 <= select_ln76_3_fu_1472_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001))) then
                select_ln79_1_reg_1861 <= select_ln79_1_fu_1454_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln75_reg_1682_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001))) then
                somme_2_reg_1891 <= grp_fu_603_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                tmp_reg_1916 <= grp_generic_tanh_double_s_fu_704_ap_return;
            end if;
        end if;
    end process;
    or_ln70_reg_1630(0) <= '1';
    select_ln71_1_reg_1645(0) <= '0';
    tmp_4_reg_1656(0) <= '0';
    zext_ln75_3_reg_1662(0) <= '0';
    zext_ln75_3_reg_1662(7 downto 4) <= "0000";
    zext_ln75_reg_1667(3) <= '0';
    add_ln79_1_reg_1756(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_enable_reg_pp0_iter2, ap_CS_fsm_state13, ap_CS_fsm_state47, ap_CS_fsm_state52, gmem_AWREADY, gmem_WREADY, gmem_ARREADY, gmem_BVALID, ap_enable_reg_pp0_iter0, icmp_ln56_fu_760_p2, ap_CS_fsm_state14, icmp_ln70_fu_911_p2, ap_CS_fsm_pp1_stage0, icmp_ln75_reg_1682, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_CS_fsm_state40, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_pp1_stage3_subdone, ap_block_pp1_stage7_subdone, ap_block_pp1_stage0_subdone, grp_generic_tanh_double_s_fu_704_ap_done, ap_block_pp1_stage1_subdone, ap_block_pp1_stage2_subdone, ap_block_pp1_stage4_subdone, ap_block_pp1_stage5_subdone, ap_block_pp1_stage6_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln56_fu_760_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln56_fu_760_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln70_fu_911_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_pp1_stage3 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage3_subdone))) and (ap_const_boolean_0 = ap_block_pp1_stage3_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage3_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                end if;
            when ap_ST_fsm_pp1_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                end if;
            when ap_ST_fsm_pp1_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage5;
                end if;
            when ap_ST_fsm_pp1_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage6;
                end if;
            when ap_ST_fsm_pp1_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage7;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((grp_generic_tanh_double_s_fu_704_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((gmem_WREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    Layer2_Weights_CPU_address0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage1, zext_ln70_1_fu_947_p1, zext_ln79_1_fu_1374_p1, zext_ln79_2_fu_1413_p1, ap_block_pp1_stage2)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2))) then 
            Layer2_Weights_CPU_address0 <= zext_ln79_2_fu_1413_p1(13 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            Layer2_Weights_CPU_address0 <= zext_ln79_1_fu_1374_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Layer2_Weights_CPU_address0 <= zext_ln70_1_fu_947_p1(13 - 1 downto 0);
        else 
            Layer2_Weights_CPU_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    Layer2_Weights_CPU_ce0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001)))) then 
            Layer2_Weights_CPU_ce0 <= ap_const_logic_1;
        else 
            Layer2_Weights_CPU_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln56_1_fu_754_p2 <= std_logic_vector(unsigned(indvar_flatten13_reg_409) + unsigned(ap_const_lv10_1));
    add_ln56_fu_766_p2 <= std_logic_vector(unsigned(ap_phi_mux_c_phi_fu_424_p4) + unsigned(ap_const_lv3_1));
    add_ln57_1_fu_850_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_431) + unsigned(ap_const_lv8_1));
    add_ln57_fu_812_p2 <= std_logic_vector(unsigned(select_ln56_fu_778_p3) + unsigned(ap_const_lv4_1));
    add_ln58_fu_844_p2 <= std_logic_vector(unsigned(select_ln57_fu_824_p3) + unsigned(ap_const_lv4_1));
    add_ln70_1_fu_905_p2 <= std_logic_vector(unsigned(indvar_flatten141_reg_464) + unsigned(ap_const_lv11_1));
    add_ln70_fu_917_p2 <= std_logic_vector(unsigned(i_reg_475) + unsigned(ap_const_lv6_1));
    add_ln71_1_fu_1482_p2 <= std_logic_vector(unsigned(indvar_flatten118_reg_486) + unsigned(ap_const_lv6_1));
    add_ln71_fu_1004_p2 <= std_logic_vector(unsigned(select_ln70_fu_960_p3) + unsigned(ap_const_lv3_1));
    add_ln72_fu_1477_p2 <= std_logic_vector(unsigned(select_ln71_reg_1640) + unsigned(ap_const_lv3_1));
    add_ln75_1_fu_1417_p2 <= std_logic_vector(unsigned(indvar_flatten107_reg_522) + unsigned(ap_const_lv7_1));
    add_ln75_fu_1170_p2 <= std_logic_vector(unsigned(m_reg_534) + unsigned(ap_const_lv3_1));
    add_ln76_1_fu_1354_p2 <= std_logic_vector(signed(sext_ln76_fu_1350_p1) + signed(or_ln70_reg_1630));
    add_ln76_2_fu_1102_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten36_phi_fu_550_p4) + unsigned(ap_const_lv5_1));
    add_ln76_fu_1275_p2 <= std_logic_vector(unsigned(select_ln75_fu_1176_p3) + unsigned(ap_const_lv3_1));
    add_ln77_fu_1461_p2 <= std_logic_vector(unsigned(select_ln76_reg_1741) + unsigned(ap_const_lv3_2));
    add_ln79_1_fu_1389_p2 <= std_logic_vector(unsigned(zext_ln66_fu_1385_p1) + unsigned(add_ln76_1_fu_1354_p2));
    add_ln79_fu_1368_p2 <= std_logic_vector(unsigned(c_1_cast6_fu_1364_p1) + unsigned(add_ln76_1_fu_1354_p2));
    and_ln56_fu_798_p2 <= (xor_ln56_fu_786_p2 and icmp_ln58_fu_792_p2);
    and_ln70_fu_998_p2 <= (xor_ln70_fu_987_p2 and icmp_ln72_fu_992_p2);
    and_ln75_fu_1096_p2 <= (xor_ln75_fu_1084_p2 and icmp_ln77_fu_1090_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(13);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(14);
    ap_CS_fsm_pp1_stage3 <= ap_CS_fsm(15);
    ap_CS_fsm_pp1_stage4 <= ap_CS_fsm(16);
    ap_CS_fsm_pp1_stage5 <= ap_CS_fsm(17);
    ap_CS_fsm_pp1_stage6 <= ap_CS_fsm(18);
    ap_CS_fsm_pp1_stage7 <= ap_CS_fsm(19);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(9);
    ap_CS_fsm_state14 <= ap_CS_fsm(10);
    ap_CS_fsm_state15 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state33 <= ap_CS_fsm(20);
    ap_CS_fsm_state34 <= ap_CS_fsm(21);
    ap_CS_fsm_state35 <= ap_CS_fsm(22);
    ap_CS_fsm_state38 <= ap_CS_fsm(25);
    ap_CS_fsm_state39 <= ap_CS_fsm(26);
    ap_CS_fsm_state40 <= ap_CS_fsm(27);
    ap_CS_fsm_state41 <= ap_CS_fsm(28);
    ap_CS_fsm_state44 <= ap_CS_fsm(31);
    ap_CS_fsm_state45 <= ap_CS_fsm(32);
    ap_CS_fsm_state46 <= ap_CS_fsm(33);
    ap_CS_fsm_state47 <= ap_CS_fsm(34);
    ap_CS_fsm_state52 <= ap_CS_fsm(39);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln56_reg_1548_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln56_reg_1548_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln56_reg_1548_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln56_reg_1548_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter2_assign_proc : process(icmp_ln56_reg_1548_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state11_pp0_stage0_iter2 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln56_reg_1548_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state12_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp1_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp1_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_629_assign_proc : process(icmp_ln75_reg_1682, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6_11001)
    begin
                ap_condition_629 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001));
    end process;


    ap_condition_pp0_exit_iter0_state9_assign_proc : process(icmp_ln56_fu_760_p2)
    begin
        if ((icmp_ln56_fu_760_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state19_assign_proc : process(icmp_ln75_reg_1682)
    begin
        if ((icmp_ln75_reg_1682 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state19 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state52, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c_1_phi_fu_561_p4_assign_proc : process(c_1_reg_557, ap_CS_fsm_pp1_stage0, icmp_ln75_reg_1682, add_ln77_reg_1866, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_c_1_phi_fu_561_p4 <= add_ln77_reg_1866;
        else 
            ap_phi_mux_c_1_phi_fu_561_p4 <= c_1_reg_557;
        end if; 
    end process;


    ap_phi_mux_c_phi_fu_424_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln56_reg_1548, c_reg_420, ap_CS_fsm_pp0_stage0, select_ln56_1_reg_1552, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln56_reg_1548 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_c_phi_fu_424_p4 <= select_ln56_1_reg_1552;
        else 
            ap_phi_mux_c_phi_fu_424_p4 <= c_reg_420;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten107_phi_fu_526_p4_assign_proc : process(indvar_flatten107_reg_522, ap_CS_fsm_pp1_stage0, icmp_ln75_reg_1682, add_ln75_1_reg_1791, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_indvar_flatten107_phi_fu_526_p4 <= add_ln75_1_reg_1791;
        else 
            ap_phi_mux_indvar_flatten107_phi_fu_526_p4 <= indvar_flatten107_reg_522;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten36_phi_fu_550_p4_assign_proc : process(indvar_flatten36_reg_546, ap_CS_fsm_pp1_stage0, icmp_ln75_reg_1682, select_ln76_4_reg_1871, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_indvar_flatten36_phi_fu_550_p4 <= select_ln76_4_reg_1871;
        else 
            ap_phi_mux_indvar_flatten36_phi_fu_550_p4 <= indvar_flatten36_reg_546;
        end if; 
    end process;


    ap_phi_mux_m_phi_fu_538_p4_assign_proc : process(m_reg_534, ap_CS_fsm_pp1_stage0, icmp_ln75_reg_1682, select_ln75_1_reg_1721, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_m_phi_fu_538_p4 <= select_ln75_1_reg_1721;
        else 
            ap_phi_mux_m_phi_fu_538_p4 <= m_reg_534;
        end if; 
    end process;


    ap_phi_mux_n_phi_fu_573_p4_assign_proc : process(n_reg_569, icmp_ln75_reg_1682_pp1_iter1_reg, ap_CS_fsm_pp1_stage1, select_ln76_3_reg_1876, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln75_reg_1682_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            ap_phi_mux_n_phi_fu_573_p4 <= select_ln76_3_reg_1876;
        else 
            ap_phi_mux_n_phi_fu_573_p4 <= n_reg_569;
        end if; 
    end process;


    ap_phi_mux_y_phi_fu_446_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln56_reg_1548, y_reg_442, ap_CS_fsm_pp0_stage0, select_ln57_1_reg_1562, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln56_reg_1548 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_y_phi_fu_446_p4 <= select_ln57_1_reg_1562;
        else 
            ap_phi_mux_y_phi_fu_446_p4 <= y_reg_442;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state52, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln61_fu_876_p1 <= gmem_addr_read_reg_1587;
    c_1_cast6_fu_1364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln76_fu_1285_p3),13));
    empty_47_fu_1063_p2 <= std_logic_vector(unsigned(zext_ln75_fu_1059_p1) + unsigned(select_ln71_1_reg_1645));
    empty_48_fu_1129_p2 <= std_logic_vector(unsigned(tmp1_cast_fu_1125_p1) + unsigned(p_shl_fu_1108_p3));
    empty_49_fu_1159_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_1143_p1) - unsigned(p_shl2_cast_fu_1155_p1));
    empty_50_fu_1165_p2 <= std_logic_vector(unsigned(zext_ln76_fu_1116_p1) + unsigned(tmp_4_reg_1656));

    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state2, gmem_ARREADY)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARVALID <= ap_const_logic_1;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_state13, gmem_AWREADY)
    begin
        if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_AWVALID <= ap_const_logic_1;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(ap_CS_fsm_state52, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
            gmem_BREADY <= ap_const_logic_1;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln56_reg_1548_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln56_reg_1548_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            gmem_RREADY <= ap_const_logic_1;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem_WDATA <= conv1_reg_1921;

    gmem_WVALID_assign_proc : process(ap_CS_fsm_state47, gmem_WREADY)
    begin
        if (((gmem_WREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            gmem_WVALID <= ap_const_logic_1;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln56_reg_1548_pp0_iter1_reg)
    begin
        if (((icmp_ln56_reg_1548_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(m_axi_gmem_WREADY, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            gmem_blk_n_W <= m_axi_gmem_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1499_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1499_ce <= ap_const_logic_1;
        else 
            grp_fu_1499_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1499_p0 <= grp_fu_1499_p00(4 - 1 downto 0);
    grp_fu_1499_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln57_1_fu_832_p3),8));
    grp_fu_1499_p1 <= ap_const_lv8_D(5 - 1 downto 0);
    grp_fu_1499_p2 <= grp_fu_1499_p20(4 - 1 downto 0);
    grp_fu_1499_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln57_reg_1557_pp0_iter1_reg),8));
    grp_fu_1508_p0 <= grp_fu_1508_p00(4 - 1 downto 0);
    grp_fu_1508_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_47_fu_1063_p2),8));
    grp_fu_1508_p1 <= ap_const_lv8_D(5 - 1 downto 0);
    grp_fu_1508_p2 <= grp_fu_1508_p20(4 - 1 downto 0);
    grp_fu_1508_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_50_reg_1711),8));
    grp_fu_1516_p0 <= grp_fu_1516_p00(4 - 1 downto 0);
    grp_fu_1516_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_mid161_fu_1217_p2),8));
    grp_fu_1516_p1 <= ap_const_lv8_D(5 - 1 downto 0);
    grp_fu_1516_p2 <= zext_ln75_3_reg_1662(4 - 1 downto 0);
    grp_fu_1523_p0 <= grp_fu_1523_p00(4 - 1 downto 0);
    grp_fu_1523_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln75_3_reg_1731),8));
    grp_fu_1523_p1 <= ap_const_lv8_D(5 - 1 downto 0);
    grp_fu_1523_p2 <= grp_fu_1523_p20(4 - 1 downto 0);
    grp_fu_1523_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_mid134_reg_1746),8));

    grp_fu_722_ce_assign_proc : process(ap_CS_fsm_state40, grp_generic_tanh_double_s_fu_704_grp_fu_722_p_ce, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            grp_fu_722_ce <= grp_generic_tanh_double_s_fu_704_grp_fu_722_p_ce;
        else 
            grp_fu_722_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_722_p0_assign_proc : process(conv_reg_1911, tmp_reg_1916, ap_CS_fsm_state40, grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din0, ap_CS_fsm_state39, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            grp_fu_722_p0 <= grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_722_p0 <= tmp_reg_1916;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_722_p0 <= conv_reg_1911;
        else 
            grp_fu_722_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_722_p1_assign_proc : process(ap_CS_fsm_state40, grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din1, ap_CS_fsm_state39, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            grp_fu_722_p1 <= grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_722_p1 <= ap_const_lv64_3FFB74538EF34D6A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_722_p1 <= ap_const_lv64_3FE55555571F7693;
        else 
            grp_fu_722_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_generic_tanh_double_s_fu_704_ap_start <= grp_generic_tanh_double_s_fu_704_ap_start_reg;
    grp_generic_tanh_double_s_fu_704_grp_fu_722_p_dout0 <= grp_fu_722_p2;
    icmp_ln56_fu_760_p2 <= "1" when (indvar_flatten13_reg_409 = ap_const_lv10_3F6) else "0";
    icmp_ln57_fu_772_p2 <= "1" when (indvar_flatten_reg_431 = ap_const_lv8_A9) else "0";
    icmp_ln58_fu_792_p2 <= "1" when (x_reg_453 = ap_const_lv4_D) else "0";
    icmp_ln70_fu_911_p2 <= "1" when (indvar_flatten141_reg_464 = ap_const_lv11_4E2) else "0";
    icmp_ln71_fu_923_p2 <= "1" when (indvar_flatten118_reg_486 = ap_const_lv6_19) else "0";
    icmp_ln72_fu_992_p2 <= "1" when (k_reg_510 = ap_const_lv3_5) else "0";
    icmp_ln75_fu_1072_p2 <= "1" when (ap_phi_mux_indvar_flatten107_phi_fu_526_p4 = ap_const_lv7_4B) else "0";
    icmp_ln76_fu_1078_p2 <= "1" when (ap_phi_mux_indvar_flatten36_phi_fu_550_p4 = ap_const_lv5_F) else "0";
    icmp_ln77_fu_1090_p2 <= "1" when (ap_phi_mux_c_1_phi_fu_561_p4 = ap_const_lv3_6) else "0";
    icmp_ln79_1_fu_1401_p2 <= "1" when (or_ln77_fu_1379_p2 = ap_const_lv3_3) else "0";
    icmp_ln79_fu_1395_p2 <= "1" when (or_ln77_fu_1379_p2 = ap_const_lv3_1) else "0";

    l2_buf_0_address0_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_enable_reg_pp0_iter3, zext_ln60_2_fu_867_p1, zext_ln79_7_fu_1437_p1, ap_block_pp1_stage5)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5))) then 
            l2_buf_0_address0 <= zext_ln79_7_fu_1437_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            l2_buf_0_address0 <= zext_ln60_2_fu_867_p1(8 - 1 downto 0);
        else 
            l2_buf_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_buf_0_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)))) then 
            l2_buf_0_ce0 <= ap_const_logic_1;
        else 
            l2_buf_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_0_we0_assign_proc : process(ap_block_pp0_stage0_11001, select_ln56_1_reg_1552_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (select_ln56_1_reg_1552_pp0_iter2_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            l2_buf_0_we0 <= ap_const_logic_1;
        else 
            l2_buf_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_1_address0_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_enable_reg_pp0_iter3, zext_ln60_2_fu_867_p1, zext_ln79_7_fu_1437_p1, ap_block_pp1_stage5)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5))) then 
            l2_buf_1_address0 <= zext_ln79_7_fu_1437_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            l2_buf_1_address0 <= zext_ln60_2_fu_867_p1(8 - 1 downto 0);
        else 
            l2_buf_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_buf_1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)))) then 
            l2_buf_1_ce0 <= ap_const_logic_1;
        else 
            l2_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_1_we0_assign_proc : process(ap_block_pp0_stage0_11001, select_ln56_1_reg_1552_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (select_ln56_1_reg_1552_pp0_iter2_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            l2_buf_1_we0 <= ap_const_logic_1;
        else 
            l2_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_2_address0_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_enable_reg_pp0_iter3, zext_ln60_2_fu_867_p1, zext_ln79_7_fu_1437_p1, ap_block_pp1_stage5)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5))) then 
            l2_buf_2_address0 <= zext_ln79_7_fu_1437_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            l2_buf_2_address0 <= zext_ln60_2_fu_867_p1(8 - 1 downto 0);
        else 
            l2_buf_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_buf_2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)))) then 
            l2_buf_2_ce0 <= ap_const_logic_1;
        else 
            l2_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_2_we0_assign_proc : process(ap_block_pp0_stage0_11001, select_ln56_1_reg_1552_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (select_ln56_1_reg_1552_pp0_iter2_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            l2_buf_2_we0 <= ap_const_logic_1;
        else 
            l2_buf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_3_address0_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_enable_reg_pp0_iter3, zext_ln60_2_fu_867_p1, zext_ln79_7_fu_1437_p1, ap_block_pp1_stage5)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5))) then 
            l2_buf_3_address0 <= zext_ln79_7_fu_1437_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            l2_buf_3_address0 <= zext_ln60_2_fu_867_p1(8 - 1 downto 0);
        else 
            l2_buf_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_buf_3_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)))) then 
            l2_buf_3_ce0 <= ap_const_logic_1;
        else 
            l2_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_3_we0_assign_proc : process(ap_block_pp0_stage0_11001, select_ln56_1_reg_1552_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (select_ln56_1_reg_1552_pp0_iter2_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            l2_buf_3_we0 <= ap_const_logic_1;
        else 
            l2_buf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_4_address0_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_enable_reg_pp0_iter3, zext_ln60_2_fu_867_p1, zext_ln79_7_fu_1437_p1, ap_block_pp1_stage5)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5))) then 
            l2_buf_4_address0 <= zext_ln79_7_fu_1437_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            l2_buf_4_address0 <= zext_ln60_2_fu_867_p1(8 - 1 downto 0);
        else 
            l2_buf_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_buf_4_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)))) then 
            l2_buf_4_ce0 <= ap_const_logic_1;
        else 
            l2_buf_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_4_we0_assign_proc : process(ap_block_pp0_stage0_11001, select_ln56_1_reg_1552_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (select_ln56_1_reg_1552_pp0_iter2_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            l2_buf_4_we0 <= ap_const_logic_1;
        else 
            l2_buf_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_5_address0_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_enable_reg_pp0_iter3, zext_ln60_2_fu_867_p1, zext_ln79_7_fu_1437_p1, ap_block_pp1_stage5)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5))) then 
            l2_buf_5_address0 <= zext_ln79_7_fu_1437_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            l2_buf_5_address0 <= zext_ln60_2_fu_867_p1(8 - 1 downto 0);
        else 
            l2_buf_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_buf_5_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001)))) then 
            l2_buf_5_ce0 <= ap_const_logic_1;
        else 
            l2_buf_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_buf_5_we0_assign_proc : process(ap_block_pp0_stage0_11001, select_ln56_1_reg_1552_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((select_ln56_1_reg_1552_pp0_iter2_reg = ap_const_lv3_5) or ((select_ln56_1_reg_1552_pp0_iter2_reg = ap_const_lv3_6) or (select_ln56_1_reg_1552_pp0_iter2_reg = ap_const_lv3_7))))) then 
            l2_buf_5_we0 <= ap_const_logic_1;
        else 
            l2_buf_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln70_fu_941_p0 <= mul_ln70_fu_941_p00(6 - 1 downto 0);
    mul_ln70_fu_941_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln70_2_fu_929_p3),13));
    mul_ln70_fu_941_p1 <= ap_const_lv13_9C(9 - 1 downto 0);
    or_ln57_fu_818_p2 <= (icmp_ln57_fu_772_p2 or and_ln56_fu_798_p2);
    or_ln70_fu_967_p2 <= (mul_ln70_reg_1615 or ap_const_lv13_1);
    or_ln71_fu_1010_p2 <= (icmp_ln71_reg_1606 or and_ln70_fu_998_p2);
    or_ln76_fu_1281_p2 <= (icmp_ln76_reg_1686 or and_ln75_reg_1698);
    or_ln77_fu_1379_p2 <= (select_ln76_fu_1285_p3 or ap_const_lv3_1);
    p_mid130_fu_1337_p2 <= std_logic_vector(unsigned(p_shl1_cast_mid1_fu_1321_p1) - unsigned(p_shl2_cast_mid1_fu_1333_p1));
    p_mid134_fu_1359_p2 <= std_logic_vector(unsigned(zext_ln76_1_fu_1293_p1) + unsigned(tmp_4_reg_1656));
    p_mid161_fu_1217_p2 <= std_logic_vector(unsigned(zext_ln75_1_fu_1183_p1) + unsigned(select_ln71_1_reg_1645));
    p_mid169_fu_1232_p2 <= std_logic_vector(unsigned(zext_ln75_2_fu_1198_p1) + unsigned(p_shl_mid1_fu_1202_p3));
    p_mid183_fu_1262_p2 <= std_logic_vector(unsigned(p_shl1_cast_mid177_fu_1246_p1) - unsigned(p_shl2_cast_mid181_fu_1258_p1));
    p_mid1_fu_1307_p2 <= std_logic_vector(unsigned(tmp1_cast_mid1_fu_1303_p1) + unsigned(select_ln75_2_fu_1210_p3));
    p_mid_fu_1023_p3 <= (add_ln71_fu_1004_p2 & ap_const_lv1_0);
    p_shl1_cast_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1135_p3),9));
    p_shl1_cast_mid177_fu_1246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_mid_fu_1238_p3),9));
    p_shl1_cast_mid1_fu_1321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_mid1_fu_1313_p3),9));
    p_shl1_fu_1135_p3 <= (empty_48_fu_1129_p2 & ap_const_lv3_0);
    p_shl1_mid1_fu_1313_p3 <= (p_mid1_fu_1307_p2 & ap_const_lv3_0);
    p_shl1_mid_fu_1238_p3 <= (p_mid169_fu_1232_p2 & ap_const_lv3_0);
    p_shl2_cast_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1147_p3),9));
    p_shl2_cast_mid181_fu_1258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_mid_fu_1250_p3),9));
    p_shl2_cast_mid1_fu_1333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_mid1_fu_1325_p3),9));
    p_shl2_fu_1147_p3 <= (empty_48_fu_1129_p2 & ap_const_lv1_0);
    p_shl2_mid1_fu_1325_p3 <= (p_mid1_fu_1307_p2 & ap_const_lv1_0);
    p_shl2_mid_fu_1250_p3 <= (p_mid169_fu_1232_p2 & ap_const_lv1_0);
    p_shl_fu_1108_p3 <= (m_reg_534 & ap_const_lv2_0);
    p_shl_mid1_fu_1202_p3 <= (add_ln75_fu_1170_p2 & ap_const_lv2_0);
    select_ln56_1_fu_804_p3 <= 
        add_ln56_fu_766_p2 when (icmp_ln57_fu_772_p2(0) = '1') else 
        ap_phi_mux_c_phi_fu_424_p4;
    select_ln56_fu_778_p3 <= 
        ap_const_lv4_0 when (icmp_ln57_fu_772_p2(0) = '1') else 
        ap_phi_mux_y_phi_fu_446_p4;
    select_ln57_1_fu_832_p3 <= 
        add_ln57_fu_812_p2 when (and_ln56_fu_798_p2(0) = '1') else 
        select_ln56_fu_778_p3;
    select_ln57_2_fu_856_p3 <= 
        ap_const_lv8_1 when (icmp_ln57_fu_772_p2(0) = '1') else 
        add_ln57_1_fu_850_p2;
    select_ln57_fu_824_p3 <= 
        ap_const_lv4_0 when (or_ln57_fu_818_p2(0) = '1') else 
        x_reg_453;
    select_ln70_2_fu_929_p3 <= 
        add_ln70_fu_917_p2 when (icmp_ln71_fu_923_p2(0) = '1') else 
        i_reg_475;
    select_ln70_3_fu_980_p3 <= 
        ap_const_lv4_0 when (icmp_ln71_reg_1606(0) = '1') else 
        tmp_s_fu_972_p3;
    select_ln70_4_fu_952_p3 <= 
        add_ln70_fu_917_p2 when (icmp_ln71_fu_923_p2(0) = '1') else 
        i_reg_475;
    select_ln70_fu_960_p3 <= 
        ap_const_lv3_0 when (icmp_ln71_reg_1606(0) = '1') else 
        j_reg_498;
    select_ln71_1_fu_1031_p3 <= 
        p_mid_fu_1023_p3 when (and_ln70_fu_998_p2(0) = '1') else 
        select_ln70_3_fu_980_p3;
    select_ln71_2_fu_1039_p3 <= 
        add_ln71_fu_1004_p2 when (and_ln70_fu_998_p2(0) = '1') else 
        select_ln70_fu_960_p3;
    select_ln71_3_fu_1488_p3 <= 
        ap_const_lv6_1 when (icmp_ln71_reg_1606(0) = '1') else 
        add_ln71_1_fu_1482_p2;
    select_ln71_fu_1015_p3 <= 
        ap_const_lv3_0 when (or_ln71_fu_1010_p2(0) = '1') else 
        k_reg_510;
    select_ln75_1_fu_1187_p3 <= 
        add_ln75_fu_1170_p2 when (icmp_ln76_reg_1686(0) = '1') else 
        m_reg_534;
    select_ln75_2_fu_1210_p3 <= 
        p_shl_mid1_fu_1202_p3 when (icmp_ln76_reg_1686(0) = '1') else 
        p_shl_fu_1108_p3;
    select_ln75_3_fu_1226_p3 <= 
        p_mid161_fu_1217_p2 when (icmp_ln76_reg_1686(0) = '1') else 
        empty_47_reg_1672;
    select_ln75_4_fu_1268_p3 <= 
        p_mid183_fu_1262_p2 when (icmp_ln76_reg_1686(0) = '1') else 
        empty_49_fu_1159_p2;
    select_ln75_5_fu_1426_p3 <= 
        add_ln79_3_reg_1806 when (icmp_ln76_reg_1686(0) = '1') else 
        add_ln79_2_reg_1796;
    select_ln75_fu_1176_p3 <= 
        ap_const_lv3_0 when (icmp_ln76_reg_1686(0) = '1') else 
        ap_phi_mux_n_phi_fu_573_p4;
    select_ln76_1_fu_1343_p3 <= 
        p_mid130_fu_1337_p2 when (and_ln75_reg_1698(0) = '1') else 
        select_ln75_4_fu_1268_p3;
    select_ln76_2_fu_1431_p3 <= 
        grp_fu_1523_p3 when (and_ln75_reg_1698(0) = '1') else 
        select_ln75_5_fu_1426_p3;
    select_ln76_3_fu_1472_p3 <= 
        add_ln76_reg_1736 when (and_ln75_reg_1698(0) = '1') else 
        select_ln75_reg_1716;
    select_ln76_4_fu_1466_p3 <= 
        ap_const_lv5_1 when (icmp_ln76_reg_1686(0) = '1') else 
        add_ln76_2_reg_1706;
    select_ln76_fu_1285_p3 <= 
        ap_const_lv3_0 when (or_ln76_fu_1281_p2(0) = '1') else 
        c_1_reg_557;
    select_ln79_1_fu_1454_p3 <= 
        l2_buf_3_q0 when (icmp_ln79_1_reg_1766(0) = '1') else 
        select_ln79_fu_1447_p3;
    select_ln79_fu_1447_p3 <= 
        l2_buf_1_q0 when (icmp_ln79_reg_1761(0) = '1') else 
        l2_buf_5_q0;
        sext_ln56_fu_744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_734_p4),64));

        sext_ln70_fu_894_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_885_p4),64));

        sext_ln76_fu_1350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln76_1_fu_1343_p3),13));

    tmp1_cast_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_fu_1120_p2),5));
    tmp1_cast_mid1_fu_1303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_mid1_fu_1297_p2),5));
    tmp1_fu_1120_p2 <= std_logic_vector(unsigned(zext_ln75_reg_1667) + unsigned(zext_ln76_fu_1116_p1));
    tmp1_mid1_fu_1297_p2 <= std_logic_vector(unsigned(zext_ln75_4_fu_1194_p1) + unsigned(zext_ln76_1_fu_1293_p1));
    tmp_4_fu_1047_p3 <= (select_ln71_fu_1015_p3 & ap_const_lv1_0);
    tmp_s_fu_972_p3 <= (j_reg_498 & ap_const_lv1_0);
    trunc_ln1_fu_885_p4 <= Layer3_Neurons_CPU_read_reg_1532(63 downto 2);
    trunc_ln_fu_734_p4 <= Layer2_Neurons_CPU(63 downto 2);
    xor_ln56_fu_786_p2 <= (icmp_ln57_fu_772_p2 xor ap_const_lv1_1);
    xor_ln70_fu_987_p2 <= (icmp_ln71_reg_1606 xor ap_const_lv1_1);
    xor_ln75_fu_1084_p2 <= (icmp_ln76_fu_1078_p2 xor ap_const_lv1_1);
    zext_ln60_2_fu_867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1499_p3),64));
    zext_ln66_fu_1385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln77_fu_1379_p2),13));
    zext_ln70_1_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln70_fu_941_p2),64));
    zext_ln75_1_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln75_fu_1170_p2),4));
    zext_ln75_2_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln75_fu_1170_p2),5));
    zext_ln75_3_fu_1055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1047_p3),8));
    zext_ln75_4_fu_1194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln75_1_fu_1187_p3),4));
    zext_ln75_fu_1059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_m_phi_fu_538_p4),4));
    zext_ln76_1_fu_1293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln76_fu_1275_p2),4));
    zext_ln76_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_n_phi_fu_573_p4),4));
    zext_ln79_1_fu_1374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln79_fu_1368_p2),64));
    zext_ln79_2_fu_1413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln79_1_reg_1756),64));
    zext_ln79_7_fu_1437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln76_2_fu_1431_p3),64));
end behav;
