# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab03_material/sim/bram32.v" \
"../../../../lab03_material/hdl/fir.v" \
"../../../../lab03_material/sim/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
