# MiniRISC-Processor
This project implements a 32-bit RISC-style processor in three development stages: ALU, Single-Cycle Processor, Pipelined CPU. Each stage includes synthesizable SystemVerilog modules, testbenches, architecture diagrams, and simulation results (ModelSim).
