<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="axi_interfaces" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="w" src_name="d_o" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_o_0" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_o_1" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_o_2" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_o_3" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_o_4" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_o_5" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_o_6" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_o_7" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="d_i" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="32">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_i_0" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_i_1" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_i_2" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_i_3" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_i_4" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_i_5" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_i_6" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="d_i_7" hw_bitwidth="16" hw_size_or_depth="4" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
