Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Oct 10 11:03:28 2022
| Host         : hernan-Inspiron-14-3467 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_drc -file top_gen_wrapper_drc_opted.rpt -pb top_gen_wrapper_drc_opted.pb -rpx top_gen_wrapper_drc_opted.rpx
| Design       : top_gen_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT top_gen_i/var_clk_div_0/U0/dclk_o_INST_0 is driving clock pin of 42 cells. This could lead to large hold time violations. First few involved cells are:
    top_gen_i/generator_0/U0/PWM_1/pwm_o_reg {FDCE}
    top_gen_i/generator_0/U0/PWM_1/count_reg[5] {FDCE}
    top_gen_i/generator_0/U0/PWM_1/pwm_no_reg {FDCE}
    top_gen_i/generator_0/U0/PWM_1/count_reg[8] {FDCE}
    top_gen_i/generator_0/U0/PWM_1/count_reg[6] {FDCE}

Related violations: <none>


