

================================================================
== Vitis HLS Report for 'twoNorm'
================================================================
* Date:           Fri Jan  9 14:28:54 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.190 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                    |                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |              Instance              |          Module          |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_twoNorm_Pipeline_twoNorm_fu_45  |twoNorm_Pipeline_twoNorm  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     12|     3724|     3395|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      192|     -|
|Register             |        -|      -|       61|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     12|     3785|     3589|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dsqrt_64ns_64ns_64_56_no_dsp_1_U203  |dsqrt_64ns_64ns_64_56_no_dsp_1  |        0|   0|     0|     0|    0|
    |grp_twoNorm_Pipeline_twoNorm_fu_45   |twoNorm_Pipeline_twoNorm        |        0|  12|  3724|  3395|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                |                                |        0|  12|  3724|  3395|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  168|         60|    1|         60|
    |ap_done                         |    8|          2|    1|          2|
    |dPrimalInfeasRes_blk_n          |    8|          2|    1|          2|
    |dualInfeasConstr_axpyfifo_read  |    8|          2|    1|          2|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  192|         66|    4|         66|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  59|   0|   59|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |grp_twoNorm_Pipeline_twoNorm_fu_45_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |  61|   0|   61|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+---------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|                    twoNorm|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|                    twoNorm|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|                    twoNorm|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|                    twoNorm|  return value|
|ap_continue                               |   in|    1|  ap_ctrl_hs|                    twoNorm|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|                    twoNorm|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|                    twoNorm|  return value|
|dualInfeasConstr_axpyfifo_dout            |   in|  512|     ap_fifo|  dualInfeasConstr_axpyfifo|       pointer|
|dualInfeasConstr_axpyfifo_num_data_valid  |   in|    3|     ap_fifo|  dualInfeasConstr_axpyfifo|       pointer|
|dualInfeasConstr_axpyfifo_fifo_cap        |   in|    3|     ap_fifo|  dualInfeasConstr_axpyfifo|       pointer|
|dualInfeasConstr_axpyfifo_empty_n         |   in|    1|     ap_fifo|  dualInfeasConstr_axpyfifo|       pointer|
|dualInfeasConstr_axpyfifo_read            |  out|    1|     ap_fifo|  dualInfeasConstr_axpyfifo|       pointer|
|n                                         |   in|   32|     ap_none|                          n|        scalar|
|dPrimalInfeasRes_din                      |  out|   64|     ap_fifo|           dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_num_data_valid           |   in|    3|     ap_fifo|           dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_fifo_cap                 |   in|    3|     ap_fifo|           dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_full_n                   |   in|    1|     ap_fifo|           dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_write                    |  out|    1|     ap_fifo|           dPrimalInfeasRes|       pointer|
+------------------------------------------+-----+-----+------------+---------------------------+--------------+

