<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="monocicle-sparcv8.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sparcv8Monocicle.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sparcv8Monocicle.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Sparcv8Monocicle.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Sparcv8Monocicle.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sparcv8Monocicle.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sparcv8Monocicle.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sparcv8Monocicle.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sparcv8Monocicle.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sparcv8Monocicle_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sparcv8Monocicle_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sparcv8Monocicle_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477658940" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1477658940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477658941" xil_pn:in_ck="-9047074564113927190" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477658940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sparcv8Monocicle.vhd"/>
      <outfile xil_pn:name="Test_Instructionmemory.vhd"/>
      <outfile xil_pn:name="Test_PC.vhd"/>
      <outfile xil_pn:name="Test_alu.vhd"/>
      <outfile xil_pn:name="Test_mux32b.vhd"/>
      <outfile xil_pn:name="Test_registerfile.vhd"/>
      <outfile xil_pn:name="Test_signExtUnit.vhd"/>
      <outfile xil_pn:name="Test_sum32b.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="instruction_memory.vhd"/>
      <outfile xil_pn:name="mux32b.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="psr.vhd"/>
      <outfile xil_pn:name="psr_modifier.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="sign_ext_unit.vhd"/>
      <outfile xil_pn:name="sum32b.vhd"/>
      <outfile xil_pn:name="windows_manager.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1477658941" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4572328167171501881" xil_pn:start_ts="1477658941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477658941" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6675542424244225399" xil_pn:start_ts="1477658941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477658941" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7168697525374344317" xil_pn:start_ts="1477658941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477659353" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1477659352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477659353" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1039378203781072709" xil_pn:start_ts="1477659353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477659353" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7168697525374344317" xil_pn:start_ts="1477659353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477659353" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1477659353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477659353" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1183808167573226115" xil_pn:start_ts="1477659353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477659353" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1477659353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477659353" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1328994673276031737" xil_pn:start_ts="1477659353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477659551" xil_pn:in_ck="-8428744278748796595" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1889523096295132026" xil_pn:start_ts="1477659353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Sparcv8Monocicle.lso"/>
      <outfile xil_pn:name="Sparcv8Monocicle.ngc"/>
      <outfile xil_pn:name="Sparcv8Monocicle.ngr"/>
      <outfile xil_pn:name="Sparcv8Monocicle.prj"/>
      <outfile xil_pn:name="Sparcv8Monocicle.stx"/>
      <outfile xil_pn:name="Sparcv8Monocicle.syr"/>
      <outfile xil_pn:name="Sparcv8Monocicle.xst"/>
      <outfile xil_pn:name="Sparcv8Monocicle_vhdl.prj"/>
      <outfile xil_pn:name="Sparcv8Monocicle_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
