head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@//Original:/proj/frio/dv/testcases/core/c_compi2opp_pr_eq_i7_n/c_compi2opp_pr_eq_i7_n.dsp
// Spec Reference: compi2opp pregs = imm7 negative
# mach: bfin

.include "testutils.inc"
	start

	R0 = -0;
	P1 = -1;
	P2 = -2;
	P3 = -3;
	P4 = -4;
	P5 = -5;
	SP = -6;
	FP = -7;
	CHECKREG r0,  -0;
	CHECKREG p1,  -1;
	CHECKREG p2,  -2;
	CHECKREG p3,  -3;
	CHECKREG p4,  -4;
	CHECKREG p5,  -5;
	CHECKREG sp,  -6;
	CHECKREG fp,  -7;

	R0 = -8;
	P1 = -9;
	P2 = -10;
	P3 = -11;
	P4 = -12;
	P5 = -13;
	SP = -14;
	FP = -15;
	CHECKREG r0,  -8;
	CHECKREG p1,  -9;
	CHECKREG p2,  -10;
	CHECKREG p3,  -11;
	CHECKREG p4,  -12;
	CHECKREG p5,  -13;
	CHECKREG sp,  -14;
	CHECKREG fp,  -15;

	R0 = -16;
	P1 = -17;
	P2 = -18;
	P3 = -19;
	P4 = -20;
	P5 = -21;
	SP = -22;
	FP = -23;
	CHECKREG r0,  -16;
	CHECKREG p1,  -17;
	CHECKREG p2,  -18;
	CHECKREG p3,  -19;
	CHECKREG p4,  -20;
	CHECKREG p5,  -21;
	CHECKREG sp,  -22;
	CHECKREG fp,  -23;

	R0 = -24;
	P1 = -25;
	P2 = -26;
	P3 = -27;
	P4 = -28;
	P5 = -29;
	SP = -30;
	FP = -31;
	CHECKREG r0,  -24;
	CHECKREG p1,  -25;
	CHECKREG p2,  -26;
	CHECKREG p3,  -27;
	CHECKREG p4,  -28;
	CHECKREG p5,  -29;
	CHECKREG sp,  -30;
	CHECKREG fp,  -31;

	R0 = -32;
	P1 = -33;
	P2 = -34;
	P3 = -35;
	P4 = -36;
	P5 = -37;
	SP = -38;
	FP = -39;
	CHECKREG r0,  -32;
	CHECKREG p1,  -33;
	CHECKREG p2,  -34;
	CHECKREG p3,  -35;
	CHECKREG p4,  -36;
	CHECKREG p5,  -37;
	CHECKREG sp,  -38;
	CHECKREG fp,  -39;

	R0 = -40;
	P1 = -41;
	P2 = -42;
	P3 = -43;
	P4 = -44;
	P5 = -45;
	SP = -46;
	FP = -47;
	CHECKREG r0,  -40;
	CHECKREG p1,  -41;
	CHECKREG p2,  -42;
	CHECKREG p3,  -43;
	CHECKREG p4,  -44;
	CHECKREG p5,  -45;
	CHECKREG sp,  -46;
	CHECKREG fp,  -47;

	R0 = -48;
	P1 = -49;
	P2 = -50;
	P3 = -51;
	P4 = -52;
	P5 = -53;
	SP = -54;
	FP = -55;
	CHECKREG r0,  -48;
	CHECKREG p1,  -49;
	CHECKREG p2,  -50;
	CHECKREG p3,  -51;
	CHECKREG p4,  -52;
	CHECKREG p5,  -53;
	CHECKREG sp,  -54;
	CHECKREG fp,  -55;

	R0 = -56;
	P1 = -57;
	P2 = -58;
	P3 = -59;
	P4 = -60;
	P5 = -61;
	SP = -62;
	FP = -63;
	CHECKREG r0,  -56;
	CHECKREG p1,  -57;
	CHECKREG p2,  -58;
	CHECKREG p3,  -59;
	CHECKREG p4,  -60;
	CHECKREG p5,  -61;
	CHECKREG sp,  -62;
	CHECKREG fp,  -63;

	R0 = -64;
	P1 = -64;
	P2 = -64;
	P3 = -64;
	P4 = -64;
	P5 = -64;
	SP = -64;
	FP = -64;
	CHECKREG r0,  -64;
	CHECKREG p1,  -64;
	CHECKREG p2,  -64;
	CHECKREG p3,  -64;
	CHECKREG p4,  -64;
	CHECKREG p5,  -64;
	CHECKREG sp,  -64;
	CHECKREG fp,  -64;

	pass
@
