// Seed: 605326872
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output tri id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7
);
  assign id_0 = id_1;
  wire id_9;
  wor  id_10;
  wire id_11;
  assign id_10 = 1'b0;
  id_12(
      .id_0(), .id_1(-id_9), .id_2(1), .id_3({id_4{1'b0}}), .id_4(1), .id_5(1'd0)
  );
  always @(posedge 1'd0 or posedge id_9);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    input wand id_4,
    output uwire id_5
);
  module_0(
      id_3, id_0, id_2, id_3, id_5, id_2, id_4, id_4
  );
  wire id_7;
  wire id_8;
  nor (id_5, id_0, id_2, id_1);
endmodule
