Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto a6976a0e484940b39cee4d8d27e8478c --debug typical --relax --mt 8 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot ddr3_ctrl_wb_bench_behav xil_defaultlib.ddr3_ctrl_wb_bench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_27x16_bench remains a black-box since it has no binding entity [/home/asautaux/yarr_sim/ddr3_ctrl_wb_bench.vhd:656]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ddr3_ctrl_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_sync_stag...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_a...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_315x16
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_a...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_27x16
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_a...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_p...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_4x16
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_a...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_p...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_256x16
Compiling architecture behavioral of entity xil_defaultlib.ddr3_ctrl_wb [ddr3_ctrl_wb_default]
Compiling architecture behavioral of entity xil_defaultlib.ddr3_ctrl_wb_bench
Built simulation snapshot ddr3_ctrl_wb_bench_behav
