Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue May  6 19:46:23 2025
| Host              : Prestige14 running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/mat_mul_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.707    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.253 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.253    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[0])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.707    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[10])
                                                      0.546     2.253 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, unplaced)         0.000     2.253    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU.ALU_OUT<10>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[10])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.707    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[11])
                                                      0.546     2.253 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, unplaced)         0.000     2.253    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU.ALU_OUT<11>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[11])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.707    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[12])
                                                      0.546     2.253 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, unplaced)         0.000     2.253    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU.ALU_OUT<12>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[12])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.707    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[13])
                                                      0.546     2.253 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, unplaced)         0.000     2.253    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU.ALU_OUT<13>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[13])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.707    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[14])
                                                      0.546     2.253 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, unplaced)         0.000     2.253    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU.ALU_OUT<14>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[14])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.707    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[15])
                                                      0.546     2.253 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     2.253    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[15])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.707    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.546     2.253 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.253    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[16])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.707    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[17])
                                                      0.546     2.253 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, unplaced)         0.000     2.253    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU.ALU_OUT<17>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[17])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=242, unset)          0.060     0.060    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.272    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.954    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.693 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.707    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[18])
                                                      0.546     2.253 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, unplaced)         0.000     2.253    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU.ALU_OUT<18>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=242, unset)          0.043     3.376    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[18])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  1.103    




