Classic Timing Analyzer report for PQP
Fri May 17 09:21:39 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                        ; To                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 10.307 ns                        ; ControlUnit:ControlUnit|state.Sll           ; MuxShiftSrcOut[21]                                ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 100.56 MHz ( period = 9.944 ns ) ; ControlUnit:ControlUnit|nextstate.SllOp_479 ; ControlUnit:ControlUnit|state.SllOp               ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.SllOp         ; ControlUnit:ControlUnit|nextstate.SllWriteReg_566 ; clock      ; clock    ; 78           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                             ;                                                   ;            ;          ; 78           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+---------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 100.56 MHz ( period = 9.944 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_479          ; ControlUnit:ControlUnit|state.SllOp          ; clock      ; clock    ; None                        ; None                      ; 0.574 ns                ;
; N/A                                     ; 101.09 MHz ( period = 9.892 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_518          ; ControlUnit:ControlUnit|state.SraOp          ; clock      ; clock    ; None                        ; None                      ; 0.545 ns                ;
; N/A                                     ; 101.13 MHz ( period = 9.888 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_505    ; ControlUnit:ControlUnit|state.SraWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.543 ns                ;
; N/A                                     ; 101.13 MHz ( period = 9.888 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_680           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.538 ns                ;
; N/A                                     ; 101.17 MHz ( period = 9.884 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_492         ; ControlUnit:ControlUnit|state.SllvOp         ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
; N/A                                     ; 101.26 MHz ( period = 9.876 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_706     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 101.28 MHz ( period = 9.874 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_671 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; 101.54 MHz ( period = 9.848 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_542   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.515 ns                ;
; N/A                                     ; 102.35 MHz ( period = 9.770 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_730         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.515 ns                ;
; N/A                                     ; 103.99 MHz ( period = 9.616 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_566    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.411 ns                ;
; N/A                                     ; 105.02 MHz ( period = 9.522 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_577            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.511 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_634            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.516 ns                ;
; N/A                                     ; 108.79 MHz ( period = 9.192 ns )                    ; ControlUnit:ControlUnit|nextstate.And_645            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.529 ns                ;
; N/A                                     ; 109.22 MHz ( period = 9.156 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_529            ; ControlUnit:ControlUnit|state.Sra            ; clock      ; clock    ; None                        ; None                      ; 0.525 ns                ;
; N/A                                     ; 109.36 MHz ( period = 9.144 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_693           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 109.41 MHz ( period = 9.140 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_612      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 109.53 MHz ( period = 9.130 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_658   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_743    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 109.63 MHz ( period = 9.122 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_717            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 109.77 MHz ( period = 9.110 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_756          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 118.43 MHz ( period = 8.444 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_623          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 118.82 MHz ( period = 8.416 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_553           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 118.85 MHz ( period = 8.414 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_588             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 118.88 MHz ( period = 8.412 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_599            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.552 ns                ;
; N/A                                     ; 129.07 MHz ( period = 7.748 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.536 ns                ;
; N/A                                     ; 130.75 MHz ( period = 7.648 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 131.15 MHz ( period = 7.625 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.408 ns                ;
; N/A                                     ; 131.35 MHz ( period = 7.613 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 131.44 MHz ( period = 7.608 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.391 ns                ;
; N/A                                     ; 132.03 MHz ( period = 7.574 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.354 ns                ;
; N/A                                     ; 132.40 MHz ( period = 7.553 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 132.93 MHz ( period = 7.523 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 133.00 MHz ( period = 7.519 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 133.07 MHz ( period = 7.515 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.298 ns                ;
; N/A                                     ; 133.30 MHz ( period = 7.502 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.290 ns                ;
; N/A                                     ; 133.37 MHz ( period = 7.498 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 133.44 MHz ( period = 7.494 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.282 ns                ;
; N/A                                     ; 134.17 MHz ( period = 7.453 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 134.32 MHz ( period = 7.445 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 134.59 MHz ( period = 7.430 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 134.81 MHz ( period = 7.418 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 134.90 MHz ( period = 7.413 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.198 ns                ;
; N/A                                     ; 135.03 MHz ( period = 7.406 ns )                    ; ControlUnit:ControlUnit|state.Sll                    ; RegDesloc:RegDesloc|temp[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.218 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.190 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.186 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.182 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 135.32 MHz ( period = 7.390 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 135.52 MHz ( period = 7.379 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.162 ns                ;
; N/A                                     ; 135.57 MHz ( period = 7.376 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 135.59 MHz ( period = 7.375 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.158 ns                ;
; N/A                                     ; 135.67 MHz ( period = 7.371 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 135.74 MHz ( period = 7.367 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 135.81 MHz ( period = 7.363 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.146 ns                ;
; N/A                                     ; 135.83 MHz ( period = 7.362 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.145 ns                ;
; N/A                                     ; 135.89 MHz ( period = 7.359 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 135.91 MHz ( period = 7.358 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.141 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.137 ns                ;
; N/A                                     ; 136.50 MHz ( period = 7.326 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 136.52 MHz ( period = 7.325 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 136.59 MHz ( period = 7.321 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 136.63 MHz ( period = 7.319 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.111 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 136.89 MHz ( period = 7.305 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.097 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 137.29 MHz ( period = 7.284 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 137.63 MHz ( period = 7.266 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 137.68 MHz ( period = 7.263 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.053 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.068 ns                ;
; N/A                                     ; 138.14 MHz ( period = 7.239 ns )                    ; ControlUnit:ControlUnit|state.Sll                    ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 7.035 ns                ;
; N/A                                     ; 138.66 MHz ( period = 7.212 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.997 ns                ;
; N/A                                     ; 138.72 MHz ( period = 7.209 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.75 MHz ( period = 7.207 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.018 ns                ;
; N/A                                     ; 138.79 MHz ( period = 7.205 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.997 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 138.95 MHz ( period = 7.197 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.984 ns                ;
; N/A                                     ; 139.06 MHz ( period = 7.191 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.981 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.982 ns                ;
; N/A                                     ; 139.12 MHz ( period = 7.188 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.978 ns                ;
; N/A                                     ; 139.24 MHz ( period = 7.182 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.969 ns                ;
; N/A                                     ; 139.37 MHz ( period = 7.175 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.967 ns                ;
; N/A                                     ; 139.39 MHz ( period = 7.174 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.982 ns                ;
; N/A                                     ; 139.47 MHz ( period = 7.170 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.952 ns                ;
; N/A                                     ; 139.61 MHz ( period = 7.163 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 139.61 MHz ( period = 7.163 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.955 ns                ;
; N/A                                     ; 139.68 MHz ( period = 7.159 ns )                    ; ControlUnit:ControlUnit|state.SraWriteReg            ; RegDesloc:RegDesloc|temp[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 139.70 MHz ( period = 7.158 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.950 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.940 ns                ;
; N/A                                     ; 140.00 MHz ( period = 7.143 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.952 ns                ;
; N/A                                     ; 140.06 MHz ( period = 7.140 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 140.21 MHz ( period = 7.132 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.924 ns                ;
; N/A                                     ; 140.25 MHz ( period = 7.130 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.913 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.915 ns                ;
; N/A                                     ; 140.35 MHz ( period = 7.125 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.797 ns                ;
; N/A                                     ; 140.39 MHz ( period = 7.123 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.908 ns                ;
; N/A                                     ; 140.43 MHz ( period = 7.121 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.913 ns                ;
; N/A                                     ; 140.59 MHz ( period = 7.113 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.898 ns                ;
; N/A                                     ; 140.61 MHz ( period = 7.112 ns )                    ; ControlUnit:ControlUnit|state.SraOp                  ; RegDesloc:RegDesloc|temp[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.924 ns                ;
; N/A                                     ; 140.63 MHz ( period = 7.111 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.713 ns                ;
; N/A                                     ; 140.67 MHz ( period = 7.109 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.901 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; ControlUnit:ControlUnit|state.Sra                    ; RegDesloc:RegDesloc|temp[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.918 ns                ;
; N/A                                     ; 140.75 MHz ( period = 7.105 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 140.96 MHz ( period = 7.094 ns )                    ; ControlUnit:ControlUnit|state.SllOp                  ; RegDesloc:RegDesloc|temp[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.907 ns                ;
; N/A                                     ; 141.02 MHz ( period = 7.091 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 141.08 MHz ( period = 7.088 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.878 ns                ;
; N/A                                     ; 141.12 MHz ( period = 7.086 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.871 ns                ;
; N/A                                     ; 141.12 MHz ( period = 7.086 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.758 ns                ;
; N/A                                     ; 141.18 MHz ( period = 7.083 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 141.24 MHz ( period = 7.080 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.865 ns                ;
; N/A                                     ; 141.42 MHz ( period = 7.071 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.857 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.853 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.854 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.854 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.850 ns                ;
; N/A                                     ; 141.58 MHz ( period = 7.063 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.850 ns                ;
; N/A                                     ; 141.60 MHz ( period = 7.062 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 141.60 MHz ( period = 7.062 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.875 ns                ;
; N/A                                     ; 141.62 MHz ( period = 7.061 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 141.62 MHz ( period = 7.061 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[4]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.590 ns                ;
; N/A                                     ; 141.68 MHz ( period = 7.058 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.841 ns                ;
; N/A                                     ; 141.72 MHz ( period = 7.056 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.841 ns                ;
; N/A                                     ; 141.76 MHz ( period = 7.054 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.837 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.838 ns                ;
; N/A                                     ; 141.82 MHz ( period = 7.051 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.833 ns                ;
; N/A                                     ; 141.92 MHz ( period = 7.046 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.838 ns                ;
; N/A                                     ; 141.92 MHz ( period = 7.046 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.838 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 142.23 MHz ( period = 7.031 ns )                    ; Registrador:A|Saida[9]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.823 ns                ;
; N/A                                     ; 142.45 MHz ( period = 7.020 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 142.53 MHz ( period = 7.016 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 142.57 MHz ( period = 7.014 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.799 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.796 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.825 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.822 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.796 ns                ;
; N/A                                     ; 142.67 MHz ( period = 7.009 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.801 ns                ;
; N/A                                     ; 142.71 MHz ( period = 7.007 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.818 ns                ;
; N/A                                     ; 142.80 MHz ( period = 7.003 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.814 ns                ;
; N/A                                     ; 142.84 MHz ( period = 7.001 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.788 ns                ;
; N/A                                     ; 143.02 MHz ( period = 6.992 ns )                    ; ControlUnit:ControlUnit|state.SraWriteReg            ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.788 ns                ;
; N/A                                     ; 143.14 MHz ( period = 6.986 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 143.20 MHz ( period = 6.983 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.789 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[5]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.505 ns                ;
; N/A                                     ; 143.39 MHz ( period = 6.974 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 143.49 MHz ( period = 6.969 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.756 ns                ;
; N/A                                     ; 143.66 MHz ( period = 6.961 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 143.74 MHz ( period = 6.957 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.768 ns                ;
; N/A                                     ; 143.76 MHz ( period = 6.956 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 6.748 ns                ;
; N/A                                     ; 143.78 MHz ( period = 6.955 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 6.747 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 6.746 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.764 ns                ;
; N/A                                     ; 143.93 MHz ( period = 6.948 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.759 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; ControlUnit:ControlUnit|state.SllWriteReg            ; RegDesloc:RegDesloc|temp[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.738 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.738 ns                ;
; N/A                                     ; 143.99 MHz ( period = 6.945 ns )                    ; ControlUnit:ControlUnit|state.SraOp                  ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.741 ns                ;
; N/A                                     ; 144.05 MHz ( period = 6.942 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.734 ns                ;
; N/A                                     ; 144.11 MHz ( period = 6.939 ns )                    ; ControlUnit:ControlUnit|state.Sra                    ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.735 ns                ;
; N/A                                     ; 144.13 MHz ( period = 6.938 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.725 ns                ;
; N/A                                     ; 144.13 MHz ( period = 6.938 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.725 ns                ;
; N/A                                     ; 144.15 MHz ( period = 6.937 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.720 ns                ;
; N/A                                     ; 144.15 MHz ( period = 6.937 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.731 ns                ;
; N/A                                     ; 144.20 MHz ( period = 6.935 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 6.732 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 6.731 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 144.24 MHz ( period = 6.933 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 6.730 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.719 ns                ;
; N/A                                     ; 144.30 MHz ( period = 6.930 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.604 ns                ;
; N/A                                     ; 144.34 MHz ( period = 6.928 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 144.36 MHz ( period = 6.927 ns )                    ; ControlUnit:ControlUnit|state.SllOp                  ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.724 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.732 ns                ;
; N/A                                     ; 144.45 MHz ( period = 6.923 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.710 ns                ;
; N/A                                     ; 144.45 MHz ( period = 6.923 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.710 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.728 ns                ;
; N/A                                     ; 144.53 MHz ( period = 6.919 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 144.59 MHz ( period = 6.916 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 144.70 MHz ( period = 6.911 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A                                     ; 144.70 MHz ( period = 6.911 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A                                     ; 144.72 MHz ( period = 6.910 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.704 ns                ;
; N/A                                     ; 144.78 MHz ( period = 6.907 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.694 ns                ;
; N/A                                     ; 144.80 MHz ( period = 6.906 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.693 ns                ;
; N/A                                     ; 144.80 MHz ( period = 6.906 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.693 ns                ;
; N/A                                     ; 144.89 MHz ( period = 6.902 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.689 ns                ;
; N/A                                     ; 144.99 MHz ( period = 6.897 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 145.07 MHz ( period = 6.893 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.702 ns                ;
; N/A                                     ; 145.07 MHz ( period = 6.893 ns )                    ; Registrador:B|Saida[9]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.685 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.565 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.698 ns                ;
; N/A                                     ; 145.22 MHz ( period = 6.886 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.678 ns                ;
; N/A                                     ; 145.31 MHz ( period = 6.882 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 145.31 MHz ( period = 6.882 ns )                    ; Registrador:PC|Saida[4]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.689 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp          ; ControlUnit:ControlUnit|nextstate.SllWriteReg_566    ; clock      ; clock    ; None                       ; None                       ; 0.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp         ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_542   ; clock      ; clock    ; None                       ; None                       ; 0.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_730         ; clock      ; clock    ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_658   ; clock      ; clock    ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp          ; ControlUnit:ControlUnit|nextstate.SraWriteReg_505    ; clock      ; clock    ; None                       ; None                       ; 0.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll            ; ControlUnit:ControlUnit|nextstate.SllOp_479          ; clock      ; clock    ; None                       ; None                       ; 0.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra            ; ControlUnit:ControlUnit|nextstate.SraOp_518          ; clock      ; clock    ; None                       ; None                       ; 0.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv           ; ControlUnit:ControlUnit|nextstate.SllvOp_492         ; clock      ; clock    ; None                       ; None                       ; 1.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_693           ; clock      ; clock    ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sll_577            ; clock      ; clock    ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_756          ; clock      ; clock    ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_671 ; clock      ; clock    ; None                       ; None                       ; 1.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_693           ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC      ; ControlUnit:ControlUnit|nextstate.Wait_693           ; clock      ; clock    ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_743    ; clock      ; clock    ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_706     ; clock      ; clock    ; None                       ; None                       ; 1.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_634            ; clock      ; clock    ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sllv_553           ; clock      ; clock    ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sll_577            ; clock      ; clock    ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Jr_588             ; clock      ; clock    ; None                       ; None                       ; 1.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_717            ; clock      ; clock    ; None                       ; None                       ; 1.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Jr_588             ; clock      ; clock    ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_706     ; clock      ; clock    ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break          ; ControlUnit:ControlUnit|nextstate.WriteInPC_612      ; clock      ; clock    ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Rte_599            ; clock      ; clock    ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_706     ; clock      ; clock    ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_634            ; clock      ; clock    ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sra_529            ; clock      ; clock    ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_756          ; clock      ; clock    ; None                       ; None                       ; 2.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sra_529            ; clock      ; clock    ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sll_577            ; clock      ; clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Rte_599            ; clock      ; clock    ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sra_529            ; clock      ; clock    ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Jr_588             ; clock      ; clock    ; None                       ; None                       ; 1.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Rte_599            ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_599            ; clock      ; clock    ; None                       ; None                       ; 1.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Rte_599            ; clock      ; clock    ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Rte_599            ; clock      ; clock    ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sra_529            ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sra_529            ; clock      ; clock    ; None                       ; None                       ; 1.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sllv_553           ; clock      ; clock    ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_717            ; clock      ; clock    ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Break_623          ; clock      ; clock    ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Break_623          ; clock      ; clock    ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_634            ; clock      ; clock    ; None                       ; None                       ; 1.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Break_623          ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_634            ; clock      ; clock    ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_717            ; clock      ; clock    ; None                       ; None                       ; 2.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_693           ; clock      ; clock    ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_634            ; clock      ; clock    ; None                       ; None                       ; 2.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_717            ; clock      ; clock    ; None                       ; None                       ; 2.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_634            ; clock      ; clock    ; None                       ; None                       ; 2.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_717            ; clock      ; clock    ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_717            ; clock      ; clock    ; None                       ; None                       ; 2.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sra_529            ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sll_577            ; clock      ; clock    ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Break_623          ; clock      ; clock    ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Jr_588             ; clock      ; clock    ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_693           ; clock      ; clock    ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte            ; ControlUnit:ControlUnit|nextstate.Wait_693           ; clock      ; clock    ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sll_577            ; clock      ; clock    ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Jr_588             ; clock      ; clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sll_577            ; clock      ; clock    ; None                       ; None                       ; 2.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sllv_553           ; clock      ; clock    ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_645            ; clock      ; clock    ; None                       ; None                       ; 2.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Jr_588             ; clock      ; clock    ; None                       ; None                       ; 2.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr             ; ControlUnit:ControlUnit|nextstate.Wait_693           ; clock      ; clock    ; None                       ; None                       ; 2.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Break_623          ; clock      ; clock    ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Break_623          ; clock      ; clock    ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_645            ; clock      ; clock    ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.And_645            ; clock      ; clock    ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_645            ; clock      ; clock    ; None                       ; None                       ; 2.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_645            ; clock      ; clock    ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg   ; ControlUnit:ControlUnit|nextstate.Wait_693           ; clock      ; clock    ; None                       ; None                       ; 2.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sllv_553           ; clock      ; clock    ; None                       ; None                       ; 2.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_645            ; clock      ; clock    ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sllv_553           ; clock      ; clock    ; None                       ; None                       ; 2.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sllv_553           ; clock      ; clock    ; None                       ; None                       ; 2.659 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                       ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 10.307 ns  ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 10.215 ns  ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[19] ; clock      ;
; N/A                                     ; None                                                ; 10.209 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 10.134 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 10.081 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 10.060 ns  ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 10.013 ns  ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 10.007 ns  ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.995 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.968 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.921 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.915 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.903 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.900 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.896 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 9.848 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.795 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.756 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.720 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.698 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.669 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.667 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.665 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.653 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.606 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.604 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.600 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.594 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.588 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.565 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.541 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.510 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.496 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.492 ns   ; Registrador:B|Saida[15]                    ; MuxShiftSrcOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.487 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 9.482 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 9.441 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.441 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.440 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.439 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 9.435 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.395 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 9.395 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.365 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.363 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.357 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[16] ; clock      ;
; N/A                                     ; None                                                ; 9.357 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.356 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 9.323 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.318 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.313 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.310 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.304 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.299 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.292 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.284 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.281 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 9.275 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.271 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.265 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.263 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.257 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.253 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.251 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.248 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.230 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.218 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 9.216 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.210 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.198 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.193 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.190 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.188 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.183 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 9.178 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.172 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 9.171 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[30] ; clock      ;
; N/A                                     ; None                                                ; 9.158 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.146 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.145 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.141 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.140 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.135 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.131 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[11] ; clock      ;
; N/A                                     ; None                                                ; 9.128 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.125 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.123 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.110 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[16] ; clock      ;
; N/A                                     ; None                                                ; 9.106 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.094 ns   ; Registrador:A|Saida[19]                    ; MuxShiftSrcOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.082 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.082 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.073 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 9.066 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.063 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[16] ; clock      ;
; N/A                                     ; None                                                ; 9.062 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.057 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[16] ; clock      ;
; N/A                                     ; None                                                ; 9.052 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.051 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.045 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[16] ; clock      ;
; N/A                                     ; None                                                ; 9.045 ns   ; ControlUnit:ControlUnit|state.Start        ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.028 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.027 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.025 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 9.019 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.015 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxRegDstOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 9.013 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.005 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.001 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.001 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 8.999 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[24] ; clock      ;
; N/A                                     ; None                                                ; 8.990 ns   ; RegDesloc:RegDesloc|temp[14]               ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 8.987 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[24] ; clock      ;
; N/A                                     ; None                                                ; 8.981 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[23] ; clock      ;
; N/A                                     ; None                                                ; 8.981 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 8.981 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 8.981 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 8.976 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[31] ; clock      ;
; N/A                                     ; None                                                ; 8.975 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 8.971 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 8.963 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 8.956 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 8.954 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.951 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 8.949 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 8.948 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.947 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 8.936 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.924 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 8.918 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 8.916 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.909 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 8.906 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 8.901 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 8.899 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 8.898 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[16] ; clock      ;
; N/A                                     ; None                                                ; 8.895 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 8.892 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 8.884 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[11] ; clock      ;
; N/A                                     ; None                                                ; 8.867 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 8.855 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 8.855 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 8.854 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 8.850 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[30] ; clock      ;
; N/A                                     ; None                                                ; 8.843 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 8.840 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[24] ; clock      ;
; N/A                                     ; None                                                ; 8.837 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[11] ; clock      ;
; N/A                                     ; None                                                ; 8.831 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[11] ; clock      ;
; N/A                                     ; None                                                ; 8.825 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 8.823 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 8.819 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[11] ; clock      ;
; N/A                                     ; None                                                ; 8.816 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 8.816 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 8.815 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.811 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; stateout[4]        ; clock      ;
; N/A                                     ; None                                                ; 8.802 ns   ; Registrador:B|Saida[19]                    ; MuxShiftSrcOut[19] ; clock      ;
; N/A                                     ; None                                                ; 8.798 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; ShiftControl[1]    ; clock      ;
; N/A                                     ; None                                                ; 8.795 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 8.789 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.783 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 8.782 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[18] ; clock      ;
; N/A                                     ; None                                                ; 8.776 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 8.769 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 8.768 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.764 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 8.762 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.759 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 8.758 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 8.757 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[30] ; clock      ;
; N/A                                     ; None                                                ; 8.750 ns   ; ControlUnit:ControlUnit|state.SllOp        ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.741 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 8.727 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; stateout[2]        ; clock      ;
; N/A                                     ; None                                                ; 8.720 ns   ; ControlUnit:ControlUnit|state.Jr           ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 8.717 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 8.690 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 8.682 ns   ; ControlUnit:ControlUnit|state.SraOp        ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 8.672 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[27] ; clock      ;
; N/A                                     ; None                                                ; 8.672 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[11] ; clock      ;
; N/A                                     ; None                                                ; 8.668 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 8.660 ns   ; ControlUnit:ControlUnit|state.Sra          ; stateout[2]        ; clock      ;
; N/A                                     ; None                                                ; 8.653 ns   ; RegDesloc:RegDesloc|temp[16]               ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 8.650 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 8.646 ns   ; ControlUnit:ControlUnit|state.Sra          ; stateout[4]        ; clock      ;
; N/A                                     ; None                                                ; 8.643 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 8.638 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 8.635 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftSrcOut[12] ; clock      ;
; N/A                                     ; None                                                ; 8.632 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 8.631 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxMemToRegOut[30] ; clock      ;
; N/A                                     ; None                                                ; 8.624 ns   ; ControlUnit:ControlUnit|state.WriteInReg   ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 8.621 ns   ; ControlUnit:ControlUnit|state.And          ; stateout[1]        ; clock      ;
; N/A                                     ; None                                                ; 8.605 ns   ; Registrador:A|Saida[10]                    ; MuxShiftSrcOut[10] ; clock      ;
; N/A                                     ; None                                                ; 8.603 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxShiftSrcOut[30] ; clock      ;
; N/A                                     ; None                                                ; 8.603 ns   ; ControlUnit:ControlUnit|state.SllWriteReg  ; MuxShiftSrcOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 8.601 ns   ; ControlUnit:ControlUnit|state.SraWriteReg  ; MuxRegDstOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 8.588 ns   ; Registrador:A|Saida[15]                    ; MuxShiftSrcOut[15] ; clock      ;
; N/A                                     ; None                                                ; 8.576 ns   ; Registrador:ALUOut|Saida[14]               ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 8.559 ns   ; ControlUnit:ControlUnit|state.Sll          ; MuxShiftAmtOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.558 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.556 ns   ; ControlUnit:ControlUnit|state.SraOp        ; MuxShiftSrcOut[30] ; clock      ;
; N/A                                     ; None                                                ; 8.550 ns   ; ControlUnit:ControlUnit|state.Sra          ; MuxShiftSrcOut[30] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                            ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+--------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 09:21:38 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_658" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_505" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_518" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_577" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_529" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_553" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_542" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_492" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_479" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_566" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_730" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_588" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_743" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_612" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_599" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_756" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_623" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_680" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_645" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_717" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_634" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_706" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_671" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_693" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr13~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr13~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.SllWriteReg~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector45~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
Info: Clock "clock" has Internal fmax of 100.56 MHz between source register "ControlUnit:ControlUnit|nextstate.SllOp_479" and destination register "ControlUnit:ControlUnit|state.SllOp" (period= 9.944 ns)
    Info: + Longest register to register delay is 0.574 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y14_N28; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllOp_479'
        Info: 2: + IC(0.366 ns) + CELL(0.053 ns) = 0.419 ns; Loc. = LCCOMB_X6_Y14_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|state.SllOp~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.574 ns; Loc. = LCFF_X6_Y14_N7; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
        Info: Total cell delay = 0.208 ns ( 36.24 % )
        Info: Total interconnect delay = 0.366 ns ( 63.76 % )
    Info: - Smallest clock skew is -4.308 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.484 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1388; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X6_Y14_N7; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
            Info: Total cell delay = 1.472 ns ( 59.26 % )
            Info: Total interconnect delay = 1.012 ns ( 40.74 % )
        Info: - Longest clock path from clock "clock" to source register is 6.792 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.131 ns) + CELL(0.712 ns) = 2.697 ns; Loc. = LCFF_X10_Y12_N17; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.651 ns) + CELL(0.378 ns) = 3.726 ns; Loc. = LCCOMB_X5_Y12_N18; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr13~0'
            Info: 4: + IC(0.580 ns) + CELL(0.366 ns) = 4.672 ns; Loc. = LCCOMB_X5_Y12_N14; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector45~0'
            Info: 5: + IC(1.168 ns) + CELL(0.000 ns) = 5.840 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'ControlUnit:ControlUnit|Selector45~0clkctrl'
            Info: 6: + IC(0.899 ns) + CELL(0.053 ns) = 6.792 ns; Loc. = LCCOMB_X6_Y14_N28; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllOp_479'
            Info: Total cell delay = 2.363 ns ( 34.79 % )
            Info: Total interconnect delay = 4.429 ns ( 65.21 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 78 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.SllOp" and destination pin or register "ControlUnit:ControlUnit|nextstate.SllWriteReg_566" for clock "clock" (Hold time is 3.829 ns)
    Info: + Largest clock skew is 4.307 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.791 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.131 ns) + CELL(0.712 ns) = 2.697 ns; Loc. = LCFF_X10_Y12_N17; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.651 ns) + CELL(0.378 ns) = 3.726 ns; Loc. = LCCOMB_X5_Y12_N18; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr13~0'
            Info: 4: + IC(0.580 ns) + CELL(0.366 ns) = 4.672 ns; Loc. = LCCOMB_X5_Y12_N14; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector45~0'
            Info: 5: + IC(1.168 ns) + CELL(0.000 ns) = 5.840 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'ControlUnit:ControlUnit|Selector45~0clkctrl'
            Info: 6: + IC(0.898 ns) + CELL(0.053 ns) = 6.791 ns; Loc. = LCCOMB_X6_Y14_N26; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_566'
            Info: Total cell delay = 2.363 ns ( 34.80 % )
            Info: Total interconnect delay = 4.428 ns ( 65.20 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.484 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1388; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X6_Y14_N7; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
            Info: Total cell delay = 1.472 ns ( 59.26 % )
            Info: Total interconnect delay = 1.012 ns ( 40.74 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.384 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y14_N7; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
        Info: 2: + IC(0.230 ns) + CELL(0.154 ns) = 0.384 ns; Loc. = LCCOMB_X6_Y14_N26; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_566'
        Info: Total cell delay = 0.154 ns ( 40.10 % )
        Info: Total interconnect delay = 0.230 ns ( 59.90 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxShiftSrcOut[21]" through register "ControlUnit:ControlUnit|state.Sll" is 10.307 ns
    Info: + Longest clock path from clock "clock" to source register is 2.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1388; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X6_Y12_N23; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.Sll'
        Info: Total cell delay = 1.472 ns ( 59.24 % )
        Info: Total interconnect delay = 1.013 ns ( 40.76 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 7.728 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y12_N23; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.Sll'
        Info: 2: + IC(0.672 ns) + CELL(0.272 ns) = 0.944 ns; Loc. = LCCOMB_X7_Y14_N22; Fanout = 42; COMB Node = 'ControlUnit:ControlUnit|WideOr29~0'
        Info: 3: + IC(2.041 ns) + CELL(0.053 ns) = 3.038 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 2; COMB Node = 'MuxShiftSrc:MuxShiftSrc|out[21]~21'
        Info: 4: + IC(2.708 ns) + CELL(1.982 ns) = 7.728 ns; Loc. = PIN_AB6; Fanout = 0; PIN Node = 'MuxShiftSrcOut[21]'
        Info: Total cell delay = 2.307 ns ( 29.85 % )
        Info: Total interconnect delay = 5.421 ns ( 70.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Fri May 17 09:21:39 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


