{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701700132667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701700132667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 09:28:52 2023 " "Processing started: Mon Dec 04 09:28:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701700132667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701700132667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uartProject -c uartProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off uartProject -c uartProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701700132667 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701700132827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-rtl " "Found design unit 1: nBit_reg-rtl" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133045 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_flipflop-rtl " "Found design unit 1: jk_flipflop-rtl" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133046 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-rtl " "Found design unit 1: d_flipflop-rtl" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/d_flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133046 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uartproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uartProject " "Found entity 1: uartProject" {  } { { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fsm-rtl " "Found design unit 1: uart_fsm-rtl" {  } { { "uart_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133048 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_fsm " "Found entity 1: uart_fsm" {  } { { "uart_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133049 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_piso_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_piso_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_PISO_reg-rtl " "Found design unit 1: nBit_PISO_reg-rtl" {  } { { "nBit_PISO_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_PISO_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133050 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_PISO_reg " "Found entity 1: nBit_PISO_reg" {  } { { "nBit_PISO_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_PISO_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_pipo_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_pipo_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_PIPO_reg-rtl " "Found design unit 1: nBit_PIPO_reg-rtl" {  } { { "nBit_PIPO_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_PIPO_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133050 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_PIPO_reg " "Found entity 1: nBit_PIPO_reg" {  } { { "nBit_PIPO_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_PIPO_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_8bit is.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_8bit is.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_8Bit-rtl " "Found design unit 1: parity_8Bit-rtl" {  } { { "parity_8Bit is.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/parity_8Bit is.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133051 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_8Bit " "Found entity 1: parity_8Bit" {  } { { "parity_8Bit is.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/parity_8Bit is.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-rtl " "Found design unit 1: mux4-rtl" {  } { { "mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133052 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-rtl " "Found design unit 1: t_flipflop-rtl" {  } { { "t_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/t_flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133053 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/t_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller_tx_message_compiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_controller_tx_message_compiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_controller_tx_message_compiler-rtl " "Found design unit 1: traffic_light_controller_tx_message_compiler-rtl" {  } { { "traffic_light_controller_tx_message_compiler.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_tx_message_compiler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133054 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_controller_tx_message_compiler " "Found entity 1: traffic_light_controller_tx_message_compiler" {  } { { "traffic_light_controller_tx_message_compiler.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_tx_message_compiler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux4-rtl " "Found design unit 1: nBit_mux4-rtl" {  } { { "nBit_mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133055 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux4 " "Found entity 1: nBit_mux4" {  } { { "nBit_mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-rtl " "Found design unit 1: nBit_mux2-rtl" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133055 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_controller_fsm-rtl " "Found design unit 1: traffic_light_controller_fsm-rtl" {  } { { "traffic_light_controller_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_fsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133057 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_controller_fsm " "Found entity 1: traffic_light_controller_fsm" {  } { { "traffic_light_controller_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_up_ripple_counter_sync_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_up_ripple_counter_sync_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_up_ripple_counter_sync_clear-rtl " "Found design unit 1: nBit_up_ripple_counter_sync_clear-rtl" {  } { { "nBit_up_ripple_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_up_ripple_counter_sync_clear.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133058 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_up_ripple_counter_sync_clear " "Found entity 1: nBit_up_ripple_counter_sync_clear" {  } { { "nBit_up_ripple_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_up_ripple_counter_sync_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_latch-rtl " "Found design unit 1: sr_latch-rtl" {  } { { "sr_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/sr_latch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133059 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "sr_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/sr_latch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generaltest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generaltest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 generalTest " "Found entity 1: generalTest" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/generalTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplified_traffic_light_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplified_traffic_light_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simplified_traffic_light_controller_fsm-rtl " "Found design unit 1: simplified_traffic_light_controller_fsm-rtl" {  } { { "simplified_traffic_light_controller_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/simplified_traffic_light_controller_fsm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133060 ""} { "Info" "ISGN_ENTITY_NAME" "1 simplified_traffic_light_controller_fsm " "Found entity 1: simplified_traffic_light_controller_fsm" {  } { { "simplified_traffic_light_controller_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/simplified_traffic_light_controller_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bits_sync_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bits_sync_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4bits_sync_clear-rtl " "Found design unit 1: counter_4bits_sync_clear-rtl" {  } { { "counter_4bits_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/counter_4bits_sync_clear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133061 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4bits_sync_clear " "Found entity 1: counter_4bits_sync_clear" {  } { { "counter_4bits_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/counter_4bits_sync_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc_tx_message_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlc_tx_message_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tlc_tx_message_buffer-rtl " "Found design unit 1: tlc_tx_message_buffer-rtl" {  } { { "tlc_tx_message_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_tx_message_buffer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133063 ""} { "Info" "ISGN_ENTITY_NAME" "1 tlc_tx_message_buffer " "Found entity 1: tlc_tx_message_buffer" {  } { { "tlc_tx_message_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_tx_message_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nchar_acsii7_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nchar_acsii7_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nChar_acsii7_shift_reg-rtl " "Found design unit 1: nChar_acsii7_shift_reg-rtl" {  } { { "nChar_acsii7_shift_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nChar_acsii7_shift_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133064 ""} { "Info" "ISGN_ENTITY_NAME" "1 nChar_acsii7_shift_reg " "Found entity 1: nChar_acsii7_shift_reg" {  } { { "nChar_acsii7_shift_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nChar_acsii7_shift_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_fsm-rtl " "Found design unit 1: uart_tx_fsm-rtl" {  } { { "uart_tx_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133065 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "uart_tx_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rxtx_arbiter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart_rxtx_arbiter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_fsm-rtl " "Found design unit 1: uart_rx_fsm-rtl" {  } { { "uart_rx_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_rx_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133066 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_fsm " "Found entity 1: uart_rx_fsm" {  } { { "uart_rx_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_rx_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_tx-rtl " "Found design unit 1: traffic_light_tx-rtl" {  } { { "traffic_light_tx.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133067 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_tx " "Found entity 1: traffic_light_tx" {  } { { "traffic_light_tx.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_counter_sync_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_counter_sync_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_counter_sync_clear-rtl " "Found design unit 1: nBit_counter_sync_clear-rtl" {  } { { "nBit_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133068 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_counter_sync_clear " "Found entity 1: nBit_counter_sync_clear" {  } { { "nBit_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andN-rtl " "Found design unit 1: andN-rtl" {  } { { "andN.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/andN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133069 ""} { "Info" "ISGN_ENTITY_NAME" "1 andN " "Found entity 1: andN" {  } { { "andN.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/andN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-rtl " "Found design unit 1: mux8-rtl" {  } { { "mux8.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133070 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fsm " "Found design unit 1: debouncer-fsm" {  } { { "debouncer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/debouncer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133071 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/debouncer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_to_bcd.vhd 4 2 " "Found 4 design units, including 2 entities, in source file byte_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byte_to_bcd-struct " "Found design unit 1: byte_to_bcd-struct" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/byte_to_bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 byte_to_bcd_tb-foo " "Found design unit 2: byte_to_bcd_tb-foo" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/byte_to_bcd.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133073 ""} { "Info" "ISGN_ENTITY_NAME" "1 byte_to_bcd " "Found entity 1: byte_to_bcd" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/byte_to_bcd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133073 ""} { "Info" "ISGN_ENTITY_NAME" "2 byte_to_bcd_tb " "Found entity 2: byte_to_bcd_tb" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/byte_to_bcd.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-rtl " "Found design unit 1: dec_7seg-rtl" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/dec_7seg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133074 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/dec_7seg.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_n_to_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_n_to_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_n_to_m-rtl " "Found design unit 1: bus_n_to_m-rtl" {  } { { "bus_n_to_m.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/bus_n_to_m.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133075 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_n_to_m " "Found entity 1: bus_n_to_m" {  } { { "bus_n_to_m.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/bus_n_to_m.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc_clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlc_clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tlc_clock_generator-rtl " "Found design unit 1: tlc_clock_generator-rtl" {  } { { "tlc_clock_generator.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133076 ""} { "Info" "ISGN_ENTITY_NAME" "1 tlc_clock_generator " "Found entity 1: tlc_clock_generator" {  } { { "tlc_clock_generator.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_length_trim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_length_trim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_length_trim-rtl " "Found design unit 1: pulse_length_trim-rtl" {  } { { "pulse_length_trim.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/pulse_length_trim.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133076 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_length_trim " "Found entity 1: pulse_length_trim" {  } { { "pulse_length_trim.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/pulse_length_trim.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rxtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rxTest " "Found entity 1: rxTest" {  } { { "rxTest.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/rxTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701700133077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701700133077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uartProject " "Elaborating entity \"uartProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701700133101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlc_clock_generator tlc_clock_generator:inst11 " "Elaborating entity \"tlc_clock_generator\" for hierarchy \"tlc_clock_generator:inst11\"" {  } { { "uartProject.bdf" "inst11" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 256 240 464 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41 " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\"" {  } { { "tlc_clock_generator.vhd" "clk_div_41" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:1:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:1:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:1:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:2:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:2:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:2:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:3:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:3:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:3:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:4:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:4:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:4:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:5:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:5:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:5:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\"" {  } { { "nBit_counter_sync_clear.vhd" "counter_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff " "Elaborating entity \"d_flipflop\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\"" {  } { { "nBit_reg.vhd" "\\loop0:0:dff" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_reg.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_flipflop tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk " "Elaborating entity \"jk_flipflop\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\"" {  } { { "d_flipflop.vhd" "jk" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/d_flipflop.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133113 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear jk_flipflop.vhd(54) " "VHDL Process Statement warning at jk_flipflop.vhd(54): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701700133113 "|uartProject|d_flipflop:inst14|jk_flipflop:jk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset jk_flipflop.vhd(56) " "VHDL Process Statement warning at jk_flipflop.vhd(56): signal \"preset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701700133113 "|uartProject|d_flipflop:inst14|jk_flipflop:jk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk jk_flipflop.vhd(58) " "VHDL Process Statement warning at jk_flipflop.vhd(58): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701700133113 "|uartProject|d_flipflop:inst14|jk_flipflop:jk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256 " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\"" {  } { { "tlc_clock_generator.vhd" "clk_div_256" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|andN:\\loop0:6:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|andN:\\loop0:6:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:6:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|andN:\\loop0:7:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|andN:\\loop0:7:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:7:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\"" {  } { { "nBit_counter_sync_clear.vhd" "counter_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 tlc_clock_generator:inst11\|mux8:baud_mux " "Elaborating entity \"mux8\" for hierarchy \"tlc_clock_generator:inst11\|mux8:baud_mux\"" {  } { { "tlc_clock_generator.vhd" "baud_mux" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low " "Elaborating entity \"mux4\" for hierarchy \"tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low\"" {  } { { "mux8.vhd" "mux4_low" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux8.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb " "Elaborating entity \"mux2\" for hierarchy \"tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb\"" {  } { { "mux8.vhd" "mux2_msb" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux8.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8 " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\"" {  } { { "tlc_clock_generator.vhd" "clk_div_8" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\"" {  } { { "nBit_counter_sync_clear.vhd" "counter_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_tx traffic_light_tx:inst " "Elaborating entity \"traffic_light_tx\" for hierarchy \"traffic_light_tx:inst\"" {  } { { "uartProject.bdf" "inst" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 256 1032 1232 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_controller_fsm traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator " "Elaborating entity \"traffic_light_controller_fsm\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\"" {  } { { "traffic_light_tx.vhd" "state_generator" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bits_sync_clear traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|counter_4bits_sync_clear:state_cntr " "Elaborating entity \"counter_4bits_sync_clear\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|counter_4bits_sync_clear:state_cntr\"" {  } { { "traffic_light_controller_fsm.vhd" "state_cntr" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_fsm.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|counter_4bits_sync_clear:state_cntr\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|counter_4bits_sync_clear:state_cntr\|nBit_reg:counter_reg\"" {  } { { "counter_4bits_sync_clear.vhd" "counter_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/counter_4bits_sync_clear.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux4 traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|nBit_mux4:timer_target_mux " "Elaborating entity \"nBit_mux4\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|nBit_mux4:timer_target_mux\"" {  } { { "traffic_light_controller_fsm.vhd" "timer_target_mux" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_fsm.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|nBit_mux4:timer_target_mux\|nBit_mux2:mux2_0x " "Elaborating entity \"nBit_mux2\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|nBit_mux4:timer_target_mux\|nBit_mux2:mux2_0x\"" {  } { { "nBit_mux4.vhd" "mux2_0x" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux4.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_length_trim traffic_light_tx:inst\|pulse_length_trim:state_change_trim " "Elaborating entity \"pulse_length_trim\" for hierarchy \"traffic_light_tx:inst\|pulse_length_trim:state_change_trim\"" {  } { { "traffic_light_tx.vhd" "state_change_trim" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_controller_tx_message_compiler traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler " "Elaborating entity \"traffic_light_controller_tx_message_compiler\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler\"" {  } { { "traffic_light_tx.vhd" "message_compiler" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux4 traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler\|nBit_mux4:b4_mux " "Elaborating entity \"nBit_mux4\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler\|nBit_mux4:b4_mux\"" {  } { { "traffic_light_controller_tx_message_compiler.vhd" "b4_mux" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_tx_message_compiler.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler\|nBit_mux4:b4_mux\|nBit_mux2:mux2_0x " "Elaborating entity \"nBit_mux2\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler\|nBit_mux4:b4_mux\|nBit_mux2:mux2_0x\"" {  } { { "nBit_mux4.vhd" "mux2_0x" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux4.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlc_tx_message_buffer traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer " "Elaborating entity \"tlc_tx_message_buffer\" for hierarchy \"traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\"" {  } { { "traffic_light_tx.vhd" "message_buffer" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nChar_acsii7_shift_reg traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg " "Elaborating entity \"nChar_acsii7_shift_reg\" for hierarchy \"traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg\"" {  } { { "tlc_tx_message_buffer.vhd" "ascii_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_tx_message_buffer.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg\|nBit_mux2:shift_load_high_mux " "Elaborating entity \"nBit_mux2\" for hierarchy \"traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg\|nBit_mux2:shift_load_high_mux\"" {  } { { "nChar_acsii7_shift_reg.vhd" "shift_load_high_mux" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nChar_acsii7_shift_reg.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg\|nBit_reg:ascii_reg0 " "Elaborating entity \"nBit_reg\" for hierarchy \"traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg\|nBit_reg:ascii_reg0\"" {  } { { "nChar_acsii7_shift_reg.vhd" "ascii_reg0" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nChar_acsii7_shift_reg.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm traffic_light_tx:inst\|uart_tx_fsm:message_transmitter " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\"" {  } { { "traffic_light_tx.vhd" "message_transmitter" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|t_flipflop:tdr_empty_temp_ff " "Elaborating entity \"t_flipflop\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|t_flipflop:tdr_empty_temp_ff\"" {  } { { "uart_tx_fsm.vhd" "tdr_empty_temp_ff" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_PIPO_reg traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_PIPO_reg:tdr_reg " "Elaborating entity \"nBit_PIPO_reg\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_PIPO_reg:tdr_reg\"" {  } { { "uart_tx_fsm.vhd" "tdr_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_8Bit traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|parity_8Bit:p " "Elaborating entity \"parity_8Bit\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|parity_8Bit:p\"" {  } { { "uart_tx_fsm.vhd" "p" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_PISO_reg traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_PISO_reg:tsr_reg " "Elaborating entity \"nBit_PISO_reg\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_PISO_reg:tsr_reg\"" {  } { { "uart_tx_fsm.vhd" "tsr_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_counter_sync_clear:shift_counter " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_counter_sync_clear:shift_counter\"" {  } { { "uart_tx_fsm.vhd" "shift_counter" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701700133240 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb\|out0~0 " "Found clock multiplexer tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb\|out0~0" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux2.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701700133431 "|uartProject|tlc_clock_generator:inst11|mux8:baud_mux|mux2:mux2_msb|out0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_high\|out0~0 " "Found clock multiplexer tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_high\|out0~0" {  } { { "mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux4.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701700133431 "|uartProject|tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_high|out0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low\|out0~0 " "Found clock multiplexer tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low\|out0~0" {  } { { "mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux4.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701700133431 "|uartProject|tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_low|out0~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1701700133431 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1701700133573 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1701700133573 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701700133662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701700133876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701700133876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701700133909 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701700133909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701700133909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701700133909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701700133924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 09:28:53 2023 " "Processing ended: Mon Dec 04 09:28:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701700133924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701700133924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701700133924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701700133924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701700134929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701700134929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 09:28:54 2023 " "Processing started: Mon Dec 04 09:28:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701700134929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701700134929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uartProject -c uartProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uartProject -c uartProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701700134929 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701700134965 ""}
{ "Info" "0" "" "Project  = uartProject" {  } {  } 0 0 "Project  = uartProject" 0 0 "Fitter" 0 0 1701700134965 ""}
{ "Info" "0" "" "Revision = uartProject" {  } {  } 0 0 "Revision = uartProject" 0 0 "Fitter" 0 0 1701700134965 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1701700135009 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "uartProject EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design uartProject" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1701700135069 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1701700135090 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1701700135090 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701700135138 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701700135142 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701700135235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701700135235 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701700135235 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 569 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701700135236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 571 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701700135236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 573 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701700135236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 575 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701700135236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 577 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701700135236 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701700135236 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701700135237 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_1hz " "Pin clk_1hz not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_1hz } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 312 584 760 328 "clk_1hz" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_baud " "Pin clk_baud not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_baud } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 280 608 784 296 "clk_baud" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_baud } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_baud_eighth " "Pin clk_baud_eighth not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_baud_eighth } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 296 608 838 312 "clk_baud_eighth" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_baud_eighth } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx " "Pin tx not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tx } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 280 1384 1560 296 "tx" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tlc_timer\[3\] " "Pin tlc_timer\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tlc_timer[3] } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 296 1264 1494 312 "tlc_timer" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_timer[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tlc_timer\[2\] " "Pin tlc_timer\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tlc_timer[2] } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 296 1264 1494 312 "tlc_timer" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_timer[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tlc_timer\[1\] " "Pin tlc_timer\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tlc_timer[1] } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 296 1264 1494 312 "tlc_timer" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_timer[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tlc_timer\[0\] " "Pin tlc_timer\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tlc_timer[0] } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 296 1264 1494 312 "tlc_timer" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_timer[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "baud_target\[1\] " "Pin baud_target\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { baud_target[1] } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 112 -40 200 128 "baud_target" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baud_target[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "baud_target\[0\] " "Pin baud_target\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { baud_target[0] } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 112 -40 200 128 "baud_target" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baud_target[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "baud_target\[2\] " "Pin baud_target\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { baud_target[2] } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 112 -40 200 128 "baud_target" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baud_target[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "global_reset " "Pin global_reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { global_reset } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 56 -16 208 72 "global_reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "car_sensor " "Pin car_sensor not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { car_sensor } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 80 -16 192 96 "car_sensor" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { car_sensor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 40 40 208 56 "clk" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701700135367 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1701700135367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uartProject.sdc " "Synopsys Design Constraints File file not found: 'uartProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701700135502 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701700135502 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|baud_mux\|mux4_low\|out0~2  from: datac  to: combout " "Cell: inst11\|baud_mux\|mux4_low\|out0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701700135504 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701700135504 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701700135504 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701700135505 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701700135505 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|Equal0  " "Automatically promoted node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701700135514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 441 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:2:dff\|jk_flipflop:jk\|t_q " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:2:dff\|jk_flipflop:jk\|t_q" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 440 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|parallel_in\[0\] " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|parallel_in\[0\]" {  } { { "nBit_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|parallel_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 336 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135514 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_baud~output " "Destination node clk_baud~output" {  } { { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 280 608 784 296 "clk_baud" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_baud~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 552 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135514 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701700135514 ""}  } { { "nBit_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 337 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701700135514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|Equal0  " "Automatically promoted node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 434 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:2:dff\|jk_flipflop:jk\|t_q " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:2:dff\|jk_flipflop:jk\|t_q" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 433 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:3:dff\|jk_flipflop:jk\|t_q " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:3:dff\|jk_flipflop:jk\|t_q" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 432 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:4:dff\|jk_flipflop:jk\|t_q " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:4:dff\|jk_flipflop:jk\|t_q" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 431 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:5:dff\|jk_flipflop:jk\|t_q " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:5:dff\|jk_flipflop:jk\|t_q" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 430 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:6:dff\|jk_flipflop:jk\|t_q " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:6:dff\|jk_flipflop:jk\|t_q" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 429 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:7:dff\|jk_flipflop:jk\|t_q " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:7:dff\|jk_flipflop:jk\|t_q" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 428 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|parallel_in\[0\] " "Destination node tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|parallel_in\[0\]" {  } { { "nBit_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|parallel_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 438 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz~output " "Destination node clk_1hz~output" {  } { { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 312 584 760 328 "clk_1hz" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1hz~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 551 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701700135515 ""}  } { { "nBit_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 54 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 439 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701700135515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_reset~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node global_reset~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701700135515 ""}  } { { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 56 -16 208 72 "global_reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 562 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701700135515 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701700135734 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701700135734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701700135734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701700135735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701700135735 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701700135735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701700135948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1701700135949 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701700135949 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 5 8 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 5 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1701700135949 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1701700135949 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701700135949 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701700135950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701700135950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701700135950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701700135950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701700135950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701700135950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701700135950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701700135950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701700135950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701700135950 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1701700135950 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701700135950 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700135958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701700136505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700136560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701700136565 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701700136894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700136894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701700137117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1701700137420 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701700137420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700137804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1701700137804 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701700137804 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1701700137808 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701700137865 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701700137968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701700138018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701700138102 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701700138324 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "global_reset 2.5 V J7 " "Pin global_reset uses I/O standard 2.5 V at J7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { global_reset } } } { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 56 -16 208 72 "global_reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1701700138458 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1701700138458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/output_files/uartProject.fit.smsg " "Generated suppressed messages file C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/output_files/uartProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701700138496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701700138693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 09:28:58 2023 " "Processing ended: Mon Dec 04 09:28:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701700138693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701700138693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701700138693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701700138693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701700139625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701700139626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 09:28:59 2023 " "Processing started: Mon Dec 04 09:28:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701700139626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701700139626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uartProject -c uartProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uartProject -c uartProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701700139626 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701700140016 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701700140027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701700140176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 09:29:00 2023 " "Processing ended: Mon Dec 04 09:29:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701700140176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701700140176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701700140176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701700140176 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701700140820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701700141261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 09:29:01 2023 " "Processing started: Mon Dec 04 09:29:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701700141261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701700141261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uartProject -c uartProject " "Command: quartus_sta uartProject -c uartProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701700141261 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1701700141301 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701700141365 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1701700141390 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1701700141390 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uartProject.sdc " "Synopsys Design Constraints File file not found: 'uartProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1701700141553 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1701700141553 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " "create_clock -period 1.000 -name tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141554 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141554 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " "create_clock -period 1.000 -name tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141554 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " "create_clock -period 1.000 -name tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141554 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141554 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|baud_mux\|mux4_low\|out0~2  from: dataa  to: combout " "Cell: inst11\|baud_mux\|mux4_low\|out0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141600 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1701700141600 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1701700141600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141602 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1701700141602 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1701700141607 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1701700141617 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1701700141617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.954 " "Worst-case setup slack is -1.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.954             -80.596 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -1.954             -80.596 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.510             -13.123 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q  " "   -1.510             -13.123 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509              -9.534 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -1.509              -9.534 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678              -4.455 clk  " "   -0.678              -4.455 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701700141619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.726 " "Worst-case hold slack is -1.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.726              -5.928 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q  " "   -1.726              -5.928 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.256 clk  " "   -0.166              -0.256 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "    0.355               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "    0.356               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701700141620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701700141622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701700141623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.000 clk  " "   -3.000             -11.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -59.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -1.000             -59.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q  " "   -1.000             -11.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -1.000              -8.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701700141624 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1701700141677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1701700141690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1701700141825 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|baud_mux\|mux4_low\|out0~2  from: dataa  to: combout " "Cell: inst11\|baud_mux\|mux4_low\|out0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1701700141847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141848 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1701700141852 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1701700141852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.686 " "Worst-case setup slack is -1.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.686             -66.823 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -1.686             -66.823 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264             -10.800 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q  " "   -1.264             -10.800 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.257              -7.673 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -1.257              -7.673 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500              -3.234 clk  " "   -0.500              -3.234 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701700141855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.607 " "Worst-case hold slack is -1.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.607              -5.681 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q  " "   -1.607              -5.681 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -0.247 clk  " "   -0.153              -0.247 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "    0.310               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "    0.310               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701700141858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701700141861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701700141864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.000 clk  " "   -3.000             -11.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -59.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -1.000             -59.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q  " "   -1.000             -11.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -1.000              -8.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700141866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701700141866 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1701700141941 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|baud_mux\|mux4_low\|out0~2  from: dataa  to: combout " "Cell: inst11\|baud_mux\|mux4_low\|out0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142062 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1701700142062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142063 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1701700142064 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1701700142064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.872 " "Worst-case setup slack is -0.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872             -21.309 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -0.872             -21.309 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392              -1.811 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -0.392              -1.811 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390              -2.709 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q  " "   -0.390              -2.709 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 clk  " "    0.010               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701700142068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.921 " "Worst-case hold slack is -0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.921              -3.282 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q  " "   -0.921              -3.282 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107              -0.244 clk  " "   -0.107              -0.244 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "    0.185               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "    0.185               0.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701700142072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701700142076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701700142082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.744 clk  " "   -3.000             -11.744 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -59.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -1.000             -59.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q  " "   -1.000             -11.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\|d_flipflop:\\loop0:1:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q  " "   -1.000              -8.000 tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_150\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\|t_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701700142088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701700142088 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1701700142487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1701700142487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701700142555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 09:29:02 2023 " "Processing ended: Mon Dec 04 09:29:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701700142555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701700142555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701700142555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701700142555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701700143545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701700143546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 09:29:03 2023 " "Processing started: Mon Dec 04 09:29:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701700143546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701700143546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uartProject -c uartProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uartProject -c uartProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701700143546 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uartProject.vo C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/simulation/qsim// simulation " "Generated file uartProject.vo in folder \"C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1701700143732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701700143751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 09:29:03 2023 " "Processing ended: Mon Dec 04 09:29:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701700143751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701700143751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701700143751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701700143751 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701700144321 ""}
