.include "macros.inc"
.file "xSpline.cpp"

# 0x800499E4 - 0x8004B108
.text
.balign 4

# Tridiag_Solve(float*, float*, float*, xVec3*, xVec3*, int)
.fn Tridiag_Solve__FPfPfPfP5xVec3P5xVec3i, local
/* 800499E4 00046AC4  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800499E8 00046AC8  7C 08 02 A6 */	mflr r0
/* 800499EC 00046ACC  90 01 00 34 */	stw r0, 0x34(r1)
/* 800499F0 00046AD0  BF 01 00 10 */	stmw r24, 0x10(r1)
/* 800499F4 00046AD4  7C 78 1B 78 */	mr r24, r3
/* 800499F8 00046AD8  7D 1D 43 78 */	mr r29, r8
/* 800499FC 00046ADC  7C 9B 23 78 */	mr r27, r4
/* 80049A00 00046AE0  7C B9 2B 78 */	mr r25, r5
/* 80049A04 00046AE4  7C DA 33 78 */	mr r26, r6
/* 80049A08 00046AE8  7C FC 3B 78 */	mr r28, r7
/* 80049A0C 00046AEC  55 03 10 3A */	slwi r3, r8, 2
/* 80049A10 00046AF0  81 2D 9F 7C */	lwz r9, RwEngineInstance@sda21(r13)
/* 80049A14 00046AF4  81 89 01 34 */	lwz r12, 0x134(r9)
/* 80049A18 00046AF8  7D 89 03 A6 */	mtctr r12
/* 80049A1C 00046AFC  4E 80 04 21 */	bctrl
/* 80049A20 00046B00  80 8D 9F 7C */	lwz r4, RwEngineInstance@sda21(r13)
/* 80049A24 00046B04  7C 60 1B 78 */	mr r0, r3
/* 80049A28 00046B08  1C 7D 00 0C */	mulli r3, r29, 0xc
/* 80049A2C 00046B0C  81 84 01 34 */	lwz r12, 0x134(r4)
/* 80049A30 00046B10  7C 1F 03 78 */	mr r31, r0
/* 80049A34 00046B14  7D 89 03 A6 */	mtctr r12
/* 80049A38 00046B18  4E 80 04 21 */	bctrl
/* 80049A3C 00046B1C  C0 39 00 00 */	lfs f1, 0x0(r25)
/* 80049A40 00046B20  7C 7E 1B 78 */	mr r30, r3
/* 80049A44 00046B24  C0 1B 00 00 */	lfs f0, 0x0(r27)
/* 80049A48 00046B28  38 1D FF FF */	addi r0, r29, -0x1
/* 80049A4C 00046B2C  38 7F 00 04 */	addi r3, r31, 0x4
/* 80049A50 00046B30  38 98 00 04 */	addi r4, r24, 0x4
/* 80049A54 00046B34  EC 01 00 24 */	fdivs f0, f1, f0
/* 80049A58 00046B38  38 BB 00 04 */	addi r5, r27, 0x4
/* 80049A5C 00046B3C  38 D9 00 04 */	addi r6, r25, 0x4
/* 80049A60 00046B40  38 FA 00 0C */	addi r7, r26, 0xc
/* 80049A64 00046B44  39 1E 00 0C */	addi r8, r30, 0xc
/* 80049A68 00046B48  39 40 00 01 */	li r10, 0x1
/* 80049A6C 00046B4C  D0 1F 00 00 */	stfs f0, 0x0(r31)
/* 80049A70 00046B50  C0 3A 00 00 */	lfs f1, 0x0(r26)
/* 80049A74 00046B54  C0 1B 00 00 */	lfs f0, 0x0(r27)
/* 80049A78 00046B58  EC 01 00 24 */	fdivs f0, f1, f0
/* 80049A7C 00046B5C  D0 1E 00 00 */	stfs f0, 0x0(r30)
/* 80049A80 00046B60  C0 3A 00 04 */	lfs f1, 0x4(r26)
/* 80049A84 00046B64  C0 1B 00 00 */	lfs f0, 0x0(r27)
/* 80049A88 00046B68  EC 01 00 24 */	fdivs f0, f1, f0
/* 80049A8C 00046B6C  D0 1E 00 04 */	stfs f0, 0x4(r30)
/* 80049A90 00046B70  C0 3A 00 08 */	lfs f1, 0x8(r26)
/* 80049A94 00046B74  C0 1B 00 00 */	lfs f0, 0x0(r27)
/* 80049A98 00046B78  EC 01 00 24 */	fdivs f0, f1, f0
/* 80049A9C 00046B7C  D0 1E 00 08 */	stfs f0, 0x8(r30)
/* 80049AA0 00046B80  7C 09 03 A6 */	mtctr r0
/* 80049AA4 00046B84  2C 1D 00 01 */	cmpwi r29, 0x1
/* 80049AA8 00046B88  40 81 00 94 */	ble .L_80049B3C
.L_80049AAC:
/* 80049AAC 00046B8C  C0 25 00 00 */	lfs f1, 0x0(r5)
/* 80049AB0 00046B90  38 0A FF FF */	addi r0, r10, -0x1
/* 80049AB4 00046B94  C0 64 00 00 */	lfs f3, 0x0(r4)
/* 80049AB8 00046B98  1C 00 00 0C */	mulli r0, r0, 0xc
/* 80049ABC 00046B9C  C0 43 FF FC */	lfs f2, -0x4(r3)
/* 80049AC0 00046BA0  38 A5 00 04 */	addi r5, r5, 0x4
/* 80049AC4 00046BA4  C0 06 00 00 */	lfs f0, 0x0(r6)
/* 80049AC8 00046BA8  38 C6 00 04 */	addi r6, r6, 0x4
/* 80049ACC 00046BAC  EC 63 08 BC */	fnmsubs f3, f3, f2, f1
/* 80049AD0 00046BB0  7D 3E 02 14 */	add r9, r30, r0
/* 80049AD4 00046BB4  39 4A 00 01 */	addi r10, r10, 0x1
/* 80049AD8 00046BB8  EC 00 18 24 */	fdivs f0, f0, f3
/* 80049ADC 00046BBC  D0 03 00 00 */	stfs f0, 0x0(r3)
/* 80049AE0 00046BC0  38 63 00 04 */	addi r3, r3, 0x4
/* 80049AE4 00046BC4  C0 44 00 00 */	lfs f2, 0x0(r4)
/* 80049AE8 00046BC8  C0 29 00 00 */	lfs f1, 0x0(r9)
/* 80049AEC 00046BCC  C0 07 00 00 */	lfs f0, 0x0(r7)
/* 80049AF0 00046BD0  EC 02 00 7C */	fnmsubs f0, f2, f1, f0
/* 80049AF4 00046BD4  EC 00 18 24 */	fdivs f0, f0, f3
/* 80049AF8 00046BD8  D0 08 00 00 */	stfs f0, 0x0(r8)
/* 80049AFC 00046BDC  C0 44 00 00 */	lfs f2, 0x0(r4)
/* 80049B00 00046BE0  C0 29 00 04 */	lfs f1, 0x4(r9)
/* 80049B04 00046BE4  C0 07 00 04 */	lfs f0, 0x4(r7)
/* 80049B08 00046BE8  EC 02 00 7C */	fnmsubs f0, f2, f1, f0
/* 80049B0C 00046BEC  EC 00 18 24 */	fdivs f0, f0, f3
/* 80049B10 00046BF0  D0 08 00 04 */	stfs f0, 0x4(r8)
/* 80049B14 00046BF4  C0 44 00 00 */	lfs f2, 0x0(r4)
/* 80049B18 00046BF8  38 84 00 04 */	addi r4, r4, 0x4
/* 80049B1C 00046BFC  C0 07 00 08 */	lfs f0, 0x8(r7)
/* 80049B20 00046C00  38 E7 00 0C */	addi r7, r7, 0xc
/* 80049B24 00046C04  C0 29 00 08 */	lfs f1, 0x8(r9)
/* 80049B28 00046C08  EC 02 00 7C */	fnmsubs f0, f2, f1, f0
/* 80049B2C 00046C0C  EC 00 18 24 */	fdivs f0, f0, f3
/* 80049B30 00046C10  D0 08 00 08 */	stfs f0, 0x8(r8)
/* 80049B34 00046C14  39 08 00 0C */	addi r8, r8, 0xc
/* 80049B38 00046C18  42 00 FF 74 */	bdnz .L_80049AAC
.L_80049B3C:
/* 80049B3C 00046C1C  38 1D FF FF */	addi r0, r29, -0x1
/* 80049B40 00046C20  35 1D FF FE */	addic. r8, r29, -0x2
/* 80049B44 00046C24  1C 80 00 0C */	mulli r4, r0, 0xc
/* 80049B48 00046C28  55 03 10 3A */	slwi r3, r8, 2
/* 80049B4C 00046C2C  7C DE 22 14 */	add r6, r30, r4
/* 80049B50 00046C30  38 08 00 01 */	addi r0, r8, 0x1
/* 80049B54 00046C34  C0 06 00 00 */	lfs f0, 0x0(r6)
/* 80049B58 00046C38  7C FC 22 14 */	add r7, r28, r4
/* 80049B5C 00046C3C  1C A8 00 0C */	mulli r5, r8, 0xc
/* 80049B60 00046C40  7C 7F 1A 14 */	add r3, r31, r3
/* 80049B64 00046C44  D0 07 00 00 */	stfs f0, 0x0(r7)
/* 80049B68 00046C48  C0 06 00 04 */	lfs f0, 0x4(r6)
/* 80049B6C 00046C4C  7C 9E 2A 14 */	add r4, r30, r5
/* 80049B70 00046C50  7C BC 2A 14 */	add r5, r28, r5
/* 80049B74 00046C54  D0 07 00 04 */	stfs f0, 0x4(r7)
/* 80049B78 00046C58  C0 06 00 08 */	lfs f0, 0x8(r6)
/* 80049B7C 00046C5C  D0 07 00 08 */	stfs f0, 0x8(r7)
/* 80049B80 00046C60  7C 09 03 A6 */	mtctr r0
/* 80049B84 00046C64  41 80 00 60 */	blt .L_80049BE4
.L_80049B88:
/* 80049B88 00046C68  38 08 00 01 */	addi r0, r8, 0x1
/* 80049B8C 00046C6C  C0 43 00 00 */	lfs f2, 0x0(r3)
/* 80049B90 00046C70  1C 00 00 0C */	mulli r0, r0, 0xc
/* 80049B94 00046C74  C0 04 00 00 */	lfs f0, 0x0(r4)
/* 80049B98 00046C78  39 08 FF FF */	addi r8, r8, -0x1
/* 80049B9C 00046C7C  7C DC 02 14 */	add r6, r28, r0
/* 80049BA0 00046C80  C0 26 00 00 */	lfs f1, 0x0(r6)
/* 80049BA4 00046C84  EC 02 00 7C */	fnmsubs f0, f2, f1, f0
/* 80049BA8 00046C88  D0 05 00 00 */	stfs f0, 0x0(r5)
/* 80049BAC 00046C8C  C0 43 00 00 */	lfs f2, 0x0(r3)
/* 80049BB0 00046C90  C0 26 00 04 */	lfs f1, 0x4(r6)
/* 80049BB4 00046C94  C0 04 00 04 */	lfs f0, 0x4(r4)
/* 80049BB8 00046C98  EC 02 00 7C */	fnmsubs f0, f2, f1, f0
/* 80049BBC 00046C9C  D0 05 00 04 */	stfs f0, 0x4(r5)
/* 80049BC0 00046CA0  C0 43 00 00 */	lfs f2, 0x0(r3)
/* 80049BC4 00046CA4  38 63 FF FC */	addi r3, r3, -0x4
/* 80049BC8 00046CA8  C0 04 00 08 */	lfs f0, 0x8(r4)
/* 80049BCC 00046CAC  38 84 FF F4 */	addi r4, r4, -0xc
/* 80049BD0 00046CB0  C0 26 00 08 */	lfs f1, 0x8(r6)
/* 80049BD4 00046CB4  EC 02 00 7C */	fnmsubs f0, f2, f1, f0
/* 80049BD8 00046CB8  D0 05 00 08 */	stfs f0, 0x8(r5)
/* 80049BDC 00046CBC  38 A5 FF F4 */	addi r5, r5, -0xc
/* 80049BE0 00046CC0  42 00 FF A8 */	bdnz .L_80049B88
.L_80049BE4:
/* 80049BE4 00046CC4  80 8D 9F 7C */	lwz r4, RwEngineInstance@sda21(r13)
/* 80049BE8 00046CC8  7F E3 FB 78 */	mr r3, r31
/* 80049BEC 00046CCC  81 84 01 38 */	lwz r12, 0x138(r4)
/* 80049BF0 00046CD0  7D 89 03 A6 */	mtctr r12
/* 80049BF4 00046CD4  4E 80 04 21 */	bctrl
/* 80049BF8 00046CD8  80 8D 9F 7C */	lwz r4, RwEngineInstance@sda21(r13)
/* 80049BFC 00046CDC  7F C3 F3 78 */	mr r3, r30
/* 80049C00 00046CE0  81 84 01 38 */	lwz r12, 0x138(r4)
/* 80049C04 00046CE4  7D 89 03 A6 */	mtctr r12
/* 80049C08 00046CE8  4E 80 04 21 */	bctrl
/* 80049C0C 00046CEC  BB 01 00 10 */	lmw r24, 0x10(r1)
/* 80049C10 00046CF0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80049C14 00046CF4  7C 08 03 A6 */	mtlr r0
/* 80049C18 00046CF8  38 21 00 30 */	addi r1, r1, 0x30
/* 80049C1C 00046CFC  4E 80 00 20 */	blr
.endfn Tridiag_Solve__FPfPfPfP5xVec3P5xVec3i

# Interpolate_Bspline(xVec3*, xVec3*, float*, unsigned int)
.fn Interpolate_Bspline__FP5xVec3P5xVec3PfUi, local
/* 80049C20 00046D00  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80049C24 00046D04  7C 08 02 A6 */	mflr r0
/* 80049C28 00046D08  90 01 00 34 */	stw r0, 0x34(r1)
/* 80049C2C 00046D0C  BF 21 00 14 */	stmw r25, 0x14(r1)
/* 80049C30 00046D10  54 DD 10 3A */	slwi r29, r6, 2
/* 80049C34 00046D14  7C 79 1B 78 */	mr r25, r3
/* 80049C38 00046D18  7C DC 33 78 */	mr r28, r6
/* 80049C3C 00046D1C  7C 9A 23 78 */	mr r26, r4
/* 80049C40 00046D20  7C BB 2B 78 */	mr r27, r5
/* 80049C44 00046D24  7F A3 EB 78 */	mr r3, r29
/* 80049C48 00046D28  80 ED 9F 7C */	lwz r7, RwEngineInstance@sda21(r13)
/* 80049C4C 00046D2C  81 87 01 34 */	lwz r12, 0x134(r7)
/* 80049C50 00046D30  7D 89 03 A6 */	mtctr r12
/* 80049C54 00046D34  4E 80 04 21 */	bctrl
/* 80049C58 00046D38  80 8D 9F 7C */	lwz r4, RwEngineInstance@sda21(r13)
/* 80049C5C 00046D3C  7C 7F 1B 78 */	mr r31, r3
/* 80049C60 00046D40  7F A3 EB 78 */	mr r3, r29
/* 80049C64 00046D44  81 84 01 34 */	lwz r12, 0x134(r4)
/* 80049C68 00046D48  7D 89 03 A6 */	mtctr r12
/* 80049C6C 00046D4C  4E 80 04 21 */	bctrl
/* 80049C70 00046D50  80 8D 9F 7C */	lwz r4, RwEngineInstance@sda21(r13)
/* 80049C74 00046D54  7C 7E 1B 78 */	mr r30, r3
/* 80049C78 00046D58  7F A3 EB 78 */	mr r3, r29
/* 80049C7C 00046D5C  81 84 01 34 */	lwz r12, 0x134(r4)
/* 80049C80 00046D60  7D 89 03 A6 */	mtctr r12
/* 80049C84 00046D64  4E 80 04 21 */	bctrl
/* 80049C88 00046D68  7F A0 EB 78 */	mr r0, r29
/* 80049C8C 00046D6C  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 80049C90 00046D70  7C 9F 02 14 */	add r4, r31, r0
/* 80049C94 00046D74  7C 7D 1B 78 */	mr r29, r3
/* 80049C98 00046D78  D0 04 FF FC */	stfs f0, -0x4(r4)
/* 80049C9C 00046D7C  7C BE 02 14 */	add r5, r30, r0
/* 80049CA0 00046D80  7C 9D 02 14 */	add r4, r29, r0
/* 80049CA4 00046D84  38 7C FF FF */	addi r3, r28, -0x1
/* 80049CA8 00046D88  D0 1F 00 00 */	stfs f0, 0x0(r31)
/* 80049CAC 00046D8C  38 03 FF FF */	addi r0, r3, -0x1
/* 80049CB0 00046D90  38 DB 00 04 */	addi r6, r27, 0x4
/* 80049CB4 00046D94  38 FF 00 04 */	addi r7, r31, 0x4
/* 80049CB8 00046D98  C0 02 87 18 */	lfs f0, "@720"@sda21(r2)
/* 80049CBC 00046D9C  39 1E 00 04 */	addi r8, r30, 0x4
/* 80049CC0 00046DA0  39 3D 00 04 */	addi r9, r29, 0x4
/* 80049CC4 00046DA4  D0 05 FF FC */	stfs f0, -0x4(r5)
/* 80049CC8 00046DA8  D0 1E 00 00 */	stfs f0, 0x0(r30)
/* 80049CCC 00046DAC  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 80049CD0 00046DB0  D0 04 FF FC */	stfs f0, -0x4(r4)
/* 80049CD4 00046DB4  D0 1D 00 00 */	stfs f0, 0x0(r29)
/* 80049CD8 00046DB8  7C 09 03 A6 */	mtctr r0
/* 80049CDC 00046DBC  28 03 00 01 */	cmplwi r3, 0x1
/* 80049CE0 00046DC0  40 81 00 9C */	ble .L_80049D7C
.L_80049CE4:
/* 80049CE4 00046DC4  C0 46 00 04 */	lfs f2, 0x4(r6)
/* 80049CE8 00046DC8  C0 06 00 0C */	lfs f0, 0xc(r6)
/* 80049CEC 00046DCC  C1 06 00 10 */	lfs f8, 0x10(r6)
/* 80049CF0 00046DD0  C0 E6 00 08 */	lfs f7, 0x8(r6)
/* 80049CF4 00046DD4  EC 20 10 28 */	fsubs f1, f0, f2
/* 80049CF8 00046DD8  C0 C6 00 14 */	lfs f6, 0x14(r6)
/* 80049CFC 00046DDC  EC 68 00 28 */	fsubs f3, f8, f0
/* 80049D00 00046DE0  EC A0 38 28 */	fsubs f5, f0, f7
/* 80049D04 00046DE4  38 C6 00 04 */	addi r6, r6, 0x4
/* 80049D08 00046DE8  EC 06 00 28 */	fsubs f0, f6, f0
/* 80049D0C 00046DEC  EC 88 10 28 */	fsubs f4, f8, f2
/* 80049D10 00046DF0  EC 41 00 F2 */	fmuls f2, f1, f3
/* 80049D14 00046DF4  EC 20 01 72 */	fmuls f1, f0, f5
/* 80049D18 00046DF8  EC C6 38 28 */	fsubs f6, f6, f7
/* 80049D1C 00046DFC  EC 63 00 F2 */	fmuls f3, f3, f3
/* 80049D20 00046E00  EC 05 01 72 */	fmuls f0, f5, f5
/* 80049D24 00046E04  EC 42 20 24 */	fdivs f2, f2, f4
/* 80049D28 00046E08  EC 21 30 24 */	fdivs f1, f1, f6
/* 80049D2C 00046E0C  EC 63 20 24 */	fdivs f3, f3, f4
/* 80049D30 00046E10  EC 00 30 24 */	fdivs f0, f0, f6
/* 80049D34 00046E14  D0 67 00 00 */	stfs f3, 0x0(r7)
/* 80049D38 00046E18  EC 22 08 2A */	fadds f1, f2, f1
/* 80049D3C 00046E1C  D0 28 00 00 */	stfs f1, 0x0(r8)
/* 80049D40 00046E20  EC 28 38 28 */	fsubs f1, f8, f7
/* 80049D44 00046E24  D0 09 00 00 */	stfs f0, 0x0(r9)
/* 80049D48 00046E28  C0 07 00 00 */	lfs f0, 0x0(r7)
/* 80049D4C 00046E2C  EC 00 08 24 */	fdivs f0, f0, f1
/* 80049D50 00046E30  D0 07 00 00 */	stfs f0, 0x0(r7)
/* 80049D54 00046E34  38 E7 00 04 */	addi r7, r7, 0x4
/* 80049D58 00046E38  C0 08 00 00 */	lfs f0, 0x0(r8)
/* 80049D5C 00046E3C  EC 00 08 24 */	fdivs f0, f0, f1
/* 80049D60 00046E40  D0 08 00 00 */	stfs f0, 0x0(r8)
/* 80049D64 00046E44  39 08 00 04 */	addi r8, r8, 0x4
/* 80049D68 00046E48  C0 09 00 00 */	lfs f0, 0x0(r9)
/* 80049D6C 00046E4C  EC 00 08 24 */	fdivs f0, f0, f1
/* 80049D70 00046E50  D0 09 00 00 */	stfs f0, 0x0(r9)
/* 80049D74 00046E54  39 29 00 04 */	addi r9, r9, 0x4
/* 80049D78 00046E58  42 00 FF 6C */	bdnz .L_80049CE4
.L_80049D7C:
/* 80049D7C 00046E5C  7F E3 FB 78 */	mr r3, r31
/* 80049D80 00046E60  7F C4 F3 78 */	mr r4, r30
/* 80049D84 00046E64  7F A5 EB 78 */	mr r5, r29
/* 80049D88 00046E68  7F 26 CB 78 */	mr r6, r25
/* 80049D8C 00046E6C  7F 88 E3 78 */	mr r8, r28
/* 80049D90 00046E70  38 FA 00 0C */	addi r7, r26, 0xc
/* 80049D94 00046E74  4B FF FC 51 */	bl Tridiag_Solve__FPfPfPfP5xVec3P5xVec3i
/* 80049D98 00046E78  7F 43 D3 78 */	mr r3, r26
/* 80049D9C 00046E7C  38 9A 00 0C */	addi r4, r26, 0xc
/* 80049DA0 00046E80  4B FC 14 C5 */	bl __as__5xVec3FRC5xVec3
/* 80049DA4 00046E84  38 1C 00 01 */	addi r0, r28, 0x1
/* 80049DA8 00046E88  1C 60 00 0C */	mulli r3, r0, 0xc
/* 80049DAC 00046E8C  1C 1C 00 0C */	mulli r0, r28, 0xc
/* 80049DB0 00046E90  7C 7A 1A 14 */	add r3, r26, r3
/* 80049DB4 00046E94  7C 9A 02 14 */	add r4, r26, r0
/* 80049DB8 00046E98  4B FC 14 AD */	bl __as__5xVec3FRC5xVec3
/* 80049DBC 00046E9C  80 8D 9F 7C */	lwz r4, RwEngineInstance@sda21(r13)
/* 80049DC0 00046EA0  7F E3 FB 78 */	mr r3, r31
/* 80049DC4 00046EA4  81 84 01 38 */	lwz r12, 0x138(r4)
/* 80049DC8 00046EA8  7D 89 03 A6 */	mtctr r12
/* 80049DCC 00046EAC  4E 80 04 21 */	bctrl
/* 80049DD0 00046EB0  80 8D 9F 7C */	lwz r4, RwEngineInstance@sda21(r13)
/* 80049DD4 00046EB4  7F C3 F3 78 */	mr r3, r30
/* 80049DD8 00046EB8  81 84 01 38 */	lwz r12, 0x138(r4)
/* 80049DDC 00046EBC  7D 89 03 A6 */	mtctr r12
/* 80049DE0 00046EC0  4E 80 04 21 */	bctrl
/* 80049DE4 00046EC4  80 8D 9F 7C */	lwz r4, RwEngineInstance@sda21(r13)
/* 80049DE8 00046EC8  7F A3 EB 78 */	mr r3, r29
/* 80049DEC 00046ECC  81 84 01 38 */	lwz r12, 0x138(r4)
/* 80049DF0 00046ED0  7D 89 03 A6 */	mtctr r12
/* 80049DF4 00046ED4  4E 80 04 21 */	bctrl
/* 80049DF8 00046ED8  BB 21 00 14 */	lmw r25, 0x14(r1)
/* 80049DFC 00046EDC  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80049E00 00046EE0  7C 08 03 A6 */	mtlr r0
/* 80049E04 00046EE4  38 21 00 30 */	addi r1, r1, 0x30
/* 80049E08 00046EE8  4E 80 00 20 */	blr
.endfn Interpolate_Bspline__FP5xVec3P5xVec3PfUi

# ArcLength3(xCoef3*, double, double)
.fn ArcLength3__FP6xCoef3dd, local
/* 80049E0C 00046EEC  94 21 FF 50 */	stwu r1, -0xb0(r1)
/* 80049E10 00046EF0  7C 08 02 A6 */	mflr r0
/* 80049E14 00046EF4  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80049E18 00046EF8  DB E1 00 A0 */	stfd f31, 0xa0(r1)
/* 80049E1C 00046EFC  F3 E1 00 A8 */	psq_st f31, 0xa8(r1), 0, qr0
/* 80049E20 00046F00  DB C1 00 90 */	stfd f30, 0x90(r1)
/* 80049E24 00046F04  F3 C1 00 98 */	psq_st f30, 0x98(r1), 0, qr0
/* 80049E28 00046F08  DB A1 00 80 */	stfd f29, 0x80(r1)
/* 80049E2C 00046F0C  F3 A1 00 88 */	psq_st f29, 0x88(r1), 0, qr0
/* 80049E30 00046F10  DB 81 00 70 */	stfd f28, 0x70(r1)
/* 80049E34 00046F14  F3 81 00 78 */	psq_st f28, 0x78(r1), 0, qr0
/* 80049E38 00046F18  DB 61 00 60 */	stfd f27, 0x60(r1)
/* 80049E3C 00046F1C  F3 61 00 68 */	psq_st f27, 0x68(r1), 0, qr0
/* 80049E40 00046F20  DB 41 00 50 */	stfd f26, 0x50(r1)
/* 80049E44 00046F24  F3 41 00 58 */	psq_st f26, 0x58(r1), 0, qr0
/* 80049E48 00046F28  DB 21 00 40 */	stfd f25, 0x40(r1)
/* 80049E4C 00046F2C  F3 21 00 48 */	psq_st f25, 0x48(r1), 0, qr0
/* 80049E50 00046F30  DB 01 00 30 */	stfd f24, 0x30(r1)
/* 80049E54 00046F34  F3 01 00 38 */	psq_st f24, 0x38(r1), 0, qr0
/* 80049E58 00046F38  DA E1 00 20 */	stfd f23, 0x20(r1)
/* 80049E5C 00046F3C  F2 E1 00 28 */	psq_st f23, 0x28(r1), 0, qr0
/* 80049E60 00046F40  DA C1 00 10 */	stfd f22, 0x10(r1)
/* 80049E64 00046F44  F2 C1 00 18 */	psq_st f22, 0x18(r1), 0, qr0
/* 80049E68 00046F48  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80049E6C 00046F4C  FE C0 08 90 */	fmr f22, f1
/* 80049E70 00046F50  C0 E3 00 14 */	lfs f7, 0x14(r3)
/* 80049E74 00046F54  FE E0 10 90 */	fmr f23, f2
/* 80049E78 00046F58  C1 23 00 10 */	lfs f9, 0x10(r3)
/* 80049E7C 00046F5C  C3 63 00 18 */	lfs f27, 0x18(r3)
/* 80049E80 00046F60  FC 47 01 F2 */	fmul f2, f7, f7
/* 80049E84 00046F64  FC 37 B0 28 */	fsub f1, f23, f22
/* 80049E88 00046F68  C8 02 87 40 */	lfd f0, "@769"@sda21(r2)
/* 80049E8C 00046F6C  C1 63 00 04 */	lfs f11, 0x4(r3)
/* 80049E90 00046F70  FC A9 01 F2 */	fmul f5, f9, f7
/* 80049E94 00046F74  C1 43 00 00 */	lfs f10, 0x0(r3)
/* 80049E98 00046F78  FF 41 00 24 */	fdiv f26, f1, f0
/* 80049E9C 00046F7C  C1 A3 00 20 */	lfs f13, 0x20(r3)
/* 80049EA0 00046F80  3B E0 00 02 */	li r31, 0x2
/* 80049EA4 00046F84  C3 03 00 24 */	lfs f24, 0x24(r3)
/* 80049EA8 00046F88  C3 83 00 08 */	lfs f28, 0x8(r3)
/* 80049EAC 00046F8C  C0 03 00 28 */	lfs f0, 0x28(r3)
/* 80049EB0 00046F90  FC 69 06 F2 */	fmul f3, f9, f27
/* 80049EB4 00046F94  C8 82 87 38 */	lfd f4, "@768"@sda21(r2)
/* 80049EB8 00046F98  C9 82 87 20 */	lfd f12, "@765"@sda21(r2)
/* 80049EBC 00046F9C  FC 4B 12 FA */	fmadd f2, f11, f11, f2
/* 80049EC0 00046FA0  C9 02 87 28 */	lfd f8, "@766"@sda21(r2)
/* 80049EC4 00046FA4  C8 C2 87 30 */	lfd f6, "@767"@sda21(r2)
/* 80049EC8 00046FA8  FC 27 06 F2 */	fmul f1, f7, f27
/* 80049ECC 00046FAC  CB 22 87 48 */	lfd f25, "@770"@sda21(r2)
/* 80049ED0 00046FB0  FC EA 2A FA */	fmadd f7, f10, f11, f5
/* 80049ED4 00046FB4  FC AA 1F 3A */	fmadd f5, f10, f28, f3
/* 80049ED8 00046FB8  FC 78 16 3A */	fmadd f3, f24, f24, f2
/* 80049EDC 00046FBC  FC 4B 0F 3A */	fmadd f2, f11, f28, f1
/* 80049EE0 00046FC0  FC 3B 06 F2 */	fmul f1, f27, f27
/* 80049EE4 00046FC4  FC ED 3E 3A */	fmadd f7, f13, f24, f7
/* 80049EE8 00046FC8  FC 58 10 3A */	fmadd f2, f24, f0, f2
/* 80049EEC 00046FCC  FC 3C 0F 3A */	fmadd f1, f28, f28, f1
/* 80049EF0 00046FD0  FD 4A 02 B2 */	fmul f10, f10, f10
/* 80049EF4 00046FD4  FD 29 02 72 */	fmul f9, f9, f9
/* 80049EF8 00046FD8  FD 6D 03 72 */	fmul f11, f13, f13
/* 80049EFC 00046FDC  FD 2A 48 2A */	fadd f9, f10, f9
/* 80049F00 00046FE0  FC AD 28 3A */	fmadd f5, f13, f0, f5
/* 80049F04 00046FE4  FC 64 00 F2 */	fmul f3, f4, f3
/* 80049F08 00046FE8  FD 2B 48 2A */	fadd f9, f11, f9
/* 80049F0C 00046FEC  FF C8 01 F2 */	fmul f30, f8, f7
/* 80049F10 00046FF0  FF EC 02 72 */	fmul f31, f12, f9
/* 80049F14 00046FF4  FF A6 19 7A */	fmadd f29, f6, f5, f3
/* 80049F18 00046FF8  FF 84 00 B2 */	fmul f28, f4, f2
/* 80049F1C 00046FFC  FF 60 08 3A */	fmadd f27, f0, f0, f1
/* 80049F20 00047000  FF 16 D0 2A */	fadd f24, f22, f26
.L_80049F24:
/* 80049F24 00047004  57 E0 07 FF */	clrlwi. r0, r31, 31
/* 80049F28 00047008  41 82 00 24 */	beq .L_80049F4C
/* 80049F2C 0004700C  FC 1F F6 3A */	fmadd f0, f31, f24, f30
/* 80049F30 00047010  FC 18 E8 3A */	fmadd f0, f24, f0, f29
/* 80049F34 00047014  FC 18 E0 3A */	fmadd f0, f24, f0, f28
/* 80049F38 00047018  FC 38 D8 3A */	fmadd f1, f24, f0, f27
/* 80049F3C 0004701C  48 00 00 E5 */	bl sqrt
/* 80049F40 00047020  C8 02 87 50 */	lfd f0, "@771"@sda21(r2)
/* 80049F44 00047024  FF 20 C8 7A */	fmadd f25, f0, f1, f25
/* 80049F48 00047028  48 00 00 20 */	b .L_80049F68
.L_80049F4C:
/* 80049F4C 0004702C  FC 1F F6 3A */	fmadd f0, f31, f24, f30
/* 80049F50 00047030  FC 18 E8 3A */	fmadd f0, f24, f0, f29
/* 80049F54 00047034  FC 18 E0 3A */	fmadd f0, f24, f0, f28
/* 80049F58 00047038  FC 38 D8 3A */	fmadd f1, f24, f0, f27
/* 80049F5C 0004703C  48 00 00 C5 */	bl sqrt
/* 80049F60 00047040  C8 02 87 38 */	lfd f0, "@768"@sda21(r2)
/* 80049F64 00047044  FF 20 C8 7A */	fmadd f25, f0, f1, f25
.L_80049F68:
/* 80049F68 00047048  3B FF 00 01 */	addi r31, r31, 0x1
/* 80049F6C 0004704C  FF 18 D0 2A */	fadd f24, f24, f26
/* 80049F70 00047050  28 1F 00 32 */	cmplwi r31, 0x32
/* 80049F74 00047054  40 81 FF B0 */	ble .L_80049F24
/* 80049F78 00047058  FC 1F F5 FA */	fmadd f0, f31, f23, f30
/* 80049F7C 0004705C  FC 17 E8 3A */	fmadd f0, f23, f0, f29
/* 80049F80 00047060  FC 17 E0 3A */	fmadd f0, f23, f0, f28
/* 80049F84 00047064  FC 37 D8 3A */	fmadd f1, f23, f0, f27
/* 80049F88 00047068  48 00 00 99 */	bl sqrt
/* 80049F8C 0004706C  FC 1F F5 BA */	fmadd f0, f31, f22, f30
/* 80049F90 00047070  FE E0 08 90 */	fmr f23, f1
/* 80049F94 00047074  FC 16 E8 3A */	fmadd f0, f22, f0, f29
/* 80049F98 00047078  FC 16 E0 3A */	fmadd f0, f22, f0, f28
/* 80049F9C 0004707C  FC 36 D8 3A */	fmadd f1, f22, f0, f27
/* 80049FA0 00047080  48 00 00 81 */	bl sqrt
/* 80049FA4 00047084  FC 39 08 2A */	fadd f1, f25, f1
/* 80049FA8 00047088  C8 02 87 58 */	lfd f0, "@772"@sda21(r2)
/* 80049FAC 0004708C  FC 21 B8 2A */	fadd f1, f1, f23
/* 80049FB0 00047090  FC 3A 00 72 */	fmul f1, f26, f1
/* 80049FB4 00047094  FC 21 00 24 */	fdiv f1, f1, f0
/* 80049FB8 00047098  FC 20 08 18 */	frsp f1, f1
/* 80049FBC 0004709C  E3 E1 00 A8 */	psq_l f31, 0xa8(r1), 0, qr0
/* 80049FC0 000470A0  CB E1 00 A0 */	lfd f31, 0xa0(r1)
/* 80049FC4 000470A4  E3 C1 00 98 */	psq_l f30, 0x98(r1), 0, qr0
/* 80049FC8 000470A8  CB C1 00 90 */	lfd f30, 0x90(r1)
/* 80049FCC 000470AC  E3 A1 00 88 */	psq_l f29, 0x88(r1), 0, qr0
/* 80049FD0 000470B0  CB A1 00 80 */	lfd f29, 0x80(r1)
/* 80049FD4 000470B4  E3 81 00 78 */	psq_l f28, 0x78(r1), 0, qr0
/* 80049FD8 000470B8  CB 81 00 70 */	lfd f28, 0x70(r1)
/* 80049FDC 000470BC  E3 61 00 68 */	psq_l f27, 0x68(r1), 0, qr0
/* 80049FE0 000470C0  CB 61 00 60 */	lfd f27, 0x60(r1)
/* 80049FE4 000470C4  E3 41 00 58 */	psq_l f26, 0x58(r1), 0, qr0
/* 80049FE8 000470C8  CB 41 00 50 */	lfd f26, 0x50(r1)
/* 80049FEC 000470CC  E3 21 00 48 */	psq_l f25, 0x48(r1), 0, qr0
/* 80049FF0 000470D0  CB 21 00 40 */	lfd f25, 0x40(r1)
/* 80049FF4 000470D4  E3 01 00 38 */	psq_l f24, 0x38(r1), 0, qr0
/* 80049FF8 000470D8  CB 01 00 30 */	lfd f24, 0x30(r1)
/* 80049FFC 000470DC  E2 E1 00 28 */	psq_l f23, 0x28(r1), 0, qr0
/* 8004A000 000470E0  CA E1 00 20 */	lfd f23, 0x20(r1)
/* 8004A004 000470E4  E2 C1 00 18 */	psq_l f22, 0x18(r1), 0, qr0
/* 8004A008 000470E8  CA C1 00 10 */	lfd f22, 0x10(r1)
/* 8004A00C 000470EC  80 01 00 B4 */	lwz r0, 0xb4(r1)
/* 8004A010 000470F0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8004A014 000470F4  7C 08 03 A6 */	mtlr r0
/* 8004A018 000470F8  38 21 00 B0 */	addi r1, r1, 0xb0
/* 8004A01C 000470FC  4E 80 00 20 */	blr
.endfn ArcLength3__FP6xCoef3dd

.fn sqrt, weak
/* 8004A020 00047100  C8 02 87 48 */	lfd f0, "@770"@sda21(r2)
/* 8004A024 00047104  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8004A028 00047108  40 81 00 58 */	ble .L_8004A080
/* 8004A02C 0004710C  FC 40 08 34 */	frsqrte f2, f1
/* 8004A030 00047110  C8 82 87 60 */	lfd f4, "@781"@sda21(r2)
/* 8004A034 00047114  C8 62 87 58 */	lfd f3, "@772"@sda21(r2)
/* 8004A038 00047118  FC 02 00 B2 */	fmul f0, f2, f2
/* 8004A03C 0004711C  FC 44 00 B2 */	fmul f2, f4, f2
/* 8004A040 00047120  FC 01 18 3C */	fnmsub f0, f1, f0, f3
/* 8004A044 00047124  FC 42 00 32 */	fmul f2, f2, f0
/* 8004A048 00047128  FC 02 00 B2 */	fmul f0, f2, f2
/* 8004A04C 0004712C  FC 44 00 B2 */	fmul f2, f4, f2
/* 8004A050 00047130  FC 01 18 3C */	fnmsub f0, f1, f0, f3
/* 8004A054 00047134  FC 42 00 32 */	fmul f2, f2, f0
/* 8004A058 00047138  FC 02 00 B2 */	fmul f0, f2, f2
/* 8004A05C 0004713C  FC 44 00 B2 */	fmul f2, f4, f2
/* 8004A060 00047140  FC 01 18 3C */	fnmsub f0, f1, f0, f3
/* 8004A064 00047144  FC 42 00 32 */	fmul f2, f2, f0
/* 8004A068 00047148  FC 02 00 B2 */	fmul f0, f2, f2
/* 8004A06C 0004714C  FC 44 00 B2 */	fmul f2, f4, f2
/* 8004A070 00047150  FC 01 18 3C */	fnmsub f0, f1, f0, f3
/* 8004A074 00047154  FC 02 00 32 */	fmul f0, f2, f0
/* 8004A078 00047158  FC 21 00 32 */	fmul f1, f1, f0
/* 8004A07C 0004715C  4E 80 00 20 */	blr
.L_8004A080:
/* 8004A080 00047160  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 8004A084 00047164  40 82 00 0C */	bne .L_8004A090
/* 8004A088 00047168  FC 20 00 90 */	fmr f1, f0
/* 8004A08C 0004716C  4E 80 00 20 */	blr
.L_8004A090:
/* 8004A090 00047170  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8004A094 00047174  41 82 00 10 */	beq .L_8004A0A4
/* 8004A098 00047178  3C 60 80 3D */	lis r3, __float_nan@ha
/* 8004A09C 0004717C  C0 23 AF B8 */	lfs f1, __float_nan@l(r3)
/* 8004A0A0 00047180  4E 80 00 20 */	blr
.L_8004A0A4:
/* 8004A0A4 00047184  3C 60 80 3D */	lis r3, __float_huge@ha
/* 8004A0A8 00047188  C0 23 AF BC */	lfs f1, __float_huge@l(r3)
/* 8004A0AC 0004718C  4E 80 00 20 */	blr
.endfn sqrt

# EvalCoef3(xCoef3*, float, unsigned int, xVec3*)
.fn EvalCoef3__FP6xCoef3fUiP5xVec3, local
/* 8004A0B0 00047190  2C 04 00 02 */	cmpwi r4, 0x2
/* 8004A0B4 00047194  41 82 01 04 */	beq .L_8004A1B8
/* 8004A0B8 00047198  40 80 00 14 */	bge .L_8004A0CC
/* 8004A0BC 0004719C  2C 04 00 00 */	cmpwi r4, 0x0
/* 8004A0C0 000471A0  41 82 00 18 */	beq .L_8004A0D8
/* 8004A0C4 000471A4  40 80 00 78 */	bge .L_8004A13C
/* 8004A0C8 000471A8  48 00 01 88 */	b .L_8004A250
.L_8004A0CC:
/* 8004A0CC 000471AC  2C 04 00 04 */	cmpwi r4, 0x4
/* 8004A0D0 000471B0  40 80 01 80 */	bge .L_8004A250
/* 8004A0D4 000471B4  48 00 01 48 */	b .L_8004A21C
.L_8004A0D8:
/* 8004A0D8 000471B8  C0 63 00 00 */	lfs f3, 0x0(r3)
/* 8004A0DC 000471BC  C0 03 00 04 */	lfs f0, 0x4(r3)
/* 8004A0E0 000471C0  C0 43 00 08 */	lfs f2, 0x8(r3)
/* 8004A0E4 000471C4  EC 63 00 7A */	fmadds f3, f3, f1, f0
/* 8004A0E8 000471C8  C0 03 00 0C */	lfs f0, 0xc(r3)
/* 8004A0EC 000471CC  EC 41 10 FA */	fmadds f2, f1, f3, f2
/* 8004A0F0 000471D0  EC 01 00 BA */	fmadds f0, f1, f2, f0
/* 8004A0F4 000471D4  D0 05 00 00 */	stfs f0, 0x0(r5)
/* 8004A0F8 000471D8  C0 63 00 10 */	lfs f3, 0x10(r3)
/* 8004A0FC 000471DC  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 8004A100 000471E0  C0 43 00 18 */	lfs f2, 0x18(r3)
/* 8004A104 000471E4  EC 63 00 7A */	fmadds f3, f3, f1, f0
/* 8004A108 000471E8  C0 03 00 1C */	lfs f0, 0x1c(r3)
/* 8004A10C 000471EC  EC 41 10 FA */	fmadds f2, f1, f3, f2
/* 8004A110 000471F0  EC 01 00 BA */	fmadds f0, f1, f2, f0
/* 8004A114 000471F4  D0 05 00 04 */	stfs f0, 0x4(r5)
/* 8004A118 000471F8  C0 63 00 20 */	lfs f3, 0x20(r3)
/* 8004A11C 000471FC  C0 03 00 24 */	lfs f0, 0x24(r3)
/* 8004A120 00047200  C0 43 00 28 */	lfs f2, 0x28(r3)
/* 8004A124 00047204  EC 63 00 7A */	fmadds f3, f3, f1, f0
/* 8004A128 00047208  C0 03 00 2C */	lfs f0, 0x2c(r3)
/* 8004A12C 0004720C  EC 41 10 FA */	fmadds f2, f1, f3, f2
/* 8004A130 00047210  EC 01 00 BA */	fmadds f0, f1, f2, f0
/* 8004A134 00047214  D0 05 00 08 */	stfs f0, 0x8(r5)
/* 8004A138 00047218  4E 80 00 20 */	blr
.L_8004A13C:
/* 8004A13C 0004721C  C0 42 87 6C */	lfs f2, "@793"@sda21(r2)
/* 8004A140 00047220  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 8004A144 00047224  C0 82 87 68 */	lfs f4, "@792"@sda21(r2)
/* 8004A148 00047228  EC 42 00 32 */	fmuls f2, f2, f0
/* 8004A14C 0004722C  C0 63 00 04 */	lfs f3, 0x4(r3)
/* 8004A150 00047230  C0 03 00 08 */	lfs f0, 0x8(r3)
/* 8004A154 00047234  EC 42 00 72 */	fmuls f2, f2, f1
/* 8004A158 00047238  EC 44 10 FA */	fmadds f2, f4, f3, f2
/* 8004A15C 0004723C  EC 01 00 BA */	fmadds f0, f1, f2, f0
/* 8004A160 00047240  D0 05 00 00 */	stfs f0, 0x0(r5)
/* 8004A164 00047244  C0 42 87 6C */	lfs f2, "@793"@sda21(r2)
/* 8004A168 00047248  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 8004A16C 0004724C  C0 82 87 68 */	lfs f4, "@792"@sda21(r2)
/* 8004A170 00047250  EC 42 00 32 */	fmuls f2, f2, f0
/* 8004A174 00047254  C0 63 00 14 */	lfs f3, 0x14(r3)
/* 8004A178 00047258  C0 03 00 18 */	lfs f0, 0x18(r3)
/* 8004A17C 0004725C  EC 42 00 72 */	fmuls f2, f2, f1
/* 8004A180 00047260  EC 44 10 FA */	fmadds f2, f4, f3, f2
/* 8004A184 00047264  EC 01 00 BA */	fmadds f0, f1, f2, f0
/* 8004A188 00047268  D0 05 00 04 */	stfs f0, 0x4(r5)
/* 8004A18C 0004726C  C0 42 87 6C */	lfs f2, "@793"@sda21(r2)
/* 8004A190 00047270  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 8004A194 00047274  C0 82 87 68 */	lfs f4, "@792"@sda21(r2)
/* 8004A198 00047278  EC 42 00 32 */	fmuls f2, f2, f0
/* 8004A19C 0004727C  C0 63 00 24 */	lfs f3, 0x24(r3)
/* 8004A1A0 00047280  C0 03 00 28 */	lfs f0, 0x28(r3)
/* 8004A1A4 00047284  EC 42 00 72 */	fmuls f2, f2, f1
/* 8004A1A8 00047288  EC 44 10 FA */	fmadds f2, f4, f3, f2
/* 8004A1AC 0004728C  EC 01 00 BA */	fmadds f0, f1, f2, f0
/* 8004A1B0 00047290  D0 05 00 08 */	stfs f0, 0x8(r5)
/* 8004A1B4 00047294  4E 80 00 20 */	blr
.L_8004A1B8:
/* 8004A1B8 00047298  C0 42 87 70 */	lfs f2, "@794"@sda21(r2)
/* 8004A1BC 0004729C  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 8004A1C0 000472A0  C0 62 87 68 */	lfs f3, "@792"@sda21(r2)
/* 8004A1C4 000472A4  EC 02 00 32 */	fmuls f0, f2, f0
/* 8004A1C8 000472A8  C0 43 00 04 */	lfs f2, 0x4(r3)
/* 8004A1CC 000472AC  EC 00 00 72 */	fmuls f0, f0, f1
/* 8004A1D0 000472B0  EC 03 00 BA */	fmadds f0, f3, f2, f0
/* 8004A1D4 000472B4  D0 05 00 00 */	stfs f0, 0x0(r5)
/* 8004A1D8 000472B8  C0 42 87 70 */	lfs f2, "@794"@sda21(r2)
/* 8004A1DC 000472BC  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 8004A1E0 000472C0  C0 62 87 68 */	lfs f3, "@792"@sda21(r2)
/* 8004A1E4 000472C4  EC 02 00 32 */	fmuls f0, f2, f0
/* 8004A1E8 000472C8  C0 43 00 14 */	lfs f2, 0x14(r3)
/* 8004A1EC 000472CC  EC 00 00 72 */	fmuls f0, f0, f1
/* 8004A1F0 000472D0  EC 03 00 BA */	fmadds f0, f3, f2, f0
/* 8004A1F4 000472D4  D0 05 00 04 */	stfs f0, 0x4(r5)
/* 8004A1F8 000472D8  C0 42 87 70 */	lfs f2, "@794"@sda21(r2)
/* 8004A1FC 000472DC  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 8004A200 000472E0  C0 62 87 68 */	lfs f3, "@792"@sda21(r2)
/* 8004A204 000472E4  EC 02 00 32 */	fmuls f0, f2, f0
/* 8004A208 000472E8  C0 43 00 24 */	lfs f2, 0x24(r3)
/* 8004A20C 000472EC  EC 00 00 72 */	fmuls f0, f0, f1
/* 8004A210 000472F0  EC 03 00 BA */	fmadds f0, f3, f2, f0
/* 8004A214 000472F4  D0 05 00 08 */	stfs f0, 0x8(r5)
/* 8004A218 000472F8  4E 80 00 20 */	blr
.L_8004A21C:
/* 8004A21C 000472FC  C0 22 87 70 */	lfs f1, "@794"@sda21(r2)
/* 8004A220 00047300  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 8004A224 00047304  EC 01 00 32 */	fmuls f0, f1, f0
/* 8004A228 00047308  D0 05 00 00 */	stfs f0, 0x0(r5)
/* 8004A22C 0004730C  C0 22 87 70 */	lfs f1, "@794"@sda21(r2)
/* 8004A230 00047310  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 8004A234 00047314  EC 01 00 32 */	fmuls f0, f1, f0
/* 8004A238 00047318  D0 05 00 04 */	stfs f0, 0x4(r5)
/* 8004A23C 0004731C  C0 22 87 70 */	lfs f1, "@794"@sda21(r2)
/* 8004A240 00047320  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 8004A244 00047324  EC 01 00 32 */	fmuls f0, f1, f0
/* 8004A248 00047328  D0 05 00 08 */	stfs f0, 0x8(r5)
/* 8004A24C 0004732C  4E 80 00 20 */	blr
.L_8004A250:
/* 8004A250 00047330  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A254 00047334  D0 05 00 00 */	stfs f0, 0x0(r5)
/* 8004A258 00047338  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A25C 0004733C  D0 05 00 04 */	stfs f0, 0x4(r5)
/* 8004A260 00047340  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A264 00047344  D0 05 00 08 */	stfs f0, 0x8(r5)
/* 8004A268 00047348  4E 80 00 20 */	blr
.endfn EvalCoef3__FP6xCoef3fUiP5xVec3

# BasisToCoef3(xCoef3*, float(*)[4], xVec3*, xVec3*, xVec3*, xVec3*)
.fn BasisToCoef3__FP6xCoef3PA4_fP5xVec3P5xVec3P5xVec3P5xVec3, local
/* 8004A26C 0004734C  38 00 00 04 */	li r0, 0x4
/* 8004A270 00047350  7C 09 03 A6 */	mtctr r0
.L_8004A274:
/* 8004A274 00047354  C0 24 00 10 */	lfs f1, 0x10(r4)
/* 8004A278 00047358  C0 06 00 00 */	lfs f0, 0x0(r6)
/* 8004A27C 0004735C  C0 45 00 00 */	lfs f2, 0x0(r5)
/* 8004A280 00047360  EC 01 00 32 */	fmuls f0, f1, f0
/* 8004A284 00047364  C0 24 00 00 */	lfs f1, 0x0(r4)
/* 8004A288 00047368  C0 84 00 20 */	lfs f4, 0x20(r4)
/* 8004A28C 0004736C  C0 67 00 00 */	lfs f3, 0x0(r7)
/* 8004A290 00047370  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 8004A294 00047374  C0 44 00 30 */	lfs f2, 0x30(r4)
/* 8004A298 00047378  C0 28 00 00 */	lfs f1, 0x0(r8)
/* 8004A29C 0004737C  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 8004A2A0 00047380  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 8004A2A4 00047384  D0 03 00 00 */	stfs f0, 0x0(r3)
/* 8004A2A8 00047388  C0 24 00 10 */	lfs f1, 0x10(r4)
/* 8004A2AC 0004738C  C0 06 00 04 */	lfs f0, 0x4(r6)
/* 8004A2B0 00047390  C0 45 00 04 */	lfs f2, 0x4(r5)
/* 8004A2B4 00047394  EC 01 00 32 */	fmuls f0, f1, f0
/* 8004A2B8 00047398  C0 24 00 00 */	lfs f1, 0x0(r4)
/* 8004A2BC 0004739C  C0 84 00 20 */	lfs f4, 0x20(r4)
/* 8004A2C0 000473A0  C0 67 00 04 */	lfs f3, 0x4(r7)
/* 8004A2C4 000473A4  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 8004A2C8 000473A8  C0 44 00 30 */	lfs f2, 0x30(r4)
/* 8004A2CC 000473AC  C0 28 00 04 */	lfs f1, 0x4(r8)
/* 8004A2D0 000473B0  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 8004A2D4 000473B4  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 8004A2D8 000473B8  D0 03 00 10 */	stfs f0, 0x10(r3)
/* 8004A2DC 000473BC  C0 24 00 10 */	lfs f1, 0x10(r4)
/* 8004A2E0 000473C0  C0 06 00 08 */	lfs f0, 0x8(r6)
/* 8004A2E4 000473C4  C0 45 00 08 */	lfs f2, 0x8(r5)
/* 8004A2E8 000473C8  EC 01 00 32 */	fmuls f0, f1, f0
/* 8004A2EC 000473CC  C0 24 00 00 */	lfs f1, 0x0(r4)
/* 8004A2F0 000473D0  C0 84 00 20 */	lfs f4, 0x20(r4)
/* 8004A2F4 000473D4  C0 67 00 08 */	lfs f3, 0x8(r7)
/* 8004A2F8 000473D8  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 8004A2FC 000473DC  C0 44 00 30 */	lfs f2, 0x30(r4)
/* 8004A300 000473E0  C0 28 00 08 */	lfs f1, 0x8(r8)
/* 8004A304 000473E4  38 84 00 04 */	addi r4, r4, 0x4
/* 8004A308 000473E8  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 8004A30C 000473EC  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 8004A310 000473F0  D0 03 00 20 */	stfs f0, 0x20(r3)
/* 8004A314 000473F4  38 63 00 04 */	addi r3, r3, 0x4
/* 8004A318 000473F8  42 00 FF 5C */	bdnz .L_8004A274
/* 8004A31C 000473FC  4E 80 00 20 */	blr
.endfn BasisToCoef3__FP6xCoef3PA4_fP5xVec3P5xVec3P5xVec3P5xVec3

# CoefToUnity3(xCoef3*, xCoef3*, float, float)
.fn CoefToUnity3__FP6xCoef3P6xCoef3ff, local
/* 8004A320 00047400  ED 42 08 28 */	fsubs f10, f2, f1
/* 8004A324 00047404  38 00 00 03 */	li r0, 0x3
/* 8004A328 00047408  7C 09 03 A6 */	mtctr r0
.L_8004A32C:
/* 8004A32C 0004740C  C1 04 00 00 */	lfs f8, 0x0(r4)
/* 8004A330 00047410  C0 E4 00 04 */	lfs f7, 0x4(r4)
/* 8004A334 00047414  C0 82 87 6C */	lfs f4, "@793"@sda21(r2)
/* 8004A338 00047418  EC 68 00 72 */	fmuls f3, f8, f1
/* 8004A33C 0004741C  C0 02 87 68 */	lfs f0, "@792"@sda21(r2)
/* 8004A340 00047420  EC 47 00 72 */	fmuls f2, f7, f1
/* 8004A344 00047424  EC C4 02 32 */	fmuls f6, f4, f8
/* 8004A348 00047428  C1 24 00 08 */	lfs f9, 0x8(r4)
/* 8004A34C 0004742C  EC A0 01 F2 */	fmuls f5, f0, f7
/* 8004A350 00047430  EC 08 02 B2 */	fmuls f0, f8, f10
/* 8004A354 00047434  C0 84 00 0C */	lfs f4, 0xc(r4)
/* 8004A358 00047438  ED 06 02 B2 */	fmuls f8, f6, f10
/* 8004A35C 0004743C  EC A5 02 B2 */	fmuls f5, f5, f10
/* 8004A360 00047440  38 84 00 10 */	addi r4, r4, 0x10
/* 8004A364 00047444  EC E7 02 B2 */	fmuls f7, f7, f10
/* 8004A368 00047448  EC 0A 00 32 */	fmuls f0, f10, f0
/* 8004A36C 0004744C  EC 61 00 F2 */	fmuls f3, f1, f3
/* 8004A370 00047450  EC 41 00 B2 */	fmuls f2, f1, f2
/* 8004A374 00047454  EC 0A 00 32 */	fmuls f0, f10, f0
/* 8004A378 00047458  EC C1 02 32 */	fmuls f6, f1, f8
/* 8004A37C 0004745C  EC A1 01 72 */	fmuls f5, f1, f5
/* 8004A380 00047460  EC 41 10 FA */	fmadds f2, f1, f3, f2
/* 8004A384 00047464  D0 03 00 00 */	stfs f0, 0x0(r3)
/* 8004A388 00047468  ED 0A 02 32 */	fmuls f8, f10, f8
/* 8004A38C 0004746C  EC EA 01 F2 */	fmuls f7, f10, f7
/* 8004A390 00047470  EC 61 29 BA */	fmadds f3, f1, f6, f5
/* 8004A394 00047474  EC 09 10 7A */	fmadds f0, f9, f1, f2
/* 8004A398 00047478  EC 41 3A 3A */	fmadds f2, f1, f8, f7
/* 8004A39C 0004747C  EC 69 1A BA */	fmadds f3, f9, f10, f3
/* 8004A3A0 00047480  EC 04 00 2A */	fadds f0, f4, f0
/* 8004A3A4 00047484  D0 43 00 04 */	stfs f2, 0x4(r3)
/* 8004A3A8 00047488  D0 63 00 08 */	stfs f3, 0x8(r3)
/* 8004A3AC 0004748C  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 8004A3B0 00047490  38 63 00 10 */	addi r3, r3, 0x10
/* 8004A3B4 00047494  42 00 FF 78 */	bdnz .L_8004A32C
/* 8004A3B8 00047498  4E 80 00 20 */	blr
.endfn CoefToUnity3__FP6xCoef3P6xCoef3ff

# BasisBspline(float(*)[4], float*)
.fn BasisBspline__FPA4_fPf, local
/* 8004A3BC 0004749C  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8004A3C0 000474A0  3C A0 80 25 */	lis r5, "@845"@ha
/* 8004A3C4 000474A4  39 05 3E B8 */	addi r8, r5, "@845"@l
/* 8004A3C8 000474A8  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 8004A3CC 000474AC  93 C1 00 28 */	stw r30, 0x28(r1)
/* 8004A3D0 000474B0  93 A1 00 24 */	stw r29, 0x24(r1)
/* 8004A3D4 000474B4  93 81 00 20 */	stw r28, 0x20(r1)
/* 8004A3D8 000474B8  3B 80 00 02 */	li r28, 0x2
/* 8004A3DC 000474BC  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A3E0 000474C0  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 8004A3E4 000474C4  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A3E8 000474C8  D0 03 00 1C */	stfs f0, 0x1c(r3)
/* 8004A3EC 000474CC  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A3F0 000474D0  D0 03 00 2C */	stfs f0, 0x2c(r3)
/* 8004A3F4 000474D4  C0 02 87 18 */	lfs f0, "@720"@sda21(r2)
/* 8004A3F8 000474D8  D0 03 00 3C */	stfs f0, 0x3c(r3)
/* 8004A3FC 000474DC  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A400 000474E0  D0 03 00 4C */	stfs f0, 0x4c(r3)
/* 8004A404 000474E4  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A408 000474E8  D0 03 00 5C */	stfs f0, 0x5c(r3)
/* 8004A40C 000474EC  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A410 000474F0  D0 03 00 6C */	stfs f0, 0x6c(r3)
.L_8004A414:
/* 8004A414 000474F4  21 7C 00 05 */	subfic r11, r28, 0x5
/* 8004A418 000474F8  7C 89 23 78 */	mr r9, r4
/* 8004A41C 000474FC  7C 6A 1B 78 */	mr r10, r3
/* 8004A420 00047500  21 9C 00 08 */	subfic r12, r28, 0x8
/* 8004A424 00047504  55 7E 10 3A */	slwi r30, r11, 2
/* 8004A428 00047508  3B A0 00 00 */	li r29, 0x0
/* 8004A42C 0004750C  48 00 01 A4 */	b .L_8004A5D0
.L_8004A430:
/* 8004A430 00047510  7C 1D E2 14 */	add r0, r29, r28
/* 8004A434 00047514  80 E8 00 00 */	lwz r7, 0x0(r8)
/* 8004A438 00047518  54 00 10 3A */	slwi r0, r0, 2
/* 8004A43C 0004751C  80 C8 00 04 */	lwz r6, 0x4(r8)
/* 8004A440 00047520  7F E4 02 14 */	add r31, r4, r0
/* 8004A444 00047524  80 A8 00 08 */	lwz r5, 0x8(r8)
/* 8004A448 00047528  C0 3F FF FC */	lfs f1, -0x4(r31)
/* 8004A44C 0004752C  C0 09 00 00 */	lfs f0, 0x0(r9)
/* 8004A450 00047530  80 08 00 0C */	lwz r0, 0xc(r8)
/* 8004A454 00047534  ED 41 00 28 */	fsubs f10, f1, f0
/* 8004A458 00047538  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A45C 0004753C  90 E1 00 08 */	stw r7, 0x8(r1)
/* 8004A460 00047540  FC 00 50 00 */	fcmpu cr0, f0, f10
/* 8004A464 00047544  90 C1 00 0C */	stw r6, 0xc(r1)
/* 8004A468 00047548  90 A1 00 10 */	stw r5, 0x10(r1)
/* 8004A46C 0004754C  90 01 00 14 */	stw r0, 0x14(r1)
/* 8004A470 00047550  41 82 00 0C */	beq .L_8004A47C
/* 8004A474 00047554  C0 02 87 18 */	lfs f0, "@720"@sda21(r2)
/* 8004A478 00047558  ED 40 50 24 */	fdivs f10, f0, f10
.L_8004A47C:
/* 8004A47C 0004755C  C0 5F 00 00 */	lfs f2, 0x0(r31)
/* 8004A480 00047560  C0 29 00 04 */	lfs f1, 0x4(r9)
/* 8004A484 00047564  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A488 00047568  ED 62 08 28 */	fsubs f11, f2, f1
/* 8004A48C 0004756C  FC 00 58 00 */	fcmpu cr0, f0, f11
/* 8004A490 00047570  41 82 00 0C */	beq .L_8004A49C
/* 8004A494 00047574  C0 02 87 18 */	lfs f0, "@720"@sda21(r2)
/* 8004A498 00047578  ED 60 58 24 */	fdivs f11, f0, f11
.L_8004A49C:
/* 8004A49C 0004757C  28 0B 00 03 */	cmplwi r11, 0x3
/* 8004A4A0 00047580  38 E1 00 08 */	addi r7, r1, 0x8
/* 8004A4A4 00047584  7C CA F2 14 */	add r6, r10, r30
/* 8004A4A8 00047588  20 AB 00 04 */	subfic r5, r11, 0x4
/* 8004A4AC 0004758C  7C E7 F2 14 */	add r7, r7, r30
/* 8004A4B0 00047590  41 81 00 F4 */	bgt .L_8004A5A4
/* 8004A4B4 00047594  54 A0 F8 7F */	srwi. r0, r5, 1
/* 8004A4B8 00047598  7C 09 03 A6 */	mtctr r0
/* 8004A4BC 0004759C  41 82 00 94 */	beq .L_8004A550
.L_8004A4C0:
/* 8004A4C0 000475A0  C0 E6 00 10 */	lfs f7, 0x10(r6)
/* 8004A4C4 000475A4  C0 29 00 00 */	lfs f1, 0x0(r9)
/* 8004A4C8 000475A8  EC CB 01 F2 */	fmuls f6, f11, f7
/* 8004A4CC 000475AC  C1 06 00 00 */	lfs f8, 0x0(r6)
/* 8004A4D0 000475B0  C0 1F 00 00 */	lfs f0, 0x0(r31)
/* 8004A4D4 000475B4  FC 80 08 50 */	fneg f4, f1
/* 8004A4D8 000475B8  C1 27 FF FC */	lfs f9, -0x4(r7)
/* 8004A4DC 000475BC  EC AA 32 38 */	fmsubs f5, f10, f8, f6
/* 8004A4E0 000475C0  EC 40 01 F2 */	fmuls f2, f0, f7
/* 8004A4E4 000475C4  C0 E6 00 14 */	lfs f7, 0x14(r6)
/* 8004A4E8 000475C8  EC 64 02 32 */	fmuls f3, f4, f8
/* 8004A4EC 000475CC  C1 06 00 04 */	lfs f8, 0x4(r6)
/* 8004A4F0 000475D0  EC A9 28 2A */	fadds f5, f9, f5
/* 8004A4F4 000475D4  EC 2B 00 B2 */	fmuls f1, f11, f2
/* 8004A4F8 000475D8  EC 40 01 F2 */	fmuls f2, f0, f7
/* 8004A4FC 000475DC  38 C6 00 08 */	addi r6, r6, 0x8
/* 8004A500 000475E0  D0 A7 FF FC */	stfs f5, -0x4(r7)
/* 8004A504 000475E4  EC CB 01 F2 */	fmuls f6, f11, f7
/* 8004A508 000475E8  EC 0A 08 FA */	fmadds f0, f10, f3, f1
/* 8004A50C 000475EC  C0 27 00 00 */	lfs f1, 0x0(r7)
/* 8004A510 000475F0  EC AA 32 38 */	fmsubs f5, f10, f8, f6
/* 8004A514 000475F4  EC 01 00 2A */	fadds f0, f1, f0
/* 8004A518 000475F8  EC 64 02 32 */	fmuls f3, f4, f8
/* 8004A51C 000475FC  EC 2B 00 B2 */	fmuls f1, f11, f2
/* 8004A520 00047600  D0 07 00 00 */	stfs f0, 0x0(r7)
/* 8004A524 00047604  C1 27 00 00 */	lfs f9, 0x0(r7)
/* 8004A528 00047608  EC 0A 08 FA */	fmadds f0, f10, f3, f1
/* 8004A52C 0004760C  EC A9 28 2A */	fadds f5, f9, f5
/* 8004A530 00047610  D0 A7 00 00 */	stfs f5, 0x0(r7)
/* 8004A534 00047614  C0 27 00 04 */	lfs f1, 0x4(r7)
/* 8004A538 00047618  EC 01 00 2A */	fadds f0, f1, f0
/* 8004A53C 0004761C  D0 07 00 04 */	stfs f0, 0x4(r7)
/* 8004A540 00047620  38 E7 00 08 */	addi r7, r7, 0x8
/* 8004A544 00047624  42 00 FF 7C */	bdnz .L_8004A4C0
/* 8004A548 00047628  70 A5 00 01 */	andi. r5, r5, 0x1
/* 8004A54C 0004762C  41 82 00 58 */	beq .L_8004A5A4
.L_8004A550:
/* 8004A550 00047630  7C A9 03 A6 */	mtctr r5
.L_8004A554:
/* 8004A554 00047634  C0 E6 00 10 */	lfs f7, 0x10(r6)
/* 8004A558 00047638  C1 06 00 00 */	lfs f8, 0x0(r6)
/* 8004A55C 0004763C  38 C6 00 04 */	addi r6, r6, 0x4
/* 8004A560 00047640  EC CB 01 F2 */	fmuls f6, f11, f7
/* 8004A564 00047644  C0 29 00 00 */	lfs f1, 0x0(r9)
/* 8004A568 00047648  C0 1F 00 00 */	lfs f0, 0x0(r31)
/* 8004A56C 0004764C  FC 80 08 50 */	fneg f4, f1
/* 8004A570 00047650  C1 27 FF FC */	lfs f9, -0x4(r7)
/* 8004A574 00047654  EC AA 32 38 */	fmsubs f5, f10, f8, f6
/* 8004A578 00047658  EC 40 01 F2 */	fmuls f2, f0, f7
/* 8004A57C 0004765C  EC 64 02 32 */	fmuls f3, f4, f8
/* 8004A580 00047660  EC A9 28 2A */	fadds f5, f9, f5
/* 8004A584 00047664  EC 2B 00 B2 */	fmuls f1, f11, f2
/* 8004A588 00047668  D0 A7 FF FC */	stfs f5, -0x4(r7)
/* 8004A58C 0004766C  EC 0A 08 FA */	fmadds f0, f10, f3, f1
/* 8004A590 00047670  C0 27 00 00 */	lfs f1, 0x0(r7)
/* 8004A594 00047674  EC 01 00 2A */	fadds f0, f1, f0
/* 8004A598 00047678  D0 07 00 00 */	stfs f0, 0x0(r7)
/* 8004A59C 0004767C  38 E7 00 04 */	addi r7, r7, 0x4
/* 8004A5A0 00047680  42 00 FF B4 */	bdnz .L_8004A554
.L_8004A5A4:
/* 8004A5A4 00047684  C0 21 00 08 */	lfs f1, 0x8(r1)
/* 8004A5A8 00047688  39 29 00 04 */	addi r9, r9, 0x4
/* 8004A5AC 0004768C  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 8004A5B0 00047690  3B BD 00 01 */	addi r29, r29, 0x1
/* 8004A5B4 00047694  D0 2A 00 00 */	stfs f1, 0x0(r10)
/* 8004A5B8 00047698  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 8004A5BC 0004769C  D0 0A 00 04 */	stfs f0, 0x4(r10)
/* 8004A5C0 000476A0  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 8004A5C4 000476A4  D0 2A 00 08 */	stfs f1, 0x8(r10)
/* 8004A5C8 000476A8  D0 0A 00 0C */	stfs f0, 0xc(r10)
/* 8004A5CC 000476AC  39 4A 00 10 */	addi r10, r10, 0x10
.L_8004A5D0:
/* 8004A5D0 000476B0  7C 1D 60 40 */	cmplw r29, r12
/* 8004A5D4 000476B4  41 80 FE 5C */	blt .L_8004A430
/* 8004A5D8 000476B8  3B 9C 00 01 */	addi r28, r28, 0x1
/* 8004A5DC 000476BC  28 1C 00 04 */	cmplwi r28, 0x4
/* 8004A5E0 000476C0  40 81 FE 34 */	ble .L_8004A414
/* 8004A5E4 000476C4  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 8004A5E8 000476C8  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 8004A5EC 000476CC  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 8004A5F0 000476D0  83 81 00 20 */	lwz r28, 0x20(r1)
/* 8004A5F4 000476D4  38 21 00 30 */	addi r1, r1, 0x30
/* 8004A5F8 000476D8  4E 80 00 20 */	blr
.endfn BasisBspline__FPA4_fPf

# ClampBspline(xSpline3*, float)
.fn ClampBspline__FP8xSpline3f, local
/* 8004A5FC 000476DC  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A600 000476E0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8004A604 000476E4  40 80 00 08 */	bge .L_8004A60C
/* 8004A608 000476E8  FC 20 00 90 */	fmr f1, f0
.L_8004A60C:
/* 8004A60C 000476EC  80 03 00 04 */	lwz r0, 0x4(r3)
/* 8004A610 000476F0  80 63 00 1C */	lwz r3, 0x1c(r3)
/* 8004A614 000476F4  54 00 10 3A */	slwi r0, r0, 2
/* 8004A618 000476F8  7C 63 02 14 */	add r3, r3, r0
/* 8004A61C 000476FC  C0 03 00 0C */	lfs f0, 0xc(r3)
/* 8004A620 00047700  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8004A624 00047704  4C 81 00 20 */	blelr
/* 8004A628 00047708  FC 20 00 90 */	fmr f1, f0
/* 8004A62C 0004770C  4E 80 00 20 */	blr
.endfn ClampBspline__FP8xSpline3f

# SegBspline(xSpline3*, float)
.fn SegBspline__FP8xSpline3f, local
/* 8004A630 00047710  80 83 00 04 */	lwz r4, 0x4(r3)
/* 8004A634 00047714  38 C0 00 03 */	li r6, 0x3
/* 8004A638 00047718  38 E4 00 03 */	addi r7, r4, 0x3
/* 8004A63C 0004771C  48 00 00 30 */	b .L_8004A66C
.L_8004A640:
/* 8004A640 00047720  7C A7 32 14 */	add r5, r7, r6
/* 8004A644 00047724  80 83 00 1C */	lwz r4, 0x1c(r3)
/* 8004A648 00047728  54 A0 08 3A */	extlwi r0, r5, 30, 1
/* 8004A64C 0004772C  7C 04 04 2E */	lfsx f0, r4, r0
/* 8004A650 00047730  54 A0 F8 7E */	srwi r0, r5, 1
/* 8004A654 00047734  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 8004A658 00047738  4C 41 13 82 */	cror eq, gt, eq
/* 8004A65C 0004773C  40 82 00 0C */	bne .L_8004A668
/* 8004A660 00047740  7C 07 03 78 */	mr r7, r0
/* 8004A664 00047744  48 00 00 08 */	b .L_8004A66C
.L_8004A668:
/* 8004A668 00047748  7C 06 03 78 */	mr r6, r0
.L_8004A66C:
/* 8004A66C 0004774C  38 06 00 01 */	addi r0, r6, 0x1
/* 8004A670 00047750  7C 00 38 40 */	cmplw r0, r7
/* 8004A674 00047754  40 82 FF CC */	bne .L_8004A640
/* 8004A678 00047758  38 66 FF FD */	addi r3, r6, -0x3
/* 8004A67C 0004775C  4E 80 00 20 */	blr
.endfn SegBspline__FP8xSpline3f

# EvalBspline3(xSpline3*, float, unsigned int, xVec3*)
.fn EvalBspline3__FP8xSpline3fUiP5xVec3, local
/* 8004A680 00047760  94 21 FF 40 */	stwu r1, -0xc0(r1)
/* 8004A684 00047764  7C 08 02 A6 */	mflr r0
/* 8004A688 00047768  90 01 00 C4 */	stw r0, 0xc4(r1)
/* 8004A68C 0004776C  DB E1 00 B8 */	stfd f31, 0xb8(r1)
/* 8004A690 00047770  93 E1 00 B4 */	stw r31, 0xb4(r1)
/* 8004A694 00047774  93 C1 00 B0 */	stw r30, 0xb0(r1)
/* 8004A698 00047778  7C BE 2B 78 */	mr r30, r5
/* 8004A69C 0004777C  93 A1 00 AC */	stw r29, 0xac(r1)
/* 8004A6A0 00047780  7C 9D 23 78 */	mr r29, r4
/* 8004A6A4 00047784  93 81 00 A8 */	stw r28, 0xa8(r1)
/* 8004A6A8 00047788  7C 7C 1B 78 */	mr r28, r3
/* 8004A6AC 0004778C  4B FF FF 51 */	bl ClampBspline__FP8xSpline3f
/* 8004A6B0 00047790  FF E0 08 90 */	fmr f31, f1
/* 8004A6B4 00047794  7F 83 E3 78 */	mr r3, r28
/* 8004A6B8 00047798  4B FF FF 79 */	bl SegBspline__FP8xSpline3f
/* 8004A6BC 0004779C  7C 7F 1B 78 */	mr r31, r3
/* 8004A6C0 000477A0  80 9C 00 1C */	lwz r4, 0x1c(r28)
/* 8004A6C4 000477A4  54 60 10 3A */	slwi r0, r3, 2
/* 8004A6C8 000477A8  38 61 00 38 */	addi r3, r1, 0x38
/* 8004A6CC 000477AC  7C 84 02 14 */	add r4, r4, r0
/* 8004A6D0 000477B0  4B FF FC ED */	bl BasisBspline__FPA4_fPf
/* 8004A6D4 000477B4  1C 1F 00 0C */	mulli r0, r31, 0xc
/* 8004A6D8 000477B8  80 BC 00 18 */	lwz r5, 0x18(r28)
/* 8004A6DC 000477BC  38 61 00 08 */	addi r3, r1, 0x8
/* 8004A6E0 000477C0  38 81 00 38 */	addi r4, r1, 0x38
/* 8004A6E4 000477C4  7C A5 02 14 */	add r5, r5, r0
/* 8004A6E8 000477C8  38 C5 00 0C */	addi r6, r5, 0xc
/* 8004A6EC 000477CC  38 E5 00 18 */	addi r7, r5, 0x18
/* 8004A6F0 000477D0  39 05 00 24 */	addi r8, r5, 0x24
/* 8004A6F4 000477D4  4B FF FB 79 */	bl BasisToCoef3__FP6xCoef3PA4_fP5xVec3P5xVec3P5xVec3P5xVec3
/* 8004A6F8 000477D8  FC 20 F8 90 */	fmr f1, f31
/* 8004A6FC 000477DC  7F A4 EB 78 */	mr r4, r29
/* 8004A700 000477E0  7F C5 F3 78 */	mr r5, r30
/* 8004A704 000477E4  38 61 00 08 */	addi r3, r1, 0x8
/* 8004A708 000477E8  4B FF F9 A9 */	bl EvalCoef3__FP6xCoef3fUiP5xVec3
/* 8004A70C 000477EC  80 01 00 C4 */	lwz r0, 0xc4(r1)
/* 8004A710 000477F0  CB E1 00 B8 */	lfd f31, 0xb8(r1)
/* 8004A714 000477F4  83 E1 00 B4 */	lwz r31, 0xb4(r1)
/* 8004A718 000477F8  83 C1 00 B0 */	lwz r30, 0xb0(r1)
/* 8004A71C 000477FC  83 A1 00 AC */	lwz r29, 0xac(r1)
/* 8004A720 00047800  83 81 00 A8 */	lwz r28, 0xa8(r1)
/* 8004A724 00047804  7C 08 03 A6 */	mtlr r0
/* 8004A728 00047808  38 21 00 C0 */	addi r1, r1, 0xc0
/* 8004A72C 0004780C  4E 80 00 20 */	blr
.endfn EvalBspline3__FP8xSpline3fUiP5xVec3

# CoefSeg3(xSpline3*, unsigned int, xCoef3*)
.fn CoefSeg3__FP8xSpline3UiP6xCoef3, local
/* 8004A730 00047810  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 8004A734 00047814  7C 08 02 A6 */	mflr r0
/* 8004A738 00047818  90 01 00 94 */	stw r0, 0x94(r1)
/* 8004A73C 0004781C  93 E1 00 8C */	stw r31, 0x8c(r1)
/* 8004A740 00047820  7C BF 2B 78 */	mr r31, r5
/* 8004A744 00047824  93 C1 00 88 */	stw r30, 0x88(r1)
/* 8004A748 00047828  93 A1 00 84 */	stw r29, 0x84(r1)
/* 8004A74C 0004782C  7C 9D 23 78 */	mr r29, r4
/* 8004A750 00047830  93 81 00 80 */	stw r28, 0x80(r1)
/* 8004A754 00047834  7C 7C 1B 78 */	mr r28, r3
/* 8004A758 00047838  A0 03 00 00 */	lhz r0, 0x0(r3)
/* 8004A75C 0004783C  2C 00 00 03 */	cmpwi r0, 0x3
/* 8004A760 00047840  41 82 00 68 */	beq .L_8004A7C8
/* 8004A764 00047844  40 80 00 14 */	bge .L_8004A778
/* 8004A768 00047848  2C 00 00 01 */	cmpwi r0, 0x1
/* 8004A76C 0004784C  41 82 00 18 */	beq .L_8004A784
/* 8004A770 00047850  40 80 00 24 */	bge .L_8004A794
/* 8004A774 00047854  48 00 00 DC */	b .L_8004A850
.L_8004A778:
/* 8004A778 00047858  2C 00 00 05 */	cmpwi r0, 0x5
/* 8004A77C 0004785C  40 80 00 D4 */	bge .L_8004A850
/* 8004A780 00047860  48 00 00 7C */	b .L_8004A7FC
.L_8004A784:
/* 8004A784 00047864  1C 1D 00 30 */	mulli r0, r29, 0x30
/* 8004A788 00047868  80 7C 00 20 */	lwz r3, 0x20(r28)
/* 8004A78C 0004786C  7C 63 02 14 */	add r3, r3, r0
/* 8004A790 00047870  48 00 00 C4 */	b .L_8004A854
.L_8004A794:
/* 8004A794 00047874  1C 1D 00 18 */	mulli r0, r29, 0x18
/* 8004A798 00047878  80 DC 00 14 */	lwz r6, 0x14(r28)
/* 8004A79C 0004787C  3C 80 80 29 */	lis r4, sBasisHermite@ha
/* 8004A7A0 00047880  80 BC 00 0C */	lwz r5, 0xc(r28)
/* 8004A7A4 00047884  7F E3 FB 78 */	mr r3, r31
/* 8004A7A8 00047888  7C C6 02 14 */	add r6, r6, r0
/* 8004A7AC 0004788C  1C 1D 00 0C */	mulli r0, r29, 0xc
/* 8004A7B0 00047890  38 84 90 20 */	addi r4, r4, sBasisHermite@l
/* 8004A7B4 00047894  38 E6 00 0C */	addi r7, r6, 0xc
/* 8004A7B8 00047898  7C A5 02 14 */	add r5, r5, r0
/* 8004A7BC 0004789C  39 05 00 0C */	addi r8, r5, 0xc
/* 8004A7C0 000478A0  4B FF FA AD */	bl BasisToCoef3__FP6xCoef3PA4_fP5xVec3P5xVec3P5xVec3P5xVec3
/* 8004A7C4 000478A4  48 00 00 8C */	b .L_8004A850
.L_8004A7C8:
/* 8004A7C8 000478A8  1C 1D 00 18 */	mulli r0, r29, 0x18
/* 8004A7CC 000478AC  80 DC 00 14 */	lwz r6, 0x14(r28)
/* 8004A7D0 000478B0  3C 80 80 29 */	lis r4, sBasisBezier@ha
/* 8004A7D4 000478B4  80 BC 00 0C */	lwz r5, 0xc(r28)
/* 8004A7D8 000478B8  7F E3 FB 78 */	mr r3, r31
/* 8004A7DC 000478BC  7C C6 02 14 */	add r6, r6, r0
/* 8004A7E0 000478C0  1C 1D 00 0C */	mulli r0, r29, 0xc
/* 8004A7E4 000478C4  38 84 8F E0 */	addi r4, r4, sBasisBezier@l
/* 8004A7E8 000478C8  38 E6 00 0C */	addi r7, r6, 0xc
/* 8004A7EC 000478CC  7C A5 02 14 */	add r5, r5, r0
/* 8004A7F0 000478D0  39 05 00 0C */	addi r8, r5, 0xc
/* 8004A7F4 000478D4  4B FF FA 79 */	bl BasisToCoef3__FP6xCoef3PA4_fP5xVec3P5xVec3P5xVec3P5xVec3
/* 8004A7F8 000478D8  48 00 00 58 */	b .L_8004A850
.L_8004A7FC:
/* 8004A7FC 000478DC  80 1C 00 1C */	lwz r0, 0x1c(r28)
/* 8004A800 000478E0  57 BE 10 3A */	slwi r30, r29, 2
/* 8004A804 000478E4  38 61 00 08 */	addi r3, r1, 0x8
/* 8004A808 000478E8  7C 80 F2 14 */	add r4, r0, r30
/* 8004A80C 000478EC  4B FF FB B1 */	bl BasisBspline__FPA4_fPf
/* 8004A810 000478F0  1C 1D 00 0C */	mulli r0, r29, 0xc
/* 8004A814 000478F4  80 BC 00 18 */	lwz r5, 0x18(r28)
/* 8004A818 000478F8  7F E3 FB 78 */	mr r3, r31
/* 8004A81C 000478FC  38 81 00 08 */	addi r4, r1, 0x8
/* 8004A820 00047900  7C A5 02 14 */	add r5, r5, r0
/* 8004A824 00047904  38 C5 00 0C */	addi r6, r5, 0xc
/* 8004A828 00047908  38 E5 00 18 */	addi r7, r5, 0x18
/* 8004A82C 0004790C  39 05 00 24 */	addi r8, r5, 0x24
/* 8004A830 00047910  4B FF FA 3D */	bl BasisToCoef3__FP6xCoef3PA4_fP5xVec3P5xVec3P5xVec3P5xVec3
/* 8004A834 00047914  80 1C 00 1C */	lwz r0, 0x1c(r28)
/* 8004A838 00047918  7F E3 FB 78 */	mr r3, r31
/* 8004A83C 0004791C  7F E4 FB 78 */	mr r4, r31
/* 8004A840 00047920  7C A0 F2 14 */	add r5, r0, r30
/* 8004A844 00047924  C0 25 00 0C */	lfs f1, 0xc(r5)
/* 8004A848 00047928  C0 45 00 10 */	lfs f2, 0x10(r5)
/* 8004A84C 0004792C  4B FF FA D5 */	bl CoefToUnity3__FP6xCoef3P6xCoef3ff
.L_8004A850:
/* 8004A850 00047930  7F E3 FB 78 */	mr r3, r31
.L_8004A854:
/* 8004A854 00047934  80 01 00 94 */	lwz r0, 0x94(r1)
/* 8004A858 00047938  83 E1 00 8C */	lwz r31, 0x8c(r1)
/* 8004A85C 0004793C  83 C1 00 88 */	lwz r30, 0x88(r1)
/* 8004A860 00047940  83 A1 00 84 */	lwz r29, 0x84(r1)
/* 8004A864 00047944  83 81 00 80 */	lwz r28, 0x80(r1)
/* 8004A868 00047948  7C 08 03 A6 */	mtlr r0
/* 8004A86C 0004794C  38 21 00 90 */	addi r1, r1, 0x90
/* 8004A870 00047950  4E 80 00 20 */	blr
.endfn CoefSeg3__FP8xSpline3UiP6xCoef3

# xSpline3_EvalSeg(xSpline3*, float, unsigned int, xVec3*)
.fn xSpline3_EvalSeg__FP8xSpline3fUiP5xVec3, global
/* 8004A874 00047954  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 8004A878 00047958  7C 08 02 A6 */	mflr r0
/* 8004A87C 0004795C  90 01 00 74 */	stw r0, 0x74(r1)
/* 8004A880 00047960  DB E1 00 60 */	stfd f31, 0x60(r1)
/* 8004A884 00047964  F3 E1 00 68 */	psq_st f31, 0x68(r1), 0, qr0
/* 8004A888 00047968  DB C1 00 50 */	stfd f30, 0x50(r1)
/* 8004A88C 0004796C  F3 C1 00 58 */	psq_st f30, 0x58(r1), 0, qr0
/* 8004A890 00047970  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 8004A894 00047974  93 C1 00 48 */	stw r30, 0x48(r1)
/* 8004A898 00047978  93 A1 00 44 */	stw r29, 0x44(r1)
/* 8004A89C 0004797C  7C 7D 1B 78 */	mr r29, r3
/* 8004A8A0 00047980  FF C0 08 90 */	fmr f30, f1
/* 8004A8A4 00047984  A0 03 00 00 */	lhz r0, 0x0(r3)
/* 8004A8A8 00047988  7C 9E 23 78 */	mr r30, r4
/* 8004A8AC 0004798C  7C BF 2B 78 */	mr r31, r5
/* 8004A8B0 00047990  28 00 00 04 */	cmplwi r0, 0x4
/* 8004A8B4 00047994  40 82 00 0C */	bne .L_8004A8C0
/* 8004A8B8 00047998  4B FF FD C9 */	bl EvalBspline3__FP8xSpline3fUiP5xVec3
/* 8004A8BC 0004799C  48 00 01 18 */	b .L_8004A9D4
.L_8004A8C0:
/* 8004A8C0 000479A0  C0 02 87 1C */	lfs f0, "@741"@sda21(r2)
/* 8004A8C4 000479A4  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 8004A8C8 000479A8  40 80 00 08 */	bge .L_8004A8D0
/* 8004A8CC 000479AC  FF C0 00 90 */	fmr f30, f0
.L_8004A8D0:
/* 8004A8D0 000479B0  FC 20 F0 90 */	fmr f1, f30
/* 8004A8D4 000479B4  4B FB C2 A5 */	bl floorf__3stdFf
/* 8004A8D8 000479B8  FF E0 08 90 */	fmr f31, f1
/* 8004A8DC 000479BC  48 1A 2B 01 */	bl __cvt_fp2unsigned
/* 8004A8E0 000479C0  80 9D 00 04 */	lwz r4, 0x4(r29)
/* 8004A8E4 000479C4  7C 67 1B 78 */	mr r7, r3
/* 8004A8E8 000479C8  7C 07 20 40 */	cmplw r7, r4
/* 8004A8EC 000479CC  41 80 00 10 */	blt .L_8004A8FC
/* 8004A8F0 000479D0  C3 C2 87 18 */	lfs f30, "@720"@sda21(r2)
/* 8004A8F4 000479D4  38 E4 FF FF */	addi r7, r4, -0x1
/* 8004A8F8 000479D8  48 00 00 08 */	b .L_8004A900
.L_8004A8FC:
/* 8004A8FC 000479DC  EF DE F8 28 */	fsubs f30, f30, f31
.L_8004A900:
/* 8004A900 000479E0  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 8004A904 000479E4  2C 00 00 02 */	cmpwi r0, 0x2
/* 8004A908 000479E8  41 82 00 40 */	beq .L_8004A948
/* 8004A90C 000479EC  40 80 00 10 */	bge .L_8004A91C
/* 8004A910 000479F0  2C 00 00 01 */	cmpwi r0, 0x1
/* 8004A914 000479F4  40 80 00 14 */	bge .L_8004A928
/* 8004A918 000479F8  48 00 00 BC */	b .L_8004A9D4
.L_8004A91C:
/* 8004A91C 000479FC  2C 00 00 04 */	cmpwi r0, 0x4
/* 8004A920 00047A00  40 80 00 B4 */	bge .L_8004A9D4
/* 8004A924 00047A04  48 00 00 6C */	b .L_8004A990
.L_8004A928:
/* 8004A928 00047A08  1C 07 00 30 */	mulli r0, r7, 0x30
/* 8004A92C 00047A0C  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 8004A930 00047A10  FC 20 F0 90 */	fmr f1, f30
/* 8004A934 00047A14  7F C4 F3 78 */	mr r4, r30
/* 8004A938 00047A18  7F E5 FB 78 */	mr r5, r31
/* 8004A93C 00047A1C  7C 63 02 14 */	add r3, r3, r0
/* 8004A940 00047A20  4B FF F7 71 */	bl EvalCoef3__FP6xCoef3fUiP5xVec3
/* 8004A944 00047A24  48 00 00 90 */	b .L_8004A9D4
.L_8004A948:
/* 8004A948 00047A28  1C 07 00 18 */	mulli r0, r7, 0x18
/* 8004A94C 00047A2C  80 DD 00 14 */	lwz r6, 0x14(r29)
/* 8004A950 00047A30  3C 80 80 29 */	lis r4, sBasisHermite@ha
/* 8004A954 00047A34  80 BD 00 0C */	lwz r5, 0xc(r29)
/* 8004A958 00047A38  38 61 00 08 */	addi r3, r1, 0x8
/* 8004A95C 00047A3C  7C C6 02 14 */	add r6, r6, r0
/* 8004A960 00047A40  1C 07 00 0C */	mulli r0, r7, 0xc
/* 8004A964 00047A44  38 84 90 20 */	addi r4, r4, sBasisHermite@l
/* 8004A968 00047A48  38 E6 00 0C */	addi r7, r6, 0xc
/* 8004A96C 00047A4C  7C A5 02 14 */	add r5, r5, r0
/* 8004A970 00047A50  39 05 00 0C */	addi r8, r5, 0xc
/* 8004A974 00047A54  4B FF F8 F9 */	bl BasisToCoef3__FP6xCoef3PA4_fP5xVec3P5xVec3P5xVec3P5xVec3
/* 8004A978 00047A58  FC 20 F0 90 */	fmr f1, f30
/* 8004A97C 00047A5C  7F C4 F3 78 */	mr r4, r30
/* 8004A980 00047A60  7F E5 FB 78 */	mr r5, r31
/* 8004A984 00047A64  38 61 00 08 */	addi r3, r1, 0x8
/* 8004A988 00047A68  4B FF F7 29 */	bl EvalCoef3__FP6xCoef3fUiP5xVec3
/* 8004A98C 00047A6C  48 00 00 48 */	b .L_8004A9D4
.L_8004A990:
/* 8004A990 00047A70  1C 07 00 18 */	mulli r0, r7, 0x18
/* 8004A994 00047A74  80 DD 00 14 */	lwz r6, 0x14(r29)
/* 8004A998 00047A78  3C 80 80 29 */	lis r4, sBasisBezier@ha
/* 8004A99C 00047A7C  80 BD 00 0C */	lwz r5, 0xc(r29)
/* 8004A9A0 00047A80  38 61 00 08 */	addi r3, r1, 0x8
/* 8004A9A4 00047A84  7C C6 02 14 */	add r6, r6, r0
/* 8004A9A8 00047A88  1C 07 00 0C */	mulli r0, r7, 0xc
/* 8004A9AC 00047A8C  38 84 8F E0 */	addi r4, r4, sBasisBezier@l
/* 8004A9B0 00047A90  38 E6 00 0C */	addi r7, r6, 0xc
/* 8004A9B4 00047A94  7C A5 02 14 */	add r5, r5, r0
/* 8004A9B8 00047A98  39 05 00 0C */	addi r8, r5, 0xc
/* 8004A9BC 00047A9C  4B FF F8 B1 */	bl BasisToCoef3__FP6xCoef3PA4_fP5xVec3P5xVec3P5xVec3P5xVec3
/* 8004A9C0 00047AA0  FC 20 F0 90 */	fmr f1, f30
/* 8004A9C4 00047AA4  7F C4 F3 78 */	mr r4, r30
/* 8004A9C8 00047AA8  7F E5 FB 78 */	mr r5, r31
/* 8004A9CC 00047AAC  38 61 00 08 */	addi r3, r1, 0x8
/* 8004A9D0 00047AB0  4B FF F6 E1 */	bl EvalCoef3__FP6xCoef3fUiP5xVec3
.L_8004A9D4:
/* 8004A9D4 00047AB4  E3 E1 00 68 */	psq_l f31, 0x68(r1), 0, qr0
/* 8004A9D8 00047AB8  CB E1 00 60 */	lfd f31, 0x60(r1)
/* 8004A9DC 00047ABC  E3 C1 00 58 */	psq_l f30, 0x58(r1), 0, qr0
/* 8004A9E0 00047AC0  CB C1 00 50 */	lfd f30, 0x50(r1)
/* 8004A9E4 00047AC4  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 8004A9E8 00047AC8  83 C1 00 48 */	lwz r30, 0x48(r1)
/* 8004A9EC 00047ACC  80 01 00 74 */	lwz r0, 0x74(r1)
/* 8004A9F0 00047AD0  83 A1 00 44 */	lwz r29, 0x44(r1)
/* 8004A9F4 00047AD4  7C 08 03 A6 */	mtlr r0
/* 8004A9F8 00047AD8  38 21 00 70 */	addi r1, r1, 0x70
/* 8004A9FC 00047ADC  4E 80 00 20 */	blr
.endfn xSpline3_EvalSeg__FP8xSpline3fUiP5xVec3

# ArcEvalIterate(xSpline3*, float, unsigned int, xVec3*, unsigned int)
.fn ArcEvalIterate__FP8xSpline3fUiP5xVec3Ui, local
/* 8004AA00 00047AE0  94 21 FF 30 */	stwu r1, -0xd0(r1)
/* 8004AA04 00047AE4  7C 08 02 A6 */	mflr r0
/* 8004AA08 00047AE8  90 01 00 D4 */	stw r0, 0xd4(r1)
/* 8004AA0C 00047AEC  DB E1 00 C0 */	stfd f31, 0xc0(r1)
/* 8004AA10 00047AF0  F3 E1 00 C8 */	psq_st f31, 0xc8(r1), 0, qr0
/* 8004AA14 00047AF4  DB C1 00 B0 */	stfd f30, 0xb0(r1)
/* 8004AA18 00047AF8  F3 C1 00 B8 */	psq_st f30, 0xb8(r1), 0, qr0
/* 8004AA1C 00047AFC  DB A1 00 A0 */	stfd f29, 0xa0(r1)
/* 8004AA20 00047B00  F3 A1 00 A8 */	psq_st f29, 0xa8(r1), 0, qr0
/* 8004AA24 00047B04  DB 81 00 90 */	stfd f28, 0x90(r1)
/* 8004AA28 00047B08  F3 81 00 98 */	psq_st f28, 0x98(r1), 0, qr0
/* 8004AA2C 00047B0C  DB 61 00 80 */	stfd f27, 0x80(r1)
/* 8004AA30 00047B10  F3 61 00 88 */	psq_st f27, 0x88(r1), 0, qr0
/* 8004AA34 00047B14  DB 41 00 70 */	stfd f26, 0x70(r1)
/* 8004AA38 00047B18  F3 41 00 78 */	psq_st f26, 0x78(r1), 0, qr0
/* 8004AA3C 00047B1C  BF 61 00 5C */	stmw r27, 0x5c(r1)
/* 8004AA40 00047B20  80 E3 00 24 */	lwz r7, 0x24(r3)
/* 8004AA44 00047B24  7C BD 2B 78 */	mr r29, r5
/* 8004AA48 00047B28  80 03 00 04 */	lwz r0, 0x4(r3)
/* 8004AA4C 00047B2C  7C 9C 23 78 */	mr r28, r4
/* 8004AA50 00047B30  FF C0 08 90 */	fmr f30, f1
/* 8004AA54 00047B34  7C DE 33 78 */	mr r30, r6
/* 8004AA58 00047B38  7C 87 01 D6 */	mullw r4, r7, r0
/* 8004AA5C 00047B3C  38 A0 FF FF */	li r5, -0x1
/* 8004AA60 00047B40  39 04 FF FF */	addi r8, r4, -0x1
/* 8004AA64 00047B44  48 00 00 2C */	b .L_8004AA90
.L_8004AA68:
/* 8004AA68 00047B48  7C 05 42 14 */	add r0, r5, r8
/* 8004AA6C 00047B4C  80 83 00 28 */	lwz r4, 0x28(r3)
/* 8004AA70 00047B50  7C 06 0E 70 */	srawi r6, r0, 1
/* 8004AA74 00047B54  54 C0 10 3A */	slwi r0, r6, 2
/* 8004AA78 00047B58  7C 04 04 2E */	lfsx f0, r4, r0
/* 8004AA7C 00047B5C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 8004AA80 00047B60  40 81 00 0C */	ble .L_8004AA8C
/* 8004AA84 00047B64  7C C5 33 78 */	mr r5, r6
/* 8004AA88 00047B68  48 00 00 08 */	b .L_8004AA90
.L_8004AA8C:
/* 8004AA8C 00047B6C  7C C8 33 78 */	mr r8, r6
.L_8004AA90:
/* 8004AA90 00047B70  38 05 00 01 */	addi r0, r5, 0x1
/* 8004AA94 00047B74  7C 00 40 00 */	cmpw r0, r8
/* 8004AA98 00047B78  40 82 FF D0 */	bne .L_8004AA68
/* 8004AA9C 00047B7C  7F E8 3B D6 */	divw r31, r8, r7
/* 8004AAA0 00047B80  3C A0 43 30 */	lis r5, 0x4330
/* 8004AAA4 00047B84  38 88 00 01 */	addi r4, r8, 0x1
/* 8004AAA8 00047B88  90 A1 00 38 */	stw r5, 0x38(r1)
/* 8004AAAC 00047B8C  C8 A2 87 78 */	lfd f5, "@988"@sda21(r2)
/* 8004AAB0 00047B90  34 08 FF FF */	addic. r0, r8, -0x1
/* 8004AAB4 00047B94  7D 3F 39 D6 */	mullw r9, r31, r7
/* 8004AAB8 00047B98  90 E1 00 44 */	stw r7, 0x44(r1)
/* 8004AABC 00047B9C  C8 62 87 80 */	lfd f3, "@990"@sda21(r2)
/* 8004AAC0 00047BA0  90 A1 00 40 */	stw r5, 0x40(r1)
/* 8004AAC4 00047BA4  C8 01 00 40 */	lfd f0, 0x40(r1)
/* 8004AAC8 00047BA8  7C C9 40 50 */	subf r6, r9, r8
/* 8004AACC 00047BAC  7C 09 20 50 */	subf r0, r9, r4
/* 8004AAD0 00047BB0  90 A1 00 48 */	stw r5, 0x48(r1)
/* 8004AAD4 00047BB4  6C C4 80 00 */	xoris r4, r6, 0x8000
/* 8004AAD8 00047BB8  EC 40 18 28 */	fsubs f2, f0, f3
/* 8004AADC 00047BBC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 8004AAE0 00047BC0  90 81 00 3C */	stw r4, 0x3c(r1)
/* 8004AAE4 00047BC4  90 01 00 4C */	stw r0, 0x4c(r1)
/* 8004AAE8 00047BC8  C8 21 00 38 */	lfd f1, 0x38(r1)
/* 8004AAEC 00047BCC  C8 01 00 48 */	lfd f0, 0x48(r1)
/* 8004AAF0 00047BD0  EC 81 28 28 */	fsubs f4, f1, f5
/* 8004AAF4 00047BD4  90 E1 00 54 */	stw r7, 0x54(r1)
/* 8004AAF8 00047BD8  EC 20 28 28 */	fsubs f1, f0, f5
/* 8004AAFC 00047BDC  90 A1 00 50 */	stw r5, 0x50(r1)
/* 8004AB00 00047BE0  EF E4 10 24 */	fdivs f31, f4, f2
/* 8004AB04 00047BE4  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 8004AB08 00047BE8  EC 00 18 28 */	fsubs f0, f0, f3
/* 8004AB0C 00047BEC  EF 61 00 24 */	fdivs f27, f1, f0
/* 8004AB10 00047BF0  41 80 00 18 */	blt .L_8004AB28
/* 8004AB14 00047BF4  80 83 00 28 */	lwz r4, 0x28(r3)
/* 8004AB18 00047BF8  55 00 10 3A */	slwi r0, r8, 2
/* 8004AB1C 00047BFC  7C 84 02 14 */	add r4, r4, r0
/* 8004AB20 00047C00  C3 A4 FF FC */	lfs f29, -0x4(r4)
/* 8004AB24 00047C04  48 00 00 08 */	b .L_8004AB2C
.L_8004AB28:
/* 8004AB28 00047C08  C3 A2 87 1C */	lfs f29, "@741"@sda21(r2)
.L_8004AB2C:
/* 8004AB2C 00047C0C  80 A3 00 28 */	lwz r5, 0x28(r3)
/* 8004AB30 00047C10  55 04 10 3A */	slwi r4, r8, 2
/* 8004AB34 00047C14  34 09 FF FF */	addic. r0, r9, -0x1
/* 8004AB38 00047C18  7F 45 24 2E */	lfsx f26, r5, r4
/* 8004AB3C 00047C1C  41 80 00 14 */	blt .L_8004AB50
/* 8004AB40 00047C20  55 20 10 3A */	slwi r0, r9, 2
/* 8004AB44 00047C24  7C 85 02 14 */	add r4, r5, r0
/* 8004AB48 00047C28  C3 84 FF FC */	lfs f28, -0x4(r4)
/* 8004AB4C 00047C2C  48 00 00 08 */	b .L_8004AB54
.L_8004AB50:
/* 8004AB50 00047C30  C3 82 87 1C */	lfs f28, "@741"@sda21(r2)
.L_8004AB54:
/* 8004AB54 00047C34  7F E4 FB 78 */	mr r4, r31
/* 8004AB58 00047C38  38 A1 00 08 */	addi r5, r1, 0x8
/* 8004AB5C 00047C3C  4B FF FB D5 */	bl CoefSeg3__FP8xSpline3UiP6xCoef3
/* 8004AB60 00047C40  FC 1E E8 40 */	fcmpo cr0, f30, f29
/* 8004AB64 00047C44  7C 7B 1B 78 */	mr r27, r3
/* 8004AB68 00047C48  4C 40 13 82 */	cror eq, lt, eq
/* 8004AB6C 00047C4C  40 82 00 38 */	bne .L_8004ABA4
/* 8004AB70 00047C50  FC 20 F8 90 */	fmr f1, f31
/* 8004AB74 00047C54  7F 84 E3 78 */	mr r4, r28
/* 8004AB78 00047C58  7F A5 EB 78 */	mr r5, r29
/* 8004AB7C 00047C5C  4B FF F5 35 */	bl EvalCoef3__FP6xCoef3fUiP5xVec3
/* 8004AB80 00047C60  6F E3 80 00 */	xoris r3, r31, 0x8000
/* 8004AB84 00047C64  3C 00 43 30 */	lis r0, 0x4330
/* 8004AB88 00047C68  90 61 00 54 */	stw r3, 0x54(r1)
/* 8004AB8C 00047C6C  C8 22 87 78 */	lfd f1, "@988"@sda21(r2)
/* 8004AB90 00047C70  90 01 00 50 */	stw r0, 0x50(r1)
/* 8004AB94 00047C74  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 8004AB98 00047C78  EC 00 08 28 */	fsubs f0, f0, f1
/* 8004AB9C 00047C7C  EC 20 F8 2A */	fadds f1, f0, f31
/* 8004ABA0 00047C80  48 00 01 18 */	b .L_8004ACB8
.L_8004ABA4:
/* 8004ABA4 00047C84  FC 1E D0 40 */	fcmpo cr0, f30, f26
/* 8004ABA8 00047C88  4C 41 13 82 */	cror eq, gt, eq
/* 8004ABAC 00047C8C  40 82 00 38 */	bne .L_8004ABE4
/* 8004ABB0 00047C90  FC 20 D8 90 */	fmr f1, f27
/* 8004ABB4 00047C94  7F 84 E3 78 */	mr r4, r28
/* 8004ABB8 00047C98  7F A5 EB 78 */	mr r5, r29
/* 8004ABBC 00047C9C  4B FF F4 F5 */	bl EvalCoef3__FP6xCoef3fUiP5xVec3
/* 8004ABC0 00047CA0  6F E3 80 00 */	xoris r3, r31, 0x8000
/* 8004ABC4 00047CA4  3C 00 43 30 */	lis r0, 0x4330
/* 8004ABC8 00047CA8  90 61 00 54 */	stw r3, 0x54(r1)
/* 8004ABCC 00047CAC  C8 22 87 78 */	lfd f1, "@988"@sda21(r2)
/* 8004ABD0 00047CB0  90 01 00 50 */	stw r0, 0x50(r1)
/* 8004ABD4 00047CB4  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 8004ABD8 00047CB8  EC 00 08 28 */	fsubs f0, f0, f1
/* 8004ABDC 00047CBC  EC 20 D8 2A */	fadds f1, f0, f27
/* 8004ABE0 00047CC0  48 00 00 D8 */	b .L_8004ACB8
.L_8004ABE4:
/* 8004ABE4 00047CC4  EF DE E0 28 */	fsubs f30, f30, f28
/* 8004ABE8 00047CC8  EF BD E0 28 */	fsubs f29, f29, f28
/* 8004ABEC 00047CCC  EF 5A E0 28 */	fsubs f26, f26, f28
/* 8004ABF0 00047CD0  48 00 00 40 */	b .L_8004AC30
.L_8004ABF4:
/* 8004ABF4 00047CD4  EC 1B F8 28 */	fsubs f0, f27, f31
/* 8004ABF8 00047CD8  C0 42 87 74 */	lfs f2, "@986"@sda21(r2)
/* 8004ABFC 00047CDC  C8 22 87 48 */	lfd f1, "@770"@sda21(r2)
/* 8004AC00 00047CE0  7F 63 DB 78 */	mr r3, r27
/* 8004AC04 00047CE4  EF 82 F8 3A */	fmadds f28, f2, f0, f31
/* 8004AC08 00047CE8  FC 40 E0 90 */	fmr f2, f28
/* 8004AC0C 00047CEC  4B FF F2 01 */	bl ArcLength3__FP6xCoef3dd
/* 8004AC10 00047CF0  FC 1E 08 40 */	fcmpo cr0, f30, f1
/* 8004AC14 00047CF4  40 81 00 10 */	ble .L_8004AC24
/* 8004AC18 00047CF8  FF E0 E0 90 */	fmr f31, f28
/* 8004AC1C 00047CFC  FF A0 08 90 */	fmr f29, f1
/* 8004AC20 00047D00  48 00 00 0C */	b .L_8004AC2C
.L_8004AC24:
/* 8004AC24 00047D04  FF 60 E0 90 */	fmr f27, f28
/* 8004AC28 00047D08  FF 40 08 90 */	fmr f26, f1
.L_8004AC2C:
/* 8004AC2C 00047D0C  3B DE FF FF */	addi r30, r30, -0x1
.L_8004AC30:
/* 8004AC30 00047D10  28 1E 00 00 */	cmplwi r30, 0x0
/* 8004AC34 00047D14  40 82 FF C0 */	bne .L_8004ABF4
/* 8004AC38 00047D18  EC 7A E8 28 */	fsubs f3, f26, f29
/* 8004AC3C 00047D1C  C0 42 87 1C */	lfs f2, "@741"@sda21(r2)
/* 8004AC40 00047D20  FC 02 18 00 */	fcmpu cr0, f2, f3
/* 8004AC44 00047D24  40 82 00 0C */	bne .L_8004AC50
/* 8004AC48 00047D28  FF 80 F8 90 */	fmr f28, f31
/* 8004AC4C 00047D2C  48 00 00 38 */	b .L_8004AC84
.L_8004AC50:
/* 8004AC50 00047D30  EC 3B F8 28 */	fsubs f1, f27, f31
/* 8004AC54 00047D34  EC 1E E8 28 */	fsubs f0, f30, f29
/* 8004AC58 00047D38  EC 01 00 32 */	fmuls f0, f1, f0
/* 8004AC5C 00047D3C  EC 00 18 24 */	fdivs f0, f0, f3
/* 8004AC60 00047D40  EF 9F 00 2A */	fadds f28, f31, f0
/* 8004AC64 00047D44  FC 1C 10 40 */	fcmpo cr0, f28, f2
/* 8004AC68 00047D48  40 80 00 0C */	bge .L_8004AC74
/* 8004AC6C 00047D4C  FF 80 10 90 */	fmr f28, f2
/* 8004AC70 00047D50  48 00 00 14 */	b .L_8004AC84
.L_8004AC74:
/* 8004AC74 00047D54  C0 02 87 18 */	lfs f0, "@720"@sda21(r2)
/* 8004AC78 00047D58  FC 1C 00 40 */	fcmpo cr0, f28, f0
/* 8004AC7C 00047D5C  40 81 00 08 */	ble .L_8004AC84
/* 8004AC80 00047D60  FF 80 00 90 */	fmr f28, f0
.L_8004AC84:
/* 8004AC84 00047D64  FC 20 E0 90 */	fmr f1, f28
/* 8004AC88 00047D68  7F 63 DB 78 */	mr r3, r27
/* 8004AC8C 00047D6C  7F 84 E3 78 */	mr r4, r28
/* 8004AC90 00047D70  7F A5 EB 78 */	mr r5, r29
/* 8004AC94 00047D74  4B FF F4 1D */	bl EvalCoef3__FP6xCoef3fUiP5xVec3
/* 8004AC98 00047D78  6F E3 80 00 */	xoris r3, r31, 0x8000
/* 8004AC9C 00047D7C  3C 00 43 30 */	lis r0, 0x4330
/* 8004ACA0 00047D80  90 61 00 54 */	stw r3, 0x54(r1)
/* 8004ACA4 00047D84  C8 22 87 78 */	lfd f1, "@988"@sda21(r2)
/* 8004ACA8 00047D88  90 01 00 50 */	stw r0, 0x50(r1)
/* 8004ACAC 00047D8C  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 8004ACB0 00047D90  EC 00 08 28 */	fsubs f0, f0, f1
/* 8004ACB4 00047D94  EC 20 E0 2A */	fadds f1, f0, f28
.L_8004ACB8:
/* 8004ACB8 00047D98  E3 E1 00 C8 */	psq_l f31, 0xc8(r1), 0, qr0
/* 8004ACBC 00047D9C  CB E1 00 C0 */	lfd f31, 0xc0(r1)
/* 8004ACC0 00047DA0  E3 C1 00 B8 */	psq_l f30, 0xb8(r1), 0, qr0
/* 8004ACC4 00047DA4  CB C1 00 B0 */	lfd f30, 0xb0(r1)
/* 8004ACC8 00047DA8  E3 A1 00 A8 */	psq_l f29, 0xa8(r1), 0, qr0
/* 8004ACCC 00047DAC  CB A1 00 A0 */	lfd f29, 0xa0(r1)
/* 8004ACD0 00047DB0  E3 81 00 98 */	psq_l f28, 0x98(r1), 0, qr0
/* 8004ACD4 00047DB4  CB 81 00 90 */	lfd f28, 0x90(r1)
/* 8004ACD8 00047DB8  E3 61 00 88 */	psq_l f27, 0x88(r1), 0, qr0
/* 8004ACDC 00047DBC  CB 61 00 80 */	lfd f27, 0x80(r1)
/* 8004ACE0 00047DC0  E3 41 00 78 */	psq_l f26, 0x78(r1), 0, qr0
/* 8004ACE4 00047DC4  CB 41 00 70 */	lfd f26, 0x70(r1)
/* 8004ACE8 00047DC8  BB 61 00 5C */	lmw r27, 0x5c(r1)
/* 8004ACEC 00047DCC  80 01 00 D4 */	lwz r0, 0xd4(r1)
/* 8004ACF0 00047DD0  7C 08 03 A6 */	mtlr r0
/* 8004ACF4 00047DD4  38 21 00 D0 */	addi r1, r1, 0xd0
/* 8004ACF8 00047DD8  4E 80 00 20 */	blr
.endfn ArcEvalIterate__FP8xSpline3fUiP5xVec3Ui

# xSpline3_EvalArcApprox(xSpline3*, float, unsigned int, xVec3*)
.fn xSpline3_EvalArcApprox__FP8xSpline3fUiP5xVec3, global
/* 8004ACFC 00047DDC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8004AD00 00047DE0  7C 08 02 A6 */	mflr r0
/* 8004AD04 00047DE4  90 01 00 14 */	stw r0, 0x14(r1)
/* 8004AD08 00047DE8  DB E1 00 08 */	stfd f31, 0x8(r1)
/* 8004AD0C 00047DEC  FF E0 08 90 */	fmr f31, f1
/* 8004AD10 00047DF0  80 03 00 28 */	lwz r0, 0x28(r3)
/* 8004AD14 00047DF4  28 00 00 00 */	cmplwi r0, 0x0
/* 8004AD18 00047DF8  41 82 00 10 */	beq .L_8004AD28
/* 8004AD1C 00047DFC  38 C0 00 00 */	li r6, 0x0
/* 8004AD20 00047E00  4B FF FC E1 */	bl ArcEvalIterate__FP8xSpline3fUiP5xVec3Ui
/* 8004AD24 00047E04  48 00 00 0C */	b .L_8004AD30
.L_8004AD28:
/* 8004AD28 00047E08  4B FF FB 4D */	bl xSpline3_EvalSeg__FP8xSpline3fUiP5xVec3
/* 8004AD2C 00047E0C  FC 20 F8 90 */	fmr f1, f31
.L_8004AD30:
/* 8004AD30 00047E10  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8004AD34 00047E14  CB E1 00 08 */	lfd f31, 0x8(r1)
/* 8004AD38 00047E18  7C 08 03 A6 */	mtlr r0
/* 8004AD3C 00047E1C  38 21 00 10 */	addi r1, r1, 0x10
/* 8004AD40 00047E20  4E 80 00 20 */	blr
.endfn xSpline3_EvalArcApprox__FP8xSpline3fUiP5xVec3

# xSpline3_ArcInit(xSpline3*, unsigned int)
.fn xSpline3_ArcInit__FP8xSpline3Ui, global
/* 8004AD44 00047E24  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 8004AD48 00047E28  7C 08 02 A6 */	mflr r0
/* 8004AD4C 00047E2C  90 01 00 94 */	stw r0, 0x94(r1)
/* 8004AD50 00047E30  DB E1 00 80 */	stfd f31, 0x80(r1)
/* 8004AD54 00047E34  F3 E1 00 88 */	psq_st f31, 0x88(r1), 0, qr0
/* 8004AD58 00047E38  DB C1 00 70 */	stfd f30, 0x70(r1)
/* 8004AD5C 00047E3C  F3 C1 00 78 */	psq_st f30, 0x78(r1), 0, qr0
/* 8004AD60 00047E40  BE E1 00 4C */	stmw r23, 0x4c(r1)
/* 8004AD64 00047E44  7C 9F 23 78 */	mr r31, r4
/* 8004AD68 00047E48  C3 E2 87 1C */	lfs f31, "@741"@sda21(r2)
/* 8004AD6C 00047E4C  28 1F 00 01 */	cmplwi r31, 0x1
/* 8004AD70 00047E50  7C 7E 1B 78 */	mr r30, r3
/* 8004AD74 00047E54  40 80 00 08 */	bge .L_8004AD7C
/* 8004AD78 00047E58  3B E0 00 01 */	li r31, 0x1
.L_8004AD7C:
/* 8004AD7C 00047E5C  93 FE 00 24 */	stw r31, 0x24(r30)
/* 8004AD80 00047E60  80 1E 00 28 */	lwz r0, 0x28(r30)
/* 8004AD84 00047E64  28 00 00 00 */	cmplwi r0, 0x0
/* 8004AD88 00047E68  41 82 00 14 */	beq .L_8004AD9C
/* 8004AD8C 00047E6C  80 7E 00 08 */	lwz r3, 0x8(r30)
/* 8004AD90 00047E70  80 1E 00 24 */	lwz r0, 0x24(r30)
/* 8004AD94 00047E74  7C 63 01 D6 */	mullw r3, r3, r0
/* 8004AD98 00047E78  48 00 00 08 */	b .L_8004ADA0
.L_8004AD9C:
/* 8004AD9C 00047E7C  38 60 00 00 */	li r3, 0x0
.L_8004ADA0:
/* 8004ADA0 00047E80  80 1E 00 04 */	lwz r0, 0x4(r30)
/* 8004ADA4 00047E84  7C 00 F9 D6 */	mullw r0, r0, r31
/* 8004ADA8 00047E88  7C 03 00 40 */	cmplw r3, r0
/* 8004ADAC 00047E8C  40 80 00 24 */	bge .L_8004ADD0
/* 8004ADB0 00047E90  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 8004ADB4 00047E94  38 A0 00 00 */	li r5, 0x0
/* 8004ADB8 00047E98  80 1E 00 08 */	lwz r0, 0x8(r30)
/* 8004ADBC 00047E9C  80 6D 89 E0 */	lwz r3, gActiveHeap@sda21(r13)
/* 8004ADC0 00047EA0  7C 04 01 D6 */	mullw r0, r4, r0
/* 8004ADC4 00047EA4  54 04 10 3A */	slwi r4, r0, 2
/* 8004ADC8 00047EA8  4B FE 8B 79 */	bl xMemAlloc__FUiUii
/* 8004ADCC 00047EAC  90 7E 00 28 */	stw r3, 0x28(r30)
.L_8004ADD0:
/* 8004ADD0 00047EB0  C3 C2 87 1C */	lfs f30, "@741"@sda21(r2)
/* 8004ADD4 00047EB4  3B 00 00 00 */	li r24, 0x0
/* 8004ADD8 00047EB8  3B 40 00 00 */	li r26, 0x0
/* 8004ADDC 00047EBC  3F 80 43 30 */	lis r28, 0x4330
/* 8004ADE0 00047EC0  48 00 00 90 */	b .L_8004AE70
.L_8004ADE4:
/* 8004ADE4 00047EC4  7F C3 F3 78 */	mr r3, r30
/* 8004ADE8 00047EC8  7F 04 C3 78 */	mr r4, r24
/* 8004ADEC 00047ECC  38 A1 00 08 */	addi r5, r1, 0x8
/* 8004ADF0 00047ED0  4B FF F9 41 */	bl CoefSeg3__FP8xSpline3UiP6xCoef3
/* 8004ADF4 00047ED4  7F 5B D3 78 */	mr r27, r26
/* 8004ADF8 00047ED8  7C 77 1B 78 */	mr r23, r3
/* 8004ADFC 00047EDC  57 5D 10 3A */	slwi r29, r26, 2
/* 8004AE00 00047EE0  3B 20 00 00 */	li r25, 0x0
/* 8004AE04 00047EE4  48 00 00 58 */	b .L_8004AE5C
.L_8004AE08:
/* 8004AE08 00047EE8  38 19 00 01 */	addi r0, r25, 0x1
/* 8004AE0C 00047EEC  93 81 00 38 */	stw r28, 0x38(r1)
/* 8004AE10 00047EF0  C8 62 87 80 */	lfd f3, "@990"@sda21(r2)
/* 8004AE14 00047EF4  7E E3 BB 78 */	mr r3, r23
/* 8004AE18 00047EF8  90 01 00 3C */	stw r0, 0x3c(r1)
/* 8004AE1C 00047EFC  C8 22 87 48 */	lfd f1, "@770"@sda21(r2)
/* 8004AE20 00047F00  C8 01 00 38 */	lfd f0, 0x38(r1)
/* 8004AE24 00047F04  93 E1 00 44 */	stw r31, 0x44(r1)
/* 8004AE28 00047F08  EC 40 18 28 */	fsubs f2, f0, f3
/* 8004AE2C 00047F0C  93 81 00 40 */	stw r28, 0x40(r1)
/* 8004AE30 00047F10  C8 01 00 40 */	lfd f0, 0x40(r1)
/* 8004AE34 00047F14  EC 00 18 28 */	fsubs f0, f0, f3
/* 8004AE38 00047F18  EC 42 00 24 */	fdivs f2, f2, f0
/* 8004AE3C 00047F1C  4B FF EF D1 */	bl ArcLength3__FP6xCoef3dd
/* 8004AE40 00047F20  FF E0 08 90 */	fmr f31, f1
/* 8004AE44 00047F24  80 7E 00 28 */	lwz r3, 0x28(r30)
/* 8004AE48 00047F28  3B 7B 00 01 */	addi r27, r27, 0x1
/* 8004AE4C 00047F2C  3B 39 00 01 */	addi r25, r25, 0x1
/* 8004AE50 00047F30  EC 1E F8 2A */	fadds f0, f30, f31
/* 8004AE54 00047F34  7C 03 ED 2E */	stfsx f0, r3, r29
/* 8004AE58 00047F38  3B BD 00 04 */	addi r29, r29, 0x4
.L_8004AE5C:
/* 8004AE5C 00047F3C  7C 19 F8 40 */	cmplw r25, r31
/* 8004AE60 00047F40  41 80 FF A8 */	blt .L_8004AE08
/* 8004AE64 00047F44  EF DE F8 2A */	fadds f30, f30, f31
/* 8004AE68 00047F48  7F 5A FA 14 */	add r26, r26, r31
/* 8004AE6C 00047F4C  3B 18 00 01 */	addi r24, r24, 0x1
.L_8004AE70:
/* 8004AE70 00047F50  80 1E 00 04 */	lwz r0, 0x4(r30)
/* 8004AE74 00047F54  7C 18 00 40 */	cmplw r24, r0
/* 8004AE78 00047F58  41 80 FF 6C */	blt .L_8004ADE4
/* 8004AE7C 00047F5C  E3 E1 00 88 */	psq_l f31, 0x88(r1), 0, qr0
/* 8004AE80 00047F60  CB E1 00 80 */	lfd f31, 0x80(r1)
/* 8004AE84 00047F64  E3 C1 00 78 */	psq_l f30, 0x78(r1), 0, qr0
/* 8004AE88 00047F68  CB C1 00 70 */	lfd f30, 0x70(r1)
/* 8004AE8C 00047F6C  BA E1 00 4C */	lmw r23, 0x4c(r1)
/* 8004AE90 00047F70  80 01 00 94 */	lwz r0, 0x94(r1)
/* 8004AE94 00047F74  7C 08 03 A6 */	mtlr r0
/* 8004AE98 00047F78  38 21 00 90 */	addi r1, r1, 0x90
/* 8004AE9C 00047F7C  4E 80 00 20 */	blr
.endfn xSpline3_ArcInit__FP8xSpline3Ui

# AllocSpline3(xVec3*, float*, unsigned int, unsigned int, unsigned int, unsigned int)
.fn AllocSpline3__FP5xVec3PfUiUiUiUi, local
/* 8004AEA0 00047F80  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8004AEA4 00047F84  7C 08 02 A6 */	mflr r0
/* 8004AEA8 00047F88  90 01 00 34 */	stw r0, 0x34(r1)
/* 8004AEAC 00047F8C  BF 21 00 14 */	stmw r25, 0x14(r1)
/* 8004AEB0 00047F90  7C 79 1B 78 */	mr r25, r3
/* 8004AEB4 00047F94  7C 9A 23 78 */	mr r26, r4
/* 8004AEB8 00047F98  7C BB 2B 78 */	mr r27, r5
/* 8004AEBC 00047F9C  7C DC 33 78 */	mr r28, r6
/* 8004AEC0 00047FA0  7C FD 3B 78 */	mr r29, r7
/* 8004AEC4 00047FA4  7D 1E 43 78 */	mr r30, r8
/* 8004AEC8 00047FA8  38 80 00 2C */	li r4, 0x2c
/* 8004AECC 00047FAC  38 A0 00 00 */	li r5, 0x0
/* 8004AED0 00047FB0  80 6D 89 E0 */	lwz r3, gActiveHeap@sda21(r13)
/* 8004AED4 00047FB4  4B FE 8A 6D */	bl xMemAlloc__FUiUii
/* 8004AED8 00047FB8  7C 1C D8 40 */	cmplw r28, r27
/* 8004AEDC 00047FBC  7C 7F 1B 78 */	mr r31, r3
/* 8004AEE0 00047FC0  40 80 00 08 */	bge .L_8004AEE8
/* 8004AEE4 00047FC4  7F 7C DB 78 */	mr r28, r27
.L_8004AEE8:
/* 8004AEE8 00047FC8  B3 DF 00 00 */	sth r30, 0x0(r31)
/* 8004AEEC 00047FCC  38 9B FF FF */	addi r4, r27, -0x1
/* 8004AEF0 00047FD0  38 7C FF FF */	addi r3, r28, -0x1
/* 8004AEF4 00047FD4  38 00 00 00 */	li r0, 0x0
/* 8004AEF8 00047FD8  B3 BF 00 02 */	sth r29, 0x2(r31)
/* 8004AEFC 00047FDC  38 A0 00 00 */	li r5, 0x0
/* 8004AF00 00047FE0  90 9F 00 04 */	stw r4, 0x4(r31)
/* 8004AF04 00047FE4  90 7F 00 08 */	stw r3, 0x8(r31)
/* 8004AF08 00047FE8  90 1F 00 14 */	stw r0, 0x14(r31)
/* 8004AF0C 00047FEC  90 1F 00 18 */	stw r0, 0x18(r31)
/* 8004AF10 00047FF0  90 1F 00 1C */	stw r0, 0x1c(r31)
/* 8004AF14 00047FF4  90 1F 00 20 */	stw r0, 0x20(r31)
/* 8004AF18 00047FF8  90 1F 00 24 */	stw r0, 0x24(r31)
/* 8004AF1C 00047FFC  90 1F 00 28 */	stw r0, 0x28(r31)
/* 8004AF20 00048000  80 9F 00 08 */	lwz r4, 0x8(r31)
/* 8004AF24 00048004  80 6D 89 E0 */	lwz r3, gActiveHeap@sda21(r13)
/* 8004AF28 00048008  38 04 00 01 */	addi r0, r4, 0x1
/* 8004AF2C 0004800C  1C 80 00 0C */	mulli r4, r0, 0xc
/* 8004AF30 00048010  4B FE 8A 11 */	bl xMemAlloc__FUiUii
/* 8004AF34 00048014  90 7F 00 0C */	stw r3, 0xc(r31)
/* 8004AF38 00048018  7F 24 CB 78 */	mr r4, r25
/* 8004AF3C 0004801C  80 BF 00 04 */	lwz r5, 0x4(r31)
/* 8004AF40 00048020  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8004AF44 00048024  38 05 00 01 */	addi r0, r5, 0x1
/* 8004AF48 00048028  1C A0 00 0C */	mulli r5, r0, 0xc
/* 8004AF4C 0004802C  4B FB 85 F5 */	bl memcpy
/* 8004AF50 00048030  28 1A 00 00 */	cmplwi r26, 0x0
/* 8004AF54 00048034  41 82 00 3C */	beq .L_8004AF90
/* 8004AF58 00048038  80 9F 00 08 */	lwz r4, 0x8(r31)
/* 8004AF5C 0004803C  38 A0 00 00 */	li r5, 0x0
/* 8004AF60 00048040  80 6D 89 E0 */	lwz r3, gActiveHeap@sda21(r13)
/* 8004AF64 00048044  38 04 00 01 */	addi r0, r4, 0x1
/* 8004AF68 00048048  54 04 10 3A */	slwi r4, r0, 2
/* 8004AF6C 0004804C  4B FE 89 D5 */	bl xMemAlloc__FUiUii
/* 8004AF70 00048050  90 7F 00 10 */	stw r3, 0x10(r31)
/* 8004AF74 00048054  7F 44 D3 78 */	mr r4, r26
/* 8004AF78 00048058  80 BF 00 04 */	lwz r5, 0x4(r31)
/* 8004AF7C 0004805C  80 7F 00 10 */	lwz r3, 0x10(r31)
/* 8004AF80 00048060  38 05 00 01 */	addi r0, r5, 0x1
/* 8004AF84 00048064  54 05 10 3A */	slwi r5, r0, 2
/* 8004AF88 00048068  4B FB 85 B9 */	bl memcpy
/* 8004AF8C 0004806C  48 00 00 0C */	b .L_8004AF98
.L_8004AF90:
/* 8004AF90 00048070  38 00 00 00 */	li r0, 0x0
/* 8004AF94 00048074  90 1F 00 10 */	stw r0, 0x10(r31)
.L_8004AF98:
/* 8004AF98 00048078  7F E3 FB 78 */	mr r3, r31
/* 8004AF9C 0004807C  BB 21 00 14 */	lmw r25, 0x14(r1)
/* 8004AFA0 00048080  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8004AFA4 00048084  7C 08 03 A6 */	mtlr r0
/* 8004AFA8 00048088  38 21 00 30 */	addi r1, r1, 0x30
/* 8004AFAC 0004808C  4E 80 00 20 */	blr
.endfn AllocSpline3__FP5xVec3PfUiUiUiUi

# xSpline3_Bezier(xVec3*, float*, unsigned int, unsigned int, xVec3*, xVec3*)
.fn xSpline3_Bezier__FP5xVec3PfUiUiP5xVec3P5xVec3, global
/* 8004AFB0 00048090  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8004AFB4 00048094  7C 08 02 A6 */	mflr r0
/* 8004AFB8 00048098  90 01 00 24 */	stw r0, 0x24(r1)
/* 8004AFBC 0004809C  BF 41 00 08 */	stmw r26, 0x8(r1)
/* 8004AFC0 000480A0  7C FC 3B 78 */	mr r28, r7
/* 8004AFC4 000480A4  7D 1A 43 78 */	mr r26, r8
/* 8004AFC8 000480A8  38 E0 00 00 */	li r7, 0x0
/* 8004AFCC 000480AC  39 00 00 03 */	li r8, 0x3
/* 8004AFD0 000480B0  4B FF FE D1 */	bl AllocSpline3__FP5xVec3PfUiUiUiUi
/* 8004AFD4 000480B4  7C 60 1B 78 */	mr r0, r3
/* 8004AFD8 000480B8  80 6D 89 E0 */	lwz r3, gActiveHeap@sda21(r13)
/* 8004AFDC 000480BC  7C 1B 03 78 */	mr r27, r0
/* 8004AFE0 000480C0  38 A0 00 00 */	li r5, 0x0
/* 8004AFE4 000480C4  80 1B 00 08 */	lwz r0, 0x8(r27)
/* 8004AFE8 000480C8  54 00 08 3C */	slwi r0, r0, 1
/* 8004AFEC 000480CC  1C 80 00 0C */	mulli r4, r0, 0xc
/* 8004AFF0 000480D0  4B FE 89 51 */	bl xMemAlloc__FUiUii
/* 8004AFF4 000480D4  28 1C 00 00 */	cmplwi r28, 0x0
/* 8004AFF8 000480D8  90 7B 00 14 */	stw r3, 0x14(r27)
/* 8004AFFC 000480DC  41 82 00 0C */	beq .L_8004B008
/* 8004B000 000480E0  28 1A 00 00 */	cmplwi r26, 0x0
/* 8004B004 000480E4  40 82 00 10 */	bne .L_8004B014
.L_8004B008:
/* 8004B008 000480E8  7F 63 DB 78 */	mr r3, r27
/* 8004B00C 000480EC  48 00 00 DD */	bl xSpline3_Catmullize__FP8xSpline3
/* 8004B010 000480F0  48 00 00 5C */	b .L_8004B06C
.L_8004B014:
/* 8004B014 000480F4  7F 9E E3 78 */	mr r30, r28
/* 8004B018 000480F8  7F 5C D3 78 */	mr r28, r26
/* 8004B01C 000480FC  3B 40 00 00 */	li r26, 0x0
/* 8004B020 00048100  3B A0 00 00 */	li r29, 0x0
/* 8004B024 00048104  3B E0 00 0C */	li r31, 0xc
/* 8004B028 00048108  48 00 00 38 */	b .L_8004B060
.L_8004B02C:
/* 8004B02C 0004810C  80 1B 00 14 */	lwz r0, 0x14(r27)
/* 8004B030 00048110  7F C4 F3 78 */	mr r4, r30
/* 8004B034 00048114  7C 60 EA 14 */	add r3, r0, r29
/* 8004B038 00048118  4B FC 02 2D */	bl __as__5xVec3FRC5xVec3
/* 8004B03C 0004811C  80 1B 00 14 */	lwz r0, 0x14(r27)
/* 8004B040 00048120  7F 84 E3 78 */	mr r4, r28
/* 8004B044 00048124  7C 60 FA 14 */	add r3, r0, r31
/* 8004B048 00048128  4B FC 02 1D */	bl __as__5xVec3FRC5xVec3
/* 8004B04C 0004812C  3B DE 00 0C */	addi r30, r30, 0xc
/* 8004B050 00048130  3B BD 00 18 */	addi r29, r29, 0x18
/* 8004B054 00048134  3B 9C 00 0C */	addi r28, r28, 0xc
/* 8004B058 00048138  3B FF 00 18 */	addi r31, r31, 0x18
/* 8004B05C 0004813C  3B 5A 00 01 */	addi r26, r26, 0x1
.L_8004B060:
/* 8004B060 00048140  80 1B 00 04 */	lwz r0, 0x4(r27)
/* 8004B064 00048144  7C 1A 00 40 */	cmplw r26, r0
/* 8004B068 00048148  41 80 FF C4 */	blt .L_8004B02C
.L_8004B06C:
/* 8004B06C 0004814C  7F 63 DB 78 */	mr r3, r27
/* 8004B070 00048150  BB 41 00 08 */	lmw r26, 0x8(r1)
/* 8004B074 00048154  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8004B078 00048158  7C 08 03 A6 */	mtlr r0
/* 8004B07C 0004815C  38 21 00 20 */	addi r1, r1, 0x20
/* 8004B080 00048160  4E 80 00 20 */	blr
.endfn xSpline3_Bezier__FP5xVec3PfUiUiP5xVec3P5xVec3

# xSpline3_Update(xSpline3*)
.fn xSpline3_Update__FP8xSpline3, global
/* 8004B084 00048164  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8004B088 00048168  7C 08 02 A6 */	mflr r0
/* 8004B08C 0004816C  90 01 00 14 */	stw r0, 0x14(r1)
/* 8004B090 00048170  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8004B094 00048174  7C 7F 1B 78 */	mr r31, r3
/* 8004B098 00048178  A0 03 00 00 */	lhz r0, 0x0(r3)
/* 8004B09C 0004817C  28 00 00 04 */	cmplwi r0, 0x4
/* 8004B0A0 00048180  40 82 00 1C */	bne .L_8004B0BC
/* 8004B0A4 00048184  80 BF 00 04 */	lwz r5, 0x4(r31)
/* 8004B0A8 00048188  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8004B0AC 0004818C  80 9F 00 18 */	lwz r4, 0x18(r31)
/* 8004B0B0 00048190  38 C5 00 01 */	addi r6, r5, 0x1
/* 8004B0B4 00048194  80 BF 00 1C */	lwz r5, 0x1c(r31)
/* 8004B0B8 00048198  4B FF EB 69 */	bl Interpolate_Bspline__FP5xVec3P5xVec3PfUi
.L_8004B0BC:
/* 8004B0BC 0004819C  80 1F 00 28 */	lwz r0, 0x28(r31)
/* 8004B0C0 000481A0  28 00 00 00 */	cmplwi r0, 0x0
/* 8004B0C4 000481A4  41 82 00 10 */	beq .L_8004B0D4
/* 8004B0C8 000481A8  80 9F 00 24 */	lwz r4, 0x24(r31)
/* 8004B0CC 000481AC  7F E3 FB 78 */	mr r3, r31
/* 8004B0D0 000481B0  4B FF FC 75 */	bl xSpline3_ArcInit__FP8xSpline3Ui
.L_8004B0D4:
/* 8004B0D4 000481B4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8004B0D8 000481B8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8004B0DC 000481BC  7C 08 03 A6 */	mtlr r0
/* 8004B0E0 000481C0  38 21 00 10 */	addi r1, r1, 0x10
/* 8004B0E4 000481C4  4E 80 00 20 */	blr
.endfn xSpline3_Update__FP8xSpline3

# xSpline3_Catmullize(xSpline3*)
.fn xSpline3_Catmullize__FP8xSpline3, global
/* 8004B0E8 000481C8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8004B0EC 000481CC  7C 08 02 A6 */	mflr r0
/* 8004B0F0 000481D0  90 01 00 14 */	stw r0, 0x14(r1)
/* 8004B0F4 000481D4  4B FF FF 91 */	bl xSpline3_Update__FP8xSpline3
/* 8004B0F8 000481D8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8004B0FC 000481DC  7C 08 03 A6 */	mtlr r0
/* 8004B100 000481E0  38 21 00 10 */	addi r1, r1, 0x10
/* 8004B104 000481E4  4E 80 00 20 */	blr
.endfn xSpline3_Catmullize__FP8xSpline3

# 0x80253EB8 - 0x80253EC8
.rodata
.balign 8

.obj "@845", local
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
.endobj "@845"

# 0x80288FE0 - 0x80289060
.data
.balign 8

.obj sBasisBezier, local
	.4byte 0xBF800000
	.4byte 0x40400000
	.4byte 0xC0400000
	.4byte 0x3F800000
	.4byte 0x40400000
	.4byte 0xC0C00000
	.4byte 0x40400000
	.4byte 0x00000000
	.4byte 0xC0400000
	.4byte 0x40400000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x3F800000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
.endobj sBasisBezier

.obj sBasisHermite, local
	.4byte 0x40000000
	.4byte 0xC0400000
	.4byte 0x00000000
	.4byte 0x3F800000
	.4byte 0x3F800000
	.4byte 0xC0000000
	.4byte 0x3F800000
	.4byte 0x00000000
	.4byte 0x3F800000
	.4byte 0xBF800000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0xC0000000
	.4byte 0x40400000
	.4byte 0x00000000
	.4byte 0x00000000
.endobj sBasisHermite

# 0x803CD098 - 0x803CD108
.section .sdata2, "a"
.balign 8

.obj "@720", local
	.4byte 0x3F800000
.endobj "@720"

.obj "@741", local
	.4byte 0x00000000
.endobj "@741"

.obj "@765", local
	.4byte 0x40220000
	.4byte 0x00000000
.endobj "@765"

.obj "@766", local
	.4byte 0x40280000
	.4byte 0x00000000
.endobj "@766"

.obj "@767", local
	.4byte 0x40180000
	.4byte 0x00000000
.endobj "@767"

.obj "@768", local
	.4byte 0x40100000
	.4byte 0x00000000
.endobj "@768"

.obj "@769", local
	.4byte 0x40490000
	.4byte 0x00000000
.endobj "@769"

.obj "@770", local
	.4byte 0x00000000
	.4byte 0x00000000
.endobj "@770"

.obj "@771", local
	.4byte 0x40000000
	.4byte 0x00000000
.endobj "@771"

.obj "@772", local
	.4byte 0x40080000
	.4byte 0x00000000
.endobj "@772"

.obj "@781", local
	.4byte 0x3FE00000
	.4byte 0x00000000
.endobj "@781"

.obj "@792", local
	.4byte 0x40000000
.endobj "@792"

.obj "@793", local
	.4byte 0x40400000
.endobj "@793"

.obj "@794", local
	.4byte 0x40C00000
.endobj "@794"

.obj "@986", local
	.4byte 0x3F000000
.endobj "@986"

.obj "@988", local
	.4byte 0x43300000
	.4byte 0x80000000
.endobj "@988"

.obj "@990", local
	.4byte 0x43300000
	.4byte 0x00000000
.endobj "@990"
