CORE
../../verilog/SVA/sva_and1.sv
--buechi
^\[main\.p0\] always \(1 and 1\): PROVED \(tautology\)$
^\[main\.p1\] always \(1 and 0\): REFUTED$
^\[main\.p2\] always \(1 and 32'b0000000000000000000000000000000x\): REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
