Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Dec  7 18:20:18 2016
| Host             : centennial.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command          : report_power -file chip_interface_power_routed.rpt -pb chip_interface_power_summary_routed.pb
| Design           : chip_interface
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.285 |
| Dynamic (W)              | 0.160 |
| Device Static (W)        | 0.125 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 81.7  |
| Junction Temperature (C) | 28.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        5 |       --- |             --- |
| Slice Logic              |     0.012 |     3762 |       --- |             --- |
|   LUT as Logic           |     0.010 |     1567 |     53200 |            2.95 |
|   LUT as Shift Register  |    <0.001 |      148 |     17400 |            0.85 |
|   CARRY4                 |    <0.001 |      127 |     13300 |            0.95 |
|   Register               |    <0.001 |     1434 |    106400 |            1.35 |
|   LUT as Distributed RAM |    <0.001 |       20 |     17400 |            0.11 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   F7/F8 Muxes            |    <0.001 |       13 |     53200 |            0.02 |
|   Others                 |     0.000 |      153 |       --- |             --- |
| Signals                  |     0.013 |     2841 |       --- |             --- |
| Block RAM                |     0.003 |        3 |       140 |            2.14 |
| MMCM                     |     0.121 |        1 |         4 |           25.00 |
| I/O                      |     0.009 |       31 |       200 |           15.50 |
| Static Power             |     0.125 |          |           |                 |
| Total                    |     0.285 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.039 |       0.031 |      0.008 |
| Vccaux    |       1.800 |     0.086 |       0.067 |      0.019 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------+---------------------------------+-----------------+
| Clock             | Domain                          | Constraint (ns) |
+-------------------+---------------------------------+-----------------+
| clk_100           | clk_100                         |            10.0 |
| clk_feedback      | at/i_clocking/clk_feedback      |            50.0 |
| zed_audio_clk_48M | at/i_clocking/zed_audio_clk_48M |            20.8 |
+-------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| chip_interface                           |     0.160 |
|   at                                     |     0.123 |
|     Inst_adau1761_izedboard              |     0.002 |
|       Inst_i2c                           |     0.001 |
|         Inst_adau1761_configuraiton_data |    <0.001 |
|         Inst_i3c2                        |    <0.001 |
|       Inst_i2s_data_interface            |    <0.001 |
|       i_ADAU1761_interface               |    <0.001 |
|       i_i2s_sda_obuf                     |     0.000 |
|     i_clocking                           |     0.121 |
|   audHelp                                |    <0.001 |
|   jt                                     |     0.026 |
|     uut                                  |     0.026 |
|       timers                             |    <0.001 |
|         timer_A                          |    <0.001 |
|         timer_B                          |    <0.001 |
|       u_acc                              |    <0.001 |
|         u_left                           |    <0.001 |
|         u_right                          |    <0.001 |
|         u_rlsh                           |    <0.001 |
|         u_zerosh                         |    <0.001 |
|       u_eg                               |     0.004 |
|         u_aroffsh                        |    <0.001 |
|         u_cntsh                          |    <0.001 |
|         u_egsh                           |    <0.001 |
|         u_kssh                           |    <0.001 |
|         u_statesh                        |    <0.001 |
|         u_tlsh                           |    <0.001 |
|       u_lfo                              |     0.001 |
|         amnoise[0].u_noise_am            |    <0.001 |
|         amnoise[1].u_noise_am            |    <0.001 |
|         amnoise[2].u_noise_am            |    <0.001 |
|         amnoise[3].u_noise_am            |    <0.001 |
|         amnoise[4].u_noise_am            |    <0.001 |
|         amnoise[5].u_noise_am            |    <0.001 |
|         amnoise[6].u_noise_am            |    <0.001 |
|         pmnoise[0].u_noise_pm            |    <0.001 |
|         pmnoise[1].u_noise_pm            |    <0.001 |
|         pmnoise[2].u_noise_pm            |    <0.001 |
|         pmnoise[3].u_noise_pm            |    <0.001 |
|         pmnoise[4].u_noise_pm            |    <0.001 |
|         pmnoise[5].u_noise_pm            |    <0.001 |
|         pmnoise[6].u_noise_pm            |    <0.001 |
|         pmnoise[7].u_noise_pm            |    <0.001 |
|       u_mmr                              |     0.006 |
|         u_reg                            |     0.005 |
|           reg_ch_reg_0_7_0_5             |    <0.001 |
|           reg_ch_reg_0_7_12_17           |    <0.001 |
|           reg_ch_reg_0_7_18_23           |    <0.001 |
|           reg_ch_reg_0_7_24_25           |    <0.001 |
|           reg_ch_reg_0_7_6_11            |    <0.001 |
|       u_noise                            |    <0.001 |
|         noise_lfsr[0].u_lfsr             |    <0.001 |
|         noise_lfsr[1].u_lfsr             |    <0.001 |
|         noise_lfsr[2].u_lfsr             |    <0.001 |
|         noise_lfsr[3].u_lfsr             |    <0.001 |
|         noise_lfsr[4].u_lfsr             |    <0.001 |
|         noise_lfsr[5].u_lfsr             |    <0.001 |
|         noise_lfsr[6].u_lfsr             |    <0.001 |
|         noise_lfsr[7].u_lfsr             |    <0.001 |
|         noise_lfsr[8].u_lfsr             |    <0.001 |
|         noise_lfsr[9].u_lfsr             |    <0.001 |
|         u_op31sh                         |    <0.001 |
|         u_zerosh                         |    <0.001 |
|       u_op                               |     0.006 |
|         u_con1sh                         |    <0.001 |
|         u_con7sh                         |    <0.001 |
|         u_mod7sh                         |    <0.001 |
|           shifter[0].u_sh1               |    <0.001 |
|           shifter[10].u_sh1              |    <0.001 |
|           shifter[11].u_sh1              |    <0.001 |
|           shifter[12].u_sh1              |    <0.001 |
|           shifter[13].u_sh1              |    <0.001 |
|           shifter[1].u_sh1               |    <0.001 |
|           shifter[2].u_sh1               |    <0.001 |
|           shifter[3].u_sh1               |    <0.001 |
|           shifter[4].u_sh1               |    <0.001 |
|           shifter[5].u_sh1               |    <0.001 |
|           shifter[6].u_sh1               |    <0.001 |
|           shifter[7].u_sh1               |    <0.001 |
|           shifter[8].u_sh1               |    <0.001 |
|           shifter[9].u_sh1               |    <0.001 |
|       u_pg                               |     0.007 |
|         u_kosh                           |    <0.001 |
|         u_mulsh                          |     0.002 |
|         u_phsh                           |    <0.001 |
|   tbt                                    |    <0.001 |
|     leta                                 |    <0.001 |
+------------------------------------------+-----------+


