{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652276350560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652276350571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 15:39:10 2022 " "Processing started: Wed May 11 15:39:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652276350571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276350571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276350571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652276351176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652276351176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.v 1 1 " "Found 1 design units, including 1 entities, in source file aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subBytes.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/subBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Rows " "Found entity 1: Shift_Rows" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotword.v 1 1 " "Found 1 design units, including 1 entities, in source file rotword.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotword " "Found entity 1: rotword" {  } { { "rotword.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/rotword.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subword.v 1 1 " "Found 1 design units, including 1 entities, in source file subword.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubWord " "Found entity 1: SubWord" {  } { { "SubWord.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/SubWord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invsbox.v 1 1 " "Found 1 design units, including 1 entities, in source file invsbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 invsbox " "Found entity 1: invsbox" {  } { { "invsbox.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/invsbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invsubbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file invsubbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 invsubBytes " "Found entity 1: invsubBytes" {  } { { "invsubBytes.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/invsubBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcon.v 1 1 " "Found 1 design units, including 1 entities, in source file rcon.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rcon " "Found entity 1: Rcon" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/AddRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "KeyExpansion.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/KeyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_shift_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_shift_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_Shift_Rows " "Found entity 1: inv_Shift_Rows" {  } { { "inv_Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/inv_Shift_Rows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652276360892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES " "Elaborating entity \"AES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652276360933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i AES.v(11) " "Verilog HDL or VHDL warning at AES.v(11): object \"i\" assigned a value but never read" {  } { { "AES.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652276360933 "|AES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes subBytes:m0 " "Elaborating entity \"subBytes\" for hierarchy \"subBytes:m0\"" {  } { { "AES.v" "m0" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652276360953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox subBytes:m0\|sbox:q0 " "Elaborating entity \"sbox\" for hierarchy \"subBytes:m0\|sbox:q0\"" {  } { { "subBytes.v" "q0" { Text "C:/Users/AOZ/Desktop/Logic-Project/subBytes.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652276360955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Rows Shift_Rows:m1 " "Elaborating entity \"Shift_Rows\" for hierarchy \"Shift_Rows:m1\"" {  } { { "AES.v" "m1" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652276360964 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ar2din " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ar2din\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652276360965 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ar2dout " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ar2dout\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652276360966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns MixColumns:m2 " "Elaborating entity \"MixColumns\" for hierarchy \"MixColumns:m2\"" {  } { { "AES.v" "m2" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652276360967 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "catch MixColumns.v(20) " "Verilog HDL Always Construct warning at MixColumns.v(20): inferring latch(es) for variable \"catch\", which holds its previous value in one or more paths through the always construct" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[3\]\[0\] MixColumns.v(36) " "Inferred latch for \"hhh\[3\]\[0\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[3\]\[1\] MixColumns.v(36) " "Inferred latch for \"hhh\[3\]\[1\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[3\]\[2\] MixColumns.v(36) " "Inferred latch for \"hhh\[3\]\[2\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[3\]\[3\] MixColumns.v(36) " "Inferred latch for \"hhh\[3\]\[3\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[3\]\[4\] MixColumns.v(36) " "Inferred latch for \"hhh\[3\]\[4\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[3\]\[5\] MixColumns.v(36) " "Inferred latch for \"hhh\[3\]\[5\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[3\]\[6\] MixColumns.v(36) " "Inferred latch for \"hhh\[3\]\[6\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[3\]\[7\] MixColumns.v(36) " "Inferred latch for \"hhh\[3\]\[7\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[2\]\[0\] MixColumns.v(36) " "Inferred latch for \"hhh\[2\]\[0\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[2\]\[1\] MixColumns.v(36) " "Inferred latch for \"hhh\[2\]\[1\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[2\]\[2\] MixColumns.v(36) " "Inferred latch for \"hhh\[2\]\[2\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[2\]\[3\] MixColumns.v(36) " "Inferred latch for \"hhh\[2\]\[3\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360970 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[2\]\[4\] MixColumns.v(36) " "Inferred latch for \"hhh\[2\]\[4\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[2\]\[5\] MixColumns.v(36) " "Inferred latch for \"hhh\[2\]\[5\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[2\]\[6\] MixColumns.v(36) " "Inferred latch for \"hhh\[2\]\[6\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[2\]\[7\] MixColumns.v(36) " "Inferred latch for \"hhh\[2\]\[7\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[1\]\[0\] MixColumns.v(36) " "Inferred latch for \"hhh\[1\]\[0\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[1\]\[1\] MixColumns.v(36) " "Inferred latch for \"hhh\[1\]\[1\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[1\]\[2\] MixColumns.v(36) " "Inferred latch for \"hhh\[1\]\[2\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[1\]\[3\] MixColumns.v(36) " "Inferred latch for \"hhh\[1\]\[3\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[1\]\[4\] MixColumns.v(36) " "Inferred latch for \"hhh\[1\]\[4\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[1\]\[5\] MixColumns.v(36) " "Inferred latch for \"hhh\[1\]\[5\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[1\]\[6\] MixColumns.v(36) " "Inferred latch for \"hhh\[1\]\[6\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[1\]\[7\] MixColumns.v(36) " "Inferred latch for \"hhh\[1\]\[7\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[0\]\[0\] MixColumns.v(36) " "Inferred latch for \"hhh\[0\]\[0\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[0\]\[1\] MixColumns.v(36) " "Inferred latch for \"hhh\[0\]\[1\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[0\]\[2\] MixColumns.v(36) " "Inferred latch for \"hhh\[0\]\[2\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[0\]\[3\] MixColumns.v(36) " "Inferred latch for \"hhh\[0\]\[3\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[0\]\[4\] MixColumns.v(36) " "Inferred latch for \"hhh\[0\]\[4\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[0\]\[5\] MixColumns.v(36) " "Inferred latch for \"hhh\[0\]\[5\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[0\]\[6\] MixColumns.v(36) " "Inferred latch for \"hhh\[0\]\[6\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hhh\[0\]\[7\] MixColumns.v(36) " "Inferred latch for \"hhh\[0\]\[7\]\" at MixColumns.v(36)" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 "|AES|MixColumns:m2"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "state " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"state\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mixer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mixer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652276360971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey AddRoundKey:m4 " "Elaborating entity \"AddRoundKey\" for hierarchy \"AddRoundKey:m4\"" {  } { { "AES.v" "m4" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652276360973 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "16 " "Found 16 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q15\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q15\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q14\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q14\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q13\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q13\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q12\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q12\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q11\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q11\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q10\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q10\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q9\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q9\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q8\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q8\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q7\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q7\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q6\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q6\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q5\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q5\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q4\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q3\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q2\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q1\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "subBytes:m0\|sbox:q0\|Ram0 " "RAM logic \"subBytes:m0\|sbox:q0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox.v" "Ram0" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652276361295 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652276361295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[0\]\[4\] " "LATCH primitive \"MixColumns:m2\|hhh\[0\]\[4\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[0\]\[3\] " "LATCH primitive \"MixColumns:m2\|hhh\[0\]\[3\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[0\]\[2\] " "LATCH primitive \"MixColumns:m2\|hhh\[0\]\[2\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[0\]\[1\] " "LATCH primitive \"MixColumns:m2\|hhh\[0\]\[1\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[0\]\[0\] " "LATCH primitive \"MixColumns:m2\|hhh\[0\]\[0\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[1\]\[5\] " "LATCH primitive \"MixColumns:m2\|hhh\[1\]\[5\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[1\]\[4\] " "LATCH primitive \"MixColumns:m2\|hhh\[1\]\[4\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[1\]\[3\] " "LATCH primitive \"MixColumns:m2\|hhh\[1\]\[3\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[1\]\[2\] " "LATCH primitive \"MixColumns:m2\|hhh\[1\]\[2\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[1\]\[1\] " "LATCH primitive \"MixColumns:m2\|hhh\[1\]\[1\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[1\]\[0\] " "LATCH primitive \"MixColumns:m2\|hhh\[1\]\[0\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[2\]\[5\] " "LATCH primitive \"MixColumns:m2\|hhh\[2\]\[5\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[2\]\[4\] " "LATCH primitive \"MixColumns:m2\|hhh\[2\]\[4\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[2\]\[3\] " "LATCH primitive \"MixColumns:m2\|hhh\[2\]\[3\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[2\]\[2\] " "LATCH primitive \"MixColumns:m2\|hhh\[2\]\[2\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[2\]\[1\] " "LATCH primitive \"MixColumns:m2\|hhh\[2\]\[1\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[2\]\[0\] " "LATCH primitive \"MixColumns:m2\|hhh\[2\]\[0\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[3\]\[5\] " "LATCH primitive \"MixColumns:m2\|hhh\[3\]\[5\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[3\]\[4\] " "LATCH primitive \"MixColumns:m2\|hhh\[3\]\[4\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[3\]\[3\] " "LATCH primitive \"MixColumns:m2\|hhh\[3\]\[3\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[3\]\[2\] " "LATCH primitive \"MixColumns:m2\|hhh\[3\]\[2\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[3\]\[1\] " "LATCH primitive \"MixColumns:m2\|hhh\[3\]\[1\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[3\]\[0\] " "LATCH primitive \"MixColumns:m2\|hhh\[3\]\[0\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[0\]\[7\] " "LATCH primitive \"MixColumns:m2\|hhh\[0\]\[7\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[0\]\[6\] " "LATCH primitive \"MixColumns:m2\|hhh\[0\]\[6\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[0\]\[5\] " "LATCH primitive \"MixColumns:m2\|hhh\[0\]\[5\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[1\]\[7\] " "LATCH primitive \"MixColumns:m2\|hhh\[1\]\[7\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[1\]\[6\] " "LATCH primitive \"MixColumns:m2\|hhh\[1\]\[6\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[2\]\[7\] " "LATCH primitive \"MixColumns:m2\|hhh\[2\]\[7\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[2\]\[6\] " "LATCH primitive \"MixColumns:m2\|hhh\[2\]\[6\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[3\]\[7\] " "LATCH primitive \"MixColumns:m2\|hhh\[3\]\[7\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MixColumns:m2\|hhh\[3\]\[6\] " "LATCH primitive \"MixColumns:m2\|hhh\[3\]\[6\]\" is permanently enabled" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652276361327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652276361761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652276362194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652276362194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1048 " "Implemented 1048 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652276362286 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652276362286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "792 " "Implemented 792 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652276362286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652276362286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652276362303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 15:39:22 2022 " "Processing ended: Wed May 11 15:39:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652276362303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652276362303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652276362303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652276362303 ""}
