<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cmd_xbar_demux_001.vho"
   type="VHDL"
   library="cmd_xbar_demux_001" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_id_router_001.vho"
   type="VHDL"
   library="id_router_001" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_addr_router_001.vho"
   type="VHDL"
   library="addr_router_001" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator"
   simulator="modelsim" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="memory_s1_translator"
   simulator="riviera" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_translator"
   simulator="modelsim" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_translator"
   simulator="riviera" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_jtag_uart.vhd"
   type="VHDL"
   library="jtag_uart" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_test_bench.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_memory.hex"
   type="HEX"
   library="memory" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_memory.vhd"
   type="VHDL"
   library="memory" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="jtag_uart_sys_inst_reset_bfm" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="jtag_uart_sys_inst_clk_bfm" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys.vhd"
   type="VHDL"
   library="jtag_uart_sys_inst" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_memory_s1_translator.vhd"
   type="VHDL"
   library="jtag_uart_sys_inst" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_jtag_uart_avalon_jtag_slave_translator.vhd"
   type="VHDL"
   library="jtag_uart_sys_inst" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_data_master_translator.vhd"
   type="VHDL"
   library="jtag_uart_sys_inst" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/submodules/jtag_uart_sys_cpu_instruction_master_translator.vhd"
   type="VHDL"
   library="jtag_uart_sys_inst" />
 <file
   path="jtag_uart_sys/testbench/jtag_uart_sys_tb/simulation/jtag_uart_sys_tb.vhd"
   type="VHDL" />
 <topLevel name="jtag_uart_sys_tb" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="jtag_uart_sys_tb.jtag_uart_sys_inst.memory"
   modelPath="jtag_uart_sys_tb.jtag_uart_sys_inst.memory" />
</simPackage>
