# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:27:16 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# -- Compiling module tb
# ** Error: (vlog-13069) fsm_moore_101.v(43): near "reg": syntax error, unexpected reg, expecting ';'.
# End time: 12:27:16 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fsm_moore_101.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:27:44 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# -- Compiling module tb
# ** Error: (vlog-13069) fsm_moore_101.v(71): near "initial": syntax error, unexpected initial, expecting ';'.
# End time: 12:27:44 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fsm_moore_101.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:28:06 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:28:06 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:28:06 on Oct 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm_moore_101(fast)".
# Loading work.tb(fast)
# Loading work.fsm_moore_101(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=1 rst=1 x=0 y=0 $time=10
# clk=0 rst=1 x=0 y=0 $time=20
# clk=1 rst=1 x=1 y=0 $time=30
# clk=0 rst=1 x=0 y=0 $time=40
# clk=1 rst=1 x=1 y=0 $time=50
# clk=0 rst=1 x=0 y=0 $time=60
# clk=1 rst=1 x=0 y=0 $time=70
# clk=0 rst=1 x=0 y=0 $time=80
# clk=1 rst=1 x=1 y=0 $time=90
# clk=0 rst=1 x=0 y=0 $time=100
# clk=1 rst=1 x=1 y=0 $time=110
# clk=0 rst=1 x=0 y=0 $time=120
# clk=1 rst=1 x=0 y=0 $time=130
# clk=0 rst=1 x=0 y=0 $time=140
# clk=1 rst=1 x=1 y=0 $time=150
# clk=0 rst=1 x=0 y=0 $time=160
# clk=1 rst=1 x=1 y=0 $time=170
# clk=0 rst=1 x=0 y=0 $time=180
# clk=1 rst=1 x=0 y=0 $time=190
# clk=0 rst=1 x=0 y=0 $time=200
# clk=1 rst=1 x=1 y=0 $time=210
# clk=0 rst=1 x=0 y=0 $time=220
# clk=1 rst=1 x=1 y=0 $time=230
# clk=0 rst=1 x=0 y=0 $time=240
# clk=1 rst=1 x=0 y=0 $time=250
# clk=0 rst=1 x=0 y=0 $time=260
# clk=1 rst=1 x=1 y=0 $time=270
# clk=0 rst=1 x=0 y=0 $time=280
# clk=1 rst=1 x=1 y=0 $time=290
# clk=0 rst=1 x=0 y=0 $time=300
# clk=1 rst=1 x=0 y=0 $time=310
# clk=0 rst=1 x=0 y=0 $time=320
# clk=1 rst=1 x=1 y=0 $time=330
# clk=0 rst=1 x=0 y=0 $time=340
# clk=1 rst=1 x=1 y=0 $time=350
# clk=0 rst=1 x=0 y=0 $time=360
# clk=1 rst=1 x=0 y=0 $time=370
# clk=0 rst=1 x=0 y=0 $time=380
# clk=1 rst=1 x=1 y=0 $time=390
# ** Note: $stop    : fsm_moore_101.v(69)
#    Time: 400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at fsm_moore_101.v line 69
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:29:14 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:29:14 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:29:18 on Oct 09,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:29:18 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.fsm_moore_101(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=0 rst=1 x=0 y=0 $time=5
# clk=1 rst=1 x=0 y=0 $time=20
# clk=1 rst=1 x=1 y=0 $time=30
# clk=0 rst=1 x=0 y=0 $time=40
# clk=0 rst=1 x=1 y=0 $time=50
# clk=1 rst=1 x=0 y=0 $time=60
# clk=0 rst=1 x=0 y=0 $time=80
# clk=0 rst=1 x=1 y=0 $time=90
# clk=1 rst=1 x=0 y=0 $time=100
# clk=1 rst=1 x=1 y=0 $time=110
# clk=0 rst=1 x=0 y=0 $time=120
# clk=1 rst=1 x=0 y=0 $time=140
# clk=1 rst=1 x=1 y=0 $time=150
# clk=0 rst=1 x=0 y=0 $time=160
# clk=0 rst=1 x=1 y=0 $time=170
# clk=1 rst=1 x=0 y=1 $time=180
# clk=0 rst=1 x=0 y=1 $time=200
# clk=0 rst=1 x=1 y=1 $time=210
# clk=1 rst=1 x=0 y=0 $time=220
# clk=1 rst=1 x=1 y=0 $time=230
# clk=0 rst=1 x=0 y=0 $time=240
# clk=1 rst=1 x=0 y=0 $time=260
# clk=1 rst=1 x=1 y=0 $time=270
# clk=0 rst=1 x=0 y=0 $time=280
# clk=0 rst=1 x=1 y=0 $time=290
# clk=1 rst=1 x=0 y=1 $time=300
# clk=0 rst=1 x=0 y=1 $time=320
# clk=0 rst=1 x=1 y=1 $time=330
# clk=1 rst=1 x=0 y=0 $time=340
# clk=1 rst=1 x=1 y=0 $time=350
# clk=0 rst=1 x=0 y=0 $time=360
# clk=1 rst=1 x=0 y=0 $time=380
# clk=1 rst=1 x=1 y=0 $time=390
# ** Note: $stop    : fsm_moore_101.v(69)
#    Time: 400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at fsm_moore_101.v line 69
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:32:00 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:32:00 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:32:04 on Oct 09,2025, Elapsed time: 0:02:46
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:32:04 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.fsm_moore_101(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=0 rst=1 x=0 y=0 $time=5
# clk=1 rst=1 x=1 y=0 $time=20
# clk=1 rst=1 x=0 y=0 $time=30
# clk=0 rst=1 x=1 y=0 $time=40
# clk=0 rst=1 x=0 y=0 $time=50
# clk=1 rst=1 x=0 y=0 $time=60
# clk=1 rst=1 x=1 y=0 $time=70
# clk=0 rst=1 x=0 y=0 $time=80
# clk=0 rst=1 x=1 y=0 $time=90
# clk=1 rst=1 x=0 y=0 $time=100
# clk=0 rst=1 x=1 y=0 $time=120
# clk=0 rst=1 x=0 y=0 $time=130
# clk=1 rst=1 x=1 y=0 $time=140
# clk=1 rst=1 x=0 y=0 $time=150
# clk=0 rst=1 x=0 y=0 $time=160
# clk=0 rst=1 x=1 y=0 $time=170
# clk=1 rst=1 x=0 y=1 $time=180
# clk=1 rst=1 x=1 y=1 $time=190
# clk=0 rst=1 x=0 y=1 $time=200
# clk=1 rst=1 x=1 y=0 $time=220
# clk=1 rst=1 x=0 y=0 $time=230
# clk=0 rst=1 x=1 y=0 $time=240
# clk=0 rst=1 x=0 y=0 $time=250
# clk=1 rst=1 x=0 y=0 $time=260
# clk=1 rst=1 x=1 y=0 $time=270
# clk=0 rst=1 x=0 y=0 $time=280
# clk=0 rst=1 x=1 y=0 $time=290
# clk=1 rst=1 x=0 y=1 $time=300
# clk=0 rst=1 x=1 y=1 $time=320
# clk=0 rst=1 x=0 y=1 $time=330
# clk=1 rst=1 x=1 y=0 $time=340
# clk=1 rst=1 x=0 y=0 $time=350
# clk=0 rst=1 x=0 y=0 $time=360
# clk=0 rst=1 x=1 y=0 $time=370
# clk=1 rst=1 x=0 y=1 $time=380
# clk=1 rst=1 x=1 y=1 $time=390
# ** Note: $stop    : fsm_moore_101.v(69)
#    Time: 400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at fsm_moore_101.v line 69
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:32:57 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:32:57 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:32:59 on Oct 09,2025, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:33:00 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.fsm_moore_101(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=0 rst=1 x=0 y=0 $time=5
# clk=1 rst=1 x=1 y=0 $time=20
# clk=0 rst=1 x=0 y=0 $time=40
# clk=1 rst=1 x=1 y=0 $time=60
# clk=0 rst=1 x=0 y=0 $time=80
# clk=1 rst=1 x=1 y=0 $time=100
# clk=0 rst=1 x=0 y=0 $time=120
# clk=1 rst=1 x=1 y=0 $time=140
# clk=0 rst=1 x=0 y=0 $time=160
# clk=1 rst=1 x=1 y=0 $time=180
# clk=0 rst=1 x=0 y=0 $time=200
# clk=1 rst=1 x=1 y=0 $time=220
# clk=0 rst=1 x=0 y=0 $time=240
# clk=1 rst=1 x=1 y=0 $time=260
# clk=0 rst=1 x=0 y=0 $time=280
# clk=1 rst=1 x=1 y=0 $time=300
# clk=0 rst=1 x=0 y=0 $time=320
# clk=1 rst=1 x=1 y=0 $time=340
# clk=0 rst=1 x=0 y=0 $time=360
# clk=1 rst=1 x=1 y=0 $time=380
# ** Note: $stop    : fsm_moore_101.v(69)
#    Time: 400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at fsm_moore_101.v line 69
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:34:00 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:34:00 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:34:03 on Oct 09,2025, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:34:03 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.fsm_moore_101(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=0 rst=1 x=0 y=0 $time=5
# clk=1 rst=1 x=0 y=0 $time=20
# clk=0 rst=1 x=1 y=0 $time=40
# clk=1 rst=1 x=1 y=0 $time=60
# clk=0 rst=1 x=0 y=0 $time=80
# clk=1 rst=1 x=0 y=0 $time=100
# clk=0 rst=1 x=1 y=0 $time=120
# clk=1 rst=1 x=1 y=1 $time=140
# clk=0 rst=1 x=0 y=1 $time=160
# clk=1 rst=1 x=0 y=1 $time=180
# clk=0 rst=1 x=1 y=1 $time=200
# clk=1 rst=1 x=1 y=1 $time=220
# clk=0 rst=1 x=0 y=1 $time=240
# clk=1 rst=1 x=0 y=1 $time=260
# clk=0 rst=1 x=1 y=1 $time=280
# clk=1 rst=1 x=1 y=1 $time=300
# clk=0 rst=1 x=0 y=1 $time=320
# clk=1 rst=1 x=0 y=1 $time=340
# clk=0 rst=1 x=1 y=1 $time=360
# clk=1 rst=1 x=1 y=1 $time=380
# ** Note: $stop    : fsm_moore_101.v(69)
#    Time: 400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at fsm_moore_101.v line 69
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:35:13 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:35:13 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:35:16 on Oct 09,2025, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:35:16 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm_moore_101(fast)".
# Loading work.tb(fast)
# Loading work.fsm_moore_101(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=0 rst=1 x=0 y=0 $time=5
# clk=1 rst=1 x=0 y=0 $time=20
# clk=0 rst=1 x=1 y=0 $time=40
# clk=1 rst=1 x=1 y=0 $time=60
# clk=0 rst=1 x=0 y=0 $time=80
# clk=1 rst=1 x=0 y=0 $time=100
# clk=0 rst=1 x=1 y=0 $time=120
# clk=1 rst=1 x=1 y=1 $time=140
# clk=0 rst=1 x=0 y=1 $time=160
# clk=1 rst=1 x=0 y=0 $time=180
# clk=0 rst=1 x=1 y=0 $time=200
# clk=1 rst=1 x=1 y=1 $time=220
# clk=0 rst=1 x=0 y=1 $time=240
# clk=1 rst=1 x=0 y=0 $time=260
# clk=0 rst=1 x=1 y=0 $time=280
# clk=1 rst=1 x=1 y=1 $time=300
# clk=0 rst=1 x=0 y=1 $time=320
# clk=1 rst=1 x=0 y=0 $time=340
# clk=0 rst=1 x=1 y=0 $time=360
# clk=1 rst=1 x=1 y=1 $time=380
# ** Note: $stop    : fsm_moore_101.v(69)
#    Time: 400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at fsm_moore_101.v line 69
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:47:19 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# ** Error: (vlog-13069) fsm_moore_101.v(32): near "-:": syntax error, unexpected -:, expecting ':'.
# -- Compiling module tb
# End time: 12:47:20 on Oct 09,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fsm_moore_101.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:47:41 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:47:41 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:47:44 on Oct 09,2025, Elapsed time: 0:12:28
# Errors: 4, Warnings: 0
# vsim tb 
# Start time: 12:47:44 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm_moore_101(fast)".
# Loading work.tb(fast)
# Loading work.fsm_moore_101(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=0 rst=1 x=0 y=0 $time=5
# clk=1 rst=1 x=0 y=0 $time=20
# clk=0 rst=1 x=1 y=0 $time=40
# clk=1 rst=1 x=1 y=0 $time=60
# clk=0 rst=1 x=0 y=0 $time=80
# clk=1 rst=1 x=0 y=0 $time=100
# clk=0 rst=1 x=1 y=0 $time=120
# clk=1 rst=1 x=1 y=1 $time=140
# clk=0 rst=1 x=0 y=1 $time=160
# clk=1 rst=1 x=0 y=0 $time=180
# clk=0 rst=1 x=1 y=0 $time=200
# clk=1 rst=1 x=1 y=0 $time=220
# clk=0 rst=1 x=0 y=0 $time=240
# clk=1 rst=1 x=0 y=0 $time=260
# clk=0 rst=1 x=1 y=0 $time=280
# clk=1 rst=1 x=1 y=1 $time=300
# clk=0 rst=1 x=0 y=1 $time=320
# clk=1 rst=1 x=0 y=0 $time=340
# clk=0 rst=1 x=1 y=0 $time=360
# clk=1 rst=1 x=1 y=0 $time=380
# ** Note: $stop    : fsm_moore_101.v(69)
#    Time: 400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at fsm_moore_101.v line 69
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:49:25 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_101.v "+acc" 
# -- Compiling module fsm_moore_101
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:49:25 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:49:28 on Oct 09,2025, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:49:28 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.fsm_moore_101(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=0 rst=1 x=0 y=0 $time=5
# clk=1 rst=1 x=1 y=0 $time=20
# clk=0 rst=1 x=1 y=0 $time=40
# clk=1 rst=1 x=0 y=0 $time=60
# clk=0 rst=1 x=0 y=0 $time=80
# clk=1 rst=1 x=1 y=0 $time=100
# clk=0 rst=1 x=1 y=0 $time=120
# clk=1 rst=1 x=0 y=1 $time=140
# clk=0 rst=1 x=1 y=1 $time=160
# clk=1 rst=1 x=1 y=0 $time=180
# clk=0 rst=1 x=0 y=0 $time=200
# clk=1 rst=1 x=0 y=0 $time=220
# clk=0 rst=1 x=1 y=0 $time=240
# clk=1 rst=1 x=1 y=1 $time=260
# clk=0 rst=1 x=0 y=1 $time=280
# clk=1 rst=1 x=1 y=0 $time=300
# clk=0 rst=1 x=1 y=0 $time=320
# clk=1 rst=1 x=0 y=0 $time=340
# clk=0 rst=1 x=0 y=0 $time=360
# clk=1 rst=1 x=1 y=0 $time=380
# ** Note: $stop    : fsm_moore_101.v(69)
#    Time: 400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at fsm_moore_101.v line 69
# End time: 13:00:03 on Oct 09,2025, Elapsed time: 0:10:35
# Errors: 0, Warnings: 0
