

================================================================
== Vitis HLS Report for 'input_layer'
================================================================
* Date:           Tue Nov 26 16:00:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     1281|  8390657|  12.810 us|  83.907 ms|  1281|  8390657|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179  |input_layer_Pipeline_WEIGHTS_LOOP_0  |        2|    65541|  20.000 ns|  0.655 ms|    2|  65541|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_0  |     1280|  8390656|  10 ~ 65552|          -|          -|   128|        no|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    233|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    3|     449|    482|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    137|    -|
|Register         |        -|    -|     210|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    3|     659|    852|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179  |input_layer_Pipeline_WEIGHTS_LOOP_0  |        8|   2|  449|  476|    0|
    |mul_16s_17ns_33_1_1_U52                         |mul_16s_17ns_33_1_1                  |        0|   1|    0|    6|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                     |        8|   3|  449|  482|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |BIASES_U         |input_layer_BIASES_ROM_AUTO_1R         |        1|  0|   0|    0|   243|    8|     1|         1944|
    |WEIGHTS_INDEX_U  |input_layer_WEIGHTS_INDEX_ROM_AUTO_1R  |        1|  0|   0|    0|   244|   14|     1|         3416|
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                       |        2|  0|   0|    0|   487|   22|     2|         5360|
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_i_i70_fu_485_p2          |         +|   0|  0|  15|           8|           1|
    |add_ln64_fu_210_p2           |         +|   0|  0|  15|           8|           1|
    |add_ln67_1_fu_435_p2         |         +|   0|  0|  23|          16|          16|
    |add_ln67_fu_421_p2           |         +|   0|  0|  24|          17|          17|
    |leaked_membrane_1_fu_275_p2  |         +|   0|  0|  23|          16|          16|
    |and_ln171_1_fu_334_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln171_2_fu_339_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln171_3_fu_361_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln171_4_fu_367_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln171_5_fu_385_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln171_fu_294_p2          |       and|   0|  0|   2|           1|           1|
    |and_ln67_1_fu_467_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln67_fu_455_p2           |       and|   0|  0|   2|           1|           1|
    |icmp_ln178_fu_507_p2         |      icmp|   0|  0|  23|          16|           7|
    |icmp_ln64_fu_204_p2          |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln69_fu_496_p2          |      icmp|   0|  0|  17|          14|          14|
    |or_ln171_1_fu_398_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln171_2_fu_304_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln171_3_fu_373_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln171_4_fu_328_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln171_fu_350_p2           |        or|   0|  0|   2|           1|           1|
    |leaked_membrane_2_fu_404_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln171_fu_390_p3       |    select|   0|  0|  17|           1|          15|
    |xor_ln171_1_fu_299_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_2_fu_344_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_3_fu_356_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_4_fu_310_p2        |       xor|   0|  0|   2|           1|           1|
    |xor_ln171_5_fu_379_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_6_fu_322_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_fu_288_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_1_fu_461_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_2_fu_473_p2         |       xor|   0|  0|   2|           1|           1|
    |xor_ln67_fu_449_p2           |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 233|         128|         143|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |NEURONS_MEMBRANE_address0          |  14|          3|    8|         24|
    |NEURONS_MEMBRANE_d0                |  31|          6|   16|         96|
    |ap_NS_fsm                          |  65|         13|    1|         13|
    |ap_phi_mux_empty_28_phi_fu_173_p4  |   9|          2|   16|         32|
    |empty_28_reg_170                   |   9|          2|   16|         32|
    |neuron_index_fu_70                 |   9|          2|    8|         16|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 137|         28|   65|        213|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |BIASES_load_reg_623                                          |   8|   0|    8|          0|
    |NEURONS_MEMBRANE_addr_reg_568                                |   8|   0|    8|          0|
    |NEURONS_MEMBRANE_load_1_reg_670                              |  16|   0|   16|          0|
    |NEURONS_MEMBRANE_load_reg_573                                |  16|   0|   16|          0|
    |WEIGHTS_INDEX_load_reg_661                                   |  14|   0|   14|          0|
    |add_ln64_reg_556                                             |   8|   0|    8|          0|
    |and_ln67_1_reg_633                                           |   1|   0|    1|          0|
    |and_ln67_reg_629                                             |   1|   0|    1|          0|
    |ap_CS_fsm                                                    |  12|   0|   12|          0|
    |empty_28_reg_170                                             |  16|   0|   16|          0|
    |empty_reg_641                                                |   7|   0|    7|          0|
    |grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln178_reg_676                                           |   1|   0|    1|          0|
    |icmp_ln69_reg_666                                            |   1|   0|    1|          0|
    |leaked_membrane_2_reg_617                                    |  16|   0|   16|          0|
    |leaked_membrane_reg_589                                      |  16|   0|   16|          0|
    |mul_ln171_reg_578                                            |  33|   0|   33|          0|
    |neuron_index_fu_70                                           |   8|   0|    8|          0|
    |tmp_2_reg_594                                                |   1|   0|    1|          0|
    |tmp_3_reg_600                                                |   1|   0|    1|          0|
    |tmp_5_reg_605                                                |   1|   0|    1|          0|
    |tmp_reg_583                                                  |   1|   0|    1|          0|
    |weight_index_reg_656                                         |  14|   0|   14|          0|
    |xor_ln67_2_reg_637                                           |   1|   0|    1|          0|
    |zext_ln64_reg_561                                            |   8|   0|   64|         56|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 210|   0|  266|         56|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|       input_layer|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|       input_layer|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|       input_layer|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|       input_layer|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|       input_layer|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|       input_layer|  return value|
|p_read                     |   in|   32|     ap_none|            p_read|        scalar|
|p_read1                    |   in|   32|     ap_none|           p_read1|        scalar|
|p_read2                    |   in|   32|     ap_none|           p_read2|        scalar|
|p_read3                    |   in|   32|     ap_none|           p_read3|        scalar|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|   16|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_STATE_address0     |  out|    8|   ap_memory|     NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|     NEURONS_STATE|         array|
|NEURONS_STATE_we0          |  out|    1|   ap_memory|     NEURONS_STATE|         array|
|NEURONS_STATE_d0           |  out|    1|   ap_memory|     NEURONS_STATE|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 13 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 14 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 15 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 16 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 17 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 18 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln64 = store i8 0, i8 %neuron_index" [src/RNI.cpp:64]   --->   Operation 19 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body" [src/RNI.cpp:64]   --->   Operation 20 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%neuron_index_1 = load i8 %neuron_index"   --->   Operation 21 'load' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%icmp_ln64 = icmp_eq  i8 %neuron_index_1, i8 128" [src/RNI.cpp:64]   --->   Operation 22 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%add_ln64 = add i8 %neuron_index_1, i8 1" [src/RNI.cpp:64]   --->   Operation 23 'add' 'add_ln64' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.body.split_ifconv, void %for.end32" [src/RNI.cpp:64]   --->   Operation 24 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %neuron_index_1" [src/RNI.cpp:64]   --->   Operation 25 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln64" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 26 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 27 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [src/RNI.cpp:76]   --->   Operation 28 'ret' 'ret_ln76' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 29 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 30 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (5.58ns)   --->   "%mul_ln171 = mul i33 %sext_ln171, i33 59296" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 31 'mul' 'mul_ln171' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%leaked_membrane = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %mul_ln171, i32 16, i32 31" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 33 'partselect' 'leaked_membrane' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 31" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 34 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 15" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 35 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 36 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%BIASES_addr = getelementptr i8 %BIASES, i64 0, i64 %zext_ln64" [src/RNI.cpp:67]   --->   Operation 37 'getelementptr' 'BIASES_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%BIASES_load = load i8 %BIASES_addr" [src/RNI.cpp:67]   --->   Operation 38 'load' 'BIASES_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 243> <ROM>

State 5 <SV = 4> <Delay = 5.81>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i1 %tmp_3" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 39 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (2.07ns)   --->   "%leaked_membrane_1 = add i16 %zext_ln171, i16 %leaked_membrane" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 40 'add' 'leaked_membrane_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %leaked_membrane_1, i32 15" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 41 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%xor_ln171 = xor i1 %tmp_4, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 42 'xor' 'xor_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%and_ln171 = and i1 %tmp_2, i1 %xor_ln171" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 43 'and' 'and_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_2)   --->   "%xor_ln171_1 = xor i1 %tmp_2, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 44 'xor' 'xor_ln171_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln171_2 = or i1 %tmp_4, i1 %xor_ln171_1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 45 'or' 'or_ln171_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_3)   --->   "%xor_ln171_4 = xor i1 %tmp_5, i1 %or_ln171_2" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 46 'xor' 'xor_ln171_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 47 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_4)   --->   "%xor_ln171_6 = xor i1 %tmp_6, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 48 'xor' 'xor_ln171_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_4)   --->   "%or_ln171_4 = or i1 %or_ln171_2, i1 %xor_ln171_6" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 49 'or' 'or_ln171_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_4)   --->   "%and_ln171_1 = and i1 %tmp_5, i1 %or_ln171_4" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 50 'and' 'and_ln171_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%and_ln171_2 = and i1 %and_ln171, i1 %tmp_5" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 51 'and' 'and_ln171_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_3)   --->   "%xor_ln171_2 = xor i1 %xor_ln171_4, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 52 'xor' 'xor_ln171_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_3)   --->   "%or_ln171 = or i1 %tmp_4, i1 %xor_ln171_2" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 53 'or' 'or_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_3)   --->   "%xor_ln171_3 = xor i1 %tmp, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 54 'xor' 'xor_ln171_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln171_3 = and i1 %or_ln171, i1 %xor_ln171_3" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 55 'and' 'and_ln171_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln171_4 = and i1 %tmp_4, i1 %and_ln171_1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 56 'and' 'and_ln171_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%or_ln171_3 = or i1 %and_ln171_2, i1 %and_ln171_4" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 57 'or' 'or_ln171_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%xor_ln171_5 = xor i1 %or_ln171_3, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 58 'xor' 'xor_ln171_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%and_ln171_5 = and i1 %tmp, i1 %xor_ln171_5" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 59 'and' 'and_ln171_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node leaked_membrane_2)   --->   "%select_ln171 = select i1 %and_ln171_3, i16 32767, i16 32768" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 60 'select' 'select_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln171_1 = or i1 %and_ln171_3, i1 %and_ln171_5" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 61 'or' 'or_ln171_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.80ns) (out node of the LUT)   --->   "%leaked_membrane_2 = select i1 %or_ln171_1, i16 %select_ln171, i16 %leaked_membrane_1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 62 'select' 'leaked_membrane_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/2] (3.25ns)   --->   "%BIASES_load = load i8 %BIASES_addr" [src/RNI.cpp:67]   --->   Operation 63 'load' 'BIASES_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 243> <ROM>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [src/RNI.cpp:64]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/RNI.cpp:64]   --->   Operation 65 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i16 %leaked_membrane_2" [src/RNI.cpp:67]   --->   Operation 66 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i8 %BIASES_load" [src/RNI.cpp:67]   --->   Operation 67 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i8 %BIASES_load" [src/RNI.cpp:67]   --->   Operation 68 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.07ns)   --->   "%add_ln67 = add i17 %sext_ln67, i17 %sext_ln67_1" [src/RNI.cpp:67]   --->   Operation 69 'add' 'add_ln67' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln67, i32 16" [src/RNI.cpp:67]   --->   Operation 70 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.07ns)   --->   "%add_ln67_1 = add i16 %leaked_membrane_2, i16 %sext_ln67_2" [src/RNI.cpp:67]   --->   Operation 71 'add' 'add_ln67_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 %add_ln67_1, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:67]   --->   Operation 72 'store' 'store_ln67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_1, i32 15" [src/RNI.cpp:67]   --->   Operation 73 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%xor_ln67 = xor i1 %tmp_7, i1 1" [src/RNI.cpp:67]   --->   Operation 74 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln67 = and i1 %tmp_8, i1 %xor_ln67" [src/RNI.cpp:67]   --->   Operation 75 'and' 'and_ln67' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_1)   --->   "%xor_ln67_1 = xor i1 %tmp_8, i1 1" [src/RNI.cpp:67]   --->   Operation 76 'xor' 'xor_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln67_1 = and i1 %tmp_7, i1 %xor_ln67_1" [src/RNI.cpp:67]   --->   Operation 77 'and' 'and_ln67_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.97ns)   --->   "%xor_ln67_2 = xor i1 %tmp_7, i1 %tmp_8" [src/RNI.cpp:67]   --->   Operation 78 'xor' 'xor_ln67_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %xor_ln67_2, void %WEIGHTS_LOOP_0, void %if.end.i.i.i142" [src/RNI.cpp:67]   --->   Operation 79 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %and_ln67, void %if.else.i.i.i153, void %if.then2.i.i.i152" [src/RNI.cpp:67]   --->   Operation 80 'br' 'br_ln67' <Predicate = (xor_ln67_2)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %and_ln67_1, void %if.end15.i.i.i160, void %if.then9.i.i.i159" [src/RNI.cpp:67]   --->   Operation 81 'br' 'br_ln67' <Predicate = (xor_ln67_2 & !and_ln67)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 32768, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:67]   --->   Operation 82 'store' 'store_ln67' <Predicate = (xor_ln67_2 & !and_ln67 & and_ln67_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln67 = br void %if.end15.i.i.i160" [src/RNI.cpp:67]   --->   Operation 83 'br' 'br_ln67' <Predicate = (xor_ln67_2 & !and_ln67 & and_ln67_1)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln67 = br void %WEIGHTS_LOOP_0" [src/RNI.cpp:67]   --->   Operation 84 'br' 'br_ln67' <Predicate = (xor_ln67_2 & !and_ln67)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 32767, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:67]   --->   Operation 85 'store' 'store_ln67' <Predicate = (xor_ln67_2 & and_ln67)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln67 = br void %WEIGHTS_LOOP_0" [src/RNI.cpp:67]   --->   Operation 86 'br' 'br_ln67' <Predicate = (xor_ln67_2 & and_ln67)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty = trunc i8 %neuron_index_1"   --->   Operation 87 'trunc' 'empty' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.12>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln64" [src/RNI.cpp:69]   --->   Operation 88 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:69]   --->   Operation 89 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i7 %empty"   --->   Operation 90 'zext' 'neuron_index_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.87ns)   --->   "%add_i_i70 = add i8 %neuron_index_cast_cast, i8 1"   --->   Operation 91 'add' 'add_i_i70' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%conv_i58 = zext i8 %add_i_i70"   --->   Operation 92 'zext' 'conv_i58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_1 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i58"   --->   Operation 93 'getelementptr' 'WEIGHTS_INDEX_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_1"   --->   Operation 94 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_8 : Operation 95 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_1 = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:71]   --->   Operation 95 'load' 'NEURONS_MEMBRANE_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 9 <SV = 8> <Delay = 6.65>
ST_9 : Operation 96 [1/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:69]   --->   Operation 96 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_9 : Operation 97 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_1"   --->   Operation 97 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_9 : Operation 98 [1/1] (1.81ns)   --->   "%icmp_ln69 = icmp_ult  i14 %weight_index, i14 %WEIGHTS_INDEX_load" [src/RNI.cpp:69]   --->   Operation 98 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_1 = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:71]   --->   Operation 99 'load' 'NEURONS_MEMBRANE_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_9 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc30, void %for.body18.lr.ph" [src/RNI.cpp:69]   --->   Operation 100 'br' 'br_ln69' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 101 [2/2] (1.58ns)   --->   "%call_ln69 = call void @input_layer_Pipeline_WEIGHTS_LOOP_0, i14 %weight_index, i16 %NEURONS_MEMBRANE_load_1, i14 %WEIGHTS_INDEX_load, i32 %p_read_7, i32 %p_read16, i32 %p_read_6, i32 %p_read_5, i16 %p_loc, i8 %WEIGHTS" [src/RNI.cpp:69]   --->   Operation 101 'call' 'call_ln69' <Predicate = (icmp_ln69)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln69 = call void @input_layer_Pipeline_WEIGHTS_LOOP_0, i14 %weight_index, i16 %NEURONS_MEMBRANE_load_1, i14 %WEIGHTS_INDEX_load, i32 %p_read_7, i32 %p_read16, i32 %p_read_6, i32 %p_read_5, i16 %p_loc, i8 %WEIGHTS" [src/RNI.cpp:69]   --->   Operation 102 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.98>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%p_loc_load = load i16 %p_loc"   --->   Operation 103 'load' 'p_loc_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 %p_loc_load, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:71]   --->   Operation 104 'store' 'store_ln71' <Predicate = (icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_11 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln74 = br void %for.inc30" [src/RNI.cpp:74]   --->   Operation 105 'br' 'br_ln74' <Predicate = (icmp_ln69)> <Delay = 1.58>
ST_11 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln178)   --->   "%empty_28 = phi i16 %p_loc_load, void %for.body18.lr.ph, i16 %NEURONS_MEMBRANE_load_1, void %WEIGHTS_LOOP_0" [src/RNI.cpp:71]   --->   Operation 106 'phi' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (2.07ns) (out node of the LUT)   --->   "%icmp_ln178 = icmp_sgt  i16 %empty_28, i16 126" [src/RNI.cpp:178->src/RNI.cpp:74]   --->   Operation 107 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit, void %if.then.i" [src/RNI.cpp:178->src/RNI.cpp:74]   --->   Operation 108 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln64" [src/RNI.cpp:180->src/RNI.cpp:74]   --->   Operation 109 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln180 = store i1 1, i8 %NEURONS_STATE_addr" [src/RNI.cpp:180->src/RNI.cpp:74]   --->   Operation 110 'store' 'store_ln180' <Predicate = (icmp_ln178)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln181 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:181->src/RNI.cpp:74]   --->   Operation 111 'store' 'store_ln181' <Predicate = (icmp_ln178)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln182 = br void %_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit" [src/RNI.cpp:182->src/RNI.cpp:74]   --->   Operation 112 'br' 'br_ln182' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln64 = store i8 %add_ln64, i8 %neuron_index" [src/RNI.cpp:64]   --->   Operation 113 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body" [src/RNI.cpp:64]   --->   Operation 114 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ BIASES]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neuron_index            (alloca           ) [ 0111111111111]
p_read_5                (read             ) [ 0011111111111]
p_read_6                (read             ) [ 0011111111111]
p_read16                (read             ) [ 0011111111111]
p_read_7                (read             ) [ 0011111111111]
p_loc                   (alloca           ) [ 0011111111111]
store_ln64              (store            ) [ 0000000000000]
br_ln64                 (br               ) [ 0000000000000]
neuron_index_1          (load             ) [ 0001111100000]
icmp_ln64               (icmp             ) [ 0011111111111]
add_ln64                (add              ) [ 0001111111111]
br_ln64                 (br               ) [ 0000000000000]
zext_ln64               (zext             ) [ 0001111111110]
NEURONS_MEMBRANE_addr   (getelementptr    ) [ 0001111111111]
ret_ln76                (ret              ) [ 0000000000000]
NEURONS_MEMBRANE_load   (load             ) [ 0000100000000]
sext_ln171              (sext             ) [ 0000000000000]
mul_ln171               (mul              ) [ 0000010000000]
tmp                     (bitselect        ) [ 0000010000000]
leaked_membrane         (partselect       ) [ 0000010000000]
tmp_2                   (bitselect        ) [ 0000010000000]
tmp_3                   (bitselect        ) [ 0000010000000]
tmp_5                   (bitselect        ) [ 0000010000000]
BIASES_addr             (getelementptr    ) [ 0000010000000]
zext_ln171              (zext             ) [ 0000000000000]
leaked_membrane_1       (add              ) [ 0000000000000]
tmp_4                   (bitselect        ) [ 0000000000000]
xor_ln171               (xor              ) [ 0000000000000]
and_ln171               (and              ) [ 0000000000000]
xor_ln171_1             (xor              ) [ 0000000000000]
or_ln171_2              (or               ) [ 0000000000000]
xor_ln171_4             (xor              ) [ 0000000000000]
tmp_6                   (bitselect        ) [ 0000000000000]
xor_ln171_6             (xor              ) [ 0000000000000]
or_ln171_4              (or               ) [ 0000000000000]
and_ln171_1             (and              ) [ 0000000000000]
and_ln171_2             (and              ) [ 0000000000000]
xor_ln171_2             (xor              ) [ 0000000000000]
or_ln171                (or               ) [ 0000000000000]
xor_ln171_3             (xor              ) [ 0000000000000]
and_ln171_3             (and              ) [ 0000000000000]
and_ln171_4             (and              ) [ 0000000000000]
or_ln171_3              (or               ) [ 0000000000000]
xor_ln171_5             (xor              ) [ 0000000000000]
and_ln171_5             (and              ) [ 0000000000000]
select_ln171            (select           ) [ 0000000000000]
or_ln171_1              (or               ) [ 0000000000000]
leaked_membrane_2       (select           ) [ 0000001000000]
BIASES_load             (load             ) [ 0000001000000]
speclooptripcount_ln64  (speclooptripcount) [ 0000000000000]
specloopname_ln64       (specloopname     ) [ 0000000000000]
sext_ln67               (sext             ) [ 0000000000000]
sext_ln67_1             (sext             ) [ 0000000000000]
sext_ln67_2             (sext             ) [ 0000000000000]
add_ln67                (add              ) [ 0000000000000]
tmp_7                   (bitselect        ) [ 0000000000000]
add_ln67_1              (add              ) [ 0000000000000]
store_ln67              (store            ) [ 0000000000000]
tmp_8                   (bitselect        ) [ 0000000000000]
xor_ln67                (xor              ) [ 0000000000000]
and_ln67                (and              ) [ 0011111111111]
xor_ln67_1              (xor              ) [ 0000000000000]
and_ln67_1              (and              ) [ 0000000100000]
xor_ln67_2              (xor              ) [ 0011111111111]
br_ln67                 (br               ) [ 0000000000000]
br_ln67                 (br               ) [ 0000000000000]
br_ln67                 (br               ) [ 0000000000000]
store_ln67              (store            ) [ 0000000000000]
br_ln67                 (br               ) [ 0000000000000]
br_ln67                 (br               ) [ 0000000000000]
store_ln67              (store            ) [ 0000000000000]
br_ln67                 (br               ) [ 0000000000000]
empty                   (trunc            ) [ 0000000010000]
WEIGHTS_INDEX_addr      (getelementptr    ) [ 0000000001000]
neuron_index_cast_cast  (zext             ) [ 0000000000000]
add_i_i70               (add              ) [ 0000000000000]
conv_i58                (zext             ) [ 0000000000000]
WEIGHTS_INDEX_addr_1    (getelementptr    ) [ 0000000001000]
weight_index            (load             ) [ 0000000000100]
WEIGHTS_INDEX_load      (load             ) [ 0000000000100]
icmp_ln69               (icmp             ) [ 0011111111111]
NEURONS_MEMBRANE_load_1 (load             ) [ 0011111111111]
br_ln69                 (br               ) [ 0011111111111]
call_ln69               (call             ) [ 0000000000000]
p_loc_load              (load             ) [ 0000000000000]
store_ln71              (store            ) [ 0000000000000]
br_ln74                 (br               ) [ 0000000000000]
empty_28                (phi              ) [ 0000000000010]
icmp_ln178              (icmp             ) [ 0011111111111]
br_ln178                (br               ) [ 0000000000000]
NEURONS_STATE_addr      (getelementptr    ) [ 0000000000000]
store_ln180             (store            ) [ 0000000000000]
store_ln181             (store            ) [ 0000000000000]
br_ln182                (br               ) [ 0000000000000]
store_ln64              (store            ) [ 0000000000000]
br_ln64                 (br               ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="BIASES">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BIASES"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="WEIGHTS">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_layer_Pipeline_WEIGHTS_LOOP_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="neuron_index_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neuron_index/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_5_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_6_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read16_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_7_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/2 store_ln67/6 store_ln67/7 store_ln67/7 NEURONS_MEMBRANE_load_1/8 store_ln71/11 store_ln181/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="BIASES_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="2"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIASES_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BIASES_load/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="WEIGHTS_INDEX_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="6"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="0"/>
<pin id="142" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="144" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
<pin id="145" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index/8 WEIGHTS_INDEX_load/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="WEIGHTS_INDEX_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr_1/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="NEURONS_STATE_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="9"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln180_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/11 "/>
</bind>
</comp>

<comp id="170" class="1005" name="empty_28_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="172" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_28 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="empty_28_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="16" slack="2"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_28/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="14" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="0" index="3" bw="14" slack="0"/>
<pin id="184" dir="0" index="4" bw="32" slack="8"/>
<pin id="185" dir="0" index="5" bw="32" slack="8"/>
<pin id="186" dir="0" index="6" bw="32" slack="8"/>
<pin id="187" dir="0" index="7" bw="32" slack="8"/>
<pin id="188" dir="0" index="8" bw="16" slack="8"/>
<pin id="189" dir="0" index="9" bw="8" slack="0"/>
<pin id="190" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln64_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="neuron_index_1_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_index_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln64_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln64_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln64_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln171_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln171/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mul_ln171_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="17" slack="0"/>
<pin id="227" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln171/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="33" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="leaked_membrane_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="33" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="6" slack="0"/>
<pin id="243" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="leaked_membrane/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="33" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="33" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="33" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln171_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="leaked_membrane_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="1"/>
<pin id="278" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="leaked_membrane_1/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln171_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln171_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="xor_ln171_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_1/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln171_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_2/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln171_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_4/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_6_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="33" slack="1"/>
<pin id="318" dir="0" index="2" bw="7" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln171_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_6/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_ln171_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_4/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln171_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_1/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="and_ln171_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="1"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_2/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xor_ln171_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_2/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln171_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="xor_ln171_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_3/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="and_ln171_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_3/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="and_ln171_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_4/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln171_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_3/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="xor_ln171_5_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_5/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="and_ln171_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_5/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln171_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="0" index="2" bw="16" slack="0"/>
<pin id="394" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln171/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln171_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_1/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="leaked_membrane_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="0" index="2" bw="16" slack="0"/>
<pin id="408" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leaked_membrane_2/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln67_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="1"/>
<pin id="414" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sext_ln67_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="1"/>
<pin id="417" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_1/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln67_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_2/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln67_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_7_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="17" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln67_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="1"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_8_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="16" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln67_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="and_ln67_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln67_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_1/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="and_ln67_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67_1/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="xor_ln67_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_2/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="empty_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="481" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="neuron_index_cast_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="1"/>
<pin id="484" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuron_index_cast_cast/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_i_i70_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i70/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="conv_i58_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i58/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln69_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="14" slack="0"/>
<pin id="498" dir="0" index="1" bw="14" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_loc_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="10"/>
<pin id="504" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln178_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/11 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln64_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="10"/>
<pin id="515" dir="0" index="1" bw="8" slack="11"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/12 "/>
</bind>
</comp>

<comp id="517" class="1005" name="neuron_index_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="neuron_index "/>
</bind>
</comp>

<comp id="524" class="1005" name="p_read_5_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="8"/>
<pin id="526" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="529" class="1005" name="p_read_6_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="8"/>
<pin id="531" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="534" class="1005" name="p_read16_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="8"/>
<pin id="536" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_read16 "/>
</bind>
</comp>

<comp id="539" class="1005" name="p_read_7_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="8"/>
<pin id="541" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="544" class="1005" name="p_loc_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="8"/>
<pin id="546" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln64_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="10"/>
<pin id="558" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

<comp id="561" class="1005" name="zext_ln64_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="2"/>
<pin id="563" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="568" class="1005" name="NEURONS_MEMBRANE_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="1"/>
<pin id="570" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="NEURONS_MEMBRANE_load_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load "/>
</bind>
</comp>

<comp id="578" class="1005" name="mul_ln171_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="33" slack="1"/>
<pin id="580" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln171 "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="589" class="1005" name="leaked_membrane_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="1"/>
<pin id="591" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="leaked_membrane "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_2_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_3_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_5_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="612" class="1005" name="BIASES_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="1"/>
<pin id="614" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="BIASES_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="leaked_membrane_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="1"/>
<pin id="619" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="leaked_membrane_2 "/>
</bind>
</comp>

<comp id="623" class="1005" name="BIASES_load_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="BIASES_load "/>
</bind>
</comp>

<comp id="629" class="1005" name="and_ln67_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln67 "/>
</bind>
</comp>

<comp id="633" class="1005" name="and_ln67_1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln67_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="xor_ln67_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln67_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="empty_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="1"/>
<pin id="643" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="646" class="1005" name="WEIGHTS_INDEX_addr_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="1"/>
<pin id="648" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="WEIGHTS_INDEX_addr_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="weight_index_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="14" slack="1"/>
<pin id="658" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="661" class="1005" name="WEIGHTS_INDEX_load_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="14" slack="1"/>
<pin id="663" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_load "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln69_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="2"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="670" class="1005" name="NEURONS_MEMBRANE_load_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="1"/>
<pin id="672" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="icmp_ln178_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="130" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="68" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="191"><net_src comp="64" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="137" pin="7"/><net_sink comp="179" pin=1"/></net>

<net id="193"><net_src comp="109" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="194"><net_src comp="137" pin="3"/><net_sink comp="179" pin=3"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="179" pin=9"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="201" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="201" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="224" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="224" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="224" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="224" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="280" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="48" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="304" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="294" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="310" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="280" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="48" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="350" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="280" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="334" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="339" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="361" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="361" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="385" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="390" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="275" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="425"><net_src comp="412" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="415" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="62" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="40" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="418" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="440"><net_src comp="435" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="446"><net_src comp="46" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="44" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="427" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="48" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="441" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="441" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="48" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="427" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="427" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="441" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="28" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="500"><net_src comp="137" pin="7"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="137" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="511"><net_src comp="173" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="520"><net_src comp="70" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="527"><net_src comp="78" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="179" pin=7"/></net>

<net id="532"><net_src comp="84" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="179" pin=6"/></net>

<net id="537"><net_src comp="90" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="179" pin=5"/></net>

<net id="542"><net_src comp="96" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="547"><net_src comp="74" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="179" pin=8"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="559"><net_src comp="210" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="564"><net_src comp="216" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="571"><net_src comp="102" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="576"><net_src comp="109" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="581"><net_src comp="224" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="586"><net_src comp="230" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="592"><net_src comp="238" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="597"><net_src comp="248" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="603"><net_src comp="256" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="608"><net_src comp="264" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="615"><net_src comp="115" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="620"><net_src comp="404" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="626"><net_src comp="122" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="632"><net_src comp="455" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="467" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="473" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="479" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="649"><net_src comp="130" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="654"><net_src comp="147" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="659"><net_src comp="137" pin="7"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="664"><net_src comp="137" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="669"><net_src comp="496" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="109" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="679"><net_src comp="507" pin="2"/><net_sink comp="676" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEMBRANE | {6 7 11 12 }
	Port: BIASES | {}
	Port: WEIGHTS_INDEX | {}
	Port: WEIGHTS | {}
	Port: NEURONS_STATE | {11 }
 - Input state : 
	Port: input_layer : p_read | {1 }
	Port: input_layer : p_read1 | {1 }
	Port: input_layer : p_read2 | {1 }
	Port: input_layer : p_read3 | {1 }
	Port: input_layer : NEURONS_MEMBRANE | {2 3 8 9 }
	Port: input_layer : BIASES | {4 5 }
	Port: input_layer : WEIGHTS_INDEX | {8 9 }
	Port: input_layer : WEIGHTS | {9 10 }
	Port: input_layer : NEURONS_STATE | {}
  - Chain level:
	State 1
		store_ln64 : 1
	State 2
		icmp_ln64 : 1
		add_ln64 : 1
		br_ln64 : 2
		zext_ln64 : 1
		NEURONS_MEMBRANE_addr : 2
		NEURONS_MEMBRANE_load : 3
	State 3
	State 4
		mul_ln171 : 1
		tmp : 2
		leaked_membrane : 2
		tmp_2 : 2
		tmp_3 : 2
		tmp_5 : 2
		BIASES_load : 1
	State 5
		leaked_membrane_1 : 1
		tmp_4 : 2
		xor_ln171 : 3
		and_ln171 : 3
		or_ln171_2 : 3
		xor_ln171_4 : 3
		xor_ln171_6 : 1
		or_ln171_4 : 3
		and_ln171_1 : 3
		and_ln171_2 : 3
		xor_ln171_2 : 3
		or_ln171 : 3
		and_ln171_3 : 3
		and_ln171_4 : 3
		or_ln171_3 : 3
		xor_ln171_5 : 3
		and_ln171_5 : 3
		select_ln171 : 3
		or_ln171_1 : 3
		leaked_membrane_2 : 3
	State 6
		add_ln67 : 1
		tmp_7 : 2
		add_ln67_1 : 1
		store_ln67 : 2
		tmp_8 : 2
		xor_ln67 : 3
		and_ln67 : 3
		xor_ln67_1 : 3
		and_ln67_1 : 3
		xor_ln67_2 : 3
		br_ln67 : 3
		br_ln67 : 3
		br_ln67 : 3
	State 7
	State 8
		weight_index : 1
		add_i_i70 : 1
		conv_i58 : 2
		WEIGHTS_INDEX_addr_1 : 3
		WEIGHTS_INDEX_load : 4
	State 9
		icmp_ln69 : 1
		br_ln69 : 2
		call_ln69 : 1
	State 10
	State 11
		store_ln71 : 1
		empty_28 : 1
		icmp_ln178 : 2
		br_ln178 : 3
		store_ln180 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179 |    2    |  4.764  |   645   |   414   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln64_fu_210                |    0    |    0    |    0    |    15   |
|          |            leaked_membrane_1_fu_275            |    0    |    0    |    0    |    23   |
|    add   |                 add_ln67_fu_421                |    0    |    0    |    0    |    23   |
|          |                add_ln67_1_fu_435               |    0    |    0    |    0    |    23   |
|          |                add_i_i70_fu_485                |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln64_fu_204                |    0    |    0    |    0    |    15   |
|   icmp   |                icmp_ln69_fu_496                |    0    |    0    |    0    |    17   |
|          |                icmp_ln178_fu_507               |    0    |    0    |    0    |    23   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|  select  |               select_ln171_fu_390              |    0    |    0    |    0    |    16   |
|          |            leaked_membrane_2_fu_404            |    0    |    0    |    0    |    16   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                xor_ln171_fu_288                |    0    |    0    |    0    |    2    |
|          |               xor_ln171_1_fu_299               |    0    |    0    |    0    |    2    |
|          |               xor_ln171_4_fu_310               |    0    |    0    |    0    |    2    |
|          |               xor_ln171_6_fu_322               |    0    |    0    |    0    |    2    |
|    xor   |               xor_ln171_2_fu_344               |    0    |    0    |    0    |    2    |
|          |               xor_ln171_3_fu_356               |    0    |    0    |    0    |    2    |
|          |               xor_ln171_5_fu_379               |    0    |    0    |    0    |    2    |
|          |                 xor_ln67_fu_449                |    0    |    0    |    0    |    2    |
|          |                xor_ln67_1_fu_461               |    0    |    0    |    0    |    2    |
|          |                xor_ln67_2_fu_473               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                and_ln171_fu_294                |    0    |    0    |    0    |    2    |
|          |               and_ln171_1_fu_334               |    0    |    0    |    0    |    2    |
|          |               and_ln171_2_fu_339               |    0    |    0    |    0    |    2    |
|    and   |               and_ln171_3_fu_361               |    0    |    0    |    0    |    2    |
|          |               and_ln171_4_fu_367               |    0    |    0    |    0    |    2    |
|          |               and_ln171_5_fu_385               |    0    |    0    |    0    |    2    |
|          |                 and_ln67_fu_455                |    0    |    0    |    0    |    2    |
|          |                and_ln67_1_fu_467               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                or_ln171_2_fu_304               |    0    |    0    |    0    |    2    |
|          |                or_ln171_4_fu_328               |    0    |    0    |    0    |    2    |
|    or    |                 or_ln171_fu_350                |    0    |    0    |    0    |    2    |
|          |                or_ln171_3_fu_373               |    0    |    0    |    0    |    2    |
|          |                or_ln171_1_fu_398               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    mul   |                mul_ln171_fu_224                |    1    |    0    |    0    |    6    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               p_read_5_read_fu_78              |    0    |    0    |    0    |    0    |
|   read   |               p_read_6_read_fu_84              |    0    |    0    |    0    |    0    |
|          |               p_read16_read_fu_90              |    0    |    0    |    0    |    0    |
|          |               p_read_7_read_fu_96              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln64_fu_216                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln171_fu_272               |    0    |    0    |    0    |    0    |
|          |          neuron_index_cast_cast_fu_482         |    0    |    0    |    0    |    0    |
|          |                 conv_i58_fu_491                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                sext_ln171_fu_221               |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln67_fu_412                |    0    |    0    |    0    |    0    |
|          |               sext_ln67_1_fu_415               |    0    |    0    |    0    |    0    |
|          |               sext_ln67_2_fu_418               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                   tmp_fu_230                   |    0    |    0    |    0    |    0    |
|          |                  tmp_2_fu_248                  |    0    |    0    |    0    |    0    |
|          |                  tmp_3_fu_256                  |    0    |    0    |    0    |    0    |
| bitselect|                  tmp_5_fu_264                  |    0    |    0    |    0    |    0    |
|          |                  tmp_4_fu_280                  |    0    |    0    |    0    |    0    |
|          |                  tmp_6_fu_315                  |    0    |    0    |    0    |    0    |
|          |                  tmp_7_fu_427                  |    0    |    0    |    0    |    0    |
|          |                  tmp_8_fu_441                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|partselect|             leaked_membrane_fu_238             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                  empty_fu_479                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    3    |  4.764  |   645   |   651   |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      BIASES_addr_reg_612      |    8   |
|      BIASES_load_reg_623      |    8   |
| NEURONS_MEMBRANE_addr_reg_568 |    8   |
|NEURONS_MEMBRANE_load_1_reg_670|   16   |
| NEURONS_MEMBRANE_load_reg_573 |   16   |
|  WEIGHTS_INDEX_addr_1_reg_651 |    8   |
|   WEIGHTS_INDEX_addr_reg_646  |    8   |
|   WEIGHTS_INDEX_load_reg_661  |   14   |
|        add_ln64_reg_556       |    8   |
|       and_ln67_1_reg_633      |    1   |
|        and_ln67_reg_629       |    1   |
|        empty_28_reg_170       |   16   |
|         empty_reg_641         |    7   |
|       icmp_ln178_reg_676      |    1   |
|       icmp_ln69_reg_666       |    1   |
|   leaked_membrane_2_reg_617   |   16   |
|    leaked_membrane_reg_589    |   16   |
|       mul_ln171_reg_578       |   33   |
|      neuron_index_reg_517     |    8   |
|         p_loc_reg_544         |   16   |
|        p_read16_reg_534       |   32   |
|        p_read_5_reg_524       |   32   |
|        p_read_6_reg_529       |   32   |
|        p_read_7_reg_539       |   32   |
|         tmp_2_reg_594         |    1   |
|         tmp_3_reg_600         |    1   |
|         tmp_5_reg_605         |    1   |
|          tmp_reg_583          |    1   |
|      weight_index_reg_656     |   14   |
|       xor_ln67_2_reg_637      |    1   |
|       zext_ln64_reg_561       |   64   |
+-------------------------------+--------+
|             Total             |   421  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_109               |  p0  |   2  |   8  |   16   ||    9    |
|                grp_access_fu_109               |  p1  |   5  |  16  |   80   ||    14   |
|                grp_access_fu_122               |  p0  |   2  |   8  |   16   ||    9    |
|                grp_access_fu_137               |  p0  |   2  |   8  |   16   ||    9    |
|                grp_access_fu_137               |  p2  |   2  |   0  |    0   ||    9    |
| grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179 |  p1  |   2  |  14  |   28   ||    9    |
| grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179 |  p2  |   2  |  16  |   32   ||    9    |
| grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_179 |  p3  |   2  |  14  |   28   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   216  || 13.0619 ||    77   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    4   |   645  |   651  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   77   |
|  Register |    -   |    -   |   421  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   17   |  1066  |   728  |
+-----------+--------+--------+--------+--------+
