# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.gen/sources_1/ip/xfft_0_1/sim/xfft_0.vhd" \

# Do not sort compile order
nosort
