

================================================================
== Vitis HLS Report for 'svdPairs_12_12_svdTraits_float_float_Pipeline_row_load'
================================================================
* Date:           Tue Apr  4 19:45:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.314 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_load  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     187|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     126|    -|
|Register             |        -|     -|       30|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       30|     313|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln1234_fu_229_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln1249_fu_351_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln1253_1_fu_321_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln1253_fu_289_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln1255_fu_332_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln1260_fu_261_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln1261_fu_272_p2    |         +|   0|  0|  15|           8|           8|
    |sub_ln1253_fu_315_p2    |         -|   0|  0|  15|           8|           8|
    |sub_ln1260_fu_255_p2    |         -|   0|  0|  15|           8|           8|
    |ap_condition_121        |       and|   0|  0|   2|           1|           1|
    |ap_condition_131        |       and|   0|  0|   2|           1|           1|
    |ap_condition_316        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1234_fu_223_p2   |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln1240_fu_283_p2   |      icmp|   0|  0|   9|           5|           1|
    |storemerge_fu_362_p3    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 187|          80|          71|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_address0               |  14|          3|    8|         24|
    |A_address1               |  14|          3|    8|         24|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_row_1   |   9|          2|    5|         10|
    |row_fu_62                |   9|          2|    5|         10|
    |s_col1_address0          |  14|          3|    8|         24|
    |s_col1_d0                |  20|          4|   32|        128|
    |s_col2_address0          |  14|          3|    8|         24|
    |s_col2_d0                |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         27|  108|        344|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln1240_reg_419      |  1|   0|    1|          0|
    |row_1_reg_391            |  5|   0|    5|          0|
    |row_fu_62                |  5|   0|    5|          0|
    |s_col1_addr_reg_401      |  8|   0|    8|          0|
    |s_col2_addr_reg_396      |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 30|   0|   30|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_row_load|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_row_load|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_row_load|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_row_load|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_row_load|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  svdPairs<12,12,svdTraits,float,float>_Pipeline_row_load|  return value|
|s_col2_address0        |  out|    8|   ap_memory|                                                   s_col2|         array|
|s_col2_ce0             |  out|    1|   ap_memory|                                                   s_col2|         array|
|s_col2_we0             |  out|    1|   ap_memory|                                                   s_col2|         array|
|s_col2_d0              |  out|   32|   ap_memory|                                                   s_col2|         array|
|empty                  |   in|    8|     ap_none|                                                    empty|        scalar|
|s_col1_address0        |  out|    8|   ap_memory|                                                   s_col1|         array|
|s_col1_ce0             |  out|    1|   ap_memory|                                                   s_col1|         array|
|s_col1_we0             |  out|    1|   ap_memory|                                                   s_col1|         array|
|s_col1_d0              |  out|   32|   ap_memory|                                                   s_col1|         array|
|add_ln1151             |   in|    5|     ap_none|                                               add_ln1151|        scalar|
|zext_ln1231_1          |   in|    4|     ap_none|                                            zext_ln1231_1|        scalar|
|A_address0             |  out|    8|   ap_memory|                                                        A|         array|
|A_ce0                  |  out|    1|   ap_memory|                                                        A|         array|
|A_q0                   |   in|   32|   ap_memory|                                                        A|         array|
|A_address1             |  out|    8|   ap_memory|                                                        A|         array|
|A_ce1                  |  out|    1|   ap_memory|                                                        A|         array|
|A_q1                   |   in|   32|   ap_memory|                                                        A|         array|
|zext_ln1232            |   in|    4|     ap_none|                                              zext_ln1232|        scalar|
|odd_dim                |   in|    1|     ap_none|                                                  odd_dim|        scalar|
|p_cast_cast_cast_cast  |   in|    5|     ap_none|                                    p_cast_cast_cast_cast|        scalar|
|cmp26                  |   in|    1|     ap_none|                                                    cmp26|        scalar|
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+

