per_cpu	,	F_29
cm3_cmd	,	V_74
spin_lock_init	,	F_28
mips_cm_present	,	F_41
CM_GCR_BASE_GCRBASE_MSK	,	V_17
preempt_enable	,	F_39
"CM_ADDR =%llx\n"	,	L_21
mips_cm_revision	,	F_26
"TAG"	,	L_15
cm_error	,	V_37
read_gcr_error_mult	,	F_44
"CM_OTHER=%llx %s\n"	,	L_22
cm2_tr	,	V_51
data_error_type	,	V_77
"MCmd=%s SPort=%lu\n"	,	L_5
MIPS_CONF3_CMGCR	,	V_3
write_gcr_reg3_base	,	F_23
val	,	V_31
write_gcr_reg1_base	,	F_19
write_gcr_reg2_mask	,	F_22
mips_cm_error_report	,	F_40
mips_cm_is64	,	V_24
cm_core_lock_flags	,	V_34
read_gcr_rev	,	F_8
CM_GCR_ERROR_CAUSE_ERRTYPE_SHF	,	V_44
cm2_causes	,	V_59
CM3_GCR_Cx_OTHER_VP_SHF	,	V_33
"DATA"	,	L_16
pr_err	,	F_15
read_gcr_l2_only_sync_base	,	F_5
ioremap_nocache	,	F_12
ENODEV	,	V_18
CM_GCR_BASE_CMDEFTGT_MSK	,	V_20
"%s ECC Error: Way=%lu (DWORD=%lu, Sets=%lu)"	,	L_11
for_each_possible_cpu	,	F_27
preempt_disable	,	F_31
sc_bit	,	V_57
data_decode_destination_id	,	V_80
CM_GCR_REV_MAJOR_SHF	,	V_12
data_decode_group	,	V_79
base_reg	,	V_5
ocause	,	V_41
MIPS_CM_L2SYNC_SIZE	,	V_14
read64_gcr_error_mult	,	F_47
CONFIG_64BIT	,	V_25
curr_core	,	V_30
current_cpu_data	,	V_35
MIPS_CMGCRF_BASE	,	V_4
write_gcr_reg0_base	,	F_17
"Decode Request Error: Type=%lu, Command=%lu"	,	L_17
data_decode_cmd	,	V_78
write_gcr_base	,	F_16
"C3=%s C2=%s C1=%s C0=%s SC=%s "	,	L_4
read_gcr_base	,	F_14
mips_cm_lock_other	,	F_30
write_gcr_cl_other	,	F_35
tr_bits	,	V_47
"CCA=%lu TR=%s MCmd=%s STag=%lu "	,	L_2
data_way_bits	,	V_71
"GCRs appear to have been moved (expected them at 0x%08lx)!\n"	,	L_1
cm_other	,	V_39
buf	,	V_43
cm3_causes	,	V_81
mips_cm_phys_base	,	F_6
write_gcr_reg3_mask	,	F_24
cm2_cmd	,	V_52
CM_GCR_L2_ONLY_SYNC_BASE_SYNCBASE_MSK	,	V_7
c1_bits	,	V_55
phys_addr_t	,	T_1
"Command Group=%lu Destination ID=%lu"	,	L_18
cm3_tr	,	V_76
read_c0_cmgcrbase	,	F_3
mips_cm_probe_l2sync	,	F_7
write_gcr_reg0_mask	,	F_18
config3	,	V_1
dword_bits	,	V_70
c0_bits	,	V_56
sport_bits	,	V_50
IS_ENABLED	,	F_25
write_gcr_error_cause	,	F_49
cca_bits	,	V_46
"True"	,	L_6
CM_GCR_ERROR_MULT_ERR2ND_SHF	,	V_45
cm_core_lock	,	V_27
read_gcr_error_cause	,	F_42
read64_gcr_error_cause	,	F_45
mips_cm_probe	,	F_13
u32	,	T_2
mb	,	F_36
core_id_bits	,	V_60
"Transaction type=%s Scheduler=%lu\n"	,	L_14
read64_gcr_error_addr	,	F_46
cm2_core	,	V_58
mips_cm_l2sync_phys_base	,	F_9
"CM_ADDR =%08llx\n"	,	L_9
cpu	,	V_15
"CM_OTHER=%08llx %s\n"	,	L_10
CM_GCR_L2_ONLY_SYNC_BASE_SYNCEN_MSK	,	V_6
"CM_ERROR=%llx %s &lt;%s&gt;\n"	,	L_20
this_cpu_ptr	,	F_33
revision	,	V_40
CM_GCR_BASE_CMDEFTGT_MEM	,	V_21
core	,	V_28
spin_unlock_irqrestore	,	F_38
"False"	,	L_7
ffs	,	F_48
"SPort=%lu\n"	,	L_3
spin_lock_irqsave	,	F_32
__mips_cm_l2sync_phys_base	,	F_4
mips_cm_base	,	V_16
CM3_GCR_Cx_OTHER_CORE_SHF	,	V_32
tag_way_bits	,	V_69
major_rev	,	V_9
vp	,	V_29
mips_cm_unlock_other	,	F_37
CM_REV_CM3	,	V_26
CM_GCR_REV_MAJOR_MSK	,	V_11
MIPS_CM_GCR_SIZE	,	V_8
bank_bit	,	V_73
cmd_bits	,	V_48
ENXIO	,	V_19
BUG_ON	,	F_10
write_gcr_reg1_mask	,	F_20
cause	,	V_42
cmgcr	,	V_2
read_gcr_error_addr	,	F_43
c3_bits	,	V_53
"CoreID=%lu VPID=%lu Command=%s"	,	L_19
stag_bits	,	V_49
cmd_group_bits	,	V_62
tag_ecc	,	V_68
c2_bits	,	V_54
ulong	,	T_4
"Command Group=%s CCA=%lu MCP=%d"	,	L_13
cm_addr	,	V_38
CM_GCR_Cx_OTHER_CORENUM_SHF	,	V_36
addr	,	V_10
mips_cm_l2sync_base	,	V_13
cm3_cca_bits	,	V_63
CM3_GCR_ERROR_CAUSE_ERRTYPE_SHF	,	V_67
cm3_tr_bits	,	V_65
data_sets_bits	,	V_72
write_gcr_l2_only_sync_base	,	F_11
sched_bit	,	V_66
cm3_cmd_group	,	V_75
CM_GCR_REGn_BASE_BASEADDR_MSK	,	V_22
WARN_ON	,	F_34
"CM_ERROR=%08llx %s &lt;%s&gt;\n"	,	L_8
CM_GCR_REGn_MASK_ADDRMASK_MSK	,	V_23
__mips_cm_phys_base	,	F_1
read_c0_config3	,	F_2
u64	,	T_3
vp_id_bits	,	V_61
write_gcr_reg2_base	,	F_21
"Bank=%lu CoreID=%lu VPID=%lu Command=%s"	,	L_12
mcp_bits	,	V_64
