/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az397-374
+ date
Sat Jul 16 21:56:27 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1658008587
+ CACTUS_STARTTIME=1658008587
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Jul 16 2022 (21:49:22)
Run date:          Jul 16 2022 (21:56:27+0000)
Run host:          fv-az397-374.digkgshymtuujfwfpq2czj2vug.jx.internal.cloudapp.net (pid=99363)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az397-374
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7113128KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=1a753263-4bb7-1145-871e-9624ca03f6e8, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.13.0-1031-azure, OSVersion="#37~20.04.1-Ubuntu SMP Mon Jun 13 22:51:01 UTC 2022", HostName=fv-az397-374, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7113128KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00287733 sec
      iterations=10000000... time=0.0252298 sec
      iterations=100000000... time=0.268265 sec
      iterations=400000000... time=1.04331 sec
      iterations=400000000... time=0.791032 sec
      result: 3.17105 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00264253 sec
      iterations=10000000... time=0.0255481 sec
      iterations=100000000... time=0.286771 sec
      iterations=400000000... time=1.07752 sec
      result: 11.8791 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00199733 sec
      iterations=10000000... time=0.020561 sec
      iterations=100000000... time=0.170662 sec
      iterations=600000000... time=1.05667 sec
      result: 9.08517 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000130502 sec
      iterations=10000... time=0.00132272 sec
      iterations=100000... time=0.0133325 sec
      iterations=1000000... time=0.14031 sec
      iterations=8000000... time=1.09005 sec
      result: 1.36256 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000628008 sec
      iterations=10000... time=0.00570537 sec
      iterations=100000... time=0.0542936 sec
      iterations=1000000... time=0.546241 sec
      iterations=2000000... time=1.09372 sec
      result: 5.4686 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=2.44e-05 sec
      iterations=1000... time=0.000242103 sec
      iterations=10000... time=0.00283474 sec
      iterations=100000... time=0.0308625 sec
      iterations=1000000... time=0.28254 sec
      iterations=4000000... time=1.12623 sec
      result: 87.2858 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.3e-06 sec
      iterations=10... time=4.4701e-05 sec
      iterations=100... time=0.000450006 sec
      iterations=1000... time=0.00498546 sec
      iterations=10000... time=0.0478197 sec
      iterations=100000... time=0.550801 sec
      iterations=200000... time=0.99917 sec
      iterations=400000... time=2.01504 sec
      result: 39.0281 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.9e-06 sec
      iterations=10000... time=2.3301e-05 sec
      iterations=100000... time=0.000223103 sec
      iterations=1000000... time=0.00253163 sec
      iterations=10000000... time=0.0242092 sec
      iterations=100000000... time=0.246162 sec
      iterations=400000000... time=1.04787 sec
      result: 0.327458 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.28e-05 sec
      iterations=10000... time=0.000197103 sec
      iterations=100000... time=0.00178183 sec
      iterations=1000000... time=0.0162985 sec
      iterations=10000000... time=0.161579 sec
      iterations=70000000... time=1.07733 sec
      result: 1.9238 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=4.8e-06 sec
      iterations=100... time=4.65e-05 sec
      iterations=1000... time=0.000463007 sec
      iterations=10000... time=0.00529467 sec
      iterations=100000... time=0.0525052 sec
      iterations=1000000... time=0.513009 sec
      iterations=2000000... time=0.968143 sec
      iterations=4000000... time=1.93389 sec
      result: 50.8324 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.6e-06 sec
      iterations=10... time=0.000103802 sec
      iterations=100... time=0.000871812 sec
      iterations=1000... time=0.00894962 sec
      iterations=10000... time=0.0900587 sec
      iterations=100000... time=0.878864 sec
      iterations=200000... time=1.72853 sec
      result: 22.7486 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.87e-05 sec
      iterations=10... time=0.000213203 sec
      iterations=100... time=0.00220213 sec
      iterations=1000... time=0.0245086 sec
      iterations=10000... time=0.23215 sec
      iterations=50000... time=1.19013 sec
      result: 0.0725972 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000122502 sec
      iterations=10... time=0.000774311 sec
      iterations=100... time=0.00789701 sec
      iterations=1000... time=0.0828471 sec
      iterations=10000... time=0.849455 sec
      iterations=20000... time=1.67674 sec
      result: 0.145127 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00607468 sec
      iterations=10... time=0.0577969 sec
      iterations=100... time=0.562664 sec
      iterations=200... time=1.15027 sec
      result: 0.427791 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00267263 sec
      iterations=10000000... time=0.0256525 sec
      iterations=100000000... time=0.264262 sec
      iterations=400000000... time=1.09246 sec
      iterations=400000000... time=0.849627 sec
      result: 3.2945 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00309689 sec
      iterations=10000000... time=0.0298882 sec
      iterations=100000000... time=0.304373 sec
      iterations=400000000... time=1.17648 sec
      result: 10.8799 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00222283 sec
      iterations=10000000... time=0.019365 sec
      iterations=100000000... time=0.179065 sec
      iterations=600000000... time=1.11614 sec
      result: 8.60104 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000111751 sec
      iterations=10000... time=0.00147342 sec
      iterations=100000... time=0.0127454 sec
      iterations=1000000... time=0.129766 sec
      iterations=8000000... time=1.05032 sec
      result: 1.31289 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000435956 sec
      iterations=10000... time=0.00429886 sec
      iterations=100000... time=0.0467269 sec
      iterations=1000000... time=0.458132 sec
      iterations=2000000... time=0.977436 sec
      iterations=4000000... time=1.89596 sec
      result: 4.7399 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5.5e-07 sec
      iterations=10... time=2.55e-06 sec
      iterations=100... time=2.35e-05 sec
      iterations=1000... time=0.000291703 sec
      iterations=10000... time=0.00283479 sec
      iterations=100000... time=0.0261397 sec
      iterations=1000000... time=0.271705 sec
      iterations=4000000... time=1.0542 sec
      result: 93.2495 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.35e-06 sec
      iterations=10... time=4.9451e-05 sec
      iterations=100... time=0.000647109 sec
      iterations=1000... time=0.00545567 sec
      iterations=10000... time=0.0487895 sec
      iterations=100000... time=0.473053 sec
      iterations=200000... time=0.963225 sec
      iterations=400000... time=1.89289 sec
      result: 41.5467 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.45e-06 sec
      iterations=10000... time=2.385e-05 sec
      iterations=100000... time=0.000236153 sec
      iterations=1000000... time=0.00293973 sec
      iterations=10000000... time=0.0273867 sec
      iterations=100000000... time=0.284472 sec
      iterations=400000000... time=1.07003 sec
      result: 0.334385 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.79e-05 sec
      iterations=10000... time=0.000148202 sec
      iterations=100000... time=0.00149697 sec
      iterations=1000000... time=0.0188507 sec
      iterations=10000000... time=0.16785 sec
      iterations=70000000... time=1.14257 sec
      result: 2.0403 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=3.85e-06 sec
      iterations=100... time=3.625e-05 sec
      iterations=1000... time=0.000359854 sec
      iterations=10000... time=0.00410514 sec
      iterations=100000... time=0.0397466 sec
      iterations=1000000... time=0.419284 sec
      iterations=3000000... time=1.19044 sec
      result: 61.9335 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.451e-06 sec
      iterations=10... time=8.2851e-05 sec
      iterations=100... time=0.00090756 sec
      iterations=1000... time=0.00847239 sec
      iterations=10000... time=0.0848236 sec
      iterations=100000... time=0.865125 sec
      iterations=200000... time=1.72949 sec
      result: 22.7359 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.5e-06 sec
      iterations=10... time=2.49e-05 sec
      iterations=100... time=0.000249253 sec
      iterations=1000... time=0.00274619 sec
      iterations=10000... time=0.0286071 sec
      iterations=100000... time=0.274199 sec
      iterations=400000... time=1.16202 sec
      result: 0.250942 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.225e-05 sec
      iterations=10... time=0.000124502 sec
      iterations=100... time=0.00133362 sec
      iterations=1000... time=0.0130406 sec
      iterations=10000... time=0.136549 sec
      iterations=80000... time=1.093 sec
      result: 0.426862 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00169267 sec
      iterations=10... time=0.0170717 sec
      iterations=100... time=0.187293 sec
      iterations=600... time=1.04237 sec
      result: 1.41623 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Jul 16 21:57:25 UTC 2022
+ echo Done.
Done.
  Elapsed time: 58.5 s
