# Vending Machine â€“ Milestone 1

This project is part of the **Computer Architecture (EE3043)** course at VNU-HCM University of Technology. The objective of Milestone 1 is to design a vending machine using Verilog and FSM concepts.


## ğŸ“š Problem Statement
Design a vending machine that:
- Accepts coins: Â¢5 (nickel), Â¢10 (dime), Â¢25 (quarter)
- Accepts only one coin per clock cycle
- Dispenses soda when total â‰¥ Â¢20
- Returns change via a 3-bit `o_change` value

## ğŸ’¡ Design Features
- Implemented using Verilog FSM (Moore-style)
- Modular and clean code structure
- Handles edge cases like overpayment and exact amount

## ğŸ“ Project Structure
- `src/`: Verilog module
- `tb/`: Testbench and simulation
- `waveform/`: GTKWave output files
- `report/`: Final milestone report
- `fsm-diagram/`: Visual FSM diagram

## ğŸ› ï¸ How to Simulate
Using Icarus Verilog:
```bash
iverilog -o vending.vvp src/vending_machine.v tb/vending_machine_tb.v
vvp vending.vvp
gtkwave waveform/vending.vcd
```
âœ… Output Verification
All test cases pass. o_soda and o_change match expected outputs.
