{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619444928961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619444928961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 26 09:48:48 2021 " "Processing started: Mon Apr 26 09:48:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619444928961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444928961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444928961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619444929406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619444929406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file control unit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Control Unit/ControlUnit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/Control Unit/ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "ProgramCounter/Program_Counter.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ProgramCounter/Program_Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM/ROM.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ROM/ROM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor64.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64 " "Found entity 1: xor64" {  } { { "ALU/xor64.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/xor64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftright1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftright1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight1 " "Found entity 1: shiftRight1" {  } { { "ALU/shiftRight1.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/shiftRight1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftleft1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftleft1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft1 " "Found entity 1: shiftLeft1" {  } { { "ALU/shiftLeft1.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/shiftLeft1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/or64.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64 " "Found entity 1: or64" {  } { { "ALU/or64.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/or64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/invert64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/invert64.v" { { "Info" "ISGN_ENTITY_NAME" "1 invert64 " "Found entity 1: invert64" {  } { { "ALU/invert64.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/invert64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_look_ahead64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_look_ahead64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead64bit " "Found entity 1: carry_look_ahead64bit" {  } { { "ALU/carry_look_ahead64bit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/carry_look_ahead64bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_look_ahead16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_look_ahead16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead16bit " "Found entity 1: carry_look_ahead16bit" {  } { { "ALU/carry_look_ahead16bit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/carry_look_ahead16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_look_ahead4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_look_ahead4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead4bit " "Found entity 1: carry_look_ahead4bit" {  } { { "ALU/carry_look_ahead4bit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/carry_look_ahead4bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/and64.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64 " "Found entity 1: and64" {  } { { "ALU/and64.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/and64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram256x64.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram256x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM256x64 " "Found entity 1: RAM256x64" {  } { { "RAM/RAM256x64.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/RAM/RAM256x64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/registerfile32x64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/registerfile32x64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile32x64bit " "Found entity 1: RegisterFile32x64bit" {  } { { "Register File/RegisterFile32x64bit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/Register File/RegisterFile32x64bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelschematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelschematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevelSchematic " "Found entity 1: TopLevelSchematic" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevelSchematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619444936871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444936871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataInput TopLevel_tb.v(20) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(20): created implicit net for \"dataInput\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936873 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r0 TopLevel_tb.v(35) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(35): created implicit net for \"r0\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r1 TopLevel_tb.v(36) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(36): created implicit net for \"r1\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2 TopLevel_tb.v(37) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(37): created implicit net for \"r2\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r3 TopLevel_tb.v(38) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(38): created implicit net for \"r3\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r4 TopLevel_tb.v(39) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(39): created implicit net for \"r4\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r5 TopLevel_tb.v(40) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(40): created implicit net for \"r5\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r6 TopLevel_tb.v(41) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(41): created implicit net for \"r6\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r7 TopLevel_tb.v(42) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(42): created implicit net for \"r7\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r8 TopLevel_tb.v(43) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(43): created implicit net for \"r8\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r9 TopLevel_tb.v(44) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(44): created implicit net for \"r9\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r10 TopLevel_tb.v(45) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(45): created implicit net for \"r10\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r11 TopLevel_tb.v(46) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(46): created implicit net for \"r11\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r12 TopLevel_tb.v(47) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(47): created implicit net for \"r12\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r13 TopLevel_tb.v(48) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(48): created implicit net for \"r13\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r14 TopLevel_tb.v(49) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(49): created implicit net for \"r14\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r15 TopLevel_tb.v(50) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(50): created implicit net for \"r15\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r16 TopLevel_tb.v(51) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(51): created implicit net for \"r16\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r17 TopLevel_tb.v(52) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(52): created implicit net for \"r17\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r18 TopLevel_tb.v(53) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(53): created implicit net for \"r18\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r19 TopLevel_tb.v(54) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(54): created implicit net for \"r19\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r20 TopLevel_tb.v(55) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(55): created implicit net for \"r20\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r21 TopLevel_tb.v(56) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(56): created implicit net for \"r21\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r22 TopLevel_tb.v(57) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(57): created implicit net for \"r22\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r23 TopLevel_tb.v(58) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(58): created implicit net for \"r23\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r24 TopLevel_tb.v(59) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(59): created implicit net for \"r24\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r25 TopLevel_tb.v(60) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(60): created implicit net for \"r25\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r26 TopLevel_tb.v(61) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(61): created implicit net for \"r26\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r27 TopLevel_tb.v(62) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(62): created implicit net for \"r27\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r28 TopLevel_tb.v(63) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(63): created implicit net for \"r28\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r29 TopLevel_tb.v(64) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(64): created implicit net for \"r29\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r30 TopLevel_tb.v(65) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(65): created implicit net for \"r30\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r31 TopLevel_tb.v(66) " "Verilog HDL Implicit Net warning at TopLevel_tb.v(66): created implicit net for \"r31\"" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444936875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619444937004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "programValueSelect TopLevel.v(16) " "Verilog HDL or VHDL warning at TopLevel.v(16): object \"programValueSelect\" assigned a value but never read" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619444937011 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "statusLineUse TopLevel.v(16) " "Verilog HDL or VHDL warning at TopLevel.v(16): object \"statusLineUse\" assigned a value but never read" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619444937011 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:PC\"" {  } { { "TopLevel.v" "PC" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom\"" {  } { { "TopLevel.v" "rom" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controlUnit\"" {  } { { "TopLevel.v" "controlUnit" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "TopLevel.v" "alu" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i ALU.v(24) " "Verilog HDL or VHDL warning at ALU.v(24): object \"i\" assigned a value but never read" {  } { { "ALU/ALU.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619444937069 "|TopLevel|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invert64 ALU:alu\|invert64:invertA " "Elaborating entity \"invert64\" for hierarchy \"ALU:alu\|invert64:invertA\"" {  } { { "ALU/ALU.v" "invertA" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead64bit ALU:alu\|carry_look_ahead64bit:addAB " "Elaborating entity \"carry_look_ahead64bit\" for hierarchy \"ALU:alu\|carry_look_ahead64bit:addAB\"" {  } { { "ALU/ALU.v" "addAB" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead16bit ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1 " "Elaborating entity \"carry_look_ahead16bit\" for hierarchy \"ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1\"" {  } { { "ALU/carry_look_ahead64bit.v" "cla1" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/carry_look_ahead64bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead4bit ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1\|carry_look_ahead4bit:cla1 " "Elaborating entity \"carry_look_ahead4bit\" for hierarchy \"ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1\|carry_look_ahead4bit:cla1\"" {  } { { "ALU/carry_look_ahead16bit.v" "cla1" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/carry_look_ahead16bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and64 ALU:alu\|and64:andAB " "Elaborating entity \"and64\" for hierarchy \"ALU:alu\|and64:andAB\"" {  } { { "ALU/ALU.v" "andAB" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or64 ALU:alu\|or64:orAB " "Elaborating entity \"or64\" for hierarchy \"ALU:alu\|or64:orAB\"" {  } { { "ALU/ALU.v" "orAB" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor64 ALU:alu\|xor64:xorAB " "Elaborating entity \"xor64\" for hierarchy \"ALU:alu\|xor64:xorAB\"" {  } { { "ALU/ALU.v" "xorAB" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft1 ALU:alu\|shiftLeft1:shiftAl " "Elaborating entity \"shiftLeft1\" for hierarchy \"ALU:alu\|shiftLeft1:shiftAl\"" {  } { { "ALU/ALU.v" "shiftAl" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight1 ALU:alu\|shiftRight1:shiftAr " "Elaborating entity \"shiftRight1\" for hierarchy \"ALU:alu\|shiftRight1:shiftAr\"" {  } { { "ALU/ALU.v" "shiftAr" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile32x64bit RegisterFile32x64bit:regFile " "Elaborating entity \"RegisterFile32x64bit\" for hierarchy \"RegisterFile32x64bit:regFile\"" {  } { { "TopLevel.v" "regFile" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937275 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile32x64bit.v(15) " "Verilog HDL Always Construct warning at RegisterFile32x64bit.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/RegisterFile32x64bit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/Register File/RegisterFile32x64bit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619444937299 "|TopLevel|RegisterFile32x64bit:regFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM256x64 RAM256x64:ram " "Elaborating entity \"RAM256x64\" for hierarchy \"RAM256x64:ram\"" {  } { { "TopLevel.v" "ram" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444937300 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[31\] " "Net \"ALU:alu\|j\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[31\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[30\] " "Net \"ALU:alu\|j\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[30\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[29\] " "Net \"ALU:alu\|j\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[29\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[28\] " "Net \"ALU:alu\|j\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[28\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[27\] " "Net \"ALU:alu\|j\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[27\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[26\] " "Net \"ALU:alu\|j\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[26\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[25\] " "Net \"ALU:alu\|j\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[25\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[24\] " "Net \"ALU:alu\|j\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[24\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[23\] " "Net \"ALU:alu\|j\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[23\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[22\] " "Net \"ALU:alu\|j\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[22\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[21\] " "Net \"ALU:alu\|j\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[21\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[20\] " "Net \"ALU:alu\|j\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[20\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[19\] " "Net \"ALU:alu\|j\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[19\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[18\] " "Net \"ALU:alu\|j\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[18\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[17\] " "Net \"ALU:alu\|j\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[17\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[16\] " "Net \"ALU:alu\|j\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[16\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[15\] " "Net \"ALU:alu\|j\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[15\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[14\] " "Net \"ALU:alu\|j\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[14\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[13\] " "Net \"ALU:alu\|j\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[13\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[12\] " "Net \"ALU:alu\|j\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[12\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[11\] " "Net \"ALU:alu\|j\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[11\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[10\] " "Net \"ALU:alu\|j\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[10\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[9\] " "Net \"ALU:alu\|j\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[9\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[8\] " "Net \"ALU:alu\|j\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[8\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[7\] " "Net \"ALU:alu\|j\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[7\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[6\] " "Net \"ALU:alu\|j\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[6\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[5\] " "Net \"ALU:alu\|j\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[5\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[4\] " "Net \"ALU:alu\|j\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[4\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[3\] " "Net \"ALU:alu\|j\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[3\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[2\] " "Net \"ALU:alu\|j\[2\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[2\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[1\] " "Net \"ALU:alu\|j\[1\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[1\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[0\] " "Net \"ALU:alu\|j\[0\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[0\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619444937456 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1619444937456 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619444937808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619444938149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619444938149 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619444938221 "|TopLevel|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619444938221 "|TopLevel|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619444938221 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619444938222 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619444938222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619444938222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619444938237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 26 09:48:58 2021 " "Processing ended: Mon Apr 26 09:48:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619444938237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619444938237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619444938237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619444938237 ""}
