// Seed: 2158178642
module module_0 #(
    parameter id_10 = 32'd11,
    parameter id_11 = 32'd85,
    parameter id_20 = 32'd86
);
  logic id_1 = id_1, id_2;
  logic [7:0]
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      _id_10,
      _id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      _id_20,
      id_21,
      id_22;
  wire [id_11 : ""] id_23;
  wire id_24;
  assign id_12[id_10] = -1 && id_3 == id_6[-1];
  assign id_5[id_20]  = id_6 && 1;
endmodule
module module_1 (
    input  wire id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri  id_3
);
  parameter id_5 = 1;
  wire  id_6;
  logic id_7;
  ;
  logic id_8;
  ;
  assign id_6 = id_2;
  wire id_9  [1 : -1];
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
endmodule
