
Prova_pulita.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf84  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  0800c228  0800c228  0000d228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c6e4  0800c6e4  0000d6e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c6ec  0800c6ec  0000d6ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c6f0  0800c6f0  0000d6f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  0800c6f4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000328  240001d8  0800c8cc  0000e1d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000500  0800c8cc  0000e500  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018e1f  00000000  00000000  0000e206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002c93  00000000  00000000  00027025  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000012c0  00000000  00000000  00029cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e9c  00000000  00000000  0002af78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003957b  00000000  00000000  0002be14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001887e  00000000  00000000  0006538f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016b8c6  00000000  00000000  0007dc0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e94d3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000631c  00000000  00000000  001e9518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  001ef834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c20c 	.word	0x0800c20c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800c20c 	.word	0x0800c20c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <calculate_pec>:
} pec_register_t;

// Calcola il PEC per un array di dati


uint16_t calculate_pec(uint8_t *data, uint8_t len) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	70fb      	strb	r3, [r7, #3]
    uint16_t pec = 0x0010; // Valore iniziale
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	81fb      	strh	r3, [r7, #14]

    for (uint8_t i = 0; i < len; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	737b      	strb	r3, [r7, #13]
 8000ab8:	e056      	b.n	8000b68 <calculate_pec+0xc4>
        uint8_t byte = data[i];
 8000aba:	7b7b      	ldrb	r3, [r7, #13]
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	733b      	strb	r3, [r7, #12]

        for (uint8_t bit = 0; bit < 8; bit++) {
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	72fb      	strb	r3, [r7, #11]
 8000ac8:	e048      	b.n	8000b5c <calculate_pec+0xb8>
            uint8_t din = (byte >> 7) & 0x01;
 8000aca:	7b3b      	ldrb	r3, [r7, #12]
 8000acc:	09db      	lsrs	r3, r3, #7
 8000ace:	72bb      	strb	r3, [r7, #10]
            byte <<= 1;
 8000ad0:	7b3b      	ldrb	r3, [r7, #12]
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	733b      	strb	r3, [r7, #12]

            uint8_t in0 = din ^ ((pec >> 14) & 0x01);
 8000ad6:	89fb      	ldrh	r3, [r7, #14]
 8000ad8:	0b9b      	lsrs	r3, r3, #14
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	b25b      	sxtb	r3, r3
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	b25a      	sxtb	r2, r3
 8000ae4:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	727b      	strb	r3, [r7, #9]

            pec <<= 1;
 8000aee:	89fb      	ldrh	r3, [r7, #14]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	81fb      	strh	r3, [r7, #14]

            if (in0) pec ^= (1 << 0);
 8000af4:	7a7b      	ldrb	r3, [r7, #9]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <calculate_pec+0x5e>
 8000afa:	89fb      	ldrh	r3, [r7, #14]
 8000afc:	f083 0301 	eor.w	r3, r3, #1
 8000b00:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 3);
 8000b02:	7a7b      	ldrb	r3, [r7, #9]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d003      	beq.n	8000b10 <calculate_pec+0x6c>
 8000b08:	89fb      	ldrh	r3, [r7, #14]
 8000b0a:	f083 0308 	eor.w	r3, r3, #8
 8000b0e:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 4);
 8000b10:	7a7b      	ldrb	r3, [r7, #9]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <calculate_pec+0x7a>
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f083 0310 	eor.w	r3, r3, #16
 8000b1c:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 7);
 8000b1e:	7a7b      	ldrb	r3, [r7, #9]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d003      	beq.n	8000b2c <calculate_pec+0x88>
 8000b24:	89fb      	ldrh	r3, [r7, #14]
 8000b26:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8000b2a:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 8);
 8000b2c:	7a7b      	ldrb	r3, [r7, #9]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <calculate_pec+0x96>
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000b38:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 10);
 8000b3a:	7a7b      	ldrb	r3, [r7, #9]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <calculate_pec+0xa4>
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 8000b46:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 14);
 8000b48:	7a7b      	ldrb	r3, [r7, #9]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <calculate_pec+0xb2>
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	f483 4380 	eor.w	r3, r3, #16384	@ 0x4000
 8000b54:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) {
 8000b56:	7afb      	ldrb	r3, [r7, #11]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	72fb      	strb	r3, [r7, #11]
 8000b5c:	7afb      	ldrb	r3, [r7, #11]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	d9b3      	bls.n	8000aca <calculate_pec+0x26>
    for (uint8_t i = 0; i < len; i++) {
 8000b62:	7b7b      	ldrb	r3, [r7, #13]
 8000b64:	3301      	adds	r3, #1
 8000b66:	737b      	strb	r3, [r7, #13]
 8000b68:	7b7a      	ldrb	r2, [r7, #13]
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d3a4      	bcc.n	8000aba <calculate_pec+0x16>
        }
    }

    return (pec & 0x7FFF) << 1;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	b29b      	uxth	r3, r3
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <verify_pec>:

uint8_t verify_pec(uint8_t *data, uint8_t len, uint16_t received_pec) {
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b084      	sub	sp, #16
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	70fb      	strb	r3, [r7, #3]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	803b      	strh	r3, [r7, #0]
    uint16_t calculated_pec = calculate_pec(data, len);
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	4619      	mov	r1, r3
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ff84 	bl	8000aa4 <calculate_pec>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	81fb      	strh	r3, [r7, #14]
    return (calculated_pec == received_pec);
 8000ba0:	89fa      	ldrh	r2, [r7, #14]
 8000ba2:	883b      	ldrh	r3, [r7, #0]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	bf0c      	ite	eq
 8000ba8:	2301      	moveq	r3, #1
 8000baa:	2300      	movne	r3, #0
 8000bac:	b2db      	uxtb	r3, r3
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <ltc6811_send_command>:

//Funzioni di invio dati
// Invia comando all'LTC6811
HAL_StatusTypeDef ltc6811_send_command(uint16_t command)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4];
   // uint8_t rx_data[4];

    // Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	0a1b      	lsrs	r3, r3, #8
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	723b      	strb	r3, [r7, #8]
    tx_data[1] = command & 0xFF;        // CMD1
 8000bcc:	88fb      	ldrh	r3, [r7, #6]
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	727b      	strb	r3, [r7, #9]

    uint16_t pec = calculate_pec(tx_data, 2);
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	2102      	movs	r1, #2
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff ff63 	bl	8000aa4 <calculate_pec>
 8000bde:	4603      	mov	r3, r0
 8000be0:	81fb      	strh	r3, [r7, #14]
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000be2:	89fb      	ldrh	r3, [r7, #14]
 8000be4:	0a1b      	lsrs	r3, r3, #8
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000bec:	89fb      	ldrh	r3, [r7, #14]
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	72fb      	strb	r3, [r7, #11]

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bf8:	480b      	ldr	r0, [pc, #44]	@ (8000c28 <ltc6811_send_command+0x70>)
 8000bfa:	f001 fd29 	bl	8002650 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_data, 4, HAL_MAX_DELAY);
 8000bfe:	f107 0108 	add.w	r1, r7, #8
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295
 8000c06:	2204      	movs	r2, #4
 8000c08:	4808      	ldr	r0, [pc, #32]	@ (8000c2c <ltc6811_send_command+0x74>)
 8000c0a:	f004 fced 	bl	80055e8 <HAL_SPI_Transmit>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000c12:	2201      	movs	r2, #1
 8000c14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c18:	4803      	ldr	r0, [pc, #12]	@ (8000c28 <ltc6811_send_command+0x70>)
 8000c1a:	f001 fd19 	bl	8002650 <HAL_GPIO_WritePin>

    return status;
 8000c1e:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3710      	adds	r7, #16
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	58020c00 	.word	0x58020c00
 8000c2c:	240001f4 	.word	0x240001f4

08000c30 <ltc6811_write_data>:

// Scrive dati all'LTC6811 (per comandi WRCFGA, WRPWM, etc.)
HAL_StatusTypeDef ltc6811_write_data(uint16_t command, uint8_t *data, uint8_t data_len)
{
 8000c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c34:	b091      	sub	sp, #68	@ 0x44
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	4603      	mov	r3, r0
 8000c3a:	60b9      	str	r1, [r7, #8]
 8000c3c:	81fb      	strh	r3, [r7, #14]
 8000c3e:	4613      	mov	r3, r2
 8000c40:	737b      	strb	r3, [r7, #13]
 8000c42:	466b      	mov	r3, sp
 8000c44:	461e      	mov	r6, r3
	uint8_t tx_data[4];

// Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000c46:	89fb      	ldrh	r3, [r7, #14]
 8000c48:	0a1b      	lsrs	r3, r3, #8
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	753b      	strb	r3, [r7, #20]
    tx_data[1] = command & 0xFF;        // CMD1
 8000c50:	89fb      	ldrh	r3, [r7, #14]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	757b      	strb	r3, [r7, #21]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	2102      	movs	r1, #2
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff ff21 	bl	8000aa4 <calculate_pec>
 8000c62:	4603      	mov	r3, r0
 8000c64:	867b      	strh	r3, [r7, #50]	@ 0x32
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000c66:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000c68:	0a1b      	lsrs	r3, r3, #8
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	75bb      	strb	r3, [r7, #22]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000c70:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	75fb      	strb	r3, [r7, #23]

    uint8_t tx_buffer[data_len + 2];
 8000c76:	7b7b      	ldrb	r3, [r7, #13]
 8000c78:	1c99      	adds	r1, r3, #2
 8000c7a:	1e4b      	subs	r3, r1, #1
 8000c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c7e:	460a      	mov	r2, r1
 8000c80:	2300      	movs	r3, #0
 8000c82:	603a      	str	r2, [r7, #0]
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	f04f 0200 	mov.w	r2, #0
 8000c8a:	f04f 0300 	mov.w	r3, #0
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	00c3      	lsls	r3, r0, #3
 8000c92:	6838      	ldr	r0, [r7, #0]
 8000c94:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000c98:	6838      	ldr	r0, [r7, #0]
 8000c9a:	00c2      	lsls	r2, r0, #3
 8000c9c:	460a      	mov	r2, r1
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	4692      	mov	sl, r2
 8000ca2:	469b      	mov	fp, r3
 8000ca4:	f04f 0200 	mov.w	r2, #0
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000cb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000cb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000cb8:	460b      	mov	r3, r1
 8000cba:	3307      	adds	r3, #7
 8000cbc:	08db      	lsrs	r3, r3, #3
 8000cbe:	00db      	lsls	r3, r3, #3
 8000cc0:	ebad 0d03 	sub.w	sp, sp, r3
 8000cc4:	466b      	mov	r3, sp
 8000cc6:	3300      	adds	r3, #0
 8000cc8:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Copia dati
    for (int i = 0; i < data_len; i++) {
 8000cca:	2300      	movs	r3, #0
 8000ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000cce:	e00b      	b.n	8000ce8 <ltc6811_write_data+0xb8>
        tx_buffer[i] = data[i];
 8000cd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cd2:	68ba      	ldr	r2, [r7, #8]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	7819      	ldrb	r1, [r3, #0]
 8000cd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cdc:	4413      	add	r3, r2
 8000cde:	460a      	mov	r2, r1
 8000ce0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_len; i++) {
 8000ce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ce8:	7b7b      	ldrb	r3, [r7, #13]
 8000cea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000cec:	429a      	cmp	r2, r3
 8000cee:	dbef      	blt.n	8000cd0 <ltc6811_write_data+0xa0>
    }

    // Calcola e aggiungi PEC
    uint16_t pec1 = calculate_pec(data, data_len);
 8000cf0:	7b7b      	ldrb	r3, [r7, #13]
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	68b8      	ldr	r0, [r7, #8]
 8000cf6:	f7ff fed5 	bl	8000aa4 <calculate_pec>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	84fb      	strh	r3, [r7, #38]	@ 0x26
    tx_buffer[data_len] = (pec1 >> 8) & 0xFF;
 8000cfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d00:	0a1b      	lsrs	r3, r3, #8
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	7b7b      	ldrb	r3, [r7, #13]
 8000d06:	b2d1      	uxtb	r1, r2
 8000d08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d0a:	54d1      	strb	r1, [r2, r3]
    tx_buffer[data_len + 1] = pec1 & 0xFF;
 8000d0c:	7b7b      	ldrb	r3, [r7, #13]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d12:	b2d1      	uxtb	r1, r2
 8000d14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d16:	54d1      	strb	r1, [r2, r3]

    uint8_t tx_send[data_len + 6];
 8000d18:	7b7b      	ldrb	r3, [r7, #13]
 8000d1a:	1d99      	adds	r1, r3, #6
 8000d1c:	1e4b      	subs	r3, r1, #1
 8000d1e:	623b      	str	r3, [r7, #32]
 8000d20:	460a      	mov	r2, r1
 8000d22:	2300      	movs	r3, #0
 8000d24:	4690      	mov	r8, r2
 8000d26:	4699      	mov	r9, r3
 8000d28:	f04f 0200 	mov.w	r2, #0
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000d34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000d38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000d3c:	460a      	mov	r2, r1
 8000d3e:	2300      	movs	r3, #0
 8000d40:	4614      	mov	r4, r2
 8000d42:	461d      	mov	r5, r3
 8000d44:	f04f 0200 	mov.w	r2, #0
 8000d48:	f04f 0300 	mov.w	r3, #0
 8000d4c:	00eb      	lsls	r3, r5, #3
 8000d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000d52:	00e2      	lsls	r2, r4, #3
 8000d54:	460b      	mov	r3, r1
 8000d56:	3307      	adds	r3, #7
 8000d58:	08db      	lsrs	r3, r3, #3
 8000d5a:	00db      	lsls	r3, r3, #3
 8000d5c:	ebad 0d03 	sub.w	sp, sp, r3
 8000d60:	466b      	mov	r3, sp
 8000d62:	3300      	adds	r3, #0
 8000d64:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; i++) {
 8000d66:	2300      	movs	r3, #0
 8000d68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d6a:	e00c      	b.n	8000d86 <ltc6811_write_data+0x156>
        tx_send[i] = tx_data[i];
 8000d6c:	f107 0214 	add.w	r2, r7, #20
 8000d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d72:	4413      	add	r3, r2
 8000d74:	7819      	ldrb	r1, [r3, #0]
 8000d76:	69fa      	ldr	r2, [r7, #28]
 8000d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d7a:	4413      	add	r3, r2
 8000d7c:	460a      	mov	r2, r1
 8000d7e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d82:	3301      	adds	r3, #1
 8000d84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d88:	2b03      	cmp	r3, #3
 8000d8a:	ddef      	ble.n	8000d6c <ltc6811_write_data+0x13c>
    }
    for (int i = 0; i < data_len+2; i++) {
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d90:	e00a      	b.n	8000da8 <ltc6811_write_data+0x178>
        tx_send[4+i] = tx_buffer[i];
 8000d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d94:	3304      	adds	r3, #4
 8000d96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000d98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000d9a:	440a      	add	r2, r1
 8000d9c:	7811      	ldrb	r1, [r2, #0]
 8000d9e:	69fa      	ldr	r2, [r7, #28]
 8000da0:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < data_len+2; i++) {
 8000da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000da4:	3301      	adds	r3, #1
 8000da6:	637b      	str	r3, [r7, #52]	@ 0x34
 8000da8:	7b7b      	ldrb	r3, [r7, #13]
 8000daa:	3301      	adds	r3, #1
 8000dac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000dae:	429a      	cmp	r2, r3
 8000db0:	ddef      	ble.n	8000d92 <ltc6811_write_data+0x162>
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000db8:	480d      	ldr	r0, [pc, #52]	@ (8000df0 <ltc6811_write_data+0x1c0>)
 8000dba:	f001 fc49 	bl	8002650 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_send, data_len + 6, HAL_MAX_DELAY);
 8000dbe:	7b7b      	ldrb	r3, [r7, #13]
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	3306      	adds	r3, #6
 8000dc4:	b29a      	uxth	r2, r3
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dca:	69f9      	ldr	r1, [r7, #28]
 8000dcc:	4809      	ldr	r0, [pc, #36]	@ (8000df4 <ltc6811_write_data+0x1c4>)
 8000dce:	f004 fc0b 	bl	80055e8 <HAL_SPI_Transmit>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ddc:	4804      	ldr	r0, [pc, #16]	@ (8000df0 <ltc6811_write_data+0x1c0>)
 8000dde:	f001 fc37 	bl	8002650 <HAL_GPIO_WritePin>

    return status;
 8000de2:	7efb      	ldrb	r3, [r7, #27]
 8000de4:	46b5      	mov	sp, r6
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3744      	adds	r7, #68	@ 0x44
 8000dea:	46bd      	mov	sp, r7
 8000dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000df0:	58020c00 	.word	0x58020c00
 8000df4:	240001f4 	.word	0x240001f4

08000df8 <ltc6811_read_data>:

// Legge dati dall'LTC6811 (per comandi RDCFGA, RDCVA, etc.)
HAL_StatusTypeDef ltc6811_read_data(uint16_t command, uint8_t *rx_data, uint8_t data_len)
{
 8000df8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000dfc:	b089      	sub	sp, #36	@ 0x24
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	4603      	mov	r3, r0
 8000e02:	6039      	str	r1, [r7, #0]
 8000e04:	80fb      	strh	r3, [r7, #6]
 8000e06:	4613      	mov	r3, r2
 8000e08:	717b      	strb	r3, [r7, #5]
 8000e0a:	466b      	mov	r3, sp
 8000e0c:	461e      	mov	r6, r3
	uint8_t tx_data[4];

	// Prepara comando + PEC
	tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000e0e:	88fb      	ldrh	r3, [r7, #6]
 8000e10:	0a1b      	lsrs	r3, r3, #8
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	723b      	strb	r3, [r7, #8]
	tx_data[1] = command & 0xFF;        // CMD1
 8000e18:	88fb      	ldrh	r3, [r7, #6]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	727b      	strb	r3, [r7, #9]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000e1e:	f107 0308 	add.w	r3, r7, #8
 8000e22:	2102      	movs	r1, #2
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff fe3d 	bl	8000aa4 <calculate_pec>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	837b      	strh	r3, [r7, #26]
	tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000e2e:	8b7b      	ldrh	r3, [r7, #26]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	72bb      	strb	r3, [r7, #10]
	tx_data[3] = pec & 0xFF;            // PEC1
 8000e38:	8b7b      	ldrh	r3, [r7, #26]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	72fb      	strb	r3, [r7, #11]

    uint8_t rx_buffer[data_len + 2];
 8000e3e:	797b      	ldrb	r3, [r7, #5]
 8000e40:	1c99      	adds	r1, r3, #2
 8000e42:	1e4b      	subs	r3, r1, #1
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	460a      	mov	r2, r1
 8000e48:	2300      	movs	r3, #0
 8000e4a:	4690      	mov	r8, r2
 8000e4c:	4699      	mov	r9, r3
 8000e4e:	f04f 0200 	mov.w	r2, #0
 8000e52:	f04f 0300 	mov.w	r3, #0
 8000e56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e62:	460a      	mov	r2, r1
 8000e64:	2300      	movs	r3, #0
 8000e66:	4614      	mov	r4, r2
 8000e68:	461d      	mov	r5, r3
 8000e6a:	f04f 0200 	mov.w	r2, #0
 8000e6e:	f04f 0300 	mov.w	r3, #0
 8000e72:	00eb      	lsls	r3, r5, #3
 8000e74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000e78:	00e2      	lsls	r2, r4, #3
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	3307      	adds	r3, #7
 8000e7e:	08db      	lsrs	r3, r3, #3
 8000e80:	00db      	lsls	r3, r3, #3
 8000e82:	ebad 0d03 	sub.w	sp, sp, r3
 8000e86:	466b      	mov	r3, sp
 8000e88:	3300      	adds	r3, #0
 8000e8a:	613b      	str	r3, [r7, #16]


    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e92:	4829      	ldr	r0, [pc, #164]	@ (8000f38 <ltc6811_read_data+0x140>)
 8000e94:	f001 fbdc 	bl	8002650 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi3, tx_data, 4, 10);
 8000e98:	f107 0108 	add.w	r1, r7, #8
 8000e9c:	230a      	movs	r3, #10
 8000e9e:	2204      	movs	r2, #4
 8000ea0:	4826      	ldr	r0, [pc, #152]	@ (8000f3c <ltc6811_read_data+0x144>)
 8000ea2:	f004 fba1 	bl	80055e8 <HAL_SPI_Transmit>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status = HAL_SPI_Receive(&hspi3, rx_buffer, data_len+2, HAL_MAX_DELAY);
 8000eaa:	797b      	ldrb	r3, [r7, #5]
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	3302      	adds	r3, #2
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb6:	6939      	ldr	r1, [r7, #16]
 8000eb8:	4820      	ldr	r0, [pc, #128]	@ (8000f3c <ltc6811_read_data+0x144>)
 8000eba:	f004 fd83 	bl	80059c4 <HAL_SPI_Receive>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ec8:	481b      	ldr	r0, [pc, #108]	@ (8000f38 <ltc6811_read_data+0x140>)
 8000eca:	f001 fbc1 	bl	8002650 <HAL_GPIO_WritePin>

    if (status == HAL_OK) {
 8000ece:	7bbb      	ldrb	r3, [r7, #14]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d12a      	bne.n	8000f2a <ltc6811_read_data+0x132>
        // Copia dati (escludi PEC)
        for (int i = 0; i < data_len; i++) {
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61fb      	str	r3, [r7, #28]
 8000ed8:	e00a      	b.n	8000ef0 <ltc6811_read_data+0xf8>
            rx_data[i] = rx_buffer[i];
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	683a      	ldr	r2, [r7, #0]
 8000ede:	4413      	add	r3, r2
 8000ee0:	6939      	ldr	r1, [r7, #16]
 8000ee2:	69fa      	ldr	r2, [r7, #28]
 8000ee4:	440a      	add	r2, r1
 8000ee6:	7812      	ldrb	r2, [r2, #0]
 8000ee8:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < data_len; i++) {
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	3301      	adds	r3, #1
 8000eee:	61fb      	str	r3, [r7, #28]
 8000ef0:	797b      	ldrb	r3, [r7, #5]
 8000ef2:	69fa      	ldr	r2, [r7, #28]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	dbf0      	blt.n	8000eda <ltc6811_read_data+0xe2>
        }

        // Verifica PEC
        uint16_t received_pec = (rx_buffer[data_len] << 8) | rx_buffer[data_len + 1];
 8000ef8:	797b      	ldrb	r3, [r7, #5]
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	5cd3      	ldrb	r3, [r2, r3]
 8000efe:	b21b      	sxth	r3, r3
 8000f00:	021b      	lsls	r3, r3, #8
 8000f02:	b21a      	sxth	r2, r3
 8000f04:	797b      	ldrb	r3, [r7, #5]
 8000f06:	3301      	adds	r3, #1
 8000f08:	6939      	ldr	r1, [r7, #16]
 8000f0a:	5ccb      	ldrb	r3, [r1, r3]
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	b21b      	sxth	r3, r3
 8000f12:	81bb      	strh	r3, [r7, #12]
        if (!verify_pec(rx_data, data_len, received_pec)) {
 8000f14:	89ba      	ldrh	r2, [r7, #12]
 8000f16:	797b      	ldrb	r3, [r7, #5]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	6838      	ldr	r0, [r7, #0]
 8000f1c:	f7ff fe31 	bl	8000b82 <verify_pec>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d101      	bne.n	8000f2a <ltc6811_read_data+0x132>
            return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e000      	b.n	8000f2c <ltc6811_read_data+0x134>
        }
    }

    return status;
 8000f2a:	7bbb      	ldrb	r3, [r7, #14]
 8000f2c:	46b5      	mov	sp, r6
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3724      	adds	r7, #36	@ 0x24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f38:	58020c00 	.word	0x58020c00
 8000f3c:	240001f4 	.word	0x240001f4

08000f40 <ltc6811_configure>:



// Configura LTC6811
HAL_StatusTypeDef ltc6811_configure(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
    uint8_t config_data[6] = {0};
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	809a      	strh	r2, [r3, #4]

    // CFGR0: GPIO pull-down OFF, REFON=0, ADCOPT=0
    config_data[0] = 0xFC; // 0b11111100 - tutti GPIO pull-down OFF
 8000f4e:	23fc      	movs	r3, #252	@ 0xfc
 8000f50:	713b      	strb	r3, [r7, #4]

    // CFGR1: Undervoltage threshold (esempio: 3.3V)
    uint16_t vuv = 33000 / 16; // 33000mV / (16 * 0.1mV)
 8000f52:	f640 030e 	movw	r3, #2062	@ 0x80e
 8000f56:	81fb      	strh	r3, [r7, #14]
    config_data[1] = vuv & 0xFF;
 8000f58:	89fb      	ldrh	r3, [r7, #14]
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	717b      	strb	r3, [r7, #5]
    //config_data[2] = (vuv >> 8) & 0x0F;

    // CFGR3: Overvoltage threshold (esempio: 4.2V)
    uint16_t vov = 42000 / 16; // 42000mV / (16 * 0.1mV)
 8000f5e:	f640 2341 	movw	r3, #2625	@ 0xa41
 8000f62:	81bb      	strh	r3, [r7, #12]
    config_data[2] = (vov << 4) | ((vuv >> 8) & 0x0F);
 8000f64:	89bb      	ldrh	r3, [r7, #12]
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	011b      	lsls	r3, r3, #4
 8000f6a:	b25a      	sxtb	r2, r3
 8000f6c:	89fb      	ldrh	r3, [r7, #14]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	b25b      	sxtb	r3, r3
 8000f74:	f003 030f 	and.w	r3, r3, #15
 8000f78:	b25b      	sxtb	r3, r3
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	b25b      	sxtb	r3, r3
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	71bb      	strb	r3, [r7, #6]
    config_data[3] = (vov >> 4) & 0xFF;
 8000f82:	89bb      	ldrh	r3, [r7, #12]
 8000f84:	091b      	lsrs	r3, r3, #4
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	71fb      	strb	r3, [r7, #7]

    // CFGR4-CFGR5: Discharge control disabilitato
    config_data[4] = 0x00;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	723b      	strb	r3, [r7, #8]
    config_data[5] = 0x00;
 8000f90:	2300      	movs	r3, #0
 8000f92:	727b      	strb	r3, [r7, #9]

    // Invia comando WRCFGA

    // Invia dati di configurazione
    return ltc6811_write_data(0x0001, config_data, 6);
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2206      	movs	r2, #6
 8000f98:	4619      	mov	r1, r3
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f7ff fe48 	bl	8000c30 <ltc6811_write_data>
 8000fa0:	4603      	mov	r3, r0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <ltc6811_read_cell_voltages>:

// Legge tensioni celle
	HAL_StatusTypeDef ltc6811_read_cell_voltages(float *voltages) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b094      	sub	sp, #80	@ 0x50
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
    // Avvia conversione ADC
    HAL_StatusTypeDef status = ltc6811_send_command(0x0360); // ADCV - tutte le celle, 7kHz
 8000fb4:	f44f 7058 	mov.w	r0, #864	@ 0x360
 8000fb8:	f7ff fdfe 	bl	8000bb8 <ltc6811_send_command>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8000fc2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d002      	beq.n	8000fd0 <ltc6811_read_cell_voltages+0x24>
 8000fca:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000fce:	e08f      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Attendi fine conversione (290s)
    HAL_Delay(3); // 3ms per sicurezza
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	f001 f805 	bl	8001fe0 <HAL_Delay>

    // Leggi tutti i gruppi di registri
    uint8_t cell_data[48]; // 12 celle  4 bytes (2 bytes dato + 2 bytes PEC per gruppo)

    // Leggi gruppo A (celle 1-3)
    status = ltc6811_read_data(0x0004, &cell_data[0], 6);
 8000fd6:	f107 0308 	add.w	r3, r7, #8
 8000fda:	2206      	movs	r2, #6
 8000fdc:	4619      	mov	r1, r3
 8000fde:	2004      	movs	r0, #4
 8000fe0:	f7ff ff0a 	bl	8000df8 <ltc6811_read_data>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8000fea:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d002      	beq.n	8000ff8 <ltc6811_read_cell_voltages+0x4c>
 8000ff2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000ff6:	e07b      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Leggi gruppo B (celle 4-6)
    status = ltc6811_read_data(0x0006, &cell_data[6], 6);
 8000ff8:	f107 0308 	add.w	r3, r7, #8
 8000ffc:	3306      	adds	r3, #6
 8000ffe:	2206      	movs	r2, #6
 8001000:	4619      	mov	r1, r3
 8001002:	2006      	movs	r0, #6
 8001004:	f7ff fef8 	bl	8000df8 <ltc6811_read_data>
 8001008:	4603      	mov	r3, r0
 800100a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 800100e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001012:	2b00      	cmp	r3, #0
 8001014:	d002      	beq.n	800101c <ltc6811_read_cell_voltages+0x70>
 8001016:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800101a:	e069      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Leggi gruppo C (celle 7-9)
    status = ltc6811_read_data(0x0008, &cell_data[12], 6);
 800101c:	f107 0308 	add.w	r3, r7, #8
 8001020:	330c      	adds	r3, #12
 8001022:	2206      	movs	r2, #6
 8001024:	4619      	mov	r1, r3
 8001026:	2008      	movs	r0, #8
 8001028:	f7ff fee6 	bl	8000df8 <ltc6811_read_data>
 800102c:	4603      	mov	r3, r0
 800102e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8001032:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001036:	2b00      	cmp	r3, #0
 8001038:	d002      	beq.n	8001040 <ltc6811_read_cell_voltages+0x94>
 800103a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800103e:	e057      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Leggi gruppo D (celle 10-12)
    status = ltc6811_read_data(0x000A, &cell_data[18], 6);
 8001040:	f107 0308 	add.w	r3, r7, #8
 8001044:	3312      	adds	r3, #18
 8001046:	2206      	movs	r2, #6
 8001048:	4619      	mov	r1, r3
 800104a:	200a      	movs	r0, #10
 800104c:	f7ff fed4 	bl	8000df8 <ltc6811_read_data>
 8001050:	4603      	mov	r3, r0
 8001052:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8001056:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800105a:	2b00      	cmp	r3, #0
 800105c:	d002      	beq.n	8001064 <ltc6811_read_cell_voltages+0xb8>
 800105e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001062:	e045      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Decodifica tensioni
    for (int cell = 0; cell < 12; cell++) {
 8001064:	2300      	movs	r3, #0
 8001066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001068:	e03e      	b.n	80010e8 <ltc6811_read_cell_voltages+0x13c>
        int group_offset = (cell / 3) * 6;
 800106a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800106c:	4a22      	ldr	r2, [pc, #136]	@ (80010f8 <ltc6811_read_cell_voltages+0x14c>)
 800106e:	fb82 1203 	smull	r1, r2, r2, r3
 8001072:	17db      	asrs	r3, r3, #31
 8001074:	1ad2      	subs	r2, r2, r3
 8001076:	4613      	mov	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	4413      	add	r3, r2
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	647b      	str	r3, [r7, #68]	@ 0x44
        int cell_in_group = cell % 3;
 8001080:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001082:	4b1d      	ldr	r3, [pc, #116]	@ (80010f8 <ltc6811_read_cell_voltages+0x14c>)
 8001084:	fb83 3102 	smull	r3, r1, r3, r2
 8001088:	17d3      	asrs	r3, r2, #31
 800108a:	1ac9      	subs	r1, r1, r3
 800108c:	460b      	mov	r3, r1
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	440b      	add	r3, r1
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	643b      	str	r3, [r7, #64]	@ 0x40
        int byte_offset = group_offset + (cell_in_group * 2);
 8001096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800109c:	4413      	add	r3, r2
 800109e:	63fb      	str	r3, [r7, #60]	@ 0x3c

        uint16_t raw_voltage = (cell_data[byte_offset+1] << 8) | cell_data[byte_offset];
 80010a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010a2:	3301      	adds	r3, #1
 80010a4:	3350      	adds	r3, #80	@ 0x50
 80010a6:	443b      	add	r3, r7
 80010a8:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	f107 0108 	add.w	r1, r7, #8
 80010b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010b8:	440b      	add	r3, r1
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	b21b      	sxth	r3, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        voltages[cell] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 80010c4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80010fc <ltc6811_read_cell_voltages+0x150>
 80010da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010de:	edc3 7a00 	vstr	s15, [r3]
    for (int cell = 0; cell < 12; cell++) {
 80010e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010e4:	3301      	adds	r3, #1
 80010e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010ea:	2b0b      	cmp	r3, #11
 80010ec:	ddbd      	ble.n	800106a <ltc6811_read_cell_voltages+0xbe>
    }

    return HAL_OK;
 80010ee:	2300      	movs	r3, #0
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3750      	adds	r7, #80	@ 0x50
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	55555556 	.word	0x55555556
 80010fc:	38d1b717 	.word	0x38d1b717

08001100 <ltc6811_read_gpio_voltages>:

	// Legge tensioni GPIO
		HAL_StatusTypeDef ltc6811_read_gpio_voltages(float *gpio_voltage) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b08e      	sub	sp, #56	@ 0x38
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	    // Avvia conversione ADC
	    HAL_StatusTypeDef status = ltc6811_send_command(0x0561); // ADAX - GPIO1, 7kHz
 8001108:	f240 5061 	movw	r0, #1377	@ 0x561
 800110c:	f7ff fd54 	bl	8000bb8 <ltc6811_send_command>
 8001110:	4603      	mov	r3, r0
 8001112:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    if (status != HAL_OK) return status;
 8001116:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800111a:	2b00      	cmp	r3, #0
 800111c:	d002      	beq.n	8001124 <ltc6811_read_gpio_voltages+0x24>
 800111e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001122:	e06b      	b.n	80011fc <ltc6811_read_gpio_voltages+0xfc>

	    // Attendi fine conversione
	    HAL_Delay(3); // 3ms per sicurezza
 8001124:	2003      	movs	r0, #3
 8001126:	f000 ff5b 	bl	8001fe0 <HAL_Delay>

	    // Leggi tutti i gruppi di registri
	    uint8_t GPIO_data[24]; // 6 registri  4 bytes (2 bytes dato + 2 bytes PEC per gruppo)

	    // Leggi gruppo A (GPIO 1-3)
	    status = ltc6811_read_data(0x000C, &GPIO_data[0], 6);
 800112a:	f107 0308 	add.w	r3, r7, #8
 800112e:	2206      	movs	r2, #6
 8001130:	4619      	mov	r1, r3
 8001132:	200c      	movs	r0, #12
 8001134:	f7ff fe60 	bl	8000df8 <ltc6811_read_data>
 8001138:	4603      	mov	r3, r0
 800113a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    if (status != HAL_OK) return status;
 800113e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001142:	2b00      	cmp	r3, #0
 8001144:	d002      	beq.n	800114c <ltc6811_read_gpio_voltages+0x4c>
 8001146:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800114a:	e057      	b.n	80011fc <ltc6811_read_gpio_voltages+0xfc>

	    // Leggi gruppo B (GPIO 4-5 e Second Reference)
	    status = ltc6811_read_data(0x000E, &GPIO_data[6], 6);
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	3306      	adds	r3, #6
 8001152:	2206      	movs	r2, #6
 8001154:	4619      	mov	r1, r3
 8001156:	200e      	movs	r0, #14
 8001158:	f7ff fe4e 	bl	8000df8 <ltc6811_read_data>
 800115c:	4603      	mov	r3, r0
 800115e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    if (status != HAL_OK) return status;
 8001162:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001166:	2b00      	cmp	r3, #0
 8001168:	d002      	beq.n	8001170 <ltc6811_read_gpio_voltages+0x70>
 800116a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800116e:	e045      	b.n	80011fc <ltc6811_read_gpio_voltages+0xfc>

	    // Decodifica tensioni
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 8001170:	2300      	movs	r3, #0
 8001172:	637b      	str	r3, [r7, #52]	@ 0x34
 8001174:	e03e      	b.n	80011f4 <ltc6811_read_gpio_voltages+0xf4>
	        int group_offset = (GPIO / 3) * 6;
 8001176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001178:	4a22      	ldr	r2, [pc, #136]	@ (8001204 <ltc6811_read_gpio_voltages+0x104>)
 800117a:	fb82 1203 	smull	r1, r2, r2, r3
 800117e:	17db      	asrs	r3, r3, #31
 8001180:	1ad2      	subs	r2, r2, r3
 8001182:	4613      	mov	r3, r2
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	4413      	add	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	        int GPIO_in_group = GPIO % 3;
 800118c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800118e:	4b1d      	ldr	r3, [pc, #116]	@ (8001204 <ltc6811_read_gpio_voltages+0x104>)
 8001190:	fb83 3102 	smull	r3, r1, r3, r2
 8001194:	17d3      	asrs	r3, r2, #31
 8001196:	1ac9      	subs	r1, r1, r3
 8001198:	460b      	mov	r3, r1
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	440b      	add	r3, r1
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	62bb      	str	r3, [r7, #40]	@ 0x28
	        int byte_offset = group_offset + (GPIO_in_group * 2);
 80011a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80011a8:	4413      	add	r3, r2
 80011aa:	627b      	str	r3, [r7, #36]	@ 0x24

	        uint16_t raw_voltage = (GPIO_data[byte_offset+1] << 8) | GPIO_data[byte_offset];
 80011ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ae:	3301      	adds	r3, #1
 80011b0:	3338      	adds	r3, #56	@ 0x38
 80011b2:	443b      	add	r3, r7
 80011b4:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80011b8:	b21b      	sxth	r3, r3
 80011ba:	021b      	lsls	r3, r3, #8
 80011bc:	b21a      	sxth	r2, r3
 80011be:	f107 0108 	add.w	r1, r7, #8
 80011c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c4:	440b      	add	r3, r1
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	4313      	orrs	r3, r2
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	847b      	strh	r3, [r7, #34]	@ 0x22
	        gpio_voltage[GPIO] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 80011d0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80011d2:	ee07 3a90 	vmov	s15, r3
 80011d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001208 <ltc6811_read_gpio_voltages+0x108>
 80011e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ea:	edc3 7a00 	vstr	s15, [r3]
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 80011ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011f0:	3301      	adds	r3, #1
 80011f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80011f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011f6:	2b05      	cmp	r3, #5
 80011f8:	ddbd      	ble.n	8001176 <ltc6811_read_gpio_voltages+0x76>
	    }

	    return HAL_OK;
 80011fa:	2300      	movs	r3, #0
	}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3738      	adds	r7, #56	@ 0x38
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	55555556 	.word	0x55555556
 8001208:	38d1b717 	.word	0x38d1b717

0800120c <main>:
  * @retval int
  */
uint8_t timer_flag=0;

int main(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b0a6      	sub	sp, #152	@ 0x98
 8001210:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001212:	f000 faa1 	bl	8001758 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001216:	f000 fe87 	bl	8001f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800121a:	f000 f8cf 	bl	80013bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800121e:	f000 fa37 	bl	8001690 <MX_GPIO_Init>
  MX_SPI3_Init();
 8001222:	f000 f945 	bl	80014b0 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8001226:	f000 f9e7 	bl	80015f8 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 800122a:	f000 f997 	bl	800155c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 800122e:	485d      	ldr	r0, [pc, #372]	@ (80013a4 <main+0x198>)
 8001230:	f004 ff7a 	bl	8006128 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ltc6811_configure();
 8001234:	f7ff fe84 	bl	8000f40 <ltc6811_configure>
  uint8_t config[6]={0};
 8001238:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	809a      	strh	r2, [r3, #4]
  HAL_StatusTypeDef status1;	//verifichiamo se effettivamente stiamo scrivendo nel modo giusto
  status1 = ltc6811_read_data(0x0002, &config[0], 6);
 8001242:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001246:	2206      	movs	r2, #6
 8001248:	4619      	mov	r1, r3
 800124a:	2002      	movs	r0, #2
 800124c:	f7ff fdd4 	bl	8000df8 <ltc6811_read_data>
 8001250:	4603      	mov	r3, r0
 8001252:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
  for (int i = 0; i < 6; i++)
 8001256:	2300      	movs	r3, #0
 8001258:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800125c:	e01d      	b.n	800129a <main+0x8e>
  {
	  char buffer2[40];
           	// Converti float in stringa
      int length2 = sprintf(buffer2, "Il valore %d della configurazione: %x \n\n", i+1, config[i]);
 800125e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001262:	1c59      	adds	r1, r3, #1
 8001264:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8001268:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800126c:	4413      	add	r3, r2
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001274:	460a      	mov	r2, r1
 8001276:	494c      	ldr	r1, [pc, #304]	@ (80013a8 <main+0x19c>)
 8001278:	f007 fc48 	bl	8008b0c <siprintf>
 800127c:	6778      	str	r0, [r7, #116]	@ 0x74
         	// Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer2, length2, HAL_MAX_DELAY);
 800127e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001280:	b29a      	uxth	r2, r3
 8001282:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001286:	f04f 33ff 	mov.w	r3, #4294967295
 800128a:	4848      	ldr	r0, [pc, #288]	@ (80013ac <main+0x1a0>)
 800128c:	f005 fc26 	bl	8006adc <HAL_UART_Transmit>
  for (int i = 0; i < 6; i++)
 8001290:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001294:	3301      	adds	r3, #1
 8001296:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800129a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800129e:	2b05      	cmp	r3, #5
 80012a0:	dddd      	ble.n	800125e <main+0x52>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	   if(timer_flag==1)
 80012a2:	4b43      	ldr	r3, [pc, #268]	@ (80013b0 <main+0x1a4>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d176      	bne.n	8001398 <main+0x18c>
	   {
	        float cell_voltages[12]={0};
 80012aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ae:	2230      	movs	r2, #48	@ 0x30
 80012b0:	2100      	movs	r1, #0
 80012b2:	4618      	mov	r0, r3
 80012b4:	f007 fc8f 	bl	8008bd6 <memset>
	        if (ltc6811_read_cell_voltages(cell_voltages) == HAL_OK)
 80012b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff fe75 	bl	8000fac <ltc6811_read_cell_voltages>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d129      	bne.n	800131c <main+0x110>
	        {
	        	// Stampa risultati
	        	for (int i = 0; i < 12; i++)
 80012c8:	2300      	movs	r3, #0
 80012ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80012ce:	e021      	b.n	8001314 <main+0x108>
	        	{
	        		char buffer[32];
	        		// Converti float in stringa
	        		int length = sprintf(buffer, "Valore %d: %.2f\r\n",i+1, cell_voltages[i]);
 80012d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012d4:	1c5a      	adds	r2, r3, #1
 80012d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	3390      	adds	r3, #144	@ 0x90
 80012de:	443b      	add	r3, r7
 80012e0:	3b6c      	subs	r3, #108	@ 0x6c
 80012e2:	edd3 7a00 	vldr	s15, [r3]
 80012e6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	ed8d 7b00 	vstr	d7, [sp]
 80012f0:	4930      	ldr	r1, [pc, #192]	@ (80013b4 <main+0x1a8>)
 80012f2:	4618      	mov	r0, r3
 80012f4:	f007 fc0a 	bl	8008b0c <siprintf>
 80012f8:	67f8      	str	r0, [r7, #124]	@ 0x7c
	        		// Invia via UART
	        		HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 80012fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80012fc:	b29a      	uxth	r2, r3
 80012fe:	1d39      	adds	r1, r7, #4
 8001300:	f04f 33ff 	mov.w	r3, #4294967295
 8001304:	4829      	ldr	r0, [pc, #164]	@ (80013ac <main+0x1a0>)
 8001306:	f005 fbe9 	bl	8006adc <HAL_UART_Transmit>
	        	for (int i = 0; i < 12; i++)
 800130a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800130e:	3301      	adds	r3, #1
 8001310:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001314:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001318:	2b0b      	cmp	r3, #11
 800131a:	ddd9      	ble.n	80012d0 <main+0xc4>
	        	}
	        }

	        float GPIO_voltages[6]={0};
 800131c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]
 800132c:	615a      	str	r2, [r3, #20]
	       	if (ltc6811_read_gpio_voltages(GPIO_voltages) == HAL_OK)
 800132e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fee4 	bl	8001100 <ltc6811_read_gpio_voltages>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d129      	bne.n	8001392 <main+0x186>
	       	{
	       		// Stampa risultati
	       		for (int i = 0; i < 6; i++)
 800133e:	2300      	movs	r3, #0
 8001340:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001344:	e021      	b.n	800138a <main+0x17e>
	       	    {
	       			char buffer[32];
	       	        // Converti float in stringa
	       	        int length = sprintf(buffer, "Valore GPIO %d: %.2f\r\n",i+1, GPIO_voltages[i]);
 8001346:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800134a:	1c5a      	adds	r2, r3, #1
 800134c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	3390      	adds	r3, #144	@ 0x90
 8001354:	443b      	add	r3, r7
 8001356:	3b3c      	subs	r3, #60	@ 0x3c
 8001358:	edd3 7a00 	vldr	s15, [r3]
 800135c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	ed8d 7b00 	vstr	d7, [sp]
 8001366:	4914      	ldr	r1, [pc, #80]	@ (80013b8 <main+0x1ac>)
 8001368:	4618      	mov	r0, r3
 800136a:	f007 fbcf 	bl	8008b0c <siprintf>
 800136e:	67b8      	str	r0, [r7, #120]	@ 0x78
	       	        // Invia via UART
	       	        HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 8001370:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001372:	b29a      	uxth	r2, r3
 8001374:	1d39      	adds	r1, r7, #4
 8001376:	f04f 33ff 	mov.w	r3, #4294967295
 800137a:	480c      	ldr	r0, [pc, #48]	@ (80013ac <main+0x1a0>)
 800137c:	f005 fbae 	bl	8006adc <HAL_UART_Transmit>
	       		for (int i = 0; i < 6; i++)
 8001380:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001384:	3301      	adds	r3, #1
 8001386:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800138a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800138e:	2b05      	cmp	r3, #5
 8001390:	ddd9      	ble.n	8001346 <main+0x13a>
	       	     }
	        }
	       	timer_flag=0;
 8001392:	4b07      	ldr	r3, [pc, #28]	@ (80013b0 <main+0x1a4>)
 8001394:	2200      	movs	r2, #0
 8001396:	701a      	strb	r2, [r3, #0]
	   }
	   HAL_Delay(5000);
 8001398:	f241 3088 	movw	r0, #5000	@ 0x1388
 800139c:	f000 fe20 	bl	8001fe0 <HAL_Delay>
	   if(timer_flag==1)
 80013a0:	e77f      	b.n	80012a2 <main+0x96>
 80013a2:	bf00      	nop
 80013a4:	2400027c 	.word	0x2400027c
 80013a8:	0800c228 	.word	0x0800c228
 80013ac:	240002c8 	.word	0x240002c8
 80013b0:	2400035c 	.word	0x2400035c
 80013b4:	0800c254 	.word	0x0800c254
 80013b8:	0800c268 	.word	0x0800c268

080013bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b09c      	sub	sp, #112	@ 0x70
 80013c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c6:	224c      	movs	r2, #76	@ 0x4c
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f007 fc03 	bl	8008bd6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2220      	movs	r2, #32
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f007 fbfd 	bl	8008bd6 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80013dc:	2002      	movs	r0, #2
 80013de:	f001 f951 	bl	8002684 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013e2:	2300      	movs	r3, #0
 80013e4:	603b      	str	r3, [r7, #0]
 80013e6:	4b30      	ldr	r3, [pc, #192]	@ (80014a8 <SystemClock_Config+0xec>)
 80013e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013ea:	4a2f      	ldr	r2, [pc, #188]	@ (80014a8 <SystemClock_Config+0xec>)
 80013ec:	f023 0301 	bic.w	r3, r3, #1
 80013f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80013f2:	4b2d      	ldr	r3, [pc, #180]	@ (80014a8 <SystemClock_Config+0xec>)
 80013f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	603b      	str	r3, [r7, #0]
 80013fc:	4b2b      	ldr	r3, [pc, #172]	@ (80014ac <SystemClock_Config+0xf0>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	4a2a      	ldr	r2, [pc, #168]	@ (80014ac <SystemClock_Config+0xf0>)
 8001402:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001406:	6193      	str	r3, [r2, #24]
 8001408:	4b28      	ldr	r3, [pc, #160]	@ (80014ac <SystemClock_Config+0xf0>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001410:	603b      	str	r3, [r7, #0]
 8001412:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001414:	bf00      	nop
 8001416:	4b25      	ldr	r3, [pc, #148]	@ (80014ac <SystemClock_Config+0xf0>)
 8001418:	699b      	ldr	r3, [r3, #24]
 800141a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800141e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001422:	d1f8      	bne.n	8001416 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001424:	2301      	movs	r3, #1
 8001426:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001428:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800142c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800142e:	2302      	movs	r3, #2
 8001430:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001432:	2302      	movs	r3, #2
 8001434:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001436:	2301      	movs	r3, #1
 8001438:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 800143a:	2364      	movs	r3, #100	@ 0x64
 800143c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800143e:	2302      	movs	r3, #2
 8001440:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001442:	2304      	movs	r3, #4
 8001444:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001446:	2302      	movs	r3, #2
 8001448:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800144a:	230c      	movs	r3, #12
 800144c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800144e:	2300      	movs	r3, #0
 8001450:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001456:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800145a:	4618      	mov	r0, r3
 800145c:	f001 f94c 	bl	80026f8 <HAL_RCC_OscConfig>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001466:	f000 f9bf 	bl	80017e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800146a:	233f      	movs	r3, #63	@ 0x3f
 800146c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146e:	2303      	movs	r3, #3
 8001470:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001476:	2308      	movs	r3, #8
 8001478:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800147a:	2340      	movs	r3, #64	@ 0x40
 800147c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800147e:	2340      	movs	r3, #64	@ 0x40
 8001480:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001482:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001486:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001488:	2340      	movs	r3, #64	@ 0x40
 800148a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800148c:	1d3b      	adds	r3, r7, #4
 800148e:	2102      	movs	r1, #2
 8001490:	4618      	mov	r0, r3
 8001492:	f001 fd8b 	bl	8002fac <HAL_RCC_ClockConfig>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800149c:	f000 f9a4 	bl	80017e8 <Error_Handler>
  }
}
 80014a0:	bf00      	nop
 80014a2:	3770      	adds	r7, #112	@ 0x70
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	58000400 	.word	0x58000400
 80014ac:	58024800 	.word	0x58024800

080014b0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80014b4:	4b27      	ldr	r3, [pc, #156]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014b6:	4a28      	ldr	r2, [pc, #160]	@ (8001558 <MX_SPI3_Init+0xa8>)
 80014b8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80014ba:	4b26      	ldr	r3, [pc, #152]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014bc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80014c0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80014c2:	4b24      	ldr	r3, [pc, #144]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80014c8:	4b22      	ldr	r3, [pc, #136]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014ca:	2207      	movs	r2, #7
 80014cc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014ce:	4b21      	ldr	r3, [pc, #132]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80014da:	4b1e      	ldr	r3, [pc, #120]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014dc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80014e0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80014e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014e8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80014f0:	4b18      	ldr	r3, [pc, #96]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014f6:	4b17      	ldr	r3, [pc, #92]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80014fc:	4b15      	ldr	r3, [pc, #84]	@ (8001554 <MX_SPI3_Init+0xa4>)
 80014fe:	2200      	movs	r2, #0
 8001500:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001502:	4b14      	ldr	r3, [pc, #80]	@ (8001554 <MX_SPI3_Init+0xa4>)
 8001504:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001508:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800150a:	4b12      	ldr	r3, [pc, #72]	@ (8001554 <MX_SPI3_Init+0xa4>)
 800150c:	2200      	movs	r2, #0
 800150e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001510:	4b10      	ldr	r3, [pc, #64]	@ (8001554 <MX_SPI3_Init+0xa4>)
 8001512:	2200      	movs	r2, #0
 8001514:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001516:	4b0f      	ldr	r3, [pc, #60]	@ (8001554 <MX_SPI3_Init+0xa4>)
 8001518:	2200      	movs	r2, #0
 800151a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800151c:	4b0d      	ldr	r3, [pc, #52]	@ (8001554 <MX_SPI3_Init+0xa4>)
 800151e:	2200      	movs	r2, #0
 8001520:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001522:	4b0c      	ldr	r3, [pc, #48]	@ (8001554 <MX_SPI3_Init+0xa4>)
 8001524:	2200      	movs	r2, #0
 8001526:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001528:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <MX_SPI3_Init+0xa4>)
 800152a:	2200      	movs	r2, #0
 800152c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800152e:	4b09      	ldr	r3, [pc, #36]	@ (8001554 <MX_SPI3_Init+0xa4>)
 8001530:	2200      	movs	r2, #0
 8001532:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001534:	4b07      	ldr	r3, [pc, #28]	@ (8001554 <MX_SPI3_Init+0xa4>)
 8001536:	2200      	movs	r2, #0
 8001538:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800153a:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <MX_SPI3_Init+0xa4>)
 800153c:	2200      	movs	r2, #0
 800153e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001540:	4804      	ldr	r0, [pc, #16]	@ (8001554 <MX_SPI3_Init+0xa4>)
 8001542:	f003 ff2d 	bl	80053a0 <HAL_SPI_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 800154c:	f000 f94c 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001550:	bf00      	nop
 8001552:	bd80      	pop	{r7, pc}
 8001554:	240001f4 	.word	0x240001f4
 8001558:	40003c00 	.word	0x40003c00

0800155c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001562:	f107 0310 	add.w	r3, r7, #16
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001570:	1d3b      	adds	r3, r7, #4
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800157a:	4b1e      	ldr	r3, [pc, #120]	@ (80015f4 <MX_TIM2_Init+0x98>)
 800157c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001580:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1999;
 8001582:	4b1c      	ldr	r3, [pc, #112]	@ (80015f4 <MX_TIM2_Init+0x98>)
 8001584:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001588:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158a:	4b1a      	ldr	r3, [pc, #104]	@ (80015f4 <MX_TIM2_Init+0x98>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001590:	4b18      	ldr	r3, [pc, #96]	@ (80015f4 <MX_TIM2_Init+0x98>)
 8001592:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001596:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001598:	4b16      	ldr	r3, [pc, #88]	@ (80015f4 <MX_TIM2_Init+0x98>)
 800159a:	2200      	movs	r2, #0
 800159c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800159e:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <MX_TIM2_Init+0x98>)
 80015a0:	2280      	movs	r2, #128	@ 0x80
 80015a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015a4:	4813      	ldr	r0, [pc, #76]	@ (80015f4 <MX_TIM2_Init+0x98>)
 80015a6:	f004 fd68 	bl	800607a <HAL_TIM_Base_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80015b0:	f000 f91a 	bl	80017e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015b8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015ba:	f107 0310 	add.w	r3, r7, #16
 80015be:	4619      	mov	r1, r3
 80015c0:	480c      	ldr	r0, [pc, #48]	@ (80015f4 <MX_TIM2_Init+0x98>)
 80015c2:	f004 ff31 	bl	8006428 <HAL_TIM_ConfigClockSource>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80015cc:	f000 f90c 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d0:	2300      	movs	r3, #0
 80015d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015d8:	1d3b      	adds	r3, r7, #4
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	@ (80015f4 <MX_TIM2_Init+0x98>)
 80015de:	f005 f981 	bl	80068e4 <HAL_TIMEx_MasterConfigSynchronization>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80015e8:	f000 f8fe 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	3720      	adds	r7, #32
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	2400027c 	.word	0x2400027c

080015f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015fc:	4b22      	ldr	r3, [pc, #136]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 80015fe:	4a23      	ldr	r2, [pc, #140]	@ (800168c <MX_USART3_UART_Init+0x94>)
 8001600:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001602:	4b21      	ldr	r3, [pc, #132]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 8001604:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001608:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800160a:	4b1f      	ldr	r3, [pc, #124]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001610:	4b1d      	ldr	r3, [pc, #116]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001616:	4b1c      	ldr	r3, [pc, #112]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800161c:	4b1a      	ldr	r3, [pc, #104]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 800161e:	220c      	movs	r2, #12
 8001620:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001622:	4b19      	ldr	r3, [pc, #100]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001628:	4b17      	ldr	r3, [pc, #92]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 800162a:	2200      	movs	r2, #0
 800162c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800162e:	4b16      	ldr	r3, [pc, #88]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 8001630:	2200      	movs	r2, #0
 8001632:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001634:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 8001636:	2200      	movs	r2, #0
 8001638:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800163a:	4b13      	ldr	r3, [pc, #76]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 800163c:	2200      	movs	r2, #0
 800163e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001640:	4811      	ldr	r0, [pc, #68]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 8001642:	f005 f9fb 	bl	8006a3c <HAL_UART_Init>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800164c:	f000 f8cc 	bl	80017e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001650:	2100      	movs	r1, #0
 8001652:	480d      	ldr	r0, [pc, #52]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 8001654:	f006 fa91 	bl	8007b7a <HAL_UARTEx_SetTxFifoThreshold>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800165e:	f000 f8c3 	bl	80017e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001662:	2100      	movs	r1, #0
 8001664:	4808      	ldr	r0, [pc, #32]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 8001666:	f006 fac6 	bl	8007bf6 <HAL_UARTEx_SetRxFifoThreshold>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001670:	f000 f8ba 	bl	80017e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001674:	4804      	ldr	r0, [pc, #16]	@ (8001688 <MX_USART3_UART_Init+0x90>)
 8001676:	f006 fa47 	bl	8007b08 <HAL_UARTEx_DisableFifoMode>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001680:	f000 f8b2 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001684:	bf00      	nop
 8001686:	bd80      	pop	{r7, pc}
 8001688:	240002c8 	.word	0x240002c8
 800168c:	40004800 	.word	0x40004800

08001690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08a      	sub	sp, #40	@ 0x28
 8001694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001696:	f107 0314 	add.w	r3, r7, #20
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
 80016a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001750 <MX_GPIO_Init+0xc0>)
 80016a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ac:	4a28      	ldr	r2, [pc, #160]	@ (8001750 <MX_GPIO_Init+0xc0>)
 80016ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016b6:	4b26      	ldr	r3, [pc, #152]	@ (8001750 <MX_GPIO_Init+0xc0>)
 80016b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c4:	4b22      	ldr	r3, [pc, #136]	@ (8001750 <MX_GPIO_Init+0xc0>)
 80016c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ca:	4a21      	ldr	r2, [pc, #132]	@ (8001750 <MX_GPIO_Init+0xc0>)
 80016cc:	f043 0302 	orr.w	r3, r3, #2
 80016d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001750 <MX_GPIO_Init+0xc0>)
 80016d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001750 <MX_GPIO_Init+0xc0>)
 80016e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e8:	4a19      	ldr	r2, [pc, #100]	@ (8001750 <MX_GPIO_Init+0xc0>)
 80016ea:	f043 0308 	orr.w	r3, r3, #8
 80016ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016f2:	4b17      	ldr	r3, [pc, #92]	@ (8001750 <MX_GPIO_Init+0xc0>)
 80016f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016f8:	f003 0308 	and.w	r3, r3, #8
 80016fc:	60bb      	str	r3, [r7, #8]
 80016fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001700:	4b13      	ldr	r3, [pc, #76]	@ (8001750 <MX_GPIO_Init+0xc0>)
 8001702:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001706:	4a12      	ldr	r2, [pc, #72]	@ (8001750 <MX_GPIO_Init+0xc0>)
 8001708:	f043 0304 	orr.w	r3, r3, #4
 800170c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001710:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <MX_GPIO_Init+0xc0>)
 8001712:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001716:	f003 0304 	and.w	r3, r3, #4
 800171a:	607b      	str	r3, [r7, #4]
 800171c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800171e:	2201      	movs	r2, #1
 8001720:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001724:	480b      	ldr	r0, [pc, #44]	@ (8001754 <MX_GPIO_Init+0xc4>)
 8001726:	f000 ff93 	bl	8002650 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800172a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800172e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001730:	2301      	movs	r3, #1
 8001732:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001734:	2300      	movs	r3, #0
 8001736:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001738:	2300      	movs	r3, #0
 800173a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800173c:	f107 0314 	add.w	r3, r7, #20
 8001740:	4619      	mov	r1, r3
 8001742:	4804      	ldr	r0, [pc, #16]	@ (8001754 <MX_GPIO_Init+0xc4>)
 8001744:	f000 fdd4 	bl	80022f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001748:	bf00      	nop
 800174a:	3728      	adds	r7, #40	@ 0x28
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	58024400 	.word	0x58024400
 8001754:	58020c00 	.word	0x58020c00

08001758 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800175e:	463b      	mov	r3, r7
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800176a:	f000 fd49 	bl	8002200 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800176e:	2301      	movs	r3, #1
 8001770:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001772:	2300      	movs	r3, #0
 8001774:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800177a:	231f      	movs	r3, #31
 800177c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800177e:	2387      	movs	r3, #135	@ 0x87
 8001780:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001782:	2300      	movs	r3, #0
 8001784:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001786:	2300      	movs	r3, #0
 8001788:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800178a:	2301      	movs	r3, #1
 800178c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800178e:	2301      	movs	r3, #1
 8001790:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001792:	2300      	movs	r3, #0
 8001794:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001796:	2300      	movs	r3, #0
 8001798:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800179a:	463b      	mov	r3, r7
 800179c:	4618      	mov	r0, r3
 800179e:	f000 fd67 	bl	8002270 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80017a2:	2004      	movs	r0, #4
 80017a4:	f000 fd44 	bl	8002230 <HAL_MPU_Enable>

}
 80017a8:	bf00      	nop
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a08      	ldr	r2, [pc, #32]	@ (80017e0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d101      	bne.n	80017c6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80017c2:	f000 fbed 	bl	8001fa0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017ce:	d102      	bne.n	80017d6 <HAL_TIM_PeriodElapsedCallback+0x26>
    {
      /* IL TUO CODICE PER TIM2 - ogni 100ms */
	  timer_flag=1;
 80017d0:	4b04      	ldr	r3, [pc, #16]	@ (80017e4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	701a      	strb	r2, [r3, #0]

    }

  /* USER CODE END Callback 1 */
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40010000 	.word	0x40010000
 80017e4:	2400035c 	.word	0x2400035c

080017e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ec:	b672      	cpsid	i
}
 80017ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <Error_Handler+0x8>

080017f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <HAL_MspInit+0x30>)
 80017fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001800:	4a08      	ldr	r2, [pc, #32]	@ (8001824 <HAL_MspInit+0x30>)
 8001802:	f043 0302 	orr.w	r3, r3, #2
 8001806:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800180a:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <HAL_MspInit+0x30>)
 800180c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	58024400 	.word	0x58024400

08001828 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b0bc      	sub	sp, #240	@ 0xf0
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	605a      	str	r2, [r3, #4]
 800183a:	609a      	str	r2, [r3, #8]
 800183c:	60da      	str	r2, [r3, #12]
 800183e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001840:	f107 0318 	add.w	r3, r7, #24
 8001844:	22c0      	movs	r2, #192	@ 0xc0
 8001846:	2100      	movs	r1, #0
 8001848:	4618      	mov	r0, r3
 800184a:	f007 f9c4 	bl	8008bd6 <memset>
  if(hspi->Instance==SPI3)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a41      	ldr	r2, [pc, #260]	@ (8001958 <HAL_SPI_MspInit+0x130>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d17b      	bne.n	8001950 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001858:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800185c:	f04f 0300 	mov.w	r3, #0
 8001860:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001864:	2301      	movs	r3, #1
 8001866:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 18;
 8001868:	2312      	movs	r3, #18
 800186a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 15;
 800186c:	230f      	movs	r3, #15
 800186e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001870:	2302      	movs	r3, #2
 8001872:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001874:	2302      	movs	r3, #2
 8001876:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001878:	23c0      	movs	r3, #192	@ 0xc0
 800187a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800187c:	2320      	movs	r3, #32
 800187e:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 8001880:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001884:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001886:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800188a:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800188c:	f107 0318 	add.w	r3, r7, #24
 8001890:	4618      	mov	r0, r3
 8001892:	f001 ff59 	bl	8003748 <HAL_RCCEx_PeriphCLKConfig>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <HAL_SPI_MspInit+0x78>
    {
      Error_Handler();
 800189c:	f7ff ffa4 	bl	80017e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80018a0:	4b2e      	ldr	r3, [pc, #184]	@ (800195c <HAL_SPI_MspInit+0x134>)
 80018a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018a6:	4a2d      	ldr	r2, [pc, #180]	@ (800195c <HAL_SPI_MspInit+0x134>)
 80018a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80018b0:	4b2a      	ldr	r3, [pc, #168]	@ (800195c <HAL_SPI_MspInit+0x134>)
 80018b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018be:	4b27      	ldr	r3, [pc, #156]	@ (800195c <HAL_SPI_MspInit+0x134>)
 80018c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018c4:	4a25      	ldr	r2, [pc, #148]	@ (800195c <HAL_SPI_MspInit+0x134>)
 80018c6:	f043 0302 	orr.w	r3, r3, #2
 80018ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018ce:	4b23      	ldr	r3, [pc, #140]	@ (800195c <HAL_SPI_MspInit+0x134>)
 80018d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	613b      	str	r3, [r7, #16]
 80018da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018dc:	4b1f      	ldr	r3, [pc, #124]	@ (800195c <HAL_SPI_MspInit+0x134>)
 80018de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018e2:	4a1e      	ldr	r2, [pc, #120]	@ (800195c <HAL_SPI_MspInit+0x134>)
 80018e4:	f043 0304 	orr.w	r3, r3, #4
 80018e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018ec:	4b1b      	ldr	r3, [pc, #108]	@ (800195c <HAL_SPI_MspInit+0x134>)
 80018ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018f2:	f003 0304 	and.w	r3, r3, #4
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018fa:	2304      	movs	r3, #4
 80018fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001900:	2302      	movs	r3, #2
 8001902:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190c:	2300      	movs	r3, #0
 800190e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001912:	2307      	movs	r3, #7
 8001914:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001918:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800191c:	4619      	mov	r1, r3
 800191e:	4810      	ldr	r0, [pc, #64]	@ (8001960 <HAL_SPI_MspInit+0x138>)
 8001920:	f000 fce6 	bl	80022f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001924:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001928:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192c:	2302      	movs	r3, #2
 800192e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001938:	2300      	movs	r3, #0
 800193a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800193e:	2306      	movs	r3, #6
 8001940:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001944:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001948:	4619      	mov	r1, r3
 800194a:	4806      	ldr	r0, [pc, #24]	@ (8001964 <HAL_SPI_MspInit+0x13c>)
 800194c:	f000 fcd0 	bl	80022f0 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001950:	bf00      	nop
 8001952:	37f0      	adds	r7, #240	@ 0xf0
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40003c00 	.word	0x40003c00
 800195c:	58024400 	.word	0x58024400
 8001960:	58020400 	.word	0x58020400
 8001964:	58020800 	.word	0x58020800

08001968 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001978:	d116      	bne.n	80019a8 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800197a:	4b0d      	ldr	r3, [pc, #52]	@ (80019b0 <HAL_TIM_Base_MspInit+0x48>)
 800197c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001980:	4a0b      	ldr	r2, [pc, #44]	@ (80019b0 <HAL_TIM_Base_MspInit+0x48>)
 8001982:	f043 0301 	orr.w	r3, r3, #1
 8001986:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800198a:	4b09      	ldr	r3, [pc, #36]	@ (80019b0 <HAL_TIM_Base_MspInit+0x48>)
 800198c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8001998:	2200      	movs	r2, #0
 800199a:	2103      	movs	r1, #3
 800199c:	201c      	movs	r0, #28
 800199e:	f000 fc07 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019a2:	201c      	movs	r0, #28
 80019a4:	f000 fc1e 	bl	80021e4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80019a8:	bf00      	nop
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	58024400 	.word	0x58024400

080019b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b0ba      	sub	sp, #232	@ 0xe8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019cc:	f107 0310 	add.w	r3, r7, #16
 80019d0:	22c0      	movs	r2, #192	@ 0xc0
 80019d2:	2100      	movs	r1, #0
 80019d4:	4618      	mov	r0, r3
 80019d6:	f007 f8fe 	bl	8008bd6 <memset>
  if(huart->Instance==USART3)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a27      	ldr	r2, [pc, #156]	@ (8001a7c <HAL_UART_MspInit+0xc8>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d146      	bne.n	8001a72 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80019e4:	f04f 0202 	mov.w	r2, #2
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019f6:	f107 0310 	add.w	r3, r7, #16
 80019fa:	4618      	mov	r0, r3
 80019fc:	f001 fea4 	bl	8003748 <HAL_RCCEx_PeriphCLKConfig>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001a06:	f7ff feef 	bl	80017e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001a80 <HAL_UART_MspInit+0xcc>)
 8001a0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a10:	4a1b      	ldr	r2, [pc, #108]	@ (8001a80 <HAL_UART_MspInit+0xcc>)
 8001a12:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a16:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a1a:	4b19      	ldr	r3, [pc, #100]	@ (8001a80 <HAL_UART_MspInit+0xcc>)
 8001a1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a28:	4b15      	ldr	r3, [pc, #84]	@ (8001a80 <HAL_UART_MspInit+0xcc>)
 8001a2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a2e:	4a14      	ldr	r2, [pc, #80]	@ (8001a80 <HAL_UART_MspInit+0xcc>)
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a38:	4b11      	ldr	r3, [pc, #68]	@ (8001a80 <HAL_UART_MspInit+0xcc>)
 8001a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	60bb      	str	r3, [r7, #8]
 8001a44:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a46:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a54:	2300      	movs	r3, #0
 8001a56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a60:	2307      	movs	r3, #7
 8001a62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a66:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4805      	ldr	r0, [pc, #20]	@ (8001a84 <HAL_UART_MspInit+0xd0>)
 8001a6e:	f000 fc3f 	bl	80022f0 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001a72:	bf00      	nop
 8001a74:	37e8      	adds	r7, #232	@ 0xe8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40004800 	.word	0x40004800
 8001a80:	58024400 	.word	0x58024400
 8001a84:	58020400 	.word	0x58020400

08001a88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08e      	sub	sp, #56	@ 0x38
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b0f      	cmp	r3, #15
 8001a94:	d844      	bhi.n	8001b20 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001a96:	2200      	movs	r2, #0
 8001a98:	6879      	ldr	r1, [r7, #4]
 8001a9a:	2019      	movs	r0, #25
 8001a9c:	f000 fb88 	bl	80021b0 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001aa0:	2019      	movs	r0, #25
 8001aa2:	f000 fb9f 	bl	80021e4 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001aa6:	4a24      	ldr	r2, [pc, #144]	@ (8001b38 <HAL_InitTick+0xb0>)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001aac:	4b23      	ldr	r3, [pc, #140]	@ (8001b3c <HAL_InitTick+0xb4>)
 8001aae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ab2:	4a22      	ldr	r2, [pc, #136]	@ (8001b3c <HAL_InitTick+0xb4>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001abc:	4b1f      	ldr	r3, [pc, #124]	@ (8001b3c <HAL_InitTick+0xb4>)
 8001abe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001aca:	f107 020c 	add.w	r2, r7, #12
 8001ace:	f107 0310 	add.w	r3, r7, #16
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f001 fdf5 	bl	80036c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001ada:	f001 fddd 	bl	8003698 <HAL_RCC_GetPCLK2Freq>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ae6:	4a16      	ldr	r2, [pc, #88]	@ (8001b40 <HAL_InitTick+0xb8>)
 8001ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8001aec:	0c9b      	lsrs	r3, r3, #18
 8001aee:	3b01      	subs	r3, #1
 8001af0:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001af2:	4b14      	ldr	r3, [pc, #80]	@ (8001b44 <HAL_InitTick+0xbc>)
 8001af4:	4a14      	ldr	r2, [pc, #80]	@ (8001b48 <HAL_InitTick+0xc0>)
 8001af6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001af8:	4b12      	ldr	r3, [pc, #72]	@ (8001b44 <HAL_InitTick+0xbc>)
 8001afa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001afe:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001b00:	4a10      	ldr	r2, [pc, #64]	@ (8001b44 <HAL_InitTick+0xbc>)
 8001b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b04:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001b06:	4b0f      	ldr	r3, [pc, #60]	@ (8001b44 <HAL_InitTick+0xbc>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b44 <HAL_InitTick+0xbc>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001b12:	480c      	ldr	r0, [pc, #48]	@ (8001b44 <HAL_InitTick+0xbc>)
 8001b14:	f004 fab1 	bl	800607a <HAL_TIM_Base_Init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d107      	bne.n	8001b2e <HAL_InitTick+0xa6>
 8001b1e:	e001      	b.n	8001b24 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e005      	b.n	8001b30 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001b24:	4807      	ldr	r0, [pc, #28]	@ (8001b44 <HAL_InitTick+0xbc>)
 8001b26:	f004 faff 	bl	8006128 <HAL_TIM_Base_Start_IT>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	e000      	b.n	8001b30 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3738      	adds	r7, #56	@ 0x38
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	24000008 	.word	0x24000008
 8001b3c:	58024400 	.word	0x58024400
 8001b40:	431bde83 	.word	0x431bde83
 8001b44:	24000360 	.word	0x24000360
 8001b48:	40010000 	.word	0x40010000

08001b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <NMI_Handler+0x4>

08001b54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b58:	bf00      	nop
 8001b5a:	e7fd      	b.n	8001b58 <HardFault_Handler+0x4>

08001b5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <MemManage_Handler+0x4>

08001b64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b68:	bf00      	nop
 8001b6a:	e7fd      	b.n	8001b68 <BusFault_Handler+0x4>

08001b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b70:	bf00      	nop
 8001b72:	e7fd      	b.n	8001b70 <UsageFault_Handler+0x4>

08001b74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b82:	b480      	push	{r7}
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bb0:	4802      	ldr	r0, [pc, #8]	@ (8001bbc <TIM1_UP_IRQHandler+0x10>)
 8001bb2:	f004 fb31 	bl	8006218 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	24000360 	.word	0x24000360

08001bc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001bc4:	4802      	ldr	r0, [pc, #8]	@ (8001bd0 <TIM2_IRQHandler+0x10>)
 8001bc6:	f004 fb27 	bl	8006218 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	2400027c 	.word	0x2400027c

08001bd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  return 1;
 8001bd8:	2301      	movs	r3, #1
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_kill>:

int _kill(int pid, int sig)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bee:	f007 f845 	bl	8008c7c <__errno>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2216      	movs	r2, #22
 8001bf6:	601a      	str	r2, [r3, #0]
  return -1;
 8001bf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3708      	adds	r7, #8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <_exit>:

void _exit (int status)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff ffe7 	bl	8001be4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c16:	bf00      	nop
 8001c18:	e7fd      	b.n	8001c16 <_exit+0x12>

08001c1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b086      	sub	sp, #24
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	60f8      	str	r0, [r7, #12]
 8001c22:	60b9      	str	r1, [r7, #8]
 8001c24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c26:	2300      	movs	r3, #0
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	e00a      	b.n	8001c42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c2c:	f3af 8000 	nop.w
 8001c30:	4601      	mov	r1, r0
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	1c5a      	adds	r2, r3, #1
 8001c36:	60ba      	str	r2, [r7, #8]
 8001c38:	b2ca      	uxtb	r2, r1
 8001c3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	3301      	adds	r3, #1
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	697a      	ldr	r2, [r7, #20]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	dbf0      	blt.n	8001c2c <_read+0x12>
  }

  return len;
 8001c4a:	687b      	ldr	r3, [r7, #4]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3718      	adds	r7, #24
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]
 8001c64:	e009      	b.n	8001c7a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	1c5a      	adds	r2, r3, #1
 8001c6a:	60ba      	str	r2, [r7, #8]
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	3301      	adds	r3, #1
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	697a      	ldr	r2, [r7, #20]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	dbf1      	blt.n	8001c66 <_write+0x12>
  }
  return len;
 8001c82:	687b      	ldr	r3, [r7, #4]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3718      	adds	r7, #24
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <_close>:

int _close(int file)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cb4:	605a      	str	r2, [r3, #4]
  return 0;
 8001cb6:	2300      	movs	r3, #0
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <_isatty>:

int _isatty(int file)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ccc:	2301      	movs	r3, #1
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b085      	sub	sp, #20
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	60f8      	str	r0, [r7, #12]
 8001ce2:	60b9      	str	r1, [r7, #8]
 8001ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cfc:	4a14      	ldr	r2, [pc, #80]	@ (8001d50 <_sbrk+0x5c>)
 8001cfe:	4b15      	ldr	r3, [pc, #84]	@ (8001d54 <_sbrk+0x60>)
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d08:	4b13      	ldr	r3, [pc, #76]	@ (8001d58 <_sbrk+0x64>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d102      	bne.n	8001d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d10:	4b11      	ldr	r3, [pc, #68]	@ (8001d58 <_sbrk+0x64>)
 8001d12:	4a12      	ldr	r2, [pc, #72]	@ (8001d5c <_sbrk+0x68>)
 8001d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d16:	4b10      	ldr	r3, [pc, #64]	@ (8001d58 <_sbrk+0x64>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d207      	bcs.n	8001d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d24:	f006 ffaa 	bl	8008c7c <__errno>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d32:	e009      	b.n	8001d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d34:	4b08      	ldr	r3, [pc, #32]	@ (8001d58 <_sbrk+0x64>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d3a:	4b07      	ldr	r3, [pc, #28]	@ (8001d58 <_sbrk+0x64>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4413      	add	r3, r2
 8001d42:	4a05      	ldr	r2, [pc, #20]	@ (8001d58 <_sbrk+0x64>)
 8001d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d46:	68fb      	ldr	r3, [r7, #12]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	24080000 	.word	0x24080000
 8001d54:	00000400 	.word	0x00000400
 8001d58:	240003ac 	.word	0x240003ac
 8001d5c:	24000500 	.word	0x24000500

08001d60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d64:	4b43      	ldr	r3, [pc, #268]	@ (8001e74 <SystemInit+0x114>)
 8001d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d6a:	4a42      	ldr	r2, [pc, #264]	@ (8001e74 <SystemInit+0x114>)
 8001d6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001d74:	4b40      	ldr	r3, [pc, #256]	@ (8001e78 <SystemInit+0x118>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 030f 	and.w	r3, r3, #15
 8001d7c:	2b06      	cmp	r3, #6
 8001d7e:	d807      	bhi.n	8001d90 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001d80:	4b3d      	ldr	r3, [pc, #244]	@ (8001e78 <SystemInit+0x118>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f023 030f 	bic.w	r3, r3, #15
 8001d88:	4a3b      	ldr	r2, [pc, #236]	@ (8001e78 <SystemInit+0x118>)
 8001d8a:	f043 0307 	orr.w	r3, r3, #7
 8001d8e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001d90:	4b3a      	ldr	r3, [pc, #232]	@ (8001e7c <SystemInit+0x11c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a39      	ldr	r2, [pc, #228]	@ (8001e7c <SystemInit+0x11c>)
 8001d96:	f043 0301 	orr.w	r3, r3, #1
 8001d9a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001d9c:	4b37      	ldr	r3, [pc, #220]	@ (8001e7c <SystemInit+0x11c>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001da2:	4b36      	ldr	r3, [pc, #216]	@ (8001e7c <SystemInit+0x11c>)
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	4935      	ldr	r1, [pc, #212]	@ (8001e7c <SystemInit+0x11c>)
 8001da8:	4b35      	ldr	r3, [pc, #212]	@ (8001e80 <SystemInit+0x120>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001dae:	4b32      	ldr	r3, [pc, #200]	@ (8001e78 <SystemInit+0x118>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0308 	and.w	r3, r3, #8
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d007      	beq.n	8001dca <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001dba:	4b2f      	ldr	r3, [pc, #188]	@ (8001e78 <SystemInit+0x118>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f023 030f 	bic.w	r3, r3, #15
 8001dc2:	4a2d      	ldr	r2, [pc, #180]	@ (8001e78 <SystemInit+0x118>)
 8001dc4:	f043 0307 	orr.w	r3, r3, #7
 8001dc8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001dca:	4b2c      	ldr	r3, [pc, #176]	@ (8001e7c <SystemInit+0x11c>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001dd0:	4b2a      	ldr	r3, [pc, #168]	@ (8001e7c <SystemInit+0x11c>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001dd6:	4b29      	ldr	r3, [pc, #164]	@ (8001e7c <SystemInit+0x11c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001ddc:	4b27      	ldr	r3, [pc, #156]	@ (8001e7c <SystemInit+0x11c>)
 8001dde:	4a29      	ldr	r2, [pc, #164]	@ (8001e84 <SystemInit+0x124>)
 8001de0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001de2:	4b26      	ldr	r3, [pc, #152]	@ (8001e7c <SystemInit+0x11c>)
 8001de4:	4a28      	ldr	r2, [pc, #160]	@ (8001e88 <SystemInit+0x128>)
 8001de6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001de8:	4b24      	ldr	r3, [pc, #144]	@ (8001e7c <SystemInit+0x11c>)
 8001dea:	4a28      	ldr	r2, [pc, #160]	@ (8001e8c <SystemInit+0x12c>)
 8001dec:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001dee:	4b23      	ldr	r3, [pc, #140]	@ (8001e7c <SystemInit+0x11c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001df4:	4b21      	ldr	r3, [pc, #132]	@ (8001e7c <SystemInit+0x11c>)
 8001df6:	4a25      	ldr	r2, [pc, #148]	@ (8001e8c <SystemInit+0x12c>)
 8001df8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001dfa:	4b20      	ldr	r3, [pc, #128]	@ (8001e7c <SystemInit+0x11c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001e00:	4b1e      	ldr	r3, [pc, #120]	@ (8001e7c <SystemInit+0x11c>)
 8001e02:	4a22      	ldr	r2, [pc, #136]	@ (8001e8c <SystemInit+0x12c>)
 8001e04:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001e06:	4b1d      	ldr	r3, [pc, #116]	@ (8001e7c <SystemInit+0x11c>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e7c <SystemInit+0x11c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a1a      	ldr	r2, [pc, #104]	@ (8001e7c <SystemInit+0x11c>)
 8001e12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e16:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001e18:	4b18      	ldr	r3, [pc, #96]	@ (8001e7c <SystemInit+0x11c>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001e90 <SystemInit+0x130>)
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	4b1c      	ldr	r3, [pc, #112]	@ (8001e94 <SystemInit+0x134>)
 8001e24:	4013      	ands	r3, r2
 8001e26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001e2a:	d202      	bcs.n	8001e32 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001e2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <SystemInit+0x138>)
 8001e2e:	2201      	movs	r2, #1
 8001e30:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001e32:	4b12      	ldr	r3, [pc, #72]	@ (8001e7c <SystemInit+0x11c>)
 8001e34:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d113      	bne.n	8001e68 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001e40:	4b0e      	ldr	r3, [pc, #56]	@ (8001e7c <SystemInit+0x11c>)
 8001e42:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e46:	4a0d      	ldr	r2, [pc, #52]	@ (8001e7c <SystemInit+0x11c>)
 8001e48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e4c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001e50:	4b12      	ldr	r3, [pc, #72]	@ (8001e9c <SystemInit+0x13c>)
 8001e52:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001e56:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001e58:	4b08      	ldr	r3, [pc, #32]	@ (8001e7c <SystemInit+0x11c>)
 8001e5a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e5e:	4a07      	ldr	r2, [pc, #28]	@ (8001e7c <SystemInit+0x11c>)
 8001e60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e64:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	e000ed00 	.word	0xe000ed00
 8001e78:	52002000 	.word	0x52002000
 8001e7c:	58024400 	.word	0x58024400
 8001e80:	eaf6ed7f 	.word	0xeaf6ed7f
 8001e84:	02020200 	.word	0x02020200
 8001e88:	01ff0000 	.word	0x01ff0000
 8001e8c:	01010280 	.word	0x01010280
 8001e90:	5c001000 	.word	0x5c001000
 8001e94:	ffff0000 	.word	0xffff0000
 8001e98:	51008108 	.word	0x51008108
 8001e9c:	52004000 	.word	0x52004000

08001ea0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001ea4:	4b09      	ldr	r3, [pc, #36]	@ (8001ecc <ExitRun0Mode+0x2c>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	4a08      	ldr	r2, [pc, #32]	@ (8001ecc <ExitRun0Mode+0x2c>)
 8001eaa:	f043 0302 	orr.w	r3, r3, #2
 8001eae:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001eb0:	bf00      	nop
 8001eb2:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <ExitRun0Mode+0x2c>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0f9      	beq.n	8001eb2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001ebe:	bf00      	nop
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	58024800 	.word	0x58024800

08001ed0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ed0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001f0c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001ed4:	f7ff ffe4 	bl	8001ea0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ed8:	f7ff ff42 	bl	8001d60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001edc:	480c      	ldr	r0, [pc, #48]	@ (8001f10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ede:	490d      	ldr	r1, [pc, #52]	@ (8001f14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee4:	e002      	b.n	8001eec <LoopCopyDataInit>

08001ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eea:	3304      	adds	r3, #4

08001eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ef0:	d3f9      	bcc.n	8001ee6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8001f1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8001f20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef8:	e001      	b.n	8001efe <LoopFillZerobss>

08001efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001efc:	3204      	adds	r2, #4

08001efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f00:	d3fb      	bcc.n	8001efa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f02:	f006 fec1 	bl	8008c88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f06:	f7ff f981 	bl	800120c <main>
  bx  lr
 8001f0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f0c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001f10:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001f14:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001f18:	0800c6f4 	.word	0x0800c6f4
  ldr r2, =_sbss
 8001f1c:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8001f20:	24000500 	.word	0x24000500

08001f24 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f24:	e7fe      	b.n	8001f24 <ADC3_IRQHandler>
	...

08001f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f2e:	2003      	movs	r0, #3
 8001f30:	f000 f933 	bl	800219a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001f34:	f001 f9f0 	bl	8003318 <HAL_RCC_GetSysClockFreq>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	4b15      	ldr	r3, [pc, #84]	@ (8001f90 <HAL_Init+0x68>)
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	0a1b      	lsrs	r3, r3, #8
 8001f40:	f003 030f 	and.w	r3, r3, #15
 8001f44:	4913      	ldr	r1, [pc, #76]	@ (8001f94 <HAL_Init+0x6c>)
 8001f46:	5ccb      	ldrb	r3, [r1, r3]
 8001f48:	f003 031f 	and.w	r3, r3, #31
 8001f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f50:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f52:	4b0f      	ldr	r3, [pc, #60]	@ (8001f90 <HAL_Init+0x68>)
 8001f54:	699b      	ldr	r3, [r3, #24]
 8001f56:	f003 030f 	and.w	r3, r3, #15
 8001f5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001f94 <HAL_Init+0x6c>)
 8001f5c:	5cd3      	ldrb	r3, [r2, r3]
 8001f5e:	f003 031f 	and.w	r3, r3, #31
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	fa22 f303 	lsr.w	r3, r2, r3
 8001f68:	4a0b      	ldr	r2, [pc, #44]	@ (8001f98 <HAL_Init+0x70>)
 8001f6a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f6c:	4a0b      	ldr	r2, [pc, #44]	@ (8001f9c <HAL_Init+0x74>)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f72:	200f      	movs	r0, #15
 8001f74:	f7ff fd88 	bl	8001a88 <HAL_InitTick>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e002      	b.n	8001f88 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001f82:	f7ff fc37 	bl	80017f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	58024400 	.word	0x58024400
 8001f94:	0800c280 	.word	0x0800c280
 8001f98:	24000004 	.word	0x24000004
 8001f9c:	24000000 	.word	0x24000000

08001fa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fa4:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <HAL_IncTick+0x20>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	4b06      	ldr	r3, [pc, #24]	@ (8001fc4 <HAL_IncTick+0x24>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4413      	add	r3, r2
 8001fb0:	4a04      	ldr	r2, [pc, #16]	@ (8001fc4 <HAL_IncTick+0x24>)
 8001fb2:	6013      	str	r3, [r2, #0]
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	2400000c 	.word	0x2400000c
 8001fc4:	240003b0 	.word	0x240003b0

08001fc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  return uwTick;
 8001fcc:	4b03      	ldr	r3, [pc, #12]	@ (8001fdc <HAL_GetTick+0x14>)
 8001fce:	681b      	ldr	r3, [r3, #0]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	240003b0 	.word	0x240003b0

08001fe0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fe8:	f7ff ffee 	bl	8001fc8 <HAL_GetTick>
 8001fec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff8:	d005      	beq.n	8002006 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8002024 <HAL_Delay+0x44>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	461a      	mov	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4413      	add	r3, r2
 8002004:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002006:	bf00      	nop
 8002008:	f7ff ffde 	bl	8001fc8 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	429a      	cmp	r2, r3
 8002016:	d8f7      	bhi.n	8002008 <HAL_Delay+0x28>
  {
  }
}
 8002018:	bf00      	nop
 800201a:	bf00      	nop
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	2400000c 	.word	0x2400000c

08002028 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800202c:	4b03      	ldr	r3, [pc, #12]	@ (800203c <HAL_GetREVID+0x14>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	0c1b      	lsrs	r3, r3, #16
}
 8002032:	4618      	mov	r0, r3
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	5c001000 	.word	0x5c001000

08002040 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002050:	4b0b      	ldr	r3, [pc, #44]	@ (8002080 <__NVIC_SetPriorityGrouping+0x40>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800205c:	4013      	ands	r3, r2
 800205e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002068:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <__NVIC_SetPriorityGrouping+0x44>)
 800206a:	4313      	orrs	r3, r2
 800206c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800206e:	4a04      	ldr	r2, [pc, #16]	@ (8002080 <__NVIC_SetPriorityGrouping+0x40>)
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	60d3      	str	r3, [r2, #12]
}
 8002074:	bf00      	nop
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	e000ed00 	.word	0xe000ed00
 8002084:	05fa0000 	.word	0x05fa0000

08002088 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800208c:	4b04      	ldr	r3, [pc, #16]	@ (80020a0 <__NVIC_GetPriorityGrouping+0x18>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	0a1b      	lsrs	r3, r3, #8
 8002092:	f003 0307 	and.w	r3, r3, #7
}
 8002096:	4618      	mov	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80020ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	db0b      	blt.n	80020ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020b6:	88fb      	ldrh	r3, [r7, #6]
 80020b8:	f003 021f 	and.w	r2, r3, #31
 80020bc:	4907      	ldr	r1, [pc, #28]	@ (80020dc <__NVIC_EnableIRQ+0x38>)
 80020be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020c2:	095b      	lsrs	r3, r3, #5
 80020c4:	2001      	movs	r0, #1
 80020c6:	fa00 f202 	lsl.w	r2, r0, r2
 80020ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	e000e100 	.word	0xe000e100

080020e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	6039      	str	r1, [r7, #0]
 80020ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80020ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	db0a      	blt.n	800210a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	b2da      	uxtb	r2, r3
 80020f8:	490c      	ldr	r1, [pc, #48]	@ (800212c <__NVIC_SetPriority+0x4c>)
 80020fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020fe:	0112      	lsls	r2, r2, #4
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	440b      	add	r3, r1
 8002104:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002108:	e00a      	b.n	8002120 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4908      	ldr	r1, [pc, #32]	@ (8002130 <__NVIC_SetPriority+0x50>)
 8002110:	88fb      	ldrh	r3, [r7, #6]
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	3b04      	subs	r3, #4
 8002118:	0112      	lsls	r2, r2, #4
 800211a:	b2d2      	uxtb	r2, r2
 800211c:	440b      	add	r3, r1
 800211e:	761a      	strb	r2, [r3, #24]
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	e000e100 	.word	0xe000e100
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002134:	b480      	push	{r7}
 8002136:	b089      	sub	sp, #36	@ 0x24
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f1c3 0307 	rsb	r3, r3, #7
 800214e:	2b04      	cmp	r3, #4
 8002150:	bf28      	it	cs
 8002152:	2304      	movcs	r3, #4
 8002154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	3304      	adds	r3, #4
 800215a:	2b06      	cmp	r3, #6
 800215c:	d902      	bls.n	8002164 <NVIC_EncodePriority+0x30>
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3b03      	subs	r3, #3
 8002162:	e000      	b.n	8002166 <NVIC_EncodePriority+0x32>
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	f04f 32ff 	mov.w	r2, #4294967295
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43da      	mvns	r2, r3
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	401a      	ands	r2, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800217c:	f04f 31ff 	mov.w	r1, #4294967295
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	fa01 f303 	lsl.w	r3, r1, r3
 8002186:	43d9      	mvns	r1, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800218c:	4313      	orrs	r3, r2
         );
}
 800218e:	4618      	mov	r0, r3
 8002190:	3724      	adds	r7, #36	@ 0x24
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b082      	sub	sp, #8
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7ff ff4c 	bl	8002040 <__NVIC_SetPriorityGrouping>
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
 80021bc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021be:	f7ff ff63 	bl	8002088 <__NVIC_GetPriorityGrouping>
 80021c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	68b9      	ldr	r1, [r7, #8]
 80021c8:	6978      	ldr	r0, [r7, #20]
 80021ca:	f7ff ffb3 	bl	8002134 <NVIC_EncodePriority>
 80021ce:	4602      	mov	r2, r0
 80021d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021d4:	4611      	mov	r1, r2
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff ff82 	bl	80020e0 <__NVIC_SetPriority>
}
 80021dc:	bf00      	nop
 80021de:	3718      	adds	r7, #24
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	4603      	mov	r3, r0
 80021ec:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff ff56 	bl	80020a4 <__NVIC_EnableIRQ>
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002204:	f3bf 8f5f 	dmb	sy
}
 8002208:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800220a:	4b07      	ldr	r3, [pc, #28]	@ (8002228 <HAL_MPU_Disable+0x28>)
 800220c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800220e:	4a06      	ldr	r2, [pc, #24]	@ (8002228 <HAL_MPU_Disable+0x28>)
 8002210:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002214:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002216:	4b05      	ldr	r3, [pc, #20]	@ (800222c <HAL_MPU_Disable+0x2c>)
 8002218:	2200      	movs	r2, #0
 800221a:	605a      	str	r2, [r3, #4]
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000ed00 	.word	0xe000ed00
 800222c:	e000ed90 	.word	0xe000ed90

08002230 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002238:	4a0b      	ldr	r2, [pc, #44]	@ (8002268 <HAL_MPU_Enable+0x38>)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002242:	4b0a      	ldr	r3, [pc, #40]	@ (800226c <HAL_MPU_Enable+0x3c>)
 8002244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002246:	4a09      	ldr	r2, [pc, #36]	@ (800226c <HAL_MPU_Enable+0x3c>)
 8002248:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800224c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800224e:	f3bf 8f4f 	dsb	sy
}
 8002252:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002254:	f3bf 8f6f 	isb	sy
}
 8002258:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800225a:	bf00      	nop
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	e000ed90 	.word	0xe000ed90
 800226c:	e000ed00 	.word	0xe000ed00

08002270 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	785a      	ldrb	r2, [r3, #1]
 800227c:	4b1b      	ldr	r3, [pc, #108]	@ (80022ec <HAL_MPU_ConfigRegion+0x7c>)
 800227e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002280:	4b1a      	ldr	r3, [pc, #104]	@ (80022ec <HAL_MPU_ConfigRegion+0x7c>)
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	4a19      	ldr	r2, [pc, #100]	@ (80022ec <HAL_MPU_ConfigRegion+0x7c>)
 8002286:	f023 0301 	bic.w	r3, r3, #1
 800228a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800228c:	4a17      	ldr	r2, [pc, #92]	@ (80022ec <HAL_MPU_ConfigRegion+0x7c>)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	7b1b      	ldrb	r3, [r3, #12]
 8002298:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	7adb      	ldrb	r3, [r3, #11]
 800229e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80022a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	7a9b      	ldrb	r3, [r3, #10]
 80022a6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80022a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	7b5b      	ldrb	r3, [r3, #13]
 80022ae:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80022b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	7b9b      	ldrb	r3, [r3, #14]
 80022b6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80022b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	7bdb      	ldrb	r3, [r3, #15]
 80022be:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80022c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	7a5b      	ldrb	r3, [r3, #9]
 80022c6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80022c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	7a1b      	ldrb	r3, [r3, #8]
 80022ce:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80022d0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	7812      	ldrb	r2, [r2, #0]
 80022d6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80022d8:	4a04      	ldr	r2, [pc, #16]	@ (80022ec <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80022da:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80022dc:	6113      	str	r3, [r2, #16]
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	e000ed90 	.word	0xe000ed90

080022f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b089      	sub	sp, #36	@ 0x24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80022fe:	4b89      	ldr	r3, [pc, #548]	@ (8002524 <HAL_GPIO_Init+0x234>)
 8002300:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002302:	e194      	b.n	800262e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	2101      	movs	r1, #1
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	fa01 f303 	lsl.w	r3, r1, r3
 8002310:	4013      	ands	r3, r2
 8002312:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	2b00      	cmp	r3, #0
 8002318:	f000 8186 	beq.w	8002628 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 0303 	and.w	r3, r3, #3
 8002324:	2b01      	cmp	r3, #1
 8002326:	d005      	beq.n	8002334 <HAL_GPIO_Init+0x44>
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f003 0303 	and.w	r3, r3, #3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d130      	bne.n	8002396 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	2203      	movs	r2, #3
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	68da      	ldr	r2, [r3, #12]
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4313      	orrs	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800236a:	2201      	movs	r2, #1
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	43db      	mvns	r3, r3
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	4013      	ands	r3, r2
 8002378:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	091b      	lsrs	r3, r3, #4
 8002380:	f003 0201 	and.w	r2, r3, #1
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	4313      	orrs	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f003 0303 	and.w	r3, r3, #3
 800239e:	2b03      	cmp	r3, #3
 80023a0:	d017      	beq.n	80023d2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	2203      	movs	r2, #3
 80023ae:	fa02 f303 	lsl.w	r3, r2, r3
 80023b2:	43db      	mvns	r3, r3
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	4013      	ands	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	689a      	ldr	r2, [r3, #8]
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f003 0303 	and.w	r3, r3, #3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d123      	bne.n	8002426 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	08da      	lsrs	r2, r3, #3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	3208      	adds	r2, #8
 80023e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	220f      	movs	r2, #15
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	43db      	mvns	r3, r3
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	4013      	ands	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	691a      	ldr	r2, [r3, #16]
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4313      	orrs	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	08da      	lsrs	r2, r3, #3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	3208      	adds	r2, #8
 8002420:	69b9      	ldr	r1, [r7, #24]
 8002422:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	2203      	movs	r2, #3
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43db      	mvns	r3, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4013      	ands	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f003 0203 	and.w	r2, r3, #3
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	4313      	orrs	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002462:	2b00      	cmp	r3, #0
 8002464:	f000 80e0 	beq.w	8002628 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002468:	4b2f      	ldr	r3, [pc, #188]	@ (8002528 <HAL_GPIO_Init+0x238>)
 800246a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800246e:	4a2e      	ldr	r2, [pc, #184]	@ (8002528 <HAL_GPIO_Init+0x238>)
 8002470:	f043 0302 	orr.w	r3, r3, #2
 8002474:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002478:	4b2b      	ldr	r3, [pc, #172]	@ (8002528 <HAL_GPIO_Init+0x238>)
 800247a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002486:	4a29      	ldr	r2, [pc, #164]	@ (800252c <HAL_GPIO_Init+0x23c>)
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	089b      	lsrs	r3, r3, #2
 800248c:	3302      	adds	r3, #2
 800248e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002492:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	f003 0303 	and.w	r3, r3, #3
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	220f      	movs	r2, #15
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	4013      	ands	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a20      	ldr	r2, [pc, #128]	@ (8002530 <HAL_GPIO_Init+0x240>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d052      	beq.n	8002558 <HAL_GPIO_Init+0x268>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002534 <HAL_GPIO_Init+0x244>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d031      	beq.n	800251e <HAL_GPIO_Init+0x22e>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a1e      	ldr	r2, [pc, #120]	@ (8002538 <HAL_GPIO_Init+0x248>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d02b      	beq.n	800251a <HAL_GPIO_Init+0x22a>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a1d      	ldr	r2, [pc, #116]	@ (800253c <HAL_GPIO_Init+0x24c>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d025      	beq.n	8002516 <HAL_GPIO_Init+0x226>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a1c      	ldr	r2, [pc, #112]	@ (8002540 <HAL_GPIO_Init+0x250>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d01f      	beq.n	8002512 <HAL_GPIO_Init+0x222>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002544 <HAL_GPIO_Init+0x254>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d019      	beq.n	800250e <HAL_GPIO_Init+0x21e>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a1a      	ldr	r2, [pc, #104]	@ (8002548 <HAL_GPIO_Init+0x258>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d013      	beq.n	800250a <HAL_GPIO_Init+0x21a>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a19      	ldr	r2, [pc, #100]	@ (800254c <HAL_GPIO_Init+0x25c>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d00d      	beq.n	8002506 <HAL_GPIO_Init+0x216>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a18      	ldr	r2, [pc, #96]	@ (8002550 <HAL_GPIO_Init+0x260>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d007      	beq.n	8002502 <HAL_GPIO_Init+0x212>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a17      	ldr	r2, [pc, #92]	@ (8002554 <HAL_GPIO_Init+0x264>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d101      	bne.n	80024fe <HAL_GPIO_Init+0x20e>
 80024fa:	2309      	movs	r3, #9
 80024fc:	e02d      	b.n	800255a <HAL_GPIO_Init+0x26a>
 80024fe:	230a      	movs	r3, #10
 8002500:	e02b      	b.n	800255a <HAL_GPIO_Init+0x26a>
 8002502:	2308      	movs	r3, #8
 8002504:	e029      	b.n	800255a <HAL_GPIO_Init+0x26a>
 8002506:	2307      	movs	r3, #7
 8002508:	e027      	b.n	800255a <HAL_GPIO_Init+0x26a>
 800250a:	2306      	movs	r3, #6
 800250c:	e025      	b.n	800255a <HAL_GPIO_Init+0x26a>
 800250e:	2305      	movs	r3, #5
 8002510:	e023      	b.n	800255a <HAL_GPIO_Init+0x26a>
 8002512:	2304      	movs	r3, #4
 8002514:	e021      	b.n	800255a <HAL_GPIO_Init+0x26a>
 8002516:	2303      	movs	r3, #3
 8002518:	e01f      	b.n	800255a <HAL_GPIO_Init+0x26a>
 800251a:	2302      	movs	r3, #2
 800251c:	e01d      	b.n	800255a <HAL_GPIO_Init+0x26a>
 800251e:	2301      	movs	r3, #1
 8002520:	e01b      	b.n	800255a <HAL_GPIO_Init+0x26a>
 8002522:	bf00      	nop
 8002524:	58000080 	.word	0x58000080
 8002528:	58024400 	.word	0x58024400
 800252c:	58000400 	.word	0x58000400
 8002530:	58020000 	.word	0x58020000
 8002534:	58020400 	.word	0x58020400
 8002538:	58020800 	.word	0x58020800
 800253c:	58020c00 	.word	0x58020c00
 8002540:	58021000 	.word	0x58021000
 8002544:	58021400 	.word	0x58021400
 8002548:	58021800 	.word	0x58021800
 800254c:	58021c00 	.word	0x58021c00
 8002550:	58022000 	.word	0x58022000
 8002554:	58022400 	.word	0x58022400
 8002558:	2300      	movs	r3, #0
 800255a:	69fa      	ldr	r2, [r7, #28]
 800255c:	f002 0203 	and.w	r2, r2, #3
 8002560:	0092      	lsls	r2, r2, #2
 8002562:	4093      	lsls	r3, r2
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	4313      	orrs	r3, r2
 8002568:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800256a:	4938      	ldr	r1, [pc, #224]	@ (800264c <HAL_GPIO_Init+0x35c>)
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	089b      	lsrs	r3, r3, #2
 8002570:	3302      	adds	r3, #2
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002578:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	43db      	mvns	r3, r3
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	4013      	ands	r3, r2
 8002588:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	4313      	orrs	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800259e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80025a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	43db      	mvns	r3, r3
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	4013      	ands	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d003      	beq.n	80025cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80025cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	43db      	mvns	r3, r3
 80025de:	69ba      	ldr	r2, [r7, #24]
 80025e0:	4013      	ands	r3, r2
 80025e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	43db      	mvns	r3, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4013      	ands	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	4313      	orrs	r3, r2
 8002620:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	3301      	adds	r3, #1
 800262c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	fa22 f303 	lsr.w	r3, r2, r3
 8002638:	2b00      	cmp	r3, #0
 800263a:	f47f ae63 	bne.w	8002304 <HAL_GPIO_Init+0x14>
  }
}
 800263e:	bf00      	nop
 8002640:	bf00      	nop
 8002642:	3724      	adds	r7, #36	@ 0x24
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	58000400 	.word	0x58000400

08002650 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	807b      	strh	r3, [r7, #2]
 800265c:	4613      	mov	r3, r2
 800265e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002660:	787b      	ldrb	r3, [r7, #1]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002666:	887a      	ldrh	r2, [r7, #2]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800266c:	e003      	b.n	8002676 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800266e:	887b      	ldrh	r3, [r7, #2]
 8002670:	041a      	lsls	r2, r3, #16
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	619a      	str	r2, [r3, #24]
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
	...

08002684 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800268c:	4b19      	ldr	r3, [pc, #100]	@ (80026f4 <HAL_PWREx_ConfigSupply+0x70>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	f003 0304 	and.w	r3, r3, #4
 8002694:	2b04      	cmp	r3, #4
 8002696:	d00a      	beq.n	80026ae <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002698:	4b16      	ldr	r3, [pc, #88]	@ (80026f4 <HAL_PWREx_ConfigSupply+0x70>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	f003 0307 	and.w	r3, r3, #7
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d001      	beq.n	80026aa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e01f      	b.n	80026ea <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80026aa:	2300      	movs	r3, #0
 80026ac:	e01d      	b.n	80026ea <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80026ae:	4b11      	ldr	r3, [pc, #68]	@ (80026f4 <HAL_PWREx_ConfigSupply+0x70>)
 80026b0:	68db      	ldr	r3, [r3, #12]
 80026b2:	f023 0207 	bic.w	r2, r3, #7
 80026b6:	490f      	ldr	r1, [pc, #60]	@ (80026f4 <HAL_PWREx_ConfigSupply+0x70>)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80026be:	f7ff fc83 	bl	8001fc8 <HAL_GetTick>
 80026c2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80026c4:	e009      	b.n	80026da <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80026c6:	f7ff fc7f 	bl	8001fc8 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80026d4:	d901      	bls.n	80026da <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e007      	b.n	80026ea <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80026da:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <HAL_PWREx_ConfigSupply+0x70>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026e6:	d1ee      	bne.n	80026c6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	58024800 	.word	0x58024800

080026f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08c      	sub	sp, #48	@ 0x30
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d102      	bne.n	800270c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	f000 bc48 	b.w	8002f9c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 8088 	beq.w	800282a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800271a:	4b99      	ldr	r3, [pc, #612]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002722:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002724:	4b96      	ldr	r3, [pc, #600]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002728:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800272a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800272c:	2b10      	cmp	r3, #16
 800272e:	d007      	beq.n	8002740 <HAL_RCC_OscConfig+0x48>
 8002730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002732:	2b18      	cmp	r3, #24
 8002734:	d111      	bne.n	800275a <HAL_RCC_OscConfig+0x62>
 8002736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002738:	f003 0303 	and.w	r3, r3, #3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d10c      	bne.n	800275a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002740:	4b8f      	ldr	r3, [pc, #572]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d06d      	beq.n	8002828 <HAL_RCC_OscConfig+0x130>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d169      	bne.n	8002828 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	f000 bc21 	b.w	8002f9c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002762:	d106      	bne.n	8002772 <HAL_RCC_OscConfig+0x7a>
 8002764:	4b86      	ldr	r3, [pc, #536]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a85      	ldr	r2, [pc, #532]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 800276a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800276e:	6013      	str	r3, [r2, #0]
 8002770:	e02e      	b.n	80027d0 <HAL_RCC_OscConfig+0xd8>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d10c      	bne.n	8002794 <HAL_RCC_OscConfig+0x9c>
 800277a:	4b81      	ldr	r3, [pc, #516]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a80      	ldr	r2, [pc, #512]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002780:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002784:	6013      	str	r3, [r2, #0]
 8002786:	4b7e      	ldr	r3, [pc, #504]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a7d      	ldr	r2, [pc, #500]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 800278c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002790:	6013      	str	r3, [r2, #0]
 8002792:	e01d      	b.n	80027d0 <HAL_RCC_OscConfig+0xd8>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800279c:	d10c      	bne.n	80027b8 <HAL_RCC_OscConfig+0xc0>
 800279e:	4b78      	ldr	r3, [pc, #480]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a77      	ldr	r2, [pc, #476]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80027a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027a8:	6013      	str	r3, [r2, #0]
 80027aa:	4b75      	ldr	r3, [pc, #468]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a74      	ldr	r2, [pc, #464]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80027b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	e00b      	b.n	80027d0 <HAL_RCC_OscConfig+0xd8>
 80027b8:	4b71      	ldr	r3, [pc, #452]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a70      	ldr	r2, [pc, #448]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80027be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027c2:	6013      	str	r3, [r2, #0]
 80027c4:	4b6e      	ldr	r3, [pc, #440]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a6d      	ldr	r2, [pc, #436]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80027ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d013      	beq.n	8002800 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d8:	f7ff fbf6 	bl	8001fc8 <HAL_GetTick>
 80027dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027e0:	f7ff fbf2 	bl	8001fc8 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b64      	cmp	r3, #100	@ 0x64
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e3d4      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027f2:	4b63      	ldr	r3, [pc, #396]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d0f0      	beq.n	80027e0 <HAL_RCC_OscConfig+0xe8>
 80027fe:	e014      	b.n	800282a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002800:	f7ff fbe2 	bl	8001fc8 <HAL_GetTick>
 8002804:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002806:	e008      	b.n	800281a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002808:	f7ff fbde 	bl	8001fc8 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b64      	cmp	r3, #100	@ 0x64
 8002814:	d901      	bls.n	800281a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e3c0      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800281a:	4b59      	ldr	r3, [pc, #356]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1f0      	bne.n	8002808 <HAL_RCC_OscConfig+0x110>
 8002826:	e000      	b.n	800282a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	f000 80ca 	beq.w	80029cc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002838:	4b51      	ldr	r3, [pc, #324]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002840:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002842:	4b4f      	ldr	r3, [pc, #316]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002846:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002848:	6a3b      	ldr	r3, [r7, #32]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d007      	beq.n	800285e <HAL_RCC_OscConfig+0x166>
 800284e:	6a3b      	ldr	r3, [r7, #32]
 8002850:	2b18      	cmp	r3, #24
 8002852:	d156      	bne.n	8002902 <HAL_RCC_OscConfig+0x20a>
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	2b00      	cmp	r3, #0
 800285c:	d151      	bne.n	8002902 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800285e:	4b48      	ldr	r3, [pc, #288]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	2b00      	cmp	r3, #0
 8002868:	d005      	beq.n	8002876 <HAL_RCC_OscConfig+0x17e>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e392      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002876:	4b42      	ldr	r3, [pc, #264]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f023 0219 	bic.w	r2, r3, #25
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	493f      	ldr	r1, [pc, #252]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002884:	4313      	orrs	r3, r2
 8002886:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002888:	f7ff fb9e 	bl	8001fc8 <HAL_GetTick>
 800288c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002890:	f7ff fb9a 	bl	8001fc8 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e37c      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028a2:	4b37      	ldr	r3, [pc, #220]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0304 	and.w	r3, r3, #4
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ae:	f7ff fbbb 	bl	8002028 <HAL_GetREVID>
 80028b2:	4603      	mov	r3, r0
 80028b4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d817      	bhi.n	80028ec <HAL_RCC_OscConfig+0x1f4>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	2b40      	cmp	r3, #64	@ 0x40
 80028c2:	d108      	bne.n	80028d6 <HAL_RCC_OscConfig+0x1de>
 80028c4:	4b2e      	ldr	r3, [pc, #184]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80028cc:	4a2c      	ldr	r2, [pc, #176]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80028ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028d2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028d4:	e07a      	b.n	80029cc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	031b      	lsls	r3, r3, #12
 80028e4:	4926      	ldr	r1, [pc, #152]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80028e6:	4313      	orrs	r3, r2
 80028e8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028ea:	e06f      	b.n	80029cc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ec:	4b24      	ldr	r3, [pc, #144]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	061b      	lsls	r3, r3, #24
 80028fa:	4921      	ldr	r1, [pc, #132]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002900:	e064      	b.n	80029cc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d047      	beq.n	800299a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800290a:	4b1d      	ldr	r3, [pc, #116]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f023 0219 	bic.w	r2, r3, #25
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	491a      	ldr	r1, [pc, #104]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002918:	4313      	orrs	r3, r2
 800291a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291c:	f7ff fb54 	bl	8001fc8 <HAL_GetTick>
 8002920:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002924:	f7ff fb50 	bl	8001fc8 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e332      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002936:	4b12      	ldr	r3, [pc, #72]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0304 	and.w	r3, r3, #4
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0f0      	beq.n	8002924 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002942:	f7ff fb71 	bl	8002028 <HAL_GetREVID>
 8002946:	4603      	mov	r3, r0
 8002948:	f241 0203 	movw	r2, #4099	@ 0x1003
 800294c:	4293      	cmp	r3, r2
 800294e:	d819      	bhi.n	8002984 <HAL_RCC_OscConfig+0x28c>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	2b40      	cmp	r3, #64	@ 0x40
 8002956:	d108      	bne.n	800296a <HAL_RCC_OscConfig+0x272>
 8002958:	4b09      	ldr	r3, [pc, #36]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002960:	4a07      	ldr	r2, [pc, #28]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 8002962:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002966:	6053      	str	r3, [r2, #4]
 8002968:	e030      	b.n	80029cc <HAL_RCC_OscConfig+0x2d4>
 800296a:	4b05      	ldr	r3, [pc, #20]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	031b      	lsls	r3, r3, #12
 8002978:	4901      	ldr	r1, [pc, #4]	@ (8002980 <HAL_RCC_OscConfig+0x288>)
 800297a:	4313      	orrs	r3, r2
 800297c:	604b      	str	r3, [r1, #4]
 800297e:	e025      	b.n	80029cc <HAL_RCC_OscConfig+0x2d4>
 8002980:	58024400 	.word	0x58024400
 8002984:	4b9a      	ldr	r3, [pc, #616]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	061b      	lsls	r3, r3, #24
 8002992:	4997      	ldr	r1, [pc, #604]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002994:	4313      	orrs	r3, r2
 8002996:	604b      	str	r3, [r1, #4]
 8002998:	e018      	b.n	80029cc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800299a:	4b95      	ldr	r3, [pc, #596]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a94      	ldr	r2, [pc, #592]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 80029a0:	f023 0301 	bic.w	r3, r3, #1
 80029a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a6:	f7ff fb0f 	bl	8001fc8 <HAL_GetTick>
 80029aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80029ac:	e008      	b.n	80029c0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ae:	f7ff fb0b 	bl	8001fc8 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e2ed      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80029c0:	4b8b      	ldr	r3, [pc, #556]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d1f0      	bne.n	80029ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0310 	and.w	r3, r3, #16
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f000 80a9 	beq.w	8002b2c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029da:	4b85      	ldr	r3, [pc, #532]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029e2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80029e4:	4b82      	ldr	r3, [pc, #520]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 80029e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	2b08      	cmp	r3, #8
 80029ee:	d007      	beq.n	8002a00 <HAL_RCC_OscConfig+0x308>
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	2b18      	cmp	r3, #24
 80029f4:	d13a      	bne.n	8002a6c <HAL_RCC_OscConfig+0x374>
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	f003 0303 	and.w	r3, r3, #3
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d135      	bne.n	8002a6c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a00:	4b7b      	ldr	r3, [pc, #492]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d005      	beq.n	8002a18 <HAL_RCC_OscConfig+0x320>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	69db      	ldr	r3, [r3, #28]
 8002a10:	2b80      	cmp	r3, #128	@ 0x80
 8002a12:	d001      	beq.n	8002a18 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e2c1      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002a18:	f7ff fb06 	bl	8002028 <HAL_GetREVID>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d817      	bhi.n	8002a56 <HAL_RCC_OscConfig+0x35e>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a1b      	ldr	r3, [r3, #32]
 8002a2a:	2b20      	cmp	r3, #32
 8002a2c:	d108      	bne.n	8002a40 <HAL_RCC_OscConfig+0x348>
 8002a2e:	4b70      	ldr	r3, [pc, #448]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002a36:	4a6e      	ldr	r2, [pc, #440]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002a38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002a3c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a3e:	e075      	b.n	8002b2c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002a40:	4b6b      	ldr	r3, [pc, #428]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a1b      	ldr	r3, [r3, #32]
 8002a4c:	069b      	lsls	r3, r3, #26
 8002a4e:	4968      	ldr	r1, [pc, #416]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a54:	e06a      	b.n	8002b2c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002a56:	4b66      	ldr	r3, [pc, #408]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a1b      	ldr	r3, [r3, #32]
 8002a62:	061b      	lsls	r3, r3, #24
 8002a64:	4962      	ldr	r1, [pc, #392]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a6a:	e05f      	b.n	8002b2c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d042      	beq.n	8002afa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002a74:	4b5e      	ldr	r3, [pc, #376]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a5d      	ldr	r2, [pc, #372]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a80:	f7ff faa2 	bl	8001fc8 <HAL_GetTick>
 8002a84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002a88:	f7ff fa9e 	bl	8001fc8 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e280      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a9a:	4b55      	ldr	r3, [pc, #340]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0f0      	beq.n	8002a88 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002aa6:	f7ff fabf 	bl	8002028 <HAL_GetREVID>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d817      	bhi.n	8002ae4 <HAL_RCC_OscConfig+0x3ec>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	2b20      	cmp	r3, #32
 8002aba:	d108      	bne.n	8002ace <HAL_RCC_OscConfig+0x3d6>
 8002abc:	4b4c      	ldr	r3, [pc, #304]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002ac4:	4a4a      	ldr	r2, [pc, #296]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002ac6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002aca:	6053      	str	r3, [r2, #4]
 8002acc:	e02e      	b.n	8002b2c <HAL_RCC_OscConfig+0x434>
 8002ace:	4b48      	ldr	r3, [pc, #288]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	069b      	lsls	r3, r3, #26
 8002adc:	4944      	ldr	r1, [pc, #272]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	604b      	str	r3, [r1, #4]
 8002ae2:	e023      	b.n	8002b2c <HAL_RCC_OscConfig+0x434>
 8002ae4:	4b42      	ldr	r3, [pc, #264]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	061b      	lsls	r3, r3, #24
 8002af2:	493f      	ldr	r1, [pc, #252]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	60cb      	str	r3, [r1, #12]
 8002af8:	e018      	b.n	8002b2c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002afa:	4b3d      	ldr	r3, [pc, #244]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a3c      	ldr	r2, [pc, #240]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002b00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b06:	f7ff fa5f 	bl	8001fc8 <HAL_GetTick>
 8002b0a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002b0c:	e008      	b.n	8002b20 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b0e:	f7ff fa5b 	bl	8001fc8 <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e23d      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002b20:	4b33      	ldr	r3, [pc, #204]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1f0      	bne.n	8002b0e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0308 	and.w	r3, r3, #8
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d036      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d019      	beq.n	8002b74 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b40:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002b42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b44:	4a2a      	ldr	r2, [pc, #168]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002b46:	f043 0301 	orr.w	r3, r3, #1
 8002b4a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4c:	f7ff fa3c 	bl	8001fc8 <HAL_GetTick>
 8002b50:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002b52:	e008      	b.n	8002b66 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b54:	f7ff fa38 	bl	8001fc8 <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e21a      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002b66:	4b22      	ldr	r3, [pc, #136]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002b68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d0f0      	beq.n	8002b54 <HAL_RCC_OscConfig+0x45c>
 8002b72:	e018      	b.n	8002ba6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b74:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002b76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b78:	4a1d      	ldr	r2, [pc, #116]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002b7a:	f023 0301 	bic.w	r3, r3, #1
 8002b7e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b80:	f7ff fa22 	bl	8001fc8 <HAL_GetTick>
 8002b84:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b88:	f7ff fa1e 	bl	8001fc8 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e200      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b9a:	4b15      	ldr	r3, [pc, #84]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002b9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1f0      	bne.n	8002b88 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0320 	and.w	r3, r3, #32
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d039      	beq.n	8002c26 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d01c      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002bba:	4b0d      	ldr	r3, [pc, #52]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a0c      	ldr	r2, [pc, #48]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002bc0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bc4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002bc6:	f7ff f9ff 	bl	8001fc8 <HAL_GetTick>
 8002bca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002bcc:	e008      	b.n	8002be0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bce:	f7ff f9fb 	bl	8001fc8 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d901      	bls.n	8002be0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e1dd      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002be0:	4b03      	ldr	r3, [pc, #12]	@ (8002bf0 <HAL_RCC_OscConfig+0x4f8>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0f0      	beq.n	8002bce <HAL_RCC_OscConfig+0x4d6>
 8002bec:	e01b      	b.n	8002c26 <HAL_RCC_OscConfig+0x52e>
 8002bee:	bf00      	nop
 8002bf0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002bf4:	4b9b      	ldr	r3, [pc, #620]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a9a      	ldr	r2, [pc, #616]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002bfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002bfe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c00:	f7ff f9e2 	bl	8001fc8 <HAL_GetTick>
 8002c04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c08:	f7ff f9de 	bl	8001fc8 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e1c0      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002c1a:	4b92      	ldr	r3, [pc, #584]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1f0      	bne.n	8002c08 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0304 	and.w	r3, r3, #4
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f000 8081 	beq.w	8002d36 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002c34:	4b8c      	ldr	r3, [pc, #560]	@ (8002e68 <HAL_RCC_OscConfig+0x770>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a8b      	ldr	r2, [pc, #556]	@ (8002e68 <HAL_RCC_OscConfig+0x770>)
 8002c3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c40:	f7ff f9c2 	bl	8001fc8 <HAL_GetTick>
 8002c44:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c48:	f7ff f9be 	bl	8001fc8 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b64      	cmp	r3, #100	@ 0x64
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e1a0      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c5a:	4b83      	ldr	r3, [pc, #524]	@ (8002e68 <HAL_RCC_OscConfig+0x770>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0f0      	beq.n	8002c48 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d106      	bne.n	8002c7c <HAL_RCC_OscConfig+0x584>
 8002c6e:	4b7d      	ldr	r3, [pc, #500]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c72:	4a7c      	ldr	r2, [pc, #496]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002c74:	f043 0301 	orr.w	r3, r3, #1
 8002c78:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c7a:	e02d      	b.n	8002cd8 <HAL_RCC_OscConfig+0x5e0>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d10c      	bne.n	8002c9e <HAL_RCC_OscConfig+0x5a6>
 8002c84:	4b77      	ldr	r3, [pc, #476]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c88:	4a76      	ldr	r2, [pc, #472]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002c8a:	f023 0301 	bic.w	r3, r3, #1
 8002c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c90:	4b74      	ldr	r3, [pc, #464]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c94:	4a73      	ldr	r2, [pc, #460]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002c96:	f023 0304 	bic.w	r3, r3, #4
 8002c9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c9c:	e01c      	b.n	8002cd8 <HAL_RCC_OscConfig+0x5e0>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	2b05      	cmp	r3, #5
 8002ca4:	d10c      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x5c8>
 8002ca6:	4b6f      	ldr	r3, [pc, #444]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002caa:	4a6e      	ldr	r2, [pc, #440]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002cac:	f043 0304 	orr.w	r3, r3, #4
 8002cb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cb2:	4b6c      	ldr	r3, [pc, #432]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cb6:	4a6b      	ldr	r2, [pc, #428]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cbe:	e00b      	b.n	8002cd8 <HAL_RCC_OscConfig+0x5e0>
 8002cc0:	4b68      	ldr	r3, [pc, #416]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc4:	4a67      	ldr	r2, [pc, #412]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002cc6:	f023 0301 	bic.w	r3, r3, #1
 8002cca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ccc:	4b65      	ldr	r3, [pc, #404]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd0:	4a64      	ldr	r2, [pc, #400]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002cd2:	f023 0304 	bic.w	r3, r3, #4
 8002cd6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d015      	beq.n	8002d0c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce0:	f7ff f972 	bl	8001fc8 <HAL_GetTick>
 8002ce4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ce6:	e00a      	b.n	8002cfe <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce8:	f7ff f96e 	bl	8001fc8 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e14e      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002cfe:	4b59      	ldr	r3, [pc, #356]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d0ee      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x5f0>
 8002d0a:	e014      	b.n	8002d36 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0c:	f7ff f95c 	bl	8001fc8 <HAL_GetTick>
 8002d10:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d12:	e00a      	b.n	8002d2a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d14:	f7ff f958 	bl	8001fc8 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e138      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d2a:	4b4e      	ldr	r3, [pc, #312]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1ee      	bne.n	8002d14 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 812d 	beq.w	8002f9a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002d40:	4b48      	ldr	r3, [pc, #288]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d48:	2b18      	cmp	r3, #24
 8002d4a:	f000 80bd 	beq.w	8002ec8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	f040 809e 	bne.w	8002e94 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d58:	4b42      	ldr	r3, [pc, #264]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a41      	ldr	r2, [pc, #260]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002d5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d64:	f7ff f930 	bl	8001fc8 <HAL_GetTick>
 8002d68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d6a:	e008      	b.n	8002d7e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d6c:	f7ff f92c 	bl	8001fc8 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e10e      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d7e:	4b39      	ldr	r3, [pc, #228]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1f0      	bne.n	8002d6c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d8a:	4b36      	ldr	r3, [pc, #216]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002d8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d8e:	4b37      	ldr	r3, [pc, #220]	@ (8002e6c <HAL_RCC_OscConfig+0x774>)
 8002d90:	4013      	ands	r3, r2
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002d9a:	0112      	lsls	r2, r2, #4
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	4931      	ldr	r1, [pc, #196]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	628b      	str	r3, [r1, #40]	@ 0x28
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da8:	3b01      	subs	r3, #1
 8002daa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002db2:	3b01      	subs	r3, #1
 8002db4:	025b      	lsls	r3, r3, #9
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	431a      	orrs	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	041b      	lsls	r3, r3, #16
 8002dc2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dcc:	3b01      	subs	r3, #1
 8002dce:	061b      	lsls	r3, r3, #24
 8002dd0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002dd4:	4923      	ldr	r1, [pc, #140]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002dda:	4b22      	ldr	r3, [pc, #136]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dde:	4a21      	ldr	r2, [pc, #132]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002de0:	f023 0301 	bic.w	r3, r3, #1
 8002de4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002de6:	4b1f      	ldr	r3, [pc, #124]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002de8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002dea:	4b21      	ldr	r3, [pc, #132]	@ (8002e70 <HAL_RCC_OscConfig+0x778>)
 8002dec:	4013      	ands	r3, r2
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002df2:	00d2      	lsls	r2, r2, #3
 8002df4:	491b      	ldr	r1, [pc, #108]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002dfa:	4b1a      	ldr	r3, [pc, #104]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfe:	f023 020c 	bic.w	r2, r3, #12
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e06:	4917      	ldr	r1, [pc, #92]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002e0c:	4b15      	ldr	r3, [pc, #84]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e10:	f023 0202 	bic.w	r2, r3, #2
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e18:	4912      	ldr	r1, [pc, #72]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002e1e:	4b11      	ldr	r3, [pc, #68]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e22:	4a10      	ldr	r2, [pc, #64]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e2e:	4a0d      	ldr	r2, [pc, #52]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002e36:	4b0b      	ldr	r3, [pc, #44]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002e42:	4b08      	ldr	r3, [pc, #32]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e46:	4a07      	ldr	r2, [pc, #28]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e4e:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a04      	ldr	r2, [pc, #16]	@ (8002e64 <HAL_RCC_OscConfig+0x76c>)
 8002e54:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5a:	f7ff f8b5 	bl	8001fc8 <HAL_GetTick>
 8002e5e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e60:	e011      	b.n	8002e86 <HAL_RCC_OscConfig+0x78e>
 8002e62:	bf00      	nop
 8002e64:	58024400 	.word	0x58024400
 8002e68:	58024800 	.word	0x58024800
 8002e6c:	fffffc0c 	.word	0xfffffc0c
 8002e70:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e74:	f7ff f8a8 	bl	8001fc8 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e08a      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e86:	4b47      	ldr	r3, [pc, #284]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0f0      	beq.n	8002e74 <HAL_RCC_OscConfig+0x77c>
 8002e92:	e082      	b.n	8002f9a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e94:	4b43      	ldr	r3, [pc, #268]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a42      	ldr	r2, [pc, #264]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002e9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea0:	f7ff f892 	bl	8001fc8 <HAL_GetTick>
 8002ea4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ea6:	e008      	b.n	8002eba <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea8:	f7ff f88e 	bl	8001fc8 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e070      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002eba:	4b3a      	ldr	r3, [pc, #232]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d1f0      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x7b0>
 8002ec6:	e068      	b.n	8002f9a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002ec8:	4b36      	ldr	r3, [pc, #216]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002ece:	4b35      	ldr	r3, [pc, #212]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d031      	beq.n	8002f40 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	f003 0203 	and.w	r2, r3, #3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d12a      	bne.n	8002f40 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	091b      	lsrs	r3, r3, #4
 8002eee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d122      	bne.n	8002f40 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f04:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d11a      	bne.n	8002f40 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	0a5b      	lsrs	r3, r3, #9
 8002f0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f16:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d111      	bne.n	8002f40 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	0c1b      	lsrs	r3, r3, #16
 8002f20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f28:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d108      	bne.n	8002f40 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	0e1b      	lsrs	r3, r3, #24
 8002f32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f3a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d001      	beq.n	8002f44 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e02b      	b.n	8002f9c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002f44:	4b17      	ldr	r3, [pc, #92]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002f46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f48:	08db      	lsrs	r3, r3, #3
 8002f4a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f4e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d01f      	beq.n	8002f9a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002f5a:	4b12      	ldr	r3, [pc, #72]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5e:	4a11      	ldr	r2, [pc, #68]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002f60:	f023 0301 	bic.w	r3, r3, #1
 8002f64:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f66:	f7ff f82f 	bl	8001fc8 <HAL_GetTick>
 8002f6a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002f6c:	bf00      	nop
 8002f6e:	f7ff f82b 	bl	8001fc8 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d0f9      	beq.n	8002f6e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002f7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa8 <HAL_RCC_OscConfig+0x8b0>)
 8002f80:	4013      	ands	r3, r2
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002f86:	00d2      	lsls	r2, r2, #3
 8002f88:	4906      	ldr	r1, [pc, #24]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002f8e:	4b05      	ldr	r3, [pc, #20]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f92:	4a04      	ldr	r2, [pc, #16]	@ (8002fa4 <HAL_RCC_OscConfig+0x8ac>)
 8002f94:	f043 0301 	orr.w	r3, r3, #1
 8002f98:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3730      	adds	r7, #48	@ 0x30
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	58024400 	.word	0x58024400
 8002fa8:	ffff0007 	.word	0xffff0007

08002fac <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b086      	sub	sp, #24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e19c      	b.n	80032fa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fc0:	4b8a      	ldr	r3, [pc, #552]	@ (80031ec <HAL_RCC_ClockConfig+0x240>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 030f 	and.w	r3, r3, #15
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d910      	bls.n	8002ff0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fce:	4b87      	ldr	r3, [pc, #540]	@ (80031ec <HAL_RCC_ClockConfig+0x240>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f023 020f 	bic.w	r2, r3, #15
 8002fd6:	4985      	ldr	r1, [pc, #532]	@ (80031ec <HAL_RCC_ClockConfig+0x240>)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fde:	4b83      	ldr	r3, [pc, #524]	@ (80031ec <HAL_RCC_ClockConfig+0x240>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d001      	beq.n	8002ff0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e184      	b.n	80032fa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0304 	and.w	r3, r3, #4
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d010      	beq.n	800301e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	691a      	ldr	r2, [r3, #16]
 8003000:	4b7b      	ldr	r3, [pc, #492]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 8003002:	699b      	ldr	r3, [r3, #24]
 8003004:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003008:	429a      	cmp	r2, r3
 800300a:	d908      	bls.n	800301e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800300c:	4b78      	ldr	r3, [pc, #480]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	4975      	ldr	r1, [pc, #468]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800301a:	4313      	orrs	r3, r2
 800301c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	2b00      	cmp	r3, #0
 8003028:	d010      	beq.n	800304c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695a      	ldr	r2, [r3, #20]
 800302e:	4b70      	ldr	r3, [pc, #448]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003036:	429a      	cmp	r2, r3
 8003038:	d908      	bls.n	800304c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800303a:	4b6d      	ldr	r3, [pc, #436]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800303c:	69db      	ldr	r3, [r3, #28]
 800303e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	496a      	ldr	r1, [pc, #424]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 8003048:	4313      	orrs	r3, r2
 800304a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0310 	and.w	r3, r3, #16
 8003054:	2b00      	cmp	r3, #0
 8003056:	d010      	beq.n	800307a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	699a      	ldr	r2, [r3, #24]
 800305c:	4b64      	ldr	r3, [pc, #400]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800305e:	69db      	ldr	r3, [r3, #28]
 8003060:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003064:	429a      	cmp	r2, r3
 8003066:	d908      	bls.n	800307a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003068:	4b61      	ldr	r3, [pc, #388]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800306a:	69db      	ldr	r3, [r3, #28]
 800306c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	495e      	ldr	r1, [pc, #376]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 8003076:	4313      	orrs	r3, r2
 8003078:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0320 	and.w	r3, r3, #32
 8003082:	2b00      	cmp	r3, #0
 8003084:	d010      	beq.n	80030a8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69da      	ldr	r2, [r3, #28]
 800308a:	4b59      	ldr	r3, [pc, #356]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003092:	429a      	cmp	r2, r3
 8003094:	d908      	bls.n	80030a8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003096:	4b56      	ldr	r3, [pc, #344]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	4953      	ldr	r1, [pc, #332]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d010      	beq.n	80030d6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	68da      	ldr	r2, [r3, #12]
 80030b8:	4b4d      	ldr	r3, [pc, #308]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	f003 030f 	and.w	r3, r3, #15
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d908      	bls.n	80030d6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030c4:	4b4a      	ldr	r3, [pc, #296]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	f023 020f 	bic.w	r2, r3, #15
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	4947      	ldr	r1, [pc, #284]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d055      	beq.n	800318e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80030e2:	4b43      	ldr	r3, [pc, #268]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	4940      	ldr	r1, [pc, #256]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d107      	bne.n	800310c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030fc:	4b3c      	ldr	r3, [pc, #240]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d121      	bne.n	800314c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e0f6      	b.n	80032fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	2b03      	cmp	r3, #3
 8003112:	d107      	bne.n	8003124 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003114:	4b36      	ldr	r3, [pc, #216]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d115      	bne.n	800314c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e0ea      	b.n	80032fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d107      	bne.n	800313c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800312c:	4b30      	ldr	r3, [pc, #192]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003134:	2b00      	cmp	r3, #0
 8003136:	d109      	bne.n	800314c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e0de      	b.n	80032fa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800313c:	4b2c      	ldr	r3, [pc, #176]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0304 	and.w	r3, r3, #4
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e0d6      	b.n	80032fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800314c:	4b28      	ldr	r3, [pc, #160]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	f023 0207 	bic.w	r2, r3, #7
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	4925      	ldr	r1, [pc, #148]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800315a:	4313      	orrs	r3, r2
 800315c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800315e:	f7fe ff33 	bl	8001fc8 <HAL_GetTick>
 8003162:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003164:	e00a      	b.n	800317c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003166:	f7fe ff2f 	bl	8001fc8 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003174:	4293      	cmp	r3, r2
 8003176:	d901      	bls.n	800317c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e0be      	b.n	80032fa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800317c:	4b1c      	ldr	r3, [pc, #112]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	00db      	lsls	r3, r3, #3
 800318a:	429a      	cmp	r2, r3
 800318c:	d1eb      	bne.n	8003166 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d010      	beq.n	80031bc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68da      	ldr	r2, [r3, #12]
 800319e:	4b14      	ldr	r3, [pc, #80]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d208      	bcs.n	80031bc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031aa:	4b11      	ldr	r3, [pc, #68]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 80031ac:	699b      	ldr	r3, [r3, #24]
 80031ae:	f023 020f 	bic.w	r2, r3, #15
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	490e      	ldr	r1, [pc, #56]	@ (80031f0 <HAL_RCC_ClockConfig+0x244>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031bc:	4b0b      	ldr	r3, [pc, #44]	@ (80031ec <HAL_RCC_ClockConfig+0x240>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 030f 	and.w	r3, r3, #15
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d214      	bcs.n	80031f4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ca:	4b08      	ldr	r3, [pc, #32]	@ (80031ec <HAL_RCC_ClockConfig+0x240>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f023 020f 	bic.w	r2, r3, #15
 80031d2:	4906      	ldr	r1, [pc, #24]	@ (80031ec <HAL_RCC_ClockConfig+0x240>)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031da:	4b04      	ldr	r3, [pc, #16]	@ (80031ec <HAL_RCC_ClockConfig+0x240>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 030f 	and.w	r3, r3, #15
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d005      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e086      	b.n	80032fa <HAL_RCC_ClockConfig+0x34e>
 80031ec:	52002000 	.word	0x52002000
 80031f0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0304 	and.w	r3, r3, #4
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d010      	beq.n	8003222 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	691a      	ldr	r2, [r3, #16]
 8003204:	4b3f      	ldr	r3, [pc, #252]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800320c:	429a      	cmp	r2, r3
 800320e:	d208      	bcs.n	8003222 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003210:	4b3c      	ldr	r3, [pc, #240]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	691b      	ldr	r3, [r3, #16]
 800321c:	4939      	ldr	r1, [pc, #228]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 800321e:	4313      	orrs	r3, r2
 8003220:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	2b00      	cmp	r3, #0
 800322c:	d010      	beq.n	8003250 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	695a      	ldr	r2, [r3, #20]
 8003232:	4b34      	ldr	r3, [pc, #208]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 8003234:	69db      	ldr	r3, [r3, #28]
 8003236:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800323a:	429a      	cmp	r2, r3
 800323c:	d208      	bcs.n	8003250 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800323e:	4b31      	ldr	r3, [pc, #196]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	492e      	ldr	r1, [pc, #184]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 800324c:	4313      	orrs	r3, r2
 800324e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0310 	and.w	r3, r3, #16
 8003258:	2b00      	cmp	r3, #0
 800325a:	d010      	beq.n	800327e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	699a      	ldr	r2, [r3, #24]
 8003260:	4b28      	ldr	r3, [pc, #160]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003268:	429a      	cmp	r2, r3
 800326a:	d208      	bcs.n	800327e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800326c:	4b25      	ldr	r3, [pc, #148]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 800326e:	69db      	ldr	r3, [r3, #28]
 8003270:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	4922      	ldr	r1, [pc, #136]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 800327a:	4313      	orrs	r3, r2
 800327c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0320 	and.w	r3, r3, #32
 8003286:	2b00      	cmp	r3, #0
 8003288:	d010      	beq.n	80032ac <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69da      	ldr	r2, [r3, #28]
 800328e:	4b1d      	ldr	r3, [pc, #116]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 8003290:	6a1b      	ldr	r3, [r3, #32]
 8003292:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003296:	429a      	cmp	r2, r3
 8003298:	d208      	bcs.n	80032ac <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800329a:	4b1a      	ldr	r3, [pc, #104]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	4917      	ldr	r1, [pc, #92]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80032ac:	f000 f834 	bl	8003318 <HAL_RCC_GetSysClockFreq>
 80032b0:	4602      	mov	r2, r0
 80032b2:	4b14      	ldr	r3, [pc, #80]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	f003 030f 	and.w	r3, r3, #15
 80032bc:	4912      	ldr	r1, [pc, #72]	@ (8003308 <HAL_RCC_ClockConfig+0x35c>)
 80032be:	5ccb      	ldrb	r3, [r1, r3]
 80032c0:	f003 031f 	and.w	r3, r3, #31
 80032c4:	fa22 f303 	lsr.w	r3, r2, r3
 80032c8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80032ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003304 <HAL_RCC_ClockConfig+0x358>)
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	4a0d      	ldr	r2, [pc, #52]	@ (8003308 <HAL_RCC_ClockConfig+0x35c>)
 80032d4:	5cd3      	ldrb	r3, [r2, r3]
 80032d6:	f003 031f 	and.w	r3, r3, #31
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	fa22 f303 	lsr.w	r3, r2, r3
 80032e0:	4a0a      	ldr	r2, [pc, #40]	@ (800330c <HAL_RCC_ClockConfig+0x360>)
 80032e2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80032e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003310 <HAL_RCC_ClockConfig+0x364>)
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80032ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003314 <HAL_RCC_ClockConfig+0x368>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7fe fbca 	bl	8001a88 <HAL_InitTick>
 80032f4:	4603      	mov	r3, r0
 80032f6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80032f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3718      	adds	r7, #24
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	58024400 	.word	0x58024400
 8003308:	0800c280 	.word	0x0800c280
 800330c:	24000004 	.word	0x24000004
 8003310:	24000000 	.word	0x24000000
 8003314:	24000008 	.word	0x24000008

08003318 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003318:	b480      	push	{r7}
 800331a:	b089      	sub	sp, #36	@ 0x24
 800331c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800331e:	4bb3      	ldr	r3, [pc, #716]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003326:	2b18      	cmp	r3, #24
 8003328:	f200 8155 	bhi.w	80035d6 <HAL_RCC_GetSysClockFreq+0x2be>
 800332c:	a201      	add	r2, pc, #4	@ (adr r2, 8003334 <HAL_RCC_GetSysClockFreq+0x1c>)
 800332e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003332:	bf00      	nop
 8003334:	08003399 	.word	0x08003399
 8003338:	080035d7 	.word	0x080035d7
 800333c:	080035d7 	.word	0x080035d7
 8003340:	080035d7 	.word	0x080035d7
 8003344:	080035d7 	.word	0x080035d7
 8003348:	080035d7 	.word	0x080035d7
 800334c:	080035d7 	.word	0x080035d7
 8003350:	080035d7 	.word	0x080035d7
 8003354:	080033bf 	.word	0x080033bf
 8003358:	080035d7 	.word	0x080035d7
 800335c:	080035d7 	.word	0x080035d7
 8003360:	080035d7 	.word	0x080035d7
 8003364:	080035d7 	.word	0x080035d7
 8003368:	080035d7 	.word	0x080035d7
 800336c:	080035d7 	.word	0x080035d7
 8003370:	080035d7 	.word	0x080035d7
 8003374:	080033c5 	.word	0x080033c5
 8003378:	080035d7 	.word	0x080035d7
 800337c:	080035d7 	.word	0x080035d7
 8003380:	080035d7 	.word	0x080035d7
 8003384:	080035d7 	.word	0x080035d7
 8003388:	080035d7 	.word	0x080035d7
 800338c:	080035d7 	.word	0x080035d7
 8003390:	080035d7 	.word	0x080035d7
 8003394:	080033cb 	.word	0x080033cb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003398:	4b94      	ldr	r3, [pc, #592]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0320 	and.w	r3, r3, #32
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d009      	beq.n	80033b8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80033a4:	4b91      	ldr	r3, [pc, #580]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	08db      	lsrs	r3, r3, #3
 80033aa:	f003 0303 	and.w	r3, r3, #3
 80033ae:	4a90      	ldr	r2, [pc, #576]	@ (80035f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80033b0:	fa22 f303 	lsr.w	r3, r2, r3
 80033b4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80033b6:	e111      	b.n	80035dc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80033b8:	4b8d      	ldr	r3, [pc, #564]	@ (80035f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80033ba:	61bb      	str	r3, [r7, #24]
      break;
 80033bc:	e10e      	b.n	80035dc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80033be:	4b8d      	ldr	r3, [pc, #564]	@ (80035f4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80033c0:	61bb      	str	r3, [r7, #24]
      break;
 80033c2:	e10b      	b.n	80035dc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80033c4:	4b8c      	ldr	r3, [pc, #560]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80033c6:	61bb      	str	r3, [r7, #24]
      break;
 80033c8:	e108      	b.n	80035dc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80033ca:	4b88      	ldr	r3, [pc, #544]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ce:	f003 0303 	and.w	r3, r3, #3
 80033d2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80033d4:	4b85      	ldr	r3, [pc, #532]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d8:	091b      	lsrs	r3, r3, #4
 80033da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033de:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80033e0:	4b82      	ldr	r3, [pc, #520]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80033ea:	4b80      	ldr	r3, [pc, #512]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033ee:	08db      	lsrs	r3, r3, #3
 80033f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	fb02 f303 	mul.w	r3, r2, r3
 80033fa:	ee07 3a90 	vmov	s15, r3
 80033fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003402:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 80e1 	beq.w	80035d0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	2b02      	cmp	r3, #2
 8003412:	f000 8083 	beq.w	800351c <HAL_RCC_GetSysClockFreq+0x204>
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	2b02      	cmp	r3, #2
 800341a:	f200 80a1 	bhi.w	8003560 <HAL_RCC_GetSysClockFreq+0x248>
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <HAL_RCC_GetSysClockFreq+0x114>
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d056      	beq.n	80034d8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800342a:	e099      	b.n	8003560 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800342c:	4b6f      	ldr	r3, [pc, #444]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0320 	and.w	r3, r3, #32
 8003434:	2b00      	cmp	r3, #0
 8003436:	d02d      	beq.n	8003494 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003438:	4b6c      	ldr	r3, [pc, #432]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	08db      	lsrs	r3, r3, #3
 800343e:	f003 0303 	and.w	r3, r3, #3
 8003442:	4a6b      	ldr	r2, [pc, #428]	@ (80035f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003444:	fa22 f303 	lsr.w	r3, r2, r3
 8003448:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	ee07 3a90 	vmov	s15, r3
 8003450:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	ee07 3a90 	vmov	s15, r3
 800345a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800345e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003462:	4b62      	ldr	r3, [pc, #392]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800346a:	ee07 3a90 	vmov	s15, r3
 800346e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003472:	ed97 6a02 	vldr	s12, [r7, #8]
 8003476:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80035fc <HAL_RCC_GetSysClockFreq+0x2e4>
 800347a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800347e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003482:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003486:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800348a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800348e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003492:	e087      	b.n	80035a4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	ee07 3a90 	vmov	s15, r3
 800349a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800349e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003600 <HAL_RCC_GetSysClockFreq+0x2e8>
 80034a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034a6:	4b51      	ldr	r3, [pc, #324]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034ae:	ee07 3a90 	vmov	s15, r3
 80034b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80034ba:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80035fc <HAL_RCC_GetSysClockFreq+0x2e4>
 80034be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80034d6:	e065      	b.n	80035a4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	ee07 3a90 	vmov	s15, r3
 80034de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034e2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003604 <HAL_RCC_GetSysClockFreq+0x2ec>
 80034e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034ea:	4b40      	ldr	r3, [pc, #256]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034f2:	ee07 3a90 	vmov	s15, r3
 80034f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80034fe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80035fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003502:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003506:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800350a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800350e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003516:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800351a:	e043      	b.n	80035a4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	ee07 3a90 	vmov	s15, r3
 8003522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003526:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003608 <HAL_RCC_GetSysClockFreq+0x2f0>
 800352a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800352e:	4b2f      	ldr	r3, [pc, #188]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003536:	ee07 3a90 	vmov	s15, r3
 800353a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800353e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003542:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80035fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003546:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800354a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800354e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003552:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800355a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800355e:	e021      	b.n	80035a4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	ee07 3a90 	vmov	s15, r3
 8003566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800356a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003604 <HAL_RCC_GetSysClockFreq+0x2ec>
 800356e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003572:	4b1e      	ldr	r3, [pc, #120]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003576:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800357a:	ee07 3a90 	vmov	s15, r3
 800357e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003582:	ed97 6a02 	vldr	s12, [r7, #8]
 8003586:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80035fc <HAL_RCC_GetSysClockFreq+0x2e4>
 800358a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800358e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003592:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003596:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800359a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800359e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80035a2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80035a4:	4b11      	ldr	r3, [pc, #68]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a8:	0a5b      	lsrs	r3, r3, #9
 80035aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035ae:	3301      	adds	r3, #1
 80035b0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	ee07 3a90 	vmov	s15, r3
 80035b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80035bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80035c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035c8:	ee17 3a90 	vmov	r3, s15
 80035cc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80035ce:	e005      	b.n	80035dc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80035d0:	2300      	movs	r3, #0
 80035d2:	61bb      	str	r3, [r7, #24]
      break;
 80035d4:	e002      	b.n	80035dc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80035d6:	4b07      	ldr	r3, [pc, #28]	@ (80035f4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80035d8:	61bb      	str	r3, [r7, #24]
      break;
 80035da:	bf00      	nop
  }

  return sysclockfreq;
 80035dc:	69bb      	ldr	r3, [r7, #24]
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3724      	adds	r7, #36	@ 0x24
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	58024400 	.word	0x58024400
 80035f0:	03d09000 	.word	0x03d09000
 80035f4:	003d0900 	.word	0x003d0900
 80035f8:	007a1200 	.word	0x007a1200
 80035fc:	46000000 	.word	0x46000000
 8003600:	4c742400 	.word	0x4c742400
 8003604:	4a742400 	.word	0x4a742400
 8003608:	4af42400 	.word	0x4af42400

0800360c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003612:	f7ff fe81 	bl	8003318 <HAL_RCC_GetSysClockFreq>
 8003616:	4602      	mov	r2, r0
 8003618:	4b10      	ldr	r3, [pc, #64]	@ (800365c <HAL_RCC_GetHCLKFreq+0x50>)
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	0a1b      	lsrs	r3, r3, #8
 800361e:	f003 030f 	and.w	r3, r3, #15
 8003622:	490f      	ldr	r1, [pc, #60]	@ (8003660 <HAL_RCC_GetHCLKFreq+0x54>)
 8003624:	5ccb      	ldrb	r3, [r1, r3]
 8003626:	f003 031f 	and.w	r3, r3, #31
 800362a:	fa22 f303 	lsr.w	r3, r2, r3
 800362e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003630:	4b0a      	ldr	r3, [pc, #40]	@ (800365c <HAL_RCC_GetHCLKFreq+0x50>)
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	f003 030f 	and.w	r3, r3, #15
 8003638:	4a09      	ldr	r2, [pc, #36]	@ (8003660 <HAL_RCC_GetHCLKFreq+0x54>)
 800363a:	5cd3      	ldrb	r3, [r2, r3]
 800363c:	f003 031f 	and.w	r3, r3, #31
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	fa22 f303 	lsr.w	r3, r2, r3
 8003646:	4a07      	ldr	r2, [pc, #28]	@ (8003664 <HAL_RCC_GetHCLKFreq+0x58>)
 8003648:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800364a:	4a07      	ldr	r2, [pc, #28]	@ (8003668 <HAL_RCC_GetHCLKFreq+0x5c>)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003650:	4b04      	ldr	r3, [pc, #16]	@ (8003664 <HAL_RCC_GetHCLKFreq+0x58>)
 8003652:	681b      	ldr	r3, [r3, #0]
}
 8003654:	4618      	mov	r0, r3
 8003656:	3708      	adds	r7, #8
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	58024400 	.word	0x58024400
 8003660:	0800c280 	.word	0x0800c280
 8003664:	24000004 	.word	0x24000004
 8003668:	24000000 	.word	0x24000000

0800366c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003670:	f7ff ffcc 	bl	800360c <HAL_RCC_GetHCLKFreq>
 8003674:	4602      	mov	r2, r0
 8003676:	4b06      	ldr	r3, [pc, #24]	@ (8003690 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	091b      	lsrs	r3, r3, #4
 800367c:	f003 0307 	and.w	r3, r3, #7
 8003680:	4904      	ldr	r1, [pc, #16]	@ (8003694 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003682:	5ccb      	ldrb	r3, [r1, r3]
 8003684:	f003 031f 	and.w	r3, r3, #31
 8003688:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800368c:	4618      	mov	r0, r3
 800368e:	bd80      	pop	{r7, pc}
 8003690:	58024400 	.word	0x58024400
 8003694:	0800c280 	.word	0x0800c280

08003698 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800369c:	f7ff ffb6 	bl	800360c <HAL_RCC_GetHCLKFreq>
 80036a0:	4602      	mov	r2, r0
 80036a2:	4b06      	ldr	r3, [pc, #24]	@ (80036bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	0a1b      	lsrs	r3, r3, #8
 80036a8:	f003 0307 	and.w	r3, r3, #7
 80036ac:	4904      	ldr	r1, [pc, #16]	@ (80036c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80036ae:	5ccb      	ldrb	r3, [r1, r3]
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	58024400 	.word	0x58024400
 80036c0:	0800c280 	.word	0x0800c280

080036c4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	223f      	movs	r2, #63	@ 0x3f
 80036d2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80036d4:	4b1a      	ldr	r3, [pc, #104]	@ (8003740 <HAL_RCC_GetClockConfig+0x7c>)
 80036d6:	691b      	ldr	r3, [r3, #16]
 80036d8:	f003 0207 	and.w	r2, r3, #7
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80036e0:	4b17      	ldr	r3, [pc, #92]	@ (8003740 <HAL_RCC_GetClockConfig+0x7c>)
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80036ec:	4b14      	ldr	r3, [pc, #80]	@ (8003740 <HAL_RCC_GetClockConfig+0x7c>)
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	f003 020f 	and.w	r2, r3, #15
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80036f8:	4b11      	ldr	r3, [pc, #68]	@ (8003740 <HAL_RCC_GetClockConfig+0x7c>)
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8003704:	4b0e      	ldr	r3, [pc, #56]	@ (8003740 <HAL_RCC_GetClockConfig+0x7c>)
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003710:	4b0b      	ldr	r3, [pc, #44]	@ (8003740 <HAL_RCC_GetClockConfig+0x7c>)
 8003712:	69db      	ldr	r3, [r3, #28]
 8003714:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800371c:	4b08      	ldr	r3, [pc, #32]	@ (8003740 <HAL_RCC_GetClockConfig+0x7c>)
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003728:	4b06      	ldr	r3, [pc, #24]	@ (8003744 <HAL_RCC_GetClockConfig+0x80>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 020f 	and.w	r2, r3, #15
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	601a      	str	r2, [r3, #0]
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr
 8003740:	58024400 	.word	0x58024400
 8003744:	52002000 	.word	0x52002000

08003748 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800374c:	b0ca      	sub	sp, #296	@ 0x128
 800374e:	af00      	add	r7, sp, #0
 8003750:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003754:	2300      	movs	r3, #0
 8003756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800375a:	2300      	movs	r3, #0
 800375c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003768:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800376c:	2500      	movs	r5, #0
 800376e:	ea54 0305 	orrs.w	r3, r4, r5
 8003772:	d049      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003778:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800377a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800377e:	d02f      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003780:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003784:	d828      	bhi.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003786:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800378a:	d01a      	beq.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800378c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003790:	d822      	bhi.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003792:	2b00      	cmp	r3, #0
 8003794:	d003      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003796:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800379a:	d007      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800379c:	e01c      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800379e:	4bb8      	ldr	r3, [pc, #736]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a2:	4ab7      	ldr	r2, [pc, #732]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80037aa:	e01a      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b0:	3308      	adds	r3, #8
 80037b2:	2102      	movs	r1, #2
 80037b4:	4618      	mov	r0, r3
 80037b6:	f001 fc8f 	bl	80050d8 <RCCEx_PLL2_Config>
 80037ba:	4603      	mov	r3, r0
 80037bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80037c0:	e00f      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c6:	3328      	adds	r3, #40	@ 0x28
 80037c8:	2102      	movs	r1, #2
 80037ca:	4618      	mov	r0, r3
 80037cc:	f001 fd36 	bl	800523c <RCCEx_PLL3_Config>
 80037d0:	4603      	mov	r3, r0
 80037d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80037d6:	e004      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037de:	e000      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80037e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10a      	bne.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80037ea:	4ba5      	ldr	r3, [pc, #660]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037ee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80037f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037f8:	4aa1      	ldr	r2, [pc, #644]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037fa:	430b      	orrs	r3, r1
 80037fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80037fe:	e003      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003800:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003804:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800380c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003810:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003814:	f04f 0900 	mov.w	r9, #0
 8003818:	ea58 0309 	orrs.w	r3, r8, r9
 800381c:	d047      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800381e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003824:	2b04      	cmp	r3, #4
 8003826:	d82a      	bhi.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003828:	a201      	add	r2, pc, #4	@ (adr r2, 8003830 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800382a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800382e:	bf00      	nop
 8003830:	08003845 	.word	0x08003845
 8003834:	08003853 	.word	0x08003853
 8003838:	08003869 	.word	0x08003869
 800383c:	08003887 	.word	0x08003887
 8003840:	08003887 	.word	0x08003887
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003844:	4b8e      	ldr	r3, [pc, #568]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003848:	4a8d      	ldr	r2, [pc, #564]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800384a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800384e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003850:	e01a      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003856:	3308      	adds	r3, #8
 8003858:	2100      	movs	r1, #0
 800385a:	4618      	mov	r0, r3
 800385c:	f001 fc3c 	bl	80050d8 <RCCEx_PLL2_Config>
 8003860:	4603      	mov	r3, r0
 8003862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003866:	e00f      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800386c:	3328      	adds	r3, #40	@ 0x28
 800386e:	2100      	movs	r1, #0
 8003870:	4618      	mov	r0, r3
 8003872:	f001 fce3 	bl	800523c <RCCEx_PLL3_Config>
 8003876:	4603      	mov	r3, r0
 8003878:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800387c:	e004      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003884:	e000      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003886:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003888:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800388c:	2b00      	cmp	r3, #0
 800388e:	d10a      	bne.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003890:	4b7b      	ldr	r3, [pc, #492]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003894:	f023 0107 	bic.w	r1, r3, #7
 8003898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389e:	4a78      	ldr	r2, [pc, #480]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038a0:	430b      	orrs	r3, r1
 80038a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80038a4:	e003      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80038ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80038ba:	f04f 0b00 	mov.w	fp, #0
 80038be:	ea5a 030b 	orrs.w	r3, sl, fp
 80038c2:	d04c      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80038c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038ce:	d030      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80038d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038d4:	d829      	bhi.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80038d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80038d8:	d02d      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80038da:	2bc0      	cmp	r3, #192	@ 0xc0
 80038dc:	d825      	bhi.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80038de:	2b80      	cmp	r3, #128	@ 0x80
 80038e0:	d018      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80038e2:	2b80      	cmp	r3, #128	@ 0x80
 80038e4:	d821      	bhi.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d002      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80038ea:	2b40      	cmp	r3, #64	@ 0x40
 80038ec:	d007      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80038ee:	e01c      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038f0:	4b63      	ldr	r3, [pc, #396]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f4:	4a62      	ldr	r2, [pc, #392]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80038fc:	e01c      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003902:	3308      	adds	r3, #8
 8003904:	2100      	movs	r1, #0
 8003906:	4618      	mov	r0, r3
 8003908:	f001 fbe6 	bl	80050d8 <RCCEx_PLL2_Config>
 800390c:	4603      	mov	r3, r0
 800390e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003912:	e011      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003918:	3328      	adds	r3, #40	@ 0x28
 800391a:	2100      	movs	r1, #0
 800391c:	4618      	mov	r0, r3
 800391e:	f001 fc8d 	bl	800523c <RCCEx_PLL3_Config>
 8003922:	4603      	mov	r3, r0
 8003924:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003928:	e006      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003930:	e002      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003932:	bf00      	nop
 8003934:	e000      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003936:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003938:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10a      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003940:	4b4f      	ldr	r3, [pc, #316]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003944:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800394c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800394e:	4a4c      	ldr	r2, [pc, #304]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003950:	430b      	orrs	r3, r1
 8003952:	6513      	str	r3, [r2, #80]	@ 0x50
 8003954:	e003      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003956:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800395a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800395e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003966:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800396a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800396e:	2300      	movs	r3, #0
 8003970:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003974:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003978:	460b      	mov	r3, r1
 800397a:	4313      	orrs	r3, r2
 800397c:	d053      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800397e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003982:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003986:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800398a:	d035      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800398c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003990:	d82e      	bhi.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003992:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003996:	d031      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003998:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800399c:	d828      	bhi.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800399e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039a2:	d01a      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x292>
 80039a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039a8:	d822      	bhi.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d003      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80039ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039b2:	d007      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80039b4:	e01c      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039b6:	4b32      	ldr	r3, [pc, #200]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ba:	4a31      	ldr	r2, [pc, #196]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039c2:	e01c      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c8:	3308      	adds	r3, #8
 80039ca:	2100      	movs	r1, #0
 80039cc:	4618      	mov	r0, r3
 80039ce:	f001 fb83 	bl	80050d8 <RCCEx_PLL2_Config>
 80039d2:	4603      	mov	r3, r0
 80039d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80039d8:	e011      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039de:	3328      	adds	r3, #40	@ 0x28
 80039e0:	2100      	movs	r1, #0
 80039e2:	4618      	mov	r0, r3
 80039e4:	f001 fc2a 	bl	800523c <RCCEx_PLL3_Config>
 80039e8:	4603      	mov	r3, r0
 80039ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039ee:	e006      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039f6:	e002      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80039f8:	bf00      	nop
 80039fa:	e000      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80039fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10b      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003a06:	4b1e      	ldr	r3, [pc, #120]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a0a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a12:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003a16:	4a1a      	ldr	r2, [pc, #104]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a18:	430b      	orrs	r3, r1
 8003a1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a1c:	e003      	b.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a2e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003a32:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003a36:	2300      	movs	r3, #0
 8003a38:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a3c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003a40:	460b      	mov	r3, r1
 8003a42:	4313      	orrs	r3, r2
 8003a44:	d056      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a4a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003a4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a52:	d038      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003a54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a58:	d831      	bhi.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a5a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a5e:	d034      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003a60:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a64:	d82b      	bhi.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a6a:	d01d      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003a6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a70:	d825      	bhi.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d006      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003a76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a7a:	d00a      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003a7c:	e01f      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a7e:	bf00      	nop
 8003a80:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a84:	4ba2      	ldr	r3, [pc, #648]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a88:	4aa1      	ldr	r2, [pc, #644]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a90:	e01c      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a96:	3308      	adds	r3, #8
 8003a98:	2100      	movs	r1, #0
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f001 fb1c 	bl	80050d8 <RCCEx_PLL2_Config>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003aa6:	e011      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aac:	3328      	adds	r3, #40	@ 0x28
 8003aae:	2100      	movs	r1, #0
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f001 fbc3 	bl	800523c <RCCEx_PLL3_Config>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003abc:	e006      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ac4:	e002      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003ac6:	bf00      	nop
 8003ac8:	e000      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003aca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003acc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10b      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003ad4:	4b8e      	ldr	r3, [pc, #568]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ad8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003ae4:	4a8a      	ldr	r2, [pc, #552]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ae6:	430b      	orrs	r3, r1
 8003ae8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aea:	e003      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003af0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003afc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003b00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003b04:	2300      	movs	r3, #0
 8003b06:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003b0a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4313      	orrs	r3, r2
 8003b12:	d03a      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b1a:	2b30      	cmp	r3, #48	@ 0x30
 8003b1c:	d01f      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003b1e:	2b30      	cmp	r3, #48	@ 0x30
 8003b20:	d819      	bhi.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003b22:	2b20      	cmp	r3, #32
 8003b24:	d00c      	beq.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003b26:	2b20      	cmp	r3, #32
 8003b28:	d815      	bhi.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d019      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003b2e:	2b10      	cmp	r3, #16
 8003b30:	d111      	bne.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b32:	4b77      	ldr	r3, [pc, #476]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b36:	4a76      	ldr	r2, [pc, #472]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003b3e:	e011      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b44:	3308      	adds	r3, #8
 8003b46:	2102      	movs	r1, #2
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f001 fac5 	bl	80050d8 <RCCEx_PLL2_Config>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003b54:	e006      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b5c:	e002      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003b5e:	bf00      	nop
 8003b60:	e000      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003b62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10a      	bne.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003b6c:	4b68      	ldr	r3, [pc, #416]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b70:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b7a:	4a65      	ldr	r2, [pc, #404]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b7c:	430b      	orrs	r3, r1
 8003b7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b80:	e003      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b92:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003b96:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003ba0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	d051      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bb4:	d035      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003bb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bba:	d82e      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003bbc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003bc0:	d031      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003bc2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003bc6:	d828      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003bc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bcc:	d01a      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003bce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bd2:	d822      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d003      	beq.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003bd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bdc:	d007      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003bde:	e01c      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003be0:	4b4b      	ldr	r3, [pc, #300]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be4:	4a4a      	ldr	r2, [pc, #296]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003be6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bec:	e01c      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf2:	3308      	adds	r3, #8
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f001 fa6e 	bl	80050d8 <RCCEx_PLL2_Config>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003c02:	e011      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c08:	3328      	adds	r3, #40	@ 0x28
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f001 fb15 	bl	800523c <RCCEx_PLL3_Config>
 8003c12:	4603      	mov	r3, r0
 8003c14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003c18:	e006      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c20:	e002      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003c22:	bf00      	nop
 8003c24:	e000      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003c26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10a      	bne.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003c30:	4b37      	ldr	r3, [pc, #220]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c34:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c3e:	4a34      	ldr	r2, [pc, #208]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c40:	430b      	orrs	r3, r1
 8003c42:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c44:	e003      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c56:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003c5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c5e:	2300      	movs	r3, #0
 8003c60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003c64:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	d056      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c78:	d033      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003c7a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c7e:	d82c      	bhi.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c80:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c84:	d02f      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003c86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c8a:	d826      	bhi.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c8c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c90:	d02b      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003c92:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c96:	d820      	bhi.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c9c:	d012      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003c9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ca2:	d81a      	bhi.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d022      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003ca8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cac:	d115      	bne.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb2:	3308      	adds	r3, #8
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f001 fa0e 	bl	80050d8 <RCCEx_PLL2_Config>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003cc2:	e015      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc8:	3328      	adds	r3, #40	@ 0x28
 8003cca:	2101      	movs	r1, #1
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f001 fab5 	bl	800523c <RCCEx_PLL3_Config>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003cd8:	e00a      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ce0:	e006      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003ce2:	bf00      	nop
 8003ce4:	e004      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003ce6:	bf00      	nop
 8003ce8:	e002      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003cea:	bf00      	nop
 8003cec:	e000      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003cee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d10d      	bne.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003cf8:	4b05      	ldr	r3, [pc, #20]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cfc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d06:	4a02      	ldr	r2, [pc, #8]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d08:	430b      	orrs	r3, r1
 8003d0a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d0c:	e006      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003d0e:	bf00      	nop
 8003d10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d24:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003d28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d32:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003d36:	460b      	mov	r3, r1
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	d055      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d40:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003d44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d48:	d033      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003d4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d4e:	d82c      	bhi.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d54:	d02f      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003d56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d5a:	d826      	bhi.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d5c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d60:	d02b      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003d62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d66:	d820      	bhi.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d6c:	d012      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003d6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d72:	d81a      	bhi.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d022      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003d78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d7c:	d115      	bne.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d82:	3308      	adds	r3, #8
 8003d84:	2101      	movs	r1, #1
 8003d86:	4618      	mov	r0, r3
 8003d88:	f001 f9a6 	bl	80050d8 <RCCEx_PLL2_Config>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003d92:	e015      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d98:	3328      	adds	r3, #40	@ 0x28
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f001 fa4d 	bl	800523c <RCCEx_PLL3_Config>
 8003da2:	4603      	mov	r3, r0
 8003da4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003da8:	e00a      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003db0:	e006      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003db2:	bf00      	nop
 8003db4:	e004      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003db6:	bf00      	nop
 8003db8:	e002      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003dba:	bf00      	nop
 8003dbc:	e000      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003dbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d10b      	bne.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003dc8:	4ba3      	ldr	r3, [pc, #652]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dcc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dd4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003dd8:	4a9f      	ldr	r2, [pc, #636]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dda:	430b      	orrs	r3, r1
 8003ddc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dde:	e003      	b.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003de0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003de4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003df4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003df8:	2300      	movs	r3, #0
 8003dfa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003dfe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003e02:	460b      	mov	r3, r1
 8003e04:	4313      	orrs	r3, r2
 8003e06:	d037      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e12:	d00e      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003e14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e18:	d816      	bhi.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d018      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003e1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e22:	d111      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e24:	4b8c      	ldr	r3, [pc, #560]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e28:	4a8b      	ldr	r2, [pc, #556]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e30:	e00f      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e36:	3308      	adds	r3, #8
 8003e38:	2101      	movs	r1, #1
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f001 f94c 	bl	80050d8 <RCCEx_PLL2_Config>
 8003e40:	4603      	mov	r3, r0
 8003e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e46:	e004      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e4e:	e000      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003e50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10a      	bne.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e5a:	4b7f      	ldr	r3, [pc, #508]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e5e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e68:	4a7b      	ldr	r2, [pc, #492]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e6a:	430b      	orrs	r3, r1
 8003e6c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e6e:	e003      	b.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e80:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003e84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e88:	2300      	movs	r3, #0
 8003e8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003e8e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003e92:	460b      	mov	r3, r1
 8003e94:	4313      	orrs	r3, r2
 8003e96:	d039      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e9e:	2b03      	cmp	r3, #3
 8003ea0:	d81c      	bhi.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea8:	08003ee5 	.word	0x08003ee5
 8003eac:	08003eb9 	.word	0x08003eb9
 8003eb0:	08003ec7 	.word	0x08003ec7
 8003eb4:	08003ee5 	.word	0x08003ee5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eb8:	4b67      	ldr	r3, [pc, #412]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ebc:	4a66      	ldr	r2, [pc, #408]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ebe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ec2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003ec4:	e00f      	b.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eca:	3308      	adds	r3, #8
 8003ecc:	2102      	movs	r1, #2
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f001 f902 	bl	80050d8 <RCCEx_PLL2_Config>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003eda:	e004      	b.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ee2:	e000      	b.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003ee4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ee6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10a      	bne.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003eee:	4b5a      	ldr	r3, [pc, #360]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ef2:	f023 0103 	bic.w	r1, r3, #3
 8003ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003efa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003efc:	4a56      	ldr	r2, [pc, #344]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003efe:	430b      	orrs	r3, r1
 8003f00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f02:	e003      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f14:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003f18:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003f22:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003f26:	460b      	mov	r3, r1
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	f000 809f 	beq.w	800406c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f2e:	4b4b      	ldr	r3, [pc, #300]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a4a      	ldr	r2, [pc, #296]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f38:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f3a:	f7fe f845 	bl	8001fc8 <HAL_GetTick>
 8003f3e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f42:	e00b      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f44:	f7fe f840 	bl	8001fc8 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	2b64      	cmp	r3, #100	@ 0x64
 8003f52:	d903      	bls.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f5a:	e005      	b.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f5c:	4b3f      	ldr	r3, [pc, #252]	@ (800405c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0ed      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003f68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d179      	bne.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003f70:	4b39      	ldr	r3, [pc, #228]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f72:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f78:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f7c:	4053      	eors	r3, r2
 8003f7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d015      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f86:	4b34      	ldr	r3, [pc, #208]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f8e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f92:	4b31      	ldr	r3, [pc, #196]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f96:	4a30      	ldr	r2, [pc, #192]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f9c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f9e:	4b2e      	ldr	r3, [pc, #184]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa2:	4a2d      	ldr	r2, [pc, #180]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fa4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fa8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003faa:	4a2b      	ldr	r2, [pc, #172]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003fb0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003fba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fbe:	d118      	bne.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc0:	f7fe f802 	bl	8001fc8 <HAL_GetTick>
 8003fc4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fc8:	e00d      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fca:	f7fd fffd 	bl	8001fc8 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003fd4:	1ad2      	subs	r2, r2, r3
 8003fd6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d903      	bls.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003fe4:	e005      	b.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fe6:	4b1c      	ldr	r3, [pc, #112]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0eb      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003ff2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d129      	bne.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004002:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004006:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800400a:	d10e      	bne.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800400c:	4b12      	ldr	r3, [pc, #72]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004018:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800401c:	091a      	lsrs	r2, r3, #4
 800401e:	4b10      	ldr	r3, [pc, #64]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004020:	4013      	ands	r3, r2
 8004022:	4a0d      	ldr	r2, [pc, #52]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004024:	430b      	orrs	r3, r1
 8004026:	6113      	str	r3, [r2, #16]
 8004028:	e005      	b.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800402a:	4b0b      	ldr	r3, [pc, #44]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	4a0a      	ldr	r2, [pc, #40]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004030:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004034:	6113      	str	r3, [r2, #16]
 8004036:	4b08      	ldr	r3, [pc, #32]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004038:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800403a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800403e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004042:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004046:	4a04      	ldr	r2, [pc, #16]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004048:	430b      	orrs	r3, r1
 800404a:	6713      	str	r3, [r2, #112]	@ 0x70
 800404c:	e00e      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800404e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004052:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004056:	e009      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004058:	58024400 	.word	0x58024400
 800405c:	58024800 	.word	0x58024800
 8004060:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004064:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004068:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800406c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004074:	f002 0301 	and.w	r3, r2, #1
 8004078:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800407c:	2300      	movs	r3, #0
 800407e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004082:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004086:	460b      	mov	r3, r1
 8004088:	4313      	orrs	r3, r2
 800408a:	f000 8089 	beq.w	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800408e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004092:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004094:	2b28      	cmp	r3, #40	@ 0x28
 8004096:	d86b      	bhi.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004098:	a201      	add	r2, pc, #4	@ (adr r2, 80040a0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800409a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800409e:	bf00      	nop
 80040a0:	08004179 	.word	0x08004179
 80040a4:	08004171 	.word	0x08004171
 80040a8:	08004171 	.word	0x08004171
 80040ac:	08004171 	.word	0x08004171
 80040b0:	08004171 	.word	0x08004171
 80040b4:	08004171 	.word	0x08004171
 80040b8:	08004171 	.word	0x08004171
 80040bc:	08004171 	.word	0x08004171
 80040c0:	08004145 	.word	0x08004145
 80040c4:	08004171 	.word	0x08004171
 80040c8:	08004171 	.word	0x08004171
 80040cc:	08004171 	.word	0x08004171
 80040d0:	08004171 	.word	0x08004171
 80040d4:	08004171 	.word	0x08004171
 80040d8:	08004171 	.word	0x08004171
 80040dc:	08004171 	.word	0x08004171
 80040e0:	0800415b 	.word	0x0800415b
 80040e4:	08004171 	.word	0x08004171
 80040e8:	08004171 	.word	0x08004171
 80040ec:	08004171 	.word	0x08004171
 80040f0:	08004171 	.word	0x08004171
 80040f4:	08004171 	.word	0x08004171
 80040f8:	08004171 	.word	0x08004171
 80040fc:	08004171 	.word	0x08004171
 8004100:	08004179 	.word	0x08004179
 8004104:	08004171 	.word	0x08004171
 8004108:	08004171 	.word	0x08004171
 800410c:	08004171 	.word	0x08004171
 8004110:	08004171 	.word	0x08004171
 8004114:	08004171 	.word	0x08004171
 8004118:	08004171 	.word	0x08004171
 800411c:	08004171 	.word	0x08004171
 8004120:	08004179 	.word	0x08004179
 8004124:	08004171 	.word	0x08004171
 8004128:	08004171 	.word	0x08004171
 800412c:	08004171 	.word	0x08004171
 8004130:	08004171 	.word	0x08004171
 8004134:	08004171 	.word	0x08004171
 8004138:	08004171 	.word	0x08004171
 800413c:	08004171 	.word	0x08004171
 8004140:	08004179 	.word	0x08004179
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004148:	3308      	adds	r3, #8
 800414a:	2101      	movs	r1, #1
 800414c:	4618      	mov	r0, r3
 800414e:	f000 ffc3 	bl	80050d8 <RCCEx_PLL2_Config>
 8004152:	4603      	mov	r3, r0
 8004154:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004158:	e00f      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800415a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415e:	3328      	adds	r3, #40	@ 0x28
 8004160:	2101      	movs	r1, #1
 8004162:	4618      	mov	r0, r3
 8004164:	f001 f86a 	bl	800523c <RCCEx_PLL3_Config>
 8004168:	4603      	mov	r3, r0
 800416a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800416e:	e004      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004176:	e000      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004178:	bf00      	nop
    }

    if (ret == HAL_OK)
 800417a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800417e:	2b00      	cmp	r3, #0
 8004180:	d10a      	bne.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004182:	4bbf      	ldr	r3, [pc, #764]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004186:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800418a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004190:	4abb      	ldr	r2, [pc, #748]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004192:	430b      	orrs	r3, r1
 8004194:	6553      	str	r3, [r2, #84]	@ 0x54
 8004196:	e003      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004198:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800419c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80041a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a8:	f002 0302 	and.w	r3, r2, #2
 80041ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80041b0:	2300      	movs	r3, #0
 80041b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80041b6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80041ba:	460b      	mov	r3, r1
 80041bc:	4313      	orrs	r3, r2
 80041be:	d041      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80041c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041c6:	2b05      	cmp	r3, #5
 80041c8:	d824      	bhi.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80041ca:	a201      	add	r2, pc, #4	@ (adr r2, 80041d0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80041cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d0:	0800421d 	.word	0x0800421d
 80041d4:	080041e9 	.word	0x080041e9
 80041d8:	080041ff 	.word	0x080041ff
 80041dc:	0800421d 	.word	0x0800421d
 80041e0:	0800421d 	.word	0x0800421d
 80041e4:	0800421d 	.word	0x0800421d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ec:	3308      	adds	r3, #8
 80041ee:	2101      	movs	r1, #1
 80041f0:	4618      	mov	r0, r3
 80041f2:	f000 ff71 	bl	80050d8 <RCCEx_PLL2_Config>
 80041f6:	4603      	mov	r3, r0
 80041f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80041fc:	e00f      	b.n	800421e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	3328      	adds	r3, #40	@ 0x28
 8004204:	2101      	movs	r1, #1
 8004206:	4618      	mov	r0, r3
 8004208:	f001 f818 	bl	800523c <RCCEx_PLL3_Config>
 800420c:	4603      	mov	r3, r0
 800420e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004212:	e004      	b.n	800421e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800421a:	e000      	b.n	800421e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800421c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800421e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004222:	2b00      	cmp	r3, #0
 8004224:	d10a      	bne.n	800423c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004226:	4b96      	ldr	r3, [pc, #600]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800422a:	f023 0107 	bic.w	r1, r3, #7
 800422e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004232:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004234:	4a92      	ldr	r2, [pc, #584]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004236:	430b      	orrs	r3, r1
 8004238:	6553      	str	r3, [r2, #84]	@ 0x54
 800423a:	e003      	b.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800423c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004240:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800424c:	f002 0304 	and.w	r3, r2, #4
 8004250:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004254:	2300      	movs	r3, #0
 8004256:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800425a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800425e:	460b      	mov	r3, r1
 8004260:	4313      	orrs	r3, r2
 8004262:	d044      	beq.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004268:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800426c:	2b05      	cmp	r3, #5
 800426e:	d825      	bhi.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004270:	a201      	add	r2, pc, #4	@ (adr r2, 8004278 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004276:	bf00      	nop
 8004278:	080042c5 	.word	0x080042c5
 800427c:	08004291 	.word	0x08004291
 8004280:	080042a7 	.word	0x080042a7
 8004284:	080042c5 	.word	0x080042c5
 8004288:	080042c5 	.word	0x080042c5
 800428c:	080042c5 	.word	0x080042c5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004294:	3308      	adds	r3, #8
 8004296:	2101      	movs	r1, #1
 8004298:	4618      	mov	r0, r3
 800429a:	f000 ff1d 	bl	80050d8 <RCCEx_PLL2_Config>
 800429e:	4603      	mov	r3, r0
 80042a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80042a4:	e00f      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80042a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042aa:	3328      	adds	r3, #40	@ 0x28
 80042ac:	2101      	movs	r1, #1
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 ffc4 	bl	800523c <RCCEx_PLL3_Config>
 80042b4:	4603      	mov	r3, r0
 80042b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80042ba:	e004      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042c2:	e000      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80042c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d10b      	bne.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042ce:	4b6c      	ldr	r3, [pc, #432]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d2:	f023 0107 	bic.w	r1, r3, #7
 80042d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042de:	4a68      	ldr	r2, [pc, #416]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042e0:	430b      	orrs	r3, r1
 80042e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80042e4:	e003      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80042ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f6:	f002 0320 	and.w	r3, r2, #32
 80042fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80042fe:	2300      	movs	r3, #0
 8004300:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004304:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004308:	460b      	mov	r3, r1
 800430a:	4313      	orrs	r3, r2
 800430c:	d055      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004316:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800431a:	d033      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800431c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004320:	d82c      	bhi.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004322:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004326:	d02f      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004328:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800432c:	d826      	bhi.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800432e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004332:	d02b      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004334:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004338:	d820      	bhi.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800433a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800433e:	d012      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004340:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004344:	d81a      	bhi.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004346:	2b00      	cmp	r3, #0
 8004348:	d022      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800434a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800434e:	d115      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004354:	3308      	adds	r3, #8
 8004356:	2100      	movs	r1, #0
 8004358:	4618      	mov	r0, r3
 800435a:	f000 febd 	bl	80050d8 <RCCEx_PLL2_Config>
 800435e:	4603      	mov	r3, r0
 8004360:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004364:	e015      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436a:	3328      	adds	r3, #40	@ 0x28
 800436c:	2102      	movs	r1, #2
 800436e:	4618      	mov	r0, r3
 8004370:	f000 ff64 	bl	800523c <RCCEx_PLL3_Config>
 8004374:	4603      	mov	r3, r0
 8004376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800437a:	e00a      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004382:	e006      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004384:	bf00      	nop
 8004386:	e004      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004388:	bf00      	nop
 800438a:	e002      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800438c:	bf00      	nop
 800438e:	e000      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004390:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10b      	bne.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800439a:	4b39      	ldr	r3, [pc, #228]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800439c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800439e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80043a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043aa:	4a35      	ldr	r2, [pc, #212]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043ac:	430b      	orrs	r3, r1
 80043ae:	6553      	str	r3, [r2, #84]	@ 0x54
 80043b0:	e003      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80043ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80043c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80043ca:	2300      	movs	r3, #0
 80043cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80043d0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80043d4:	460b      	mov	r3, r1
 80043d6:	4313      	orrs	r3, r2
 80043d8:	d058      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80043da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043e2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80043e6:	d033      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80043e8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80043ec:	d82c      	bhi.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80043ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043f2:	d02f      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80043f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043f8:	d826      	bhi.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80043fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043fe:	d02b      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004400:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004404:	d820      	bhi.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004406:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800440a:	d012      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800440c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004410:	d81a      	bhi.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004412:	2b00      	cmp	r3, #0
 8004414:	d022      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800441a:	d115      	bne.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800441c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004420:	3308      	adds	r3, #8
 8004422:	2100      	movs	r1, #0
 8004424:	4618      	mov	r0, r3
 8004426:	f000 fe57 	bl	80050d8 <RCCEx_PLL2_Config>
 800442a:	4603      	mov	r3, r0
 800442c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004430:	e015      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004436:	3328      	adds	r3, #40	@ 0x28
 8004438:	2102      	movs	r1, #2
 800443a:	4618      	mov	r0, r3
 800443c:	f000 fefe 	bl	800523c <RCCEx_PLL3_Config>
 8004440:	4603      	mov	r3, r0
 8004442:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004446:	e00a      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800444e:	e006      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004450:	bf00      	nop
 8004452:	e004      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004454:	bf00      	nop
 8004456:	e002      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004458:	bf00      	nop
 800445a:	e000      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800445c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800445e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10e      	bne.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004466:	4b06      	ldr	r3, [pc, #24]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800446a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800446e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004472:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004476:	4a02      	ldr	r2, [pc, #8]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004478:	430b      	orrs	r3, r1
 800447a:	6593      	str	r3, [r2, #88]	@ 0x58
 800447c:	e006      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800447e:	bf00      	nop
 8004480:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004488:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800448c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004494:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004498:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800449c:	2300      	movs	r3, #0
 800449e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80044a2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80044a6:	460b      	mov	r3, r1
 80044a8:	4313      	orrs	r3, r2
 80044aa:	d055      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80044ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80044b4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80044b8:	d033      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80044ba:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80044be:	d82c      	bhi.n	800451a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044c4:	d02f      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80044c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044ca:	d826      	bhi.n	800451a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044cc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80044d0:	d02b      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80044d2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80044d6:	d820      	bhi.n	800451a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044dc:	d012      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80044de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044e2:	d81a      	bhi.n	800451a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d022      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80044e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ec:	d115      	bne.n	800451a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f2:	3308      	adds	r3, #8
 80044f4:	2100      	movs	r1, #0
 80044f6:	4618      	mov	r0, r3
 80044f8:	f000 fdee 	bl	80050d8 <RCCEx_PLL2_Config>
 80044fc:	4603      	mov	r3, r0
 80044fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004502:	e015      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004508:	3328      	adds	r3, #40	@ 0x28
 800450a:	2102      	movs	r1, #2
 800450c:	4618      	mov	r0, r3
 800450e:	f000 fe95 	bl	800523c <RCCEx_PLL3_Config>
 8004512:	4603      	mov	r3, r0
 8004514:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004518:	e00a      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004520:	e006      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004522:	bf00      	nop
 8004524:	e004      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004526:	bf00      	nop
 8004528:	e002      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800452a:	bf00      	nop
 800452c:	e000      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800452e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004530:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10b      	bne.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004538:	4ba1      	ldr	r3, [pc, #644]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800453a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800453c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004544:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004548:	4a9d      	ldr	r2, [pc, #628]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800454a:	430b      	orrs	r3, r1
 800454c:	6593      	str	r3, [r2, #88]	@ 0x58
 800454e:	e003      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004550:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004554:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004560:	f002 0308 	and.w	r3, r2, #8
 8004564:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004568:	2300      	movs	r3, #0
 800456a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800456e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004572:	460b      	mov	r3, r1
 8004574:	4313      	orrs	r3, r2
 8004576:	d01e      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004580:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004584:	d10c      	bne.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458a:	3328      	adds	r3, #40	@ 0x28
 800458c:	2102      	movs	r1, #2
 800458e:	4618      	mov	r0, r3
 8004590:	f000 fe54 	bl	800523c <RCCEx_PLL3_Config>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d002      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80045a0:	4b87      	ldr	r3, [pc, #540]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80045a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045b0:	4a83      	ldr	r2, [pc, #524]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045b2:	430b      	orrs	r3, r1
 80045b4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80045b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045be:	f002 0310 	and.w	r3, r2, #16
 80045c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045c6:	2300      	movs	r3, #0
 80045c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80045cc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80045d0:	460b      	mov	r3, r1
 80045d2:	4313      	orrs	r3, r2
 80045d4:	d01e      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80045d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045e2:	d10c      	bne.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80045e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e8:	3328      	adds	r3, #40	@ 0x28
 80045ea:	2102      	movs	r1, #2
 80045ec:	4618      	mov	r0, r3
 80045ee:	f000 fe25 	bl	800523c <RCCEx_PLL3_Config>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d002      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045fe:	4b70      	ldr	r3, [pc, #448]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004602:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800460e:	4a6c      	ldr	r2, [pc, #432]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004610:	430b      	orrs	r3, r1
 8004612:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004620:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004624:	2300      	movs	r3, #0
 8004626:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800462a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800462e:	460b      	mov	r3, r1
 8004630:	4313      	orrs	r3, r2
 8004632:	d03e      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004638:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800463c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004640:	d022      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004642:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004646:	d81b      	bhi.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004648:	2b00      	cmp	r3, #0
 800464a:	d003      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800464c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004650:	d00b      	beq.n	800466a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004652:	e015      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004658:	3308      	adds	r3, #8
 800465a:	2100      	movs	r1, #0
 800465c:	4618      	mov	r0, r3
 800465e:	f000 fd3b 	bl	80050d8 <RCCEx_PLL2_Config>
 8004662:	4603      	mov	r3, r0
 8004664:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004668:	e00f      	b.n	800468a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800466a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800466e:	3328      	adds	r3, #40	@ 0x28
 8004670:	2102      	movs	r1, #2
 8004672:	4618      	mov	r0, r3
 8004674:	f000 fde2 	bl	800523c <RCCEx_PLL3_Config>
 8004678:	4603      	mov	r3, r0
 800467a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800467e:	e004      	b.n	800468a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004686:	e000      	b.n	800468a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004688:	bf00      	nop
    }

    if (ret == HAL_OK)
 800468a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10b      	bne.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004692:	4b4b      	ldr	r3, [pc, #300]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004696:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800469a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80046a2:	4a47      	ldr	r2, [pc, #284]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046a4:	430b      	orrs	r3, r1
 80046a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80046a8:	e003      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80046b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ba:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80046be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046c0:	2300      	movs	r3, #0
 80046c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80046c4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80046c8:	460b      	mov	r3, r1
 80046ca:	4313      	orrs	r3, r2
 80046cc:	d03b      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80046ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046da:	d01f      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80046dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046e0:	d818      	bhi.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80046e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046e6:	d003      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80046e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046ec:	d007      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80046ee:	e011      	b.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046f0:	4b33      	ldr	r3, [pc, #204]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f4:	4a32      	ldr	r2, [pc, #200]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80046fc:	e00f      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004702:	3328      	adds	r3, #40	@ 0x28
 8004704:	2101      	movs	r1, #1
 8004706:	4618      	mov	r0, r3
 8004708:	f000 fd98 	bl	800523c <RCCEx_PLL3_Config>
 800470c:	4603      	mov	r3, r0
 800470e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004712:	e004      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800471a:	e000      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800471c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800471e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10b      	bne.n	800473e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004726:	4b26      	ldr	r3, [pc, #152]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800472a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800472e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004736:	4a22      	ldr	r2, [pc, #136]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004738:	430b      	orrs	r3, r1
 800473a:	6553      	str	r3, [r2, #84]	@ 0x54
 800473c:	e003      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800473e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004742:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004752:	673b      	str	r3, [r7, #112]	@ 0x70
 8004754:	2300      	movs	r3, #0
 8004756:	677b      	str	r3, [r7, #116]	@ 0x74
 8004758:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800475c:	460b      	mov	r3, r1
 800475e:	4313      	orrs	r3, r2
 8004760:	d034      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004768:	2b00      	cmp	r3, #0
 800476a:	d003      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800476c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004770:	d007      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004772:	e011      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004774:	4b12      	ldr	r3, [pc, #72]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004778:	4a11      	ldr	r2, [pc, #68]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800477a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800477e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004780:	e00e      	b.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004786:	3308      	adds	r3, #8
 8004788:	2102      	movs	r1, #2
 800478a:	4618      	mov	r0, r3
 800478c:	f000 fca4 	bl	80050d8 <RCCEx_PLL2_Config>
 8004790:	4603      	mov	r3, r0
 8004792:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004796:	e003      	b.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800479e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d10d      	bne.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80047a8:	4b05      	ldr	r3, [pc, #20]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ac:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80047b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047b6:	4a02      	ldr	r2, [pc, #8]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047b8:	430b      	orrs	r3, r1
 80047ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047bc:	e006      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80047be:	bf00      	nop
 80047c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80047cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80047d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047da:	2300      	movs	r3, #0
 80047dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80047de:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80047e2:	460b      	mov	r3, r1
 80047e4:	4313      	orrs	r3, r2
 80047e6:	d00c      	beq.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80047e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ec:	3328      	adds	r3, #40	@ 0x28
 80047ee:	2102      	movs	r1, #2
 80047f0:	4618      	mov	r0, r3
 80047f2:	f000 fd23 	bl	800523c <RCCEx_PLL3_Config>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d002      	beq.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800480e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004810:	2300      	movs	r3, #0
 8004812:	667b      	str	r3, [r7, #100]	@ 0x64
 8004814:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004818:	460b      	mov	r3, r1
 800481a:	4313      	orrs	r3, r2
 800481c:	d038      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800481e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004822:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004826:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800482a:	d018      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800482c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004830:	d811      	bhi.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004832:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004836:	d014      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004838:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800483c:	d80b      	bhi.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800483e:	2b00      	cmp	r3, #0
 8004840:	d011      	beq.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004842:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004846:	d106      	bne.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004848:	4bc3      	ldr	r3, [pc, #780]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800484a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484c:	4ac2      	ldr	r2, [pc, #776]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800484e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004852:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004854:	e008      	b.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800485c:	e004      	b.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800485e:	bf00      	nop
 8004860:	e002      	b.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004862:	bf00      	nop
 8004864:	e000      	b.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004866:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004868:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10b      	bne.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004870:	4bb9      	ldr	r3, [pc, #740]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004874:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800487c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004880:	4ab5      	ldr	r2, [pc, #724]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004882:	430b      	orrs	r3, r1
 8004884:	6553      	str	r3, [r2, #84]	@ 0x54
 8004886:	e003      	b.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004888:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800488c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004898:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800489c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800489e:	2300      	movs	r3, #0
 80048a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048a2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80048a6:	460b      	mov	r3, r1
 80048a8:	4313      	orrs	r3, r2
 80048aa:	d009      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80048ac:	4baa      	ldr	r3, [pc, #680]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048b0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80048b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ba:	4aa7      	ldr	r2, [pc, #668]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048bc:	430b      	orrs	r3, r1
 80048be:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80048c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80048cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80048ce:	2300      	movs	r3, #0
 80048d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80048d2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80048d6:	460b      	mov	r3, r1
 80048d8:	4313      	orrs	r3, r2
 80048da:	d00a      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80048dc:	4b9e      	ldr	r3, [pc, #632]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80048e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80048ec:	4a9a      	ldr	r2, [pc, #616]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048ee:	430b      	orrs	r3, r1
 80048f0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80048f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80048fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004900:	2300      	movs	r3, #0
 8004902:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004904:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004908:	460b      	mov	r3, r1
 800490a:	4313      	orrs	r3, r2
 800490c:	d009      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800490e:	4b92      	ldr	r3, [pc, #584]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004910:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004912:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800491c:	4a8e      	ldr	r2, [pc, #568]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800491e:	430b      	orrs	r3, r1
 8004920:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800492a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800492e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004930:	2300      	movs	r3, #0
 8004932:	647b      	str	r3, [r7, #68]	@ 0x44
 8004934:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004938:	460b      	mov	r3, r1
 800493a:	4313      	orrs	r3, r2
 800493c:	d00e      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800493e:	4b86      	ldr	r3, [pc, #536]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	4a85      	ldr	r2, [pc, #532]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004944:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004948:	6113      	str	r3, [r2, #16]
 800494a:	4b83      	ldr	r3, [pc, #524]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800494c:	6919      	ldr	r1, [r3, #16]
 800494e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004952:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004956:	4a80      	ldr	r2, [pc, #512]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004958:	430b      	orrs	r3, r1
 800495a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800495c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004964:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004968:	63bb      	str	r3, [r7, #56]	@ 0x38
 800496a:	2300      	movs	r3, #0
 800496c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800496e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004972:	460b      	mov	r3, r1
 8004974:	4313      	orrs	r3, r2
 8004976:	d009      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004978:	4b77      	ldr	r3, [pc, #476]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800497a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800497c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004986:	4a74      	ldr	r2, [pc, #464]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004988:	430b      	orrs	r3, r1
 800498a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800498c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004994:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004998:	633b      	str	r3, [r7, #48]	@ 0x30
 800499a:	2300      	movs	r3, #0
 800499c:	637b      	str	r3, [r7, #52]	@ 0x34
 800499e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80049a2:	460b      	mov	r3, r1
 80049a4:	4313      	orrs	r3, r2
 80049a6:	d00a      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80049a8:	4b6b      	ldr	r3, [pc, #428]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ac:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80049b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049b8:	4a67      	ldr	r2, [pc, #412]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049ba:	430b      	orrs	r3, r1
 80049bc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80049be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c6:	2100      	movs	r1, #0
 80049c8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049d0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80049d4:	460b      	mov	r3, r1
 80049d6:	4313      	orrs	r3, r2
 80049d8:	d011      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049de:	3308      	adds	r3, #8
 80049e0:	2100      	movs	r1, #0
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 fb78 	bl	80050d8 <RCCEx_PLL2_Config>
 80049e8:	4603      	mov	r3, r0
 80049ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80049ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80049fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a06:	2100      	movs	r1, #0
 8004a08:	6239      	str	r1, [r7, #32]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a10:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004a14:	460b      	mov	r3, r1
 8004a16:	4313      	orrs	r3, r2
 8004a18:	d011      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a1e:	3308      	adds	r3, #8
 8004a20:	2101      	movs	r1, #1
 8004a22:	4618      	mov	r0, r3
 8004a24:	f000 fb58 	bl	80050d8 <RCCEx_PLL2_Config>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a46:	2100      	movs	r1, #0
 8004a48:	61b9      	str	r1, [r7, #24]
 8004a4a:	f003 0304 	and.w	r3, r3, #4
 8004a4e:	61fb      	str	r3, [r7, #28]
 8004a50:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004a54:	460b      	mov	r3, r1
 8004a56:	4313      	orrs	r3, r2
 8004a58:	d011      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5e:	3308      	adds	r3, #8
 8004a60:	2102      	movs	r1, #2
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 fb38 	bl	80050d8 <RCCEx_PLL2_Config>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a86:	2100      	movs	r1, #0
 8004a88:	6139      	str	r1, [r7, #16]
 8004a8a:	f003 0308 	and.w	r3, r3, #8
 8004a8e:	617b      	str	r3, [r7, #20]
 8004a90:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004a94:	460b      	mov	r3, r1
 8004a96:	4313      	orrs	r3, r2
 8004a98:	d011      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9e:	3328      	adds	r3, #40	@ 0x28
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 fbca 	bl	800523c <RCCEx_PLL3_Config>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004aae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ab6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac6:	2100      	movs	r1, #0
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	f003 0310 	and.w	r3, r3, #16
 8004ace:	60fb      	str	r3, [r7, #12]
 8004ad0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004ad4:	460b      	mov	r3, r1
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	d011      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ade:	3328      	adds	r3, #40	@ 0x28
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f000 fbaa 	bl	800523c <RCCEx_PLL3_Config>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004aee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d003      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004af6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004afa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b06:	2100      	movs	r1, #0
 8004b08:	6039      	str	r1, [r7, #0]
 8004b0a:	f003 0320 	and.w	r3, r3, #32
 8004b0e:	607b      	str	r3, [r7, #4]
 8004b10:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004b14:	460b      	mov	r3, r1
 8004b16:	4313      	orrs	r3, r2
 8004b18:	d011      	beq.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1e:	3328      	adds	r3, #40	@ 0x28
 8004b20:	2102      	movs	r1, #2
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 fb8a 	bl	800523c <RCCEx_PLL3_Config>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d003      	beq.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004b3e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d101      	bne.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004b46:	2300      	movs	r3, #0
 8004b48:	e000      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004b52:	46bd      	mov	sp, r7
 8004b54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b58:	58024400 	.word	0x58024400

08004b5c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004b60:	f7fe fd54 	bl	800360c <HAL_RCC_GetHCLKFreq>
 8004b64:	4602      	mov	r2, r0
 8004b66:	4b06      	ldr	r3, [pc, #24]	@ (8004b80 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	091b      	lsrs	r3, r3, #4
 8004b6c:	f003 0307 	and.w	r3, r3, #7
 8004b70:	4904      	ldr	r1, [pc, #16]	@ (8004b84 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004b72:	5ccb      	ldrb	r3, [r1, r3]
 8004b74:	f003 031f 	and.w	r3, r3, #31
 8004b78:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	58024400 	.word	0x58024400
 8004b84:	0800c280 	.word	0x0800c280

08004b88 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b089      	sub	sp, #36	@ 0x24
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b90:	4ba1      	ldr	r3, [pc, #644]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b94:	f003 0303 	and.w	r3, r3, #3
 8004b98:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004b9a:	4b9f      	ldr	r3, [pc, #636]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b9e:	0b1b      	lsrs	r3, r3, #12
 8004ba0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ba4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004ba6:	4b9c      	ldr	r3, [pc, #624]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004baa:	091b      	lsrs	r3, r3, #4
 8004bac:	f003 0301 	and.w	r3, r3, #1
 8004bb0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004bb2:	4b99      	ldr	r3, [pc, #612]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb6:	08db      	lsrs	r3, r3, #3
 8004bb8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	fb02 f303 	mul.w	r3, r2, r3
 8004bc2:	ee07 3a90 	vmov	s15, r3
 8004bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 8111 	beq.w	8004df8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	2b02      	cmp	r3, #2
 8004bda:	f000 8083 	beq.w	8004ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	f200 80a1 	bhi.w	8004d28 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d003      	beq.n	8004bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d056      	beq.n	8004ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004bf2:	e099      	b.n	8004d28 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bf4:	4b88      	ldr	r3, [pc, #544]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0320 	and.w	r3, r3, #32
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d02d      	beq.n	8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c00:	4b85      	ldr	r3, [pc, #532]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	08db      	lsrs	r3, r3, #3
 8004c06:	f003 0303 	and.w	r3, r3, #3
 8004c0a:	4a84      	ldr	r2, [pc, #528]	@ (8004e1c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c10:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	ee07 3a90 	vmov	s15, r3
 8004c18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	ee07 3a90 	vmov	s15, r3
 8004c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c2a:	4b7b      	ldr	r3, [pc, #492]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c32:	ee07 3a90 	vmov	s15, r3
 8004c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c3e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004e20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c56:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004c5a:	e087      	b.n	8004d6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	ee07 3a90 	vmov	s15, r3
 8004c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c66:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004e24 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c6e:	4b6a      	ldr	r3, [pc, #424]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c76:	ee07 3a90 	vmov	s15, r3
 8004c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c82:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004e20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c9e:	e065      	b.n	8004d6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	ee07 3a90 	vmov	s15, r3
 8004ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004caa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004e28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004cae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cb2:	4b59      	ldr	r3, [pc, #356]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cba:	ee07 3a90 	vmov	s15, r3
 8004cbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cc6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004e20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004cca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ce2:	e043      	b.n	8004d6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	ee07 3a90 	vmov	s15, r3
 8004cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004e2c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004cf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cf6:	4b48      	ldr	r3, [pc, #288]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cfe:	ee07 3a90 	vmov	s15, r3
 8004d02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d06:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d0a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004e20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d26:	e021      	b.n	8004d6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	ee07 3a90 	vmov	s15, r3
 8004d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d32:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004e28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004d36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d3a:	4b37      	ldr	r3, [pc, #220]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d42:	ee07 3a90 	vmov	s15, r3
 8004d46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d4e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004e20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d6a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004d6c:	4b2a      	ldr	r3, [pc, #168]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d70:	0a5b      	lsrs	r3, r3, #9
 8004d72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d76:	ee07 3a90 	vmov	s15, r3
 8004d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d86:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d92:	ee17 2a90 	vmov	r2, s15
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d9e:	0c1b      	lsrs	r3, r3, #16
 8004da0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004da4:	ee07 3a90 	vmov	s15, r3
 8004da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004db0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004db4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004db8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004dbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dc0:	ee17 2a90 	vmov	r2, s15
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004dc8:	4b13      	ldr	r3, [pc, #76]	@ (8004e18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dcc:	0e1b      	lsrs	r3, r3, #24
 8004dce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dd2:	ee07 3a90 	vmov	s15, r3
 8004dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004dde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004de2:	edd7 6a07 	vldr	s13, [r7, #28]
 8004de6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004dea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dee:	ee17 2a90 	vmov	r2, s15
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004df6:	e008      	b.n	8004e0a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	609a      	str	r2, [r3, #8]
}
 8004e0a:	bf00      	nop
 8004e0c:	3724      	adds	r7, #36	@ 0x24
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	58024400 	.word	0x58024400
 8004e1c:	03d09000 	.word	0x03d09000
 8004e20:	46000000 	.word	0x46000000
 8004e24:	4c742400 	.word	0x4c742400
 8004e28:	4a742400 	.word	0x4a742400
 8004e2c:	4af42400 	.word	0x4af42400

08004e30 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b089      	sub	sp, #36	@ 0x24
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e38:	4ba1      	ldr	r3, [pc, #644]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3c:	f003 0303 	and.w	r3, r3, #3
 8004e40:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004e42:	4b9f      	ldr	r3, [pc, #636]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e46:	0d1b      	lsrs	r3, r3, #20
 8004e48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e4c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004e4e:	4b9c      	ldr	r3, [pc, #624]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e52:	0a1b      	lsrs	r3, r3, #8
 8004e54:	f003 0301 	and.w	r3, r3, #1
 8004e58:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004e5a:	4b99      	ldr	r3, [pc, #612]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e5e:	08db      	lsrs	r3, r3, #3
 8004e60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	fb02 f303 	mul.w	r3, r2, r3
 8004e6a:	ee07 3a90 	vmov	s15, r3
 8004e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e72:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 8111 	beq.w	80050a0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	f000 8083 	beq.w	8004f8c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	f200 80a1 	bhi.w	8004fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d003      	beq.n	8004e9c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d056      	beq.n	8004f48 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004e9a:	e099      	b.n	8004fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e9c:	4b88      	ldr	r3, [pc, #544]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0320 	and.w	r3, r3, #32
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d02d      	beq.n	8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ea8:	4b85      	ldr	r3, [pc, #532]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	08db      	lsrs	r3, r3, #3
 8004eae:	f003 0303 	and.w	r3, r3, #3
 8004eb2:	4a84      	ldr	r2, [pc, #528]	@ (80050c4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	ee07 3a90 	vmov	s15, r3
 8004ec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	ee07 3a90 	vmov	s15, r3
 8004eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ed2:	4b7b      	ldr	r3, [pc, #492]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eda:	ee07 3a90 	vmov	s15, r3
 8004ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ee2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ee6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80050c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004efe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004f02:	e087      	b.n	8005014 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	ee07 3a90 	vmov	s15, r3
 8004f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f0e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80050cc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f16:	4b6a      	ldr	r3, [pc, #424]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f1e:	ee07 3a90 	vmov	s15, r3
 8004f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f26:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f2a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80050c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f46:	e065      	b.n	8005014 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	ee07 3a90 	vmov	s15, r3
 8004f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f52:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80050d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f5a:	4b59      	ldr	r3, [pc, #356]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f62:	ee07 3a90 	vmov	s15, r3
 8004f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f6e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80050c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f8a:	e043      	b.n	8005014 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	ee07 3a90 	vmov	s15, r3
 8004f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f96:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80050d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f9e:	4b48      	ldr	r3, [pc, #288]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fa6:	ee07 3a90 	vmov	s15, r3
 8004faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fb2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80050c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004fce:	e021      	b.n	8005014 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	ee07 3a90 	vmov	s15, r3
 8004fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fda:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80050d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fe2:	4b37      	ldr	r3, [pc, #220]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fea:	ee07 3a90 	vmov	s15, r3
 8004fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ff2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ff6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80050c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800500a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800500e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005012:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005014:	4b2a      	ldr	r3, [pc, #168]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005018:	0a5b      	lsrs	r3, r3, #9
 800501a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800501e:	ee07 3a90 	vmov	s15, r3
 8005022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005026:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800502a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800502e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005036:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800503a:	ee17 2a90 	vmov	r2, s15
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005042:	4b1f      	ldr	r3, [pc, #124]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005046:	0c1b      	lsrs	r3, r3, #16
 8005048:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800504c:	ee07 3a90 	vmov	s15, r3
 8005050:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005054:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005058:	ee37 7a87 	vadd.f32	s14, s15, s14
 800505c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005060:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005064:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005068:	ee17 2a90 	vmov	r2, s15
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005070:	4b13      	ldr	r3, [pc, #76]	@ (80050c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005074:	0e1b      	lsrs	r3, r3, #24
 8005076:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800507a:	ee07 3a90 	vmov	s15, r3
 800507e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005082:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005086:	ee37 7a87 	vadd.f32	s14, s15, s14
 800508a:	edd7 6a07 	vldr	s13, [r7, #28]
 800508e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005096:	ee17 2a90 	vmov	r2, s15
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800509e:	e008      	b.n	80050b2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	609a      	str	r2, [r3, #8]
}
 80050b2:	bf00      	nop
 80050b4:	3724      	adds	r7, #36	@ 0x24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	58024400 	.word	0x58024400
 80050c4:	03d09000 	.word	0x03d09000
 80050c8:	46000000 	.word	0x46000000
 80050cc:	4c742400 	.word	0x4c742400
 80050d0:	4a742400 	.word	0x4a742400
 80050d4:	4af42400 	.word	0x4af42400

080050d8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050e2:	2300      	movs	r3, #0
 80050e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80050e6:	4b53      	ldr	r3, [pc, #332]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80050e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ea:	f003 0303 	and.w	r3, r3, #3
 80050ee:	2b03      	cmp	r3, #3
 80050f0:	d101      	bne.n	80050f6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e099      	b.n	800522a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80050f6:	4b4f      	ldr	r3, [pc, #316]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a4e      	ldr	r2, [pc, #312]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80050fc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005100:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005102:	f7fc ff61 	bl	8001fc8 <HAL_GetTick>
 8005106:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005108:	e008      	b.n	800511c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800510a:	f7fc ff5d 	bl	8001fc8 <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	2b02      	cmp	r3, #2
 8005116:	d901      	bls.n	800511c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e086      	b.n	800522a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800511c:	4b45      	ldr	r3, [pc, #276]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1f0      	bne.n	800510a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005128:	4b42      	ldr	r3, [pc, #264]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 800512a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800512c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	031b      	lsls	r3, r3, #12
 8005136:	493f      	ldr	r1, [pc, #252]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 8005138:	4313      	orrs	r3, r2
 800513a:	628b      	str	r3, [r1, #40]	@ 0x28
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	3b01      	subs	r3, #1
 8005142:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	3b01      	subs	r3, #1
 800514c:	025b      	lsls	r3, r3, #9
 800514e:	b29b      	uxth	r3, r3
 8005150:	431a      	orrs	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	3b01      	subs	r3, #1
 8005158:	041b      	lsls	r3, r3, #16
 800515a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800515e:	431a      	orrs	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	3b01      	subs	r3, #1
 8005166:	061b      	lsls	r3, r3, #24
 8005168:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800516c:	4931      	ldr	r1, [pc, #196]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 800516e:	4313      	orrs	r3, r2
 8005170:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005172:	4b30      	ldr	r3, [pc, #192]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 8005174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005176:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	492d      	ldr	r1, [pc, #180]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 8005180:	4313      	orrs	r3, r2
 8005182:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005184:	4b2b      	ldr	r3, [pc, #172]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 8005186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005188:	f023 0220 	bic.w	r2, r3, #32
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	4928      	ldr	r1, [pc, #160]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 8005192:	4313      	orrs	r3, r2
 8005194:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005196:	4b27      	ldr	r3, [pc, #156]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 8005198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519a:	4a26      	ldr	r2, [pc, #152]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 800519c:	f023 0310 	bic.w	r3, r3, #16
 80051a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80051a2:	4b24      	ldr	r3, [pc, #144]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051a6:	4b24      	ldr	r3, [pc, #144]	@ (8005238 <RCCEx_PLL2_Config+0x160>)
 80051a8:	4013      	ands	r3, r2
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	69d2      	ldr	r2, [r2, #28]
 80051ae:	00d2      	lsls	r2, r2, #3
 80051b0:	4920      	ldr	r1, [pc, #128]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80051b6:	4b1f      	ldr	r3, [pc, #124]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ba:	4a1e      	ldr	r2, [pc, #120]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051bc:	f043 0310 	orr.w	r3, r3, #16
 80051c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d106      	bne.n	80051d6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80051c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051cc:	4a19      	ldr	r2, [pc, #100]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80051d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80051d4:	e00f      	b.n	80051f6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d106      	bne.n	80051ea <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80051dc:	4b15      	ldr	r3, [pc, #84]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e0:	4a14      	ldr	r2, [pc, #80]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80051e8:	e005      	b.n	80051f6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80051ea:	4b12      	ldr	r3, [pc, #72]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ee:	4a11      	ldr	r2, [pc, #68]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80051f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80051f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a0e      	ldr	r2, [pc, #56]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 80051fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005200:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005202:	f7fc fee1 	bl	8001fc8 <HAL_GetTick>
 8005206:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005208:	e008      	b.n	800521c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800520a:	f7fc fedd 	bl	8001fc8 <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	2b02      	cmp	r3, #2
 8005216:	d901      	bls.n	800521c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e006      	b.n	800522a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800521c:	4b05      	ldr	r3, [pc, #20]	@ (8005234 <RCCEx_PLL2_Config+0x15c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d0f0      	beq.n	800520a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005228:	7bfb      	ldrb	r3, [r7, #15]
}
 800522a:	4618      	mov	r0, r3
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
 8005232:	bf00      	nop
 8005234:	58024400 	.word	0x58024400
 8005238:	ffff0007 	.word	0xffff0007

0800523c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005246:	2300      	movs	r3, #0
 8005248:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800524a:	4b53      	ldr	r3, [pc, #332]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 800524c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800524e:	f003 0303 	and.w	r3, r3, #3
 8005252:	2b03      	cmp	r3, #3
 8005254:	d101      	bne.n	800525a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e099      	b.n	800538e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800525a:	4b4f      	ldr	r3, [pc, #316]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a4e      	ldr	r2, [pc, #312]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005260:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005264:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005266:	f7fc feaf 	bl	8001fc8 <HAL_GetTick>
 800526a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800526c:	e008      	b.n	8005280 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800526e:	f7fc feab 	bl	8001fc8 <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	2b02      	cmp	r3, #2
 800527a:	d901      	bls.n	8005280 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e086      	b.n	800538e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005280:	4b45      	ldr	r3, [pc, #276]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1f0      	bne.n	800526e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800528c:	4b42      	ldr	r3, [pc, #264]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 800528e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005290:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	051b      	lsls	r3, r3, #20
 800529a:	493f      	ldr	r1, [pc, #252]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 800529c:	4313      	orrs	r3, r2
 800529e:	628b      	str	r3, [r1, #40]	@ 0x28
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	3b01      	subs	r3, #1
 80052a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	3b01      	subs	r3, #1
 80052b0:	025b      	lsls	r3, r3, #9
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	431a      	orrs	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	3b01      	subs	r3, #1
 80052bc:	041b      	lsls	r3, r3, #16
 80052be:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80052c2:	431a      	orrs	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	3b01      	subs	r3, #1
 80052ca:	061b      	lsls	r3, r3, #24
 80052cc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80052d0:	4931      	ldr	r1, [pc, #196]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80052d6:	4b30      	ldr	r3, [pc, #192]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 80052d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	492d      	ldr	r1, [pc, #180]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80052e8:	4b2b      	ldr	r3, [pc, #172]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 80052ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ec:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	4928      	ldr	r1, [pc, #160]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80052fa:	4b27      	ldr	r3, [pc, #156]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 80052fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052fe:	4a26      	ldr	r2, [pc, #152]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005300:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005304:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005306:	4b24      	ldr	r3, [pc, #144]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005308:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800530a:	4b24      	ldr	r3, [pc, #144]	@ (800539c <RCCEx_PLL3_Config+0x160>)
 800530c:	4013      	ands	r3, r2
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	69d2      	ldr	r2, [r2, #28]
 8005312:	00d2      	lsls	r2, r2, #3
 8005314:	4920      	ldr	r1, [pc, #128]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005316:	4313      	orrs	r3, r2
 8005318:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800531a:	4b1f      	ldr	r3, [pc, #124]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 800531c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531e:	4a1e      	ldr	r2, [pc, #120]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005320:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005324:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d106      	bne.n	800533a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800532c:	4b1a      	ldr	r3, [pc, #104]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 800532e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005330:	4a19      	ldr	r2, [pc, #100]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005332:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005336:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005338:	e00f      	b.n	800535a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d106      	bne.n	800534e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005340:	4b15      	ldr	r3, [pc, #84]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005344:	4a14      	ldr	r2, [pc, #80]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005346:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800534a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800534c:	e005      	b.n	800535a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800534e:	4b12      	ldr	r3, [pc, #72]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005352:	4a11      	ldr	r2, [pc, #68]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005354:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005358:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800535a:	4b0f      	ldr	r3, [pc, #60]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a0e      	ldr	r2, [pc, #56]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005360:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005364:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005366:	f7fc fe2f 	bl	8001fc8 <HAL_GetTick>
 800536a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800536c:	e008      	b.n	8005380 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800536e:	f7fc fe2b 	bl	8001fc8 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d901      	bls.n	8005380 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e006      	b.n	800538e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005380:	4b05      	ldr	r3, [pc, #20]	@ (8005398 <RCCEx_PLL3_Config+0x15c>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d0f0      	beq.n	800536e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800538c:	7bfb      	ldrb	r3, [r7, #15]
}
 800538e:	4618      	mov	r0, r3
 8005390:	3710      	adds	r7, #16
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	58024400 	.word	0x58024400
 800539c:	ffff0007 	.word	0xffff0007

080053a0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d101      	bne.n	80053b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e10f      	b.n	80055d2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a87      	ldr	r2, [pc, #540]	@ (80055dc <HAL_SPI_Init+0x23c>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d00f      	beq.n	80053e2 <HAL_SPI_Init+0x42>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a86      	ldr	r2, [pc, #536]	@ (80055e0 <HAL_SPI_Init+0x240>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d00a      	beq.n	80053e2 <HAL_SPI_Init+0x42>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a84      	ldr	r2, [pc, #528]	@ (80055e4 <HAL_SPI_Init+0x244>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d005      	beq.n	80053e2 <HAL_SPI_Init+0x42>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	2b0f      	cmp	r3, #15
 80053dc:	d901      	bls.n	80053e2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e0f7      	b.n	80055d2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fe2e 	bl	8006044 <SPI_GetPacketSize>
 80053e8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a7b      	ldr	r2, [pc, #492]	@ (80055dc <HAL_SPI_Init+0x23c>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d00c      	beq.n	800540e <HAL_SPI_Init+0x6e>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a79      	ldr	r2, [pc, #484]	@ (80055e0 <HAL_SPI_Init+0x240>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d007      	beq.n	800540e <HAL_SPI_Init+0x6e>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a78      	ldr	r2, [pc, #480]	@ (80055e4 <HAL_SPI_Init+0x244>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d002      	beq.n	800540e <HAL_SPI_Init+0x6e>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2b08      	cmp	r3, #8
 800540c:	d811      	bhi.n	8005432 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005412:	4a72      	ldr	r2, [pc, #456]	@ (80055dc <HAL_SPI_Init+0x23c>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d009      	beq.n	800542c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a70      	ldr	r2, [pc, #448]	@ (80055e0 <HAL_SPI_Init+0x240>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d004      	beq.n	800542c <HAL_SPI_Init+0x8c>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a6f      	ldr	r2, [pc, #444]	@ (80055e4 <HAL_SPI_Init+0x244>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d104      	bne.n	8005436 <HAL_SPI_Init+0x96>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2b10      	cmp	r3, #16
 8005430:	d901      	bls.n	8005436 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e0cd      	b.n	80055d2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d106      	bne.n	8005450 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7fc f9ec 	bl	8001828 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2202      	movs	r2, #2
 8005454:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f022 0201 	bic.w	r2, r2, #1
 8005466:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005472:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800547c:	d119      	bne.n	80054b2 <HAL_SPI_Init+0x112>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005486:	d103      	bne.n	8005490 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800548c:	2b00      	cmp	r3, #0
 800548e:	d008      	beq.n	80054a2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005494:	2b00      	cmp	r3, #0
 8005496:	d10c      	bne.n	80054b2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800549c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054a0:	d107      	bne.n	80054b2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80054b0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00f      	beq.n	80054de <HAL_SPI_Init+0x13e>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	2b06      	cmp	r3, #6
 80054c4:	d90b      	bls.n	80054de <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	430a      	orrs	r2, r1
 80054da:	601a      	str	r2, [r3, #0]
 80054dc:	e007      	b.n	80054ee <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054ec:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69da      	ldr	r2, [r3, #28]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f6:	431a      	orrs	r2, r3
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	431a      	orrs	r2, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005500:	ea42 0103 	orr.w	r1, r2, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	68da      	ldr	r2, [r3, #12]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005518:	431a      	orrs	r2, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800551e:	431a      	orrs	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	431a      	orrs	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	431a      	orrs	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	431a      	orrs	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a1b      	ldr	r3, [r3, #32]
 8005536:	431a      	orrs	r2, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	431a      	orrs	r2, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005542:	431a      	orrs	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	431a      	orrs	r2, r3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800554e:	ea42 0103 	orr.w	r1, r2, r3
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	430a      	orrs	r2, r1
 800555c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d113      	bne.n	800558e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005578:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800558c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f022 0201 	bic.w	r2, r2, #1
 800559c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00a      	beq.n	80055c0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	430a      	orrs	r2, r1
 80055be:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	40013000 	.word	0x40013000
 80055e0:	40003800 	.word	0x40003800
 80055e4:	40003c00 	.word	0x40003c00

080055e8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b088      	sub	sp, #32
 80055ec:	af02      	add	r7, sp, #8
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	603b      	str	r3, [r7, #0]
 80055f4:	4613      	mov	r3, r2
 80055f6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	3320      	adds	r3, #32
 80055fe:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005600:	f7fc fce2 	bl	8001fc8 <HAL_GetTick>
 8005604:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b01      	cmp	r3, #1
 8005610:	d001      	beq.n	8005616 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8005612:	2302      	movs	r3, #2
 8005614:	e1d1      	b.n	80059ba <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d002      	beq.n	8005622 <HAL_SPI_Transmit+0x3a>
 800561c:	88fb      	ldrh	r3, [r7, #6]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d101      	bne.n	8005626 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e1c9      	b.n	80059ba <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800562c:	2b01      	cmp	r3, #1
 800562e:	d101      	bne.n	8005634 <HAL_SPI_Transmit+0x4c>
 8005630:	2302      	movs	r3, #2
 8005632:	e1c2      	b.n	80059ba <HAL_SPI_Transmit+0x3d2>
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2203      	movs	r2, #3
 8005640:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	68ba      	ldr	r2, [r7, #8]
 8005650:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	88fa      	ldrh	r2, [r7, #6]
 8005656:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	88fa      	ldrh	r2, [r7, #6]
 800565e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2200      	movs	r2, #0
 8005666:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800568c:	d108      	bne.n	80056a0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	e009      	b.n	80056b4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80056b2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	4b96      	ldr	r3, [pc, #600]	@ (8005914 <HAL_SPI_Transmit+0x32c>)
 80056bc:	4013      	ands	r3, r2
 80056be:	88f9      	ldrh	r1, [r7, #6]
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	6812      	ldr	r2, [r2, #0]
 80056c4:	430b      	orrs	r3, r1
 80056c6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0201 	orr.w	r2, r2, #1
 80056d6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056e0:	d107      	bne.n	80056f2 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	2b0f      	cmp	r3, #15
 80056f8:	d947      	bls.n	800578a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80056fa:	e03f      	b.n	800577c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	2b02      	cmp	r3, #2
 8005708:	d114      	bne.n	8005734 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	6812      	ldr	r2, [r2, #0]
 8005714:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800571a:	1d1a      	adds	r2, r3, #4
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005726:	b29b      	uxth	r3, r3
 8005728:	3b01      	subs	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005732:	e023      	b.n	800577c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005734:	f7fc fc48 	bl	8001fc8 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	683a      	ldr	r2, [r7, #0]
 8005740:	429a      	cmp	r2, r3
 8005742:	d803      	bhi.n	800574c <HAL_SPI_Transmit+0x164>
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800574a:	d102      	bne.n	8005752 <HAL_SPI_Transmit+0x16a>
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d114      	bne.n	800577c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005752:	68f8      	ldr	r0, [r7, #12]
 8005754:	f000 fba8 	bl	8005ea8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800575e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005778:	2303      	movs	r3, #3
 800577a:	e11e      	b.n	80059ba <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005782:	b29b      	uxth	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1b9      	bne.n	80056fc <HAL_SPI_Transmit+0x114>
 8005788:	e0f1      	b.n	800596e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	2b07      	cmp	r3, #7
 8005790:	f240 80e6 	bls.w	8005960 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005794:	e05d      	b.n	8005852 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	695b      	ldr	r3, [r3, #20]
 800579c:	f003 0302 	and.w	r3, r3, #2
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d132      	bne.n	800580a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d918      	bls.n	80057e2 <HAL_SPI_Transmit+0x1fa>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d014      	beq.n	80057e2 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6812      	ldr	r2, [r2, #0]
 80057c2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c8:	1d1a      	adds	r2, r3, #4
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3b02      	subs	r3, #2
 80057d8:	b29a      	uxth	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80057e0:	e037      	b.n	8005852 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057e6:	881a      	ldrh	r2, [r3, #0]
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057f0:	1c9a      	adds	r2, r3, #2
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	3b01      	subs	r3, #1
 8005800:	b29a      	uxth	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005808:	e023      	b.n	8005852 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800580a:	f7fc fbdd 	bl	8001fc8 <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	683a      	ldr	r2, [r7, #0]
 8005816:	429a      	cmp	r2, r3
 8005818:	d803      	bhi.n	8005822 <HAL_SPI_Transmit+0x23a>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005820:	d102      	bne.n	8005828 <HAL_SPI_Transmit+0x240>
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d114      	bne.n	8005852 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f000 fb3d 	bl	8005ea8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005834:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2201      	movs	r2, #1
 8005842:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e0b3      	b.n	80059ba <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005858:	b29b      	uxth	r3, r3
 800585a:	2b00      	cmp	r3, #0
 800585c:	d19b      	bne.n	8005796 <HAL_SPI_Transmit+0x1ae>
 800585e:	e086      	b.n	800596e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	f003 0302 	and.w	r3, r3, #2
 800586a:	2b02      	cmp	r3, #2
 800586c:	d154      	bne.n	8005918 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005874:	b29b      	uxth	r3, r3
 8005876:	2b03      	cmp	r3, #3
 8005878:	d918      	bls.n	80058ac <HAL_SPI_Transmit+0x2c4>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800587e:	2b40      	cmp	r3, #64	@ 0x40
 8005880:	d914      	bls.n	80058ac <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	6812      	ldr	r2, [r2, #0]
 800588c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005892:	1d1a      	adds	r2, r3, #4
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800589e:	b29b      	uxth	r3, r3
 80058a0:	3b04      	subs	r3, #4
 80058a2:	b29a      	uxth	r2, r3
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80058aa:	e059      	b.n	8005960 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d917      	bls.n	80058e8 <HAL_SPI_Transmit+0x300>
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d013      	beq.n	80058e8 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058c4:	881a      	ldrh	r2, [r3, #0]
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ce:	1c9a      	adds	r2, r3, #2
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80058da:	b29b      	uxth	r3, r3
 80058dc:	3b02      	subs	r3, #2
 80058de:	b29a      	uxth	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80058e6:	e03b      	b.n	8005960 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	3320      	adds	r3, #32
 80058f2:	7812      	ldrb	r2, [r2, #0]
 80058f4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058fa:	1c5a      	adds	r2, r3, #1
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005906:	b29b      	uxth	r3, r3
 8005908:	3b01      	subs	r3, #1
 800590a:	b29a      	uxth	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005912:	e025      	b.n	8005960 <HAL_SPI_Transmit+0x378>
 8005914:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005918:	f7fc fb56 	bl	8001fc8 <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	683a      	ldr	r2, [r7, #0]
 8005924:	429a      	cmp	r2, r3
 8005926:	d803      	bhi.n	8005930 <HAL_SPI_Transmit+0x348>
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800592e:	d102      	bne.n	8005936 <HAL_SPI_Transmit+0x34e>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d114      	bne.n	8005960 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f000 fab6 	bl	8005ea8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005942:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e02c      	b.n	80059ba <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005966:	b29b      	uxth	r3, r3
 8005968:	2b00      	cmp	r3, #0
 800596a:	f47f af79 	bne.w	8005860 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	9300      	str	r3, [sp, #0]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2200      	movs	r2, #0
 8005976:	2108      	movs	r1, #8
 8005978:	68f8      	ldr	r0, [r7, #12]
 800597a:	f000 fb35 	bl	8005fe8 <SPI_WaitOnFlagUntilTimeout>
 800597e:	4603      	mov	r3, r0
 8005980:	2b00      	cmp	r3, #0
 8005982:	d007      	beq.n	8005994 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800598a:	f043 0220 	orr.w	r2, r3, #32
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005994:	68f8      	ldr	r0, [r7, #12]
 8005996:	f000 fa87 	bl	8005ea8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d001      	beq.n	80059b8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e000      	b.n	80059ba <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80059b8:	2300      	movs	r3, #0
  }
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3718      	adds	r7, #24
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop

080059c4 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b088      	sub	sp, #32
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	603b      	str	r3, [r7, #0]
 80059d0:	4613      	mov	r3, r2
 80059d2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059d8:	095b      	lsrs	r3, r3, #5
 80059da:	b29b      	uxth	r3, r3
 80059dc:	3301      	adds	r3, #1
 80059de:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	3330      	adds	r3, #48	@ 0x30
 80059e6:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059e8:	f7fc faee 	bl	8001fc8 <HAL_GetTick>
 80059ec:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d001      	beq.n	80059fe <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 80059fa:	2302      	movs	r3, #2
 80059fc:	e250      	b.n	8005ea0 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d002      	beq.n	8005a0a <HAL_SPI_Receive+0x46>
 8005a04:	88fb      	ldrh	r3, [r7, #6]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d101      	bne.n	8005a0e <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e248      	b.n	8005ea0 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d101      	bne.n	8005a1c <HAL_SPI_Receive+0x58>
 8005a18:	2302      	movs	r3, #2
 8005a1a:	e241      	b.n	8005ea0 <HAL_SPI_Receive+0x4dc>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2204      	movs	r2, #4
 8005a28:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	88fa      	ldrh	r2, [r7, #6]
 8005a3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	88fa      	ldrh	r2, [r7, #6]
 8005a46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8005a74:	d108      	bne.n	8005a88 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a84:	601a      	str	r2, [r3, #0]
 8005a86:	e009      	b.n	8005a9c <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005a9a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	685a      	ldr	r2, [r3, #4]
 8005aa2:	4b95      	ldr	r3, [pc, #596]	@ (8005cf8 <HAL_SPI_Receive+0x334>)
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	88f9      	ldrh	r1, [r7, #6]
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	6812      	ldr	r2, [r2, #0]
 8005aac:	430b      	orrs	r3, r1
 8005aae:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f042 0201 	orr.w	r2, r2, #1
 8005abe:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ac8:	d107      	bne.n	8005ada <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ad8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	2b0f      	cmp	r3, #15
 8005ae0:	d96c      	bls.n	8005bbc <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005ae2:	e064      	b.n	8005bae <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d114      	bne.n	8005b24 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b02:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005b04:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b0a:	1d1a      	adds	r2, r3, #4
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	b29a      	uxth	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005b22:	e044      	b.n	8005bae <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	8bfa      	ldrh	r2, [r7, #30]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d919      	bls.n	8005b66 <HAL_SPI_Receive+0x1a2>
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d014      	beq.n	8005b66 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b44:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005b46:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b4c:	1d1a      	adds	r2, r3, #4
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005b64:	e023      	b.n	8005bae <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b66:	f7fc fa2f 	bl	8001fc8 <HAL_GetTick>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	683a      	ldr	r2, [r7, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d803      	bhi.n	8005b7e <HAL_SPI_Receive+0x1ba>
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b7c:	d102      	bne.n	8005b84 <HAL_SPI_Receive+0x1c0>
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d114      	bne.n	8005bae <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005b84:	68f8      	ldr	r0, [r7, #12]
 8005b86:	f000 f98f 	bl	8005ea8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b90:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e178      	b.n	8005ea0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d194      	bne.n	8005ae4 <HAL_SPI_Receive+0x120>
 8005bba:	e15e      	b.n	8005e7a <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	2b07      	cmp	r3, #7
 8005bc2:	f240 8153 	bls.w	8005e6c <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005bc6:	e08f      	b.n	8005ce8 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d114      	bne.n	8005c08 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	8812      	ldrh	r2, [r2, #0]
 8005be6:	b292      	uxth	r2, r2
 8005be8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bee:	1c9a      	adds	r2, r3, #2
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005c06:	e06f      	b.n	8005ce8 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	8bfa      	ldrh	r2, [r7, #30]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d924      	bls.n	8005c60 <HAL_SPI_Receive+0x29c>
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d01f      	beq.n	8005c60 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c24:	69ba      	ldr	r2, [r7, #24]
 8005c26:	8812      	ldrh	r2, [r2, #0]
 8005c28:	b292      	uxth	r2, r2
 8005c2a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c30:	1c9a      	adds	r2, r3, #2
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c3a:	69ba      	ldr	r2, [r7, #24]
 8005c3c:	8812      	ldrh	r2, [r2, #0]
 8005c3e:	b292      	uxth	r2, r2
 8005c40:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c46:	1c9a      	adds	r2, r3, #2
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	3b02      	subs	r3, #2
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005c5e:	e043      	b.n	8005ce8 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d119      	bne.n	8005ca0 <HAL_SPI_Receive+0x2dc>
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d014      	beq.n	8005ca0 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c7a:	69ba      	ldr	r2, [r7, #24]
 8005c7c:	8812      	ldrh	r2, [r2, #0]
 8005c7e:	b292      	uxth	r2, r2
 8005c80:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c86:	1c9a      	adds	r2, r3, #2
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	3b01      	subs	r3, #1
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005c9e:	e023      	b.n	8005ce8 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ca0:	f7fc f992 	bl	8001fc8 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d803      	bhi.n	8005cb8 <HAL_SPI_Receive+0x2f4>
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cb6:	d102      	bne.n	8005cbe <HAL_SPI_Receive+0x2fa>
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d114      	bne.n	8005ce8 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 f8f2 	bl	8005ea8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	e0db      	b.n	8005ea0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f47f af69 	bne.w	8005bc8 <HAL_SPI_Receive+0x204>
 8005cf6:	e0c0      	b.n	8005e7a <HAL_SPI_Receive+0x4b6>
 8005cf8:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	695b      	ldr	r3, [r3, #20]
 8005d02:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	f003 0301 	and.w	r3, r3, #1
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d117      	bne.n	8005d42 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d1e:	7812      	ldrb	r2, [r2, #0]
 8005d20:	b2d2      	uxtb	r2, r2
 8005d22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d28:	1c5a      	adds	r2, r3, #1
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	3b01      	subs	r3, #1
 8005d38:	b29a      	uxth	r2, r3
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005d40:	e094      	b.n	8005e6c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	8bfa      	ldrh	r2, [r7, #30]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d946      	bls.n	8005dde <HAL_SPI_Receive+0x41a>
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d041      	beq.n	8005dde <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d66:	7812      	ldrb	r2, [r2, #0]
 8005d68:	b2d2      	uxtb	r2, r2
 8005d6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d82:	7812      	ldrb	r2, [r2, #0]
 8005d84:	b2d2      	uxtb	r2, r2
 8005d86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d8c:	1c5a      	adds	r2, r3, #1
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d9e:	7812      	ldrb	r2, [r2, #0]
 8005da0:	b2d2      	uxtb	r2, r2
 8005da2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005da8:	1c5a      	adds	r2, r3, #1
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005dba:	7812      	ldrb	r2, [r2, #0]
 8005dbc:	b2d2      	uxtb	r2, r2
 8005dbe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005dc4:	1c5a      	adds	r2, r3, #1
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	3b04      	subs	r3, #4
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005ddc:	e046      	b.n	8005e6c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	2b03      	cmp	r3, #3
 8005de8:	d81c      	bhi.n	8005e24 <HAL_SPI_Receive+0x460>
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d017      	beq.n	8005e24 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e00:	7812      	ldrb	r2, [r2, #0]
 8005e02:	b2d2      	uxtb	r2, r2
 8005e04:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e0a:	1c5a      	adds	r2, r3, #1
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	b29a      	uxth	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005e22:	e023      	b.n	8005e6c <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e24:	f7fc f8d0 	bl	8001fc8 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d803      	bhi.n	8005e3c <HAL_SPI_Receive+0x478>
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e3a:	d102      	bne.n	8005e42 <HAL_SPI_Receive+0x47e>
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d114      	bne.n	8005e6c <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f000 f830 	bl	8005ea8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e019      	b.n	8005ea0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f47f af41 	bne.w	8005cfc <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	f000 f814 	bl	8005ea8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d001      	beq.n	8005e9e <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e000      	b.n	8005ea0 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
  }
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3720      	adds	r7, #32
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b085      	sub	sp, #20
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	699a      	ldr	r2, [r3, #24]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f042 0208 	orr.w	r2, r2, #8
 8005ec6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	699a      	ldr	r2, [r3, #24]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f042 0210 	orr.w	r2, r2, #16
 8005ed6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f022 0201 	bic.w	r2, r2, #1
 8005ee6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6919      	ldr	r1, [r3, #16]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	4b3c      	ldr	r3, [pc, #240]	@ (8005fe4 <SPI_CloseTransfer+0x13c>)
 8005ef4:	400b      	ands	r3, r1
 8005ef6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689a      	ldr	r2, [r3, #8]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005f06:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	2b04      	cmp	r3, #4
 8005f12:	d014      	beq.n	8005f3e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f003 0320 	and.w	r3, r3, #32
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00f      	beq.n	8005f3e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f24:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	699a      	ldr	r2, [r3, #24]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f042 0220 	orr.w	r2, r2, #32
 8005f3c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	2b03      	cmp	r3, #3
 8005f48:	d014      	beq.n	8005f74 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d00f      	beq.n	8005f74 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f5a:	f043 0204 	orr.w	r2, r3, #4
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	699a      	ldr	r2, [r3, #24]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f72:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00f      	beq.n	8005f9e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f84:	f043 0201 	orr.w	r2, r3, #1
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	699a      	ldr	r2, [r3, #24]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f9c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00f      	beq.n	8005fc8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fae:	f043 0208 	orr.w	r2, r3, #8
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	699a      	ldr	r2, [r3, #24]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fc6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8005fd8:	bf00      	nop
 8005fda:	3714      	adds	r7, #20
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr
 8005fe4:	fffffc90 	.word	0xfffffc90

08005fe8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	603b      	str	r3, [r7, #0]
 8005ff4:	4613      	mov	r3, r2
 8005ff6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005ff8:	e010      	b.n	800601c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ffa:	f7fb ffe5 	bl	8001fc8 <HAL_GetTick>
 8005ffe:	4602      	mov	r2, r0
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	1ad3      	subs	r3, r2, r3
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	429a      	cmp	r2, r3
 8006008:	d803      	bhi.n	8006012 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006010:	d102      	bne.n	8006018 <SPI_WaitOnFlagUntilTimeout+0x30>
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d101      	bne.n	800601c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e00f      	b.n	800603c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	695a      	ldr	r2, [r3, #20]
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	4013      	ands	r3, r2
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	429a      	cmp	r2, r3
 800602a:	bf0c      	ite	eq
 800602c:	2301      	moveq	r3, #1
 800602e:	2300      	movne	r3, #0
 8006030:	b2db      	uxtb	r3, r3
 8006032:	461a      	mov	r2, r3
 8006034:	79fb      	ldrb	r3, [r7, #7]
 8006036:	429a      	cmp	r2, r3
 8006038:	d0df      	beq.n	8005ffa <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800603a:	2300      	movs	r3, #0
}
 800603c:	4618      	mov	r0, r3
 800603e:	3710      	adds	r7, #16
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006050:	095b      	lsrs	r3, r3, #5
 8006052:	3301      	adds	r3, #1
 8006054:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	3301      	adds	r3, #1
 800605c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	3307      	adds	r3, #7
 8006062:	08db      	lsrs	r3, r3, #3
 8006064:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	fb02 f303 	mul.w	r3, r2, r3
}
 800606e:	4618      	mov	r0, r3
 8006070:	3714      	adds	r7, #20
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr

0800607a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b082      	sub	sp, #8
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d101      	bne.n	800608c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e049      	b.n	8006120 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006092:	b2db      	uxtb	r3, r3
 8006094:	2b00      	cmp	r3, #0
 8006096:	d106      	bne.n	80060a6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f7fb fc61 	bl	8001968 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2202      	movs	r2, #2
 80060aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	3304      	adds	r3, #4
 80060b6:	4619      	mov	r1, r3
 80060b8:	4610      	mov	r0, r2
 80060ba:	f000 fad5 	bl	8006668 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2201      	movs	r2, #1
 80060ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2201      	movs	r2, #1
 80060da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2201      	movs	r2, #1
 80060e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2201      	movs	r2, #1
 80060f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2201      	movs	r2, #1
 80060fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2201      	movs	r2, #1
 800610a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2201      	movs	r2, #1
 8006112:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2201      	movs	r2, #1
 800611a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	3708      	adds	r7, #8
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006136:	b2db      	uxtb	r3, r3
 8006138:	2b01      	cmp	r3, #1
 800613a:	d001      	beq.n	8006140 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e054      	b.n	80061ea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68da      	ldr	r2, [r3, #12]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f042 0201 	orr.w	r2, r2, #1
 8006156:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a26      	ldr	r2, [pc, #152]	@ (80061f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d022      	beq.n	80061a8 <HAL_TIM_Base_Start_IT+0x80>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800616a:	d01d      	beq.n	80061a8 <HAL_TIM_Base_Start_IT+0x80>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a22      	ldr	r2, [pc, #136]	@ (80061fc <HAL_TIM_Base_Start_IT+0xd4>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d018      	beq.n	80061a8 <HAL_TIM_Base_Start_IT+0x80>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a21      	ldr	r2, [pc, #132]	@ (8006200 <HAL_TIM_Base_Start_IT+0xd8>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d013      	beq.n	80061a8 <HAL_TIM_Base_Start_IT+0x80>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a1f      	ldr	r2, [pc, #124]	@ (8006204 <HAL_TIM_Base_Start_IT+0xdc>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d00e      	beq.n	80061a8 <HAL_TIM_Base_Start_IT+0x80>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a1e      	ldr	r2, [pc, #120]	@ (8006208 <HAL_TIM_Base_Start_IT+0xe0>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d009      	beq.n	80061a8 <HAL_TIM_Base_Start_IT+0x80>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a1c      	ldr	r2, [pc, #112]	@ (800620c <HAL_TIM_Base_Start_IT+0xe4>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d004      	beq.n	80061a8 <HAL_TIM_Base_Start_IT+0x80>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006210 <HAL_TIM_Base_Start_IT+0xe8>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d115      	bne.n	80061d4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	689a      	ldr	r2, [r3, #8]
 80061ae:	4b19      	ldr	r3, [pc, #100]	@ (8006214 <HAL_TIM_Base_Start_IT+0xec>)
 80061b0:	4013      	ands	r3, r2
 80061b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2b06      	cmp	r3, #6
 80061b8:	d015      	beq.n	80061e6 <HAL_TIM_Base_Start_IT+0xbe>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061c0:	d011      	beq.n	80061e6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f042 0201 	orr.w	r2, r2, #1
 80061d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061d2:	e008      	b.n	80061e6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f042 0201 	orr.w	r2, r2, #1
 80061e2:	601a      	str	r2, [r3, #0]
 80061e4:	e000      	b.n	80061e8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3714      	adds	r7, #20
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
 80061f6:	bf00      	nop
 80061f8:	40010000 	.word	0x40010000
 80061fc:	40000400 	.word	0x40000400
 8006200:	40000800 	.word	0x40000800
 8006204:	40000c00 	.word	0x40000c00
 8006208:	40010400 	.word	0x40010400
 800620c:	40001800 	.word	0x40001800
 8006210:	40014000 	.word	0x40014000
 8006214:	00010007 	.word	0x00010007

08006218 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	f003 0302 	and.w	r3, r3, #2
 8006236:	2b00      	cmp	r3, #0
 8006238:	d020      	beq.n	800627c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f003 0302 	and.w	r3, r3, #2
 8006240:	2b00      	cmp	r3, #0
 8006242:	d01b      	beq.n	800627c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0202 	mvn.w	r2, #2
 800624c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2201      	movs	r2, #1
 8006252:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	f003 0303 	and.w	r3, r3, #3
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f9e2 	bl	800662c <HAL_TIM_IC_CaptureCallback>
 8006268:	e005      	b.n	8006276 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f9d4 	bl	8006618 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 f9e5 	bl	8006640 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f003 0304 	and.w	r3, r3, #4
 8006282:	2b00      	cmp	r3, #0
 8006284:	d020      	beq.n	80062c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f003 0304 	and.w	r3, r3, #4
 800628c:	2b00      	cmp	r3, #0
 800628e:	d01b      	beq.n	80062c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f06f 0204 	mvn.w	r2, #4
 8006298:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2202      	movs	r2, #2
 800629e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d003      	beq.n	80062b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 f9bc 	bl	800662c <HAL_TIM_IC_CaptureCallback>
 80062b4:	e005      	b.n	80062c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f9ae 	bl	8006618 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f000 f9bf 	bl	8006640 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	f003 0308 	and.w	r3, r3, #8
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d020      	beq.n	8006314 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f003 0308 	and.w	r3, r3, #8
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d01b      	beq.n	8006314 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f06f 0208 	mvn.w	r2, #8
 80062e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2204      	movs	r2, #4
 80062ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	69db      	ldr	r3, [r3, #28]
 80062f2:	f003 0303 	and.w	r3, r3, #3
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d003      	beq.n	8006302 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 f996 	bl	800662c <HAL_TIM_IC_CaptureCallback>
 8006300:	e005      	b.n	800630e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 f988 	bl	8006618 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 f999 	bl	8006640 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	f003 0310 	and.w	r3, r3, #16
 800631a:	2b00      	cmp	r3, #0
 800631c:	d020      	beq.n	8006360 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f003 0310 	and.w	r3, r3, #16
 8006324:	2b00      	cmp	r3, #0
 8006326:	d01b      	beq.n	8006360 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f06f 0210 	mvn.w	r2, #16
 8006330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2208      	movs	r2, #8
 8006336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	69db      	ldr	r3, [r3, #28]
 800633e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006342:	2b00      	cmp	r3, #0
 8006344:	d003      	beq.n	800634e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f970 	bl	800662c <HAL_TIM_IC_CaptureCallback>
 800634c:	e005      	b.n	800635a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 f962 	bl	8006618 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 f973 	bl	8006640 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2200      	movs	r2, #0
 800635e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	f003 0301 	and.w	r3, r3, #1
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00c      	beq.n	8006384 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f003 0301 	and.w	r3, r3, #1
 8006370:	2b00      	cmp	r3, #0
 8006372:	d007      	beq.n	8006384 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f06f 0201 	mvn.w	r2, #1
 800637c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f7fb fa16 	bl	80017b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800638a:	2b00      	cmp	r3, #0
 800638c:	d104      	bne.n	8006398 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006394:	2b00      	cmp	r3, #0
 8006396:	d00c      	beq.n	80063b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d007      	beq.n	80063b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80063aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 fb31 	bl	8006a14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d00c      	beq.n	80063d6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d007      	beq.n	80063d6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80063ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 fb29 	bl	8006a28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d00c      	beq.n	80063fa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d007      	beq.n	80063fa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80063f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 f92d 	bl	8006654 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	f003 0320 	and.w	r3, r3, #32
 8006400:	2b00      	cmp	r3, #0
 8006402:	d00c      	beq.n	800641e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f003 0320 	and.w	r3, r3, #32
 800640a:	2b00      	cmp	r3, #0
 800640c:	d007      	beq.n	800641e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f06f 0220 	mvn.w	r2, #32
 8006416:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 faf1 	bl	8006a00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800641e:	bf00      	nop
 8006420:	3710      	adds	r7, #16
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
	...

08006428 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006432:	2300      	movs	r3, #0
 8006434:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800643c:	2b01      	cmp	r3, #1
 800643e:	d101      	bne.n	8006444 <HAL_TIM_ConfigClockSource+0x1c>
 8006440:	2302      	movs	r3, #2
 8006442:	e0dc      	b.n	80065fe <HAL_TIM_ConfigClockSource+0x1d6>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800645c:	68ba      	ldr	r2, [r7, #8]
 800645e:	4b6a      	ldr	r3, [pc, #424]	@ (8006608 <HAL_TIM_ConfigClockSource+0x1e0>)
 8006460:	4013      	ands	r3, r2
 8006462:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800646a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a64      	ldr	r2, [pc, #400]	@ (800660c <HAL_TIM_ConfigClockSource+0x1e4>)
 800647a:	4293      	cmp	r3, r2
 800647c:	f000 80a9 	beq.w	80065d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8006480:	4a62      	ldr	r2, [pc, #392]	@ (800660c <HAL_TIM_ConfigClockSource+0x1e4>)
 8006482:	4293      	cmp	r3, r2
 8006484:	f200 80ae 	bhi.w	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 8006488:	4a61      	ldr	r2, [pc, #388]	@ (8006610 <HAL_TIM_ConfigClockSource+0x1e8>)
 800648a:	4293      	cmp	r3, r2
 800648c:	f000 80a1 	beq.w	80065d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8006490:	4a5f      	ldr	r2, [pc, #380]	@ (8006610 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006492:	4293      	cmp	r3, r2
 8006494:	f200 80a6 	bhi.w	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 8006498:	4a5e      	ldr	r2, [pc, #376]	@ (8006614 <HAL_TIM_ConfigClockSource+0x1ec>)
 800649a:	4293      	cmp	r3, r2
 800649c:	f000 8099 	beq.w	80065d2 <HAL_TIM_ConfigClockSource+0x1aa>
 80064a0:	4a5c      	ldr	r2, [pc, #368]	@ (8006614 <HAL_TIM_ConfigClockSource+0x1ec>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	f200 809e 	bhi.w	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80064a8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80064ac:	f000 8091 	beq.w	80065d2 <HAL_TIM_ConfigClockSource+0x1aa>
 80064b0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80064b4:	f200 8096 	bhi.w	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80064b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064bc:	f000 8089 	beq.w	80065d2 <HAL_TIM_ConfigClockSource+0x1aa>
 80064c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064c4:	f200 808e 	bhi.w	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80064c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064cc:	d03e      	beq.n	800654c <HAL_TIM_ConfigClockSource+0x124>
 80064ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064d2:	f200 8087 	bhi.w	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80064d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064da:	f000 8086 	beq.w	80065ea <HAL_TIM_ConfigClockSource+0x1c2>
 80064de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064e2:	d87f      	bhi.n	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80064e4:	2b70      	cmp	r3, #112	@ 0x70
 80064e6:	d01a      	beq.n	800651e <HAL_TIM_ConfigClockSource+0xf6>
 80064e8:	2b70      	cmp	r3, #112	@ 0x70
 80064ea:	d87b      	bhi.n	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80064ec:	2b60      	cmp	r3, #96	@ 0x60
 80064ee:	d050      	beq.n	8006592 <HAL_TIM_ConfigClockSource+0x16a>
 80064f0:	2b60      	cmp	r3, #96	@ 0x60
 80064f2:	d877      	bhi.n	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80064f4:	2b50      	cmp	r3, #80	@ 0x50
 80064f6:	d03c      	beq.n	8006572 <HAL_TIM_ConfigClockSource+0x14a>
 80064f8:	2b50      	cmp	r3, #80	@ 0x50
 80064fa:	d873      	bhi.n	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80064fc:	2b40      	cmp	r3, #64	@ 0x40
 80064fe:	d058      	beq.n	80065b2 <HAL_TIM_ConfigClockSource+0x18a>
 8006500:	2b40      	cmp	r3, #64	@ 0x40
 8006502:	d86f      	bhi.n	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 8006504:	2b30      	cmp	r3, #48	@ 0x30
 8006506:	d064      	beq.n	80065d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8006508:	2b30      	cmp	r3, #48	@ 0x30
 800650a:	d86b      	bhi.n	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800650c:	2b20      	cmp	r3, #32
 800650e:	d060      	beq.n	80065d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8006510:	2b20      	cmp	r3, #32
 8006512:	d867      	bhi.n	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
 8006514:	2b00      	cmp	r3, #0
 8006516:	d05c      	beq.n	80065d2 <HAL_TIM_ConfigClockSource+0x1aa>
 8006518:	2b10      	cmp	r3, #16
 800651a:	d05a      	beq.n	80065d2 <HAL_TIM_ConfigClockSource+0x1aa>
 800651c:	e062      	b.n	80065e4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800652e:	f000 f9b9 	bl	80068a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006540:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68ba      	ldr	r2, [r7, #8]
 8006548:	609a      	str	r2, [r3, #8]
      break;
 800654a:	e04f      	b.n	80065ec <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800655c:	f000 f9a2 	bl	80068a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	689a      	ldr	r2, [r3, #8]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800656e:	609a      	str	r2, [r3, #8]
      break;
 8006570:	e03c      	b.n	80065ec <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800657e:	461a      	mov	r2, r3
 8006580:	f000 f912 	bl	80067a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2150      	movs	r1, #80	@ 0x50
 800658a:	4618      	mov	r0, r3
 800658c:	f000 f96c 	bl	8006868 <TIM_ITRx_SetConfig>
      break;
 8006590:	e02c      	b.n	80065ec <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800659e:	461a      	mov	r2, r3
 80065a0:	f000 f931 	bl	8006806 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2160      	movs	r1, #96	@ 0x60
 80065aa:	4618      	mov	r0, r3
 80065ac:	f000 f95c 	bl	8006868 <TIM_ITRx_SetConfig>
      break;
 80065b0:	e01c      	b.n	80065ec <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065be:	461a      	mov	r2, r3
 80065c0:	f000 f8f2 	bl	80067a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2140      	movs	r1, #64	@ 0x40
 80065ca:	4618      	mov	r0, r3
 80065cc:	f000 f94c 	bl	8006868 <TIM_ITRx_SetConfig>
      break;
 80065d0:	e00c      	b.n	80065ec <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4619      	mov	r1, r3
 80065dc:	4610      	mov	r0, r2
 80065de:	f000 f943 	bl	8006868 <TIM_ITRx_SetConfig>
      break;
 80065e2:	e003      	b.n	80065ec <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	73fb      	strb	r3, [r7, #15]
      break;
 80065e8:	e000      	b.n	80065ec <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80065ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80065fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3710      	adds	r7, #16
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	ffceff88 	.word	0xffceff88
 800660c:	00100040 	.word	0x00100040
 8006610:	00100030 	.word	0x00100030
 8006614:	00100020 	.word	0x00100020

08006618 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006620:	bf00      	nop
 8006622:	370c      	adds	r7, #12
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006634:	bf00      	nop
 8006636:	370c      	adds	r7, #12
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006648:	bf00      	nop
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a43      	ldr	r2, [pc, #268]	@ (8006788 <TIM_Base_SetConfig+0x120>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d013      	beq.n	80066a8 <TIM_Base_SetConfig+0x40>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006686:	d00f      	beq.n	80066a8 <TIM_Base_SetConfig+0x40>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a40      	ldr	r2, [pc, #256]	@ (800678c <TIM_Base_SetConfig+0x124>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d00b      	beq.n	80066a8 <TIM_Base_SetConfig+0x40>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a3f      	ldr	r2, [pc, #252]	@ (8006790 <TIM_Base_SetConfig+0x128>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d007      	beq.n	80066a8 <TIM_Base_SetConfig+0x40>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a3e      	ldr	r2, [pc, #248]	@ (8006794 <TIM_Base_SetConfig+0x12c>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d003      	beq.n	80066a8 <TIM_Base_SetConfig+0x40>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a3d      	ldr	r2, [pc, #244]	@ (8006798 <TIM_Base_SetConfig+0x130>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d108      	bne.n	80066ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a32      	ldr	r2, [pc, #200]	@ (8006788 <TIM_Base_SetConfig+0x120>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d01f      	beq.n	8006702 <TIM_Base_SetConfig+0x9a>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066c8:	d01b      	beq.n	8006702 <TIM_Base_SetConfig+0x9a>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a2f      	ldr	r2, [pc, #188]	@ (800678c <TIM_Base_SetConfig+0x124>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d017      	beq.n	8006702 <TIM_Base_SetConfig+0x9a>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a2e      	ldr	r2, [pc, #184]	@ (8006790 <TIM_Base_SetConfig+0x128>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d013      	beq.n	8006702 <TIM_Base_SetConfig+0x9a>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a2d      	ldr	r2, [pc, #180]	@ (8006794 <TIM_Base_SetConfig+0x12c>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d00f      	beq.n	8006702 <TIM_Base_SetConfig+0x9a>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a2c      	ldr	r2, [pc, #176]	@ (8006798 <TIM_Base_SetConfig+0x130>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d00b      	beq.n	8006702 <TIM_Base_SetConfig+0x9a>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a2b      	ldr	r2, [pc, #172]	@ (800679c <TIM_Base_SetConfig+0x134>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d007      	beq.n	8006702 <TIM_Base_SetConfig+0x9a>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a2a      	ldr	r2, [pc, #168]	@ (80067a0 <TIM_Base_SetConfig+0x138>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d003      	beq.n	8006702 <TIM_Base_SetConfig+0x9a>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a29      	ldr	r2, [pc, #164]	@ (80067a4 <TIM_Base_SetConfig+0x13c>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d108      	bne.n	8006714 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006708:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	68fa      	ldr	r2, [r7, #12]
 8006710:	4313      	orrs	r3, r2
 8006712:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	695b      	ldr	r3, [r3, #20]
 800671e:	4313      	orrs	r3, r2
 8006720:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	689a      	ldr	r2, [r3, #8]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a14      	ldr	r2, [pc, #80]	@ (8006788 <TIM_Base_SetConfig+0x120>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d00f      	beq.n	800675a <TIM_Base_SetConfig+0xf2>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a16      	ldr	r2, [pc, #88]	@ (8006798 <TIM_Base_SetConfig+0x130>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d00b      	beq.n	800675a <TIM_Base_SetConfig+0xf2>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a15      	ldr	r2, [pc, #84]	@ (800679c <TIM_Base_SetConfig+0x134>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d007      	beq.n	800675a <TIM_Base_SetConfig+0xf2>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a14      	ldr	r2, [pc, #80]	@ (80067a0 <TIM_Base_SetConfig+0x138>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d003      	beq.n	800675a <TIM_Base_SetConfig+0xf2>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a13      	ldr	r2, [pc, #76]	@ (80067a4 <TIM_Base_SetConfig+0x13c>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d103      	bne.n	8006762 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	691a      	ldr	r2, [r3, #16]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f043 0204 	orr.w	r2, r3, #4
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2201      	movs	r2, #1
 8006772:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	68fa      	ldr	r2, [r7, #12]
 8006778:	601a      	str	r2, [r3, #0]
}
 800677a:	bf00      	nop
 800677c:	3714      	adds	r7, #20
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop
 8006788:	40010000 	.word	0x40010000
 800678c:	40000400 	.word	0x40000400
 8006790:	40000800 	.word	0x40000800
 8006794:	40000c00 	.word	0x40000c00
 8006798:	40010400 	.word	0x40010400
 800679c:	40014000 	.word	0x40014000
 80067a0:	40014400 	.word	0x40014400
 80067a4:	40014800 	.word	0x40014800

080067a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b087      	sub	sp, #28
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	60f8      	str	r0, [r7, #12]
 80067b0:	60b9      	str	r1, [r7, #8]
 80067b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6a1b      	ldr	r3, [r3, #32]
 80067b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	f023 0201 	bic.w	r2, r3, #1
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	011b      	lsls	r3, r3, #4
 80067d8:	693a      	ldr	r2, [r7, #16]
 80067da:	4313      	orrs	r3, r2
 80067dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	f023 030a 	bic.w	r3, r3, #10
 80067e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	621a      	str	r2, [r3, #32]
}
 80067fa:	bf00      	nop
 80067fc:	371c      	adds	r7, #28
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006806:	b480      	push	{r7}
 8006808:	b087      	sub	sp, #28
 800680a:	af00      	add	r7, sp, #0
 800680c:	60f8      	str	r0, [r7, #12]
 800680e:	60b9      	str	r1, [r7, #8]
 8006810:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6a1b      	ldr	r3, [r3, #32]
 8006816:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6a1b      	ldr	r3, [r3, #32]
 800681c:	f023 0210 	bic.w	r2, r3, #16
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	699b      	ldr	r3, [r3, #24]
 8006828:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006830:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	031b      	lsls	r3, r3, #12
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	4313      	orrs	r3, r2
 800683a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006842:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	011b      	lsls	r3, r3, #4
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	4313      	orrs	r3, r2
 800684c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	697a      	ldr	r2, [r7, #20]
 8006858:	621a      	str	r2, [r3, #32]
}
 800685a:	bf00      	nop
 800685c:	371c      	adds	r7, #28
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr
	...

08006868 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	4b09      	ldr	r3, [pc, #36]	@ (80068a0 <TIM_ITRx_SetConfig+0x38>)
 800687c:	4013      	ands	r3, r2
 800687e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006880:	683a      	ldr	r2, [r7, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	4313      	orrs	r3, r2
 8006886:	f043 0307 	orr.w	r3, r3, #7
 800688a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	609a      	str	r2, [r3, #8]
}
 8006892:	bf00      	nop
 8006894:	3714      	adds	r7, #20
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop
 80068a0:	ffcfff8f 	.word	0xffcfff8f

080068a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b087      	sub	sp, #28
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	607a      	str	r2, [r7, #4]
 80068b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	021a      	lsls	r2, r3, #8
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	431a      	orrs	r2, r3
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	697a      	ldr	r2, [r7, #20]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	697a      	ldr	r2, [r7, #20]
 80068d6:	609a      	str	r2, [r3, #8]
}
 80068d8:	bf00      	nop
 80068da:	371c      	adds	r7, #28
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr

080068e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d101      	bne.n	80068fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068f8:	2302      	movs	r3, #2
 80068fa:	e06d      	b.n	80069d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2202      	movs	r2, #2
 8006908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a30      	ldr	r2, [pc, #192]	@ (80069e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d004      	beq.n	8006930 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a2f      	ldr	r2, [pc, #188]	@ (80069e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d108      	bne.n	8006942 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006936:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	4313      	orrs	r3, r2
 8006940:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006948:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68fa      	ldr	r2, [r7, #12]
 8006950:	4313      	orrs	r3, r2
 8006952:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a20      	ldr	r2, [pc, #128]	@ (80069e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d022      	beq.n	80069ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800696e:	d01d      	beq.n	80069ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a1d      	ldr	r2, [pc, #116]	@ (80069ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d018      	beq.n	80069ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a1c      	ldr	r2, [pc, #112]	@ (80069f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d013      	beq.n	80069ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a1a      	ldr	r2, [pc, #104]	@ (80069f4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d00e      	beq.n	80069ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a15      	ldr	r2, [pc, #84]	@ (80069e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d009      	beq.n	80069ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a16      	ldr	r2, [pc, #88]	@ (80069f8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d004      	beq.n	80069ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a15      	ldr	r2, [pc, #84]	@ (80069fc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d10c      	bne.n	80069c6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	68ba      	ldr	r2, [r7, #8]
 80069ba:	4313      	orrs	r3, r2
 80069bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3714      	adds	r7, #20
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr
 80069e4:	40010000 	.word	0x40010000
 80069e8:	40010400 	.word	0x40010400
 80069ec:	40000400 	.word	0x40000400
 80069f0:	40000800 	.word	0x40000800
 80069f4:	40000c00 	.word	0x40000c00
 80069f8:	40001800 	.word	0x40001800
 80069fc:	40014000 	.word	0x40014000

08006a00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a1c:	bf00      	nop
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b083      	sub	sp, #12
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b082      	sub	sp, #8
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d101      	bne.n	8006a4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e042      	b.n	8006ad4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d106      	bne.n	8006a66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f7fa ffa7 	bl	80019b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2224      	movs	r2, #36	@ 0x24
 8006a6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f022 0201 	bic.w	r2, r2, #1
 8006a7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d002      	beq.n	8006a8c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 fe1e 	bl	80076c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 f8b3 	bl	8006bf8 <UART_SetConfig>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d101      	bne.n	8006a9c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e01b      	b.n	8006ad4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	685a      	ldr	r2, [r3, #4]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006aaa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	689a      	ldr	r2, [r3, #8]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006aba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f042 0201 	orr.w	r2, r2, #1
 8006aca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 fe9d 	bl	800780c <UART_CheckIdleState>
 8006ad2:	4603      	mov	r3, r0
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3708      	adds	r7, #8
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b08a      	sub	sp, #40	@ 0x28
 8006ae0:	af02      	add	r7, sp, #8
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	603b      	str	r3, [r7, #0]
 8006ae8:	4613      	mov	r3, r2
 8006aea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006af2:	2b20      	cmp	r3, #32
 8006af4:	d17b      	bne.n	8006bee <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d002      	beq.n	8006b02 <HAL_UART_Transmit+0x26>
 8006afc:	88fb      	ldrh	r3, [r7, #6]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d101      	bne.n	8006b06 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
 8006b04:	e074      	b.n	8006bf0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2221      	movs	r2, #33	@ 0x21
 8006b12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b16:	f7fb fa57 	bl	8001fc8 <HAL_GetTick>
 8006b1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	88fa      	ldrh	r2, [r7, #6]
 8006b20:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	88fa      	ldrh	r2, [r7, #6]
 8006b28:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b34:	d108      	bne.n	8006b48 <HAL_UART_Transmit+0x6c>
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	691b      	ldr	r3, [r3, #16]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d104      	bne.n	8006b48 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	61bb      	str	r3, [r7, #24]
 8006b46:	e003      	b.n	8006b50 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006b50:	e030      	b.n	8006bb4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	9300      	str	r3, [sp, #0]
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	2180      	movs	r1, #128	@ 0x80
 8006b5c:	68f8      	ldr	r0, [r7, #12]
 8006b5e:	f000 feff 	bl	8007960 <UART_WaitOnFlagUntilTimeout>
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d005      	beq.n	8006b74 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2220      	movs	r2, #32
 8006b6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006b70:	2303      	movs	r3, #3
 8006b72:	e03d      	b.n	8006bf0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d10b      	bne.n	8006b92 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	881b      	ldrh	r3, [r3, #0]
 8006b7e:	461a      	mov	r2, r3
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b88:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	3302      	adds	r3, #2
 8006b8e:	61bb      	str	r3, [r7, #24]
 8006b90:	e007      	b.n	8006ba2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b92:	69fb      	ldr	r3, [r7, #28]
 8006b94:	781a      	ldrb	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d1c8      	bne.n	8006b52 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	9300      	str	r3, [sp, #0]
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	2140      	movs	r1, #64	@ 0x40
 8006bca:	68f8      	ldr	r0, [r7, #12]
 8006bcc:	f000 fec8 	bl	8007960 <UART_WaitOnFlagUntilTimeout>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d005      	beq.n	8006be2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2220      	movs	r2, #32
 8006bda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	e006      	b.n	8006bf0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2220      	movs	r2, #32
 8006be6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006bea:	2300      	movs	r3, #0
 8006bec:	e000      	b.n	8006bf0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006bee:	2302      	movs	r3, #2
  }
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3720      	adds	r7, #32
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bfc:	b092      	sub	sp, #72	@ 0x48
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c02:	2300      	movs	r3, #0
 8006c04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	689a      	ldr	r2, [r3, #8]
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	431a      	orrs	r2, r3
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	695b      	ldr	r3, [r3, #20]
 8006c16:	431a      	orrs	r2, r3
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	69db      	ldr	r3, [r3, #28]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	4bbe      	ldr	r3, [pc, #760]	@ (8006f20 <UART_SetConfig+0x328>)
 8006c28:	4013      	ands	r3, r2
 8006c2a:	697a      	ldr	r2, [r7, #20]
 8006c2c:	6812      	ldr	r2, [r2, #0]
 8006c2e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006c30:	430b      	orrs	r3, r1
 8006c32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	68da      	ldr	r2, [r3, #12]
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4ab3      	ldr	r2, [pc, #716]	@ (8006f24 <UART_SetConfig+0x32c>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d004      	beq.n	8006c64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	6a1b      	ldr	r3, [r3, #32]
 8006c5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c60:	4313      	orrs	r3, r2
 8006c62:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	689a      	ldr	r2, [r3, #8]
 8006c6a:	4baf      	ldr	r3, [pc, #700]	@ (8006f28 <UART_SetConfig+0x330>)
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	6812      	ldr	r2, [r2, #0]
 8006c72:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006c74:	430b      	orrs	r3, r1
 8006c76:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c7e:	f023 010f 	bic.w	r1, r3, #15
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	430a      	orrs	r2, r1
 8006c8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4aa6      	ldr	r2, [pc, #664]	@ (8006f2c <UART_SetConfig+0x334>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d177      	bne.n	8006d88 <UART_SetConfig+0x190>
 8006c98:	4ba5      	ldr	r3, [pc, #660]	@ (8006f30 <UART_SetConfig+0x338>)
 8006c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c9c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ca0:	2b28      	cmp	r3, #40	@ 0x28
 8006ca2:	d86d      	bhi.n	8006d80 <UART_SetConfig+0x188>
 8006ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8006cac <UART_SetConfig+0xb4>)
 8006ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006caa:	bf00      	nop
 8006cac:	08006d51 	.word	0x08006d51
 8006cb0:	08006d81 	.word	0x08006d81
 8006cb4:	08006d81 	.word	0x08006d81
 8006cb8:	08006d81 	.word	0x08006d81
 8006cbc:	08006d81 	.word	0x08006d81
 8006cc0:	08006d81 	.word	0x08006d81
 8006cc4:	08006d81 	.word	0x08006d81
 8006cc8:	08006d81 	.word	0x08006d81
 8006ccc:	08006d59 	.word	0x08006d59
 8006cd0:	08006d81 	.word	0x08006d81
 8006cd4:	08006d81 	.word	0x08006d81
 8006cd8:	08006d81 	.word	0x08006d81
 8006cdc:	08006d81 	.word	0x08006d81
 8006ce0:	08006d81 	.word	0x08006d81
 8006ce4:	08006d81 	.word	0x08006d81
 8006ce8:	08006d81 	.word	0x08006d81
 8006cec:	08006d61 	.word	0x08006d61
 8006cf0:	08006d81 	.word	0x08006d81
 8006cf4:	08006d81 	.word	0x08006d81
 8006cf8:	08006d81 	.word	0x08006d81
 8006cfc:	08006d81 	.word	0x08006d81
 8006d00:	08006d81 	.word	0x08006d81
 8006d04:	08006d81 	.word	0x08006d81
 8006d08:	08006d81 	.word	0x08006d81
 8006d0c:	08006d69 	.word	0x08006d69
 8006d10:	08006d81 	.word	0x08006d81
 8006d14:	08006d81 	.word	0x08006d81
 8006d18:	08006d81 	.word	0x08006d81
 8006d1c:	08006d81 	.word	0x08006d81
 8006d20:	08006d81 	.word	0x08006d81
 8006d24:	08006d81 	.word	0x08006d81
 8006d28:	08006d81 	.word	0x08006d81
 8006d2c:	08006d71 	.word	0x08006d71
 8006d30:	08006d81 	.word	0x08006d81
 8006d34:	08006d81 	.word	0x08006d81
 8006d38:	08006d81 	.word	0x08006d81
 8006d3c:	08006d81 	.word	0x08006d81
 8006d40:	08006d81 	.word	0x08006d81
 8006d44:	08006d81 	.word	0x08006d81
 8006d48:	08006d81 	.word	0x08006d81
 8006d4c:	08006d79 	.word	0x08006d79
 8006d50:	2301      	movs	r3, #1
 8006d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d56:	e222      	b.n	800719e <UART_SetConfig+0x5a6>
 8006d58:	2304      	movs	r3, #4
 8006d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d5e:	e21e      	b.n	800719e <UART_SetConfig+0x5a6>
 8006d60:	2308      	movs	r3, #8
 8006d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d66:	e21a      	b.n	800719e <UART_SetConfig+0x5a6>
 8006d68:	2310      	movs	r3, #16
 8006d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d6e:	e216      	b.n	800719e <UART_SetConfig+0x5a6>
 8006d70:	2320      	movs	r3, #32
 8006d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d76:	e212      	b.n	800719e <UART_SetConfig+0x5a6>
 8006d78:	2340      	movs	r3, #64	@ 0x40
 8006d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d7e:	e20e      	b.n	800719e <UART_SetConfig+0x5a6>
 8006d80:	2380      	movs	r3, #128	@ 0x80
 8006d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d86:	e20a      	b.n	800719e <UART_SetConfig+0x5a6>
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a69      	ldr	r2, [pc, #420]	@ (8006f34 <UART_SetConfig+0x33c>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d130      	bne.n	8006df4 <UART_SetConfig+0x1fc>
 8006d92:	4b67      	ldr	r3, [pc, #412]	@ (8006f30 <UART_SetConfig+0x338>)
 8006d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d96:	f003 0307 	and.w	r3, r3, #7
 8006d9a:	2b05      	cmp	r3, #5
 8006d9c:	d826      	bhi.n	8006dec <UART_SetConfig+0x1f4>
 8006d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006da4 <UART_SetConfig+0x1ac>)
 8006da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da4:	08006dbd 	.word	0x08006dbd
 8006da8:	08006dc5 	.word	0x08006dc5
 8006dac:	08006dcd 	.word	0x08006dcd
 8006db0:	08006dd5 	.word	0x08006dd5
 8006db4:	08006ddd 	.word	0x08006ddd
 8006db8:	08006de5 	.word	0x08006de5
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dc2:	e1ec      	b.n	800719e <UART_SetConfig+0x5a6>
 8006dc4:	2304      	movs	r3, #4
 8006dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dca:	e1e8      	b.n	800719e <UART_SetConfig+0x5a6>
 8006dcc:	2308      	movs	r3, #8
 8006dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dd2:	e1e4      	b.n	800719e <UART_SetConfig+0x5a6>
 8006dd4:	2310      	movs	r3, #16
 8006dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dda:	e1e0      	b.n	800719e <UART_SetConfig+0x5a6>
 8006ddc:	2320      	movs	r3, #32
 8006dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006de2:	e1dc      	b.n	800719e <UART_SetConfig+0x5a6>
 8006de4:	2340      	movs	r3, #64	@ 0x40
 8006de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dea:	e1d8      	b.n	800719e <UART_SetConfig+0x5a6>
 8006dec:	2380      	movs	r3, #128	@ 0x80
 8006dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006df2:	e1d4      	b.n	800719e <UART_SetConfig+0x5a6>
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a4f      	ldr	r2, [pc, #316]	@ (8006f38 <UART_SetConfig+0x340>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d130      	bne.n	8006e60 <UART_SetConfig+0x268>
 8006dfe:	4b4c      	ldr	r3, [pc, #304]	@ (8006f30 <UART_SetConfig+0x338>)
 8006e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e02:	f003 0307 	and.w	r3, r3, #7
 8006e06:	2b05      	cmp	r3, #5
 8006e08:	d826      	bhi.n	8006e58 <UART_SetConfig+0x260>
 8006e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e10 <UART_SetConfig+0x218>)
 8006e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e10:	08006e29 	.word	0x08006e29
 8006e14:	08006e31 	.word	0x08006e31
 8006e18:	08006e39 	.word	0x08006e39
 8006e1c:	08006e41 	.word	0x08006e41
 8006e20:	08006e49 	.word	0x08006e49
 8006e24:	08006e51 	.word	0x08006e51
 8006e28:	2300      	movs	r3, #0
 8006e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e2e:	e1b6      	b.n	800719e <UART_SetConfig+0x5a6>
 8006e30:	2304      	movs	r3, #4
 8006e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e36:	e1b2      	b.n	800719e <UART_SetConfig+0x5a6>
 8006e38:	2308      	movs	r3, #8
 8006e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e3e:	e1ae      	b.n	800719e <UART_SetConfig+0x5a6>
 8006e40:	2310      	movs	r3, #16
 8006e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e46:	e1aa      	b.n	800719e <UART_SetConfig+0x5a6>
 8006e48:	2320      	movs	r3, #32
 8006e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e4e:	e1a6      	b.n	800719e <UART_SetConfig+0x5a6>
 8006e50:	2340      	movs	r3, #64	@ 0x40
 8006e52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e56:	e1a2      	b.n	800719e <UART_SetConfig+0x5a6>
 8006e58:	2380      	movs	r3, #128	@ 0x80
 8006e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e5e:	e19e      	b.n	800719e <UART_SetConfig+0x5a6>
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a35      	ldr	r2, [pc, #212]	@ (8006f3c <UART_SetConfig+0x344>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d130      	bne.n	8006ecc <UART_SetConfig+0x2d4>
 8006e6a:	4b31      	ldr	r3, [pc, #196]	@ (8006f30 <UART_SetConfig+0x338>)
 8006e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e6e:	f003 0307 	and.w	r3, r3, #7
 8006e72:	2b05      	cmp	r3, #5
 8006e74:	d826      	bhi.n	8006ec4 <UART_SetConfig+0x2cc>
 8006e76:	a201      	add	r2, pc, #4	@ (adr r2, 8006e7c <UART_SetConfig+0x284>)
 8006e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e7c:	08006e95 	.word	0x08006e95
 8006e80:	08006e9d 	.word	0x08006e9d
 8006e84:	08006ea5 	.word	0x08006ea5
 8006e88:	08006ead 	.word	0x08006ead
 8006e8c:	08006eb5 	.word	0x08006eb5
 8006e90:	08006ebd 	.word	0x08006ebd
 8006e94:	2300      	movs	r3, #0
 8006e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e9a:	e180      	b.n	800719e <UART_SetConfig+0x5a6>
 8006e9c:	2304      	movs	r3, #4
 8006e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ea2:	e17c      	b.n	800719e <UART_SetConfig+0x5a6>
 8006ea4:	2308      	movs	r3, #8
 8006ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eaa:	e178      	b.n	800719e <UART_SetConfig+0x5a6>
 8006eac:	2310      	movs	r3, #16
 8006eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eb2:	e174      	b.n	800719e <UART_SetConfig+0x5a6>
 8006eb4:	2320      	movs	r3, #32
 8006eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eba:	e170      	b.n	800719e <UART_SetConfig+0x5a6>
 8006ebc:	2340      	movs	r3, #64	@ 0x40
 8006ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ec2:	e16c      	b.n	800719e <UART_SetConfig+0x5a6>
 8006ec4:	2380      	movs	r3, #128	@ 0x80
 8006ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eca:	e168      	b.n	800719e <UART_SetConfig+0x5a6>
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a1b      	ldr	r2, [pc, #108]	@ (8006f40 <UART_SetConfig+0x348>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d142      	bne.n	8006f5c <UART_SetConfig+0x364>
 8006ed6:	4b16      	ldr	r3, [pc, #88]	@ (8006f30 <UART_SetConfig+0x338>)
 8006ed8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eda:	f003 0307 	and.w	r3, r3, #7
 8006ede:	2b05      	cmp	r3, #5
 8006ee0:	d838      	bhi.n	8006f54 <UART_SetConfig+0x35c>
 8006ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee8 <UART_SetConfig+0x2f0>)
 8006ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee8:	08006f01 	.word	0x08006f01
 8006eec:	08006f09 	.word	0x08006f09
 8006ef0:	08006f11 	.word	0x08006f11
 8006ef4:	08006f19 	.word	0x08006f19
 8006ef8:	08006f45 	.word	0x08006f45
 8006efc:	08006f4d 	.word	0x08006f4d
 8006f00:	2300      	movs	r3, #0
 8006f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f06:	e14a      	b.n	800719e <UART_SetConfig+0x5a6>
 8006f08:	2304      	movs	r3, #4
 8006f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f0e:	e146      	b.n	800719e <UART_SetConfig+0x5a6>
 8006f10:	2308      	movs	r3, #8
 8006f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f16:	e142      	b.n	800719e <UART_SetConfig+0x5a6>
 8006f18:	2310      	movs	r3, #16
 8006f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f1e:	e13e      	b.n	800719e <UART_SetConfig+0x5a6>
 8006f20:	cfff69f3 	.word	0xcfff69f3
 8006f24:	58000c00 	.word	0x58000c00
 8006f28:	11fff4ff 	.word	0x11fff4ff
 8006f2c:	40011000 	.word	0x40011000
 8006f30:	58024400 	.word	0x58024400
 8006f34:	40004400 	.word	0x40004400
 8006f38:	40004800 	.word	0x40004800
 8006f3c:	40004c00 	.word	0x40004c00
 8006f40:	40005000 	.word	0x40005000
 8006f44:	2320      	movs	r3, #32
 8006f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f4a:	e128      	b.n	800719e <UART_SetConfig+0x5a6>
 8006f4c:	2340      	movs	r3, #64	@ 0x40
 8006f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f52:	e124      	b.n	800719e <UART_SetConfig+0x5a6>
 8006f54:	2380      	movs	r3, #128	@ 0x80
 8006f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f5a:	e120      	b.n	800719e <UART_SetConfig+0x5a6>
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4acb      	ldr	r2, [pc, #812]	@ (8007290 <UART_SetConfig+0x698>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d176      	bne.n	8007054 <UART_SetConfig+0x45c>
 8006f66:	4bcb      	ldr	r3, [pc, #812]	@ (8007294 <UART_SetConfig+0x69c>)
 8006f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f6e:	2b28      	cmp	r3, #40	@ 0x28
 8006f70:	d86c      	bhi.n	800704c <UART_SetConfig+0x454>
 8006f72:	a201      	add	r2, pc, #4	@ (adr r2, 8006f78 <UART_SetConfig+0x380>)
 8006f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f78:	0800701d 	.word	0x0800701d
 8006f7c:	0800704d 	.word	0x0800704d
 8006f80:	0800704d 	.word	0x0800704d
 8006f84:	0800704d 	.word	0x0800704d
 8006f88:	0800704d 	.word	0x0800704d
 8006f8c:	0800704d 	.word	0x0800704d
 8006f90:	0800704d 	.word	0x0800704d
 8006f94:	0800704d 	.word	0x0800704d
 8006f98:	08007025 	.word	0x08007025
 8006f9c:	0800704d 	.word	0x0800704d
 8006fa0:	0800704d 	.word	0x0800704d
 8006fa4:	0800704d 	.word	0x0800704d
 8006fa8:	0800704d 	.word	0x0800704d
 8006fac:	0800704d 	.word	0x0800704d
 8006fb0:	0800704d 	.word	0x0800704d
 8006fb4:	0800704d 	.word	0x0800704d
 8006fb8:	0800702d 	.word	0x0800702d
 8006fbc:	0800704d 	.word	0x0800704d
 8006fc0:	0800704d 	.word	0x0800704d
 8006fc4:	0800704d 	.word	0x0800704d
 8006fc8:	0800704d 	.word	0x0800704d
 8006fcc:	0800704d 	.word	0x0800704d
 8006fd0:	0800704d 	.word	0x0800704d
 8006fd4:	0800704d 	.word	0x0800704d
 8006fd8:	08007035 	.word	0x08007035
 8006fdc:	0800704d 	.word	0x0800704d
 8006fe0:	0800704d 	.word	0x0800704d
 8006fe4:	0800704d 	.word	0x0800704d
 8006fe8:	0800704d 	.word	0x0800704d
 8006fec:	0800704d 	.word	0x0800704d
 8006ff0:	0800704d 	.word	0x0800704d
 8006ff4:	0800704d 	.word	0x0800704d
 8006ff8:	0800703d 	.word	0x0800703d
 8006ffc:	0800704d 	.word	0x0800704d
 8007000:	0800704d 	.word	0x0800704d
 8007004:	0800704d 	.word	0x0800704d
 8007008:	0800704d 	.word	0x0800704d
 800700c:	0800704d 	.word	0x0800704d
 8007010:	0800704d 	.word	0x0800704d
 8007014:	0800704d 	.word	0x0800704d
 8007018:	08007045 	.word	0x08007045
 800701c:	2301      	movs	r3, #1
 800701e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007022:	e0bc      	b.n	800719e <UART_SetConfig+0x5a6>
 8007024:	2304      	movs	r3, #4
 8007026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800702a:	e0b8      	b.n	800719e <UART_SetConfig+0x5a6>
 800702c:	2308      	movs	r3, #8
 800702e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007032:	e0b4      	b.n	800719e <UART_SetConfig+0x5a6>
 8007034:	2310      	movs	r3, #16
 8007036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800703a:	e0b0      	b.n	800719e <UART_SetConfig+0x5a6>
 800703c:	2320      	movs	r3, #32
 800703e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007042:	e0ac      	b.n	800719e <UART_SetConfig+0x5a6>
 8007044:	2340      	movs	r3, #64	@ 0x40
 8007046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800704a:	e0a8      	b.n	800719e <UART_SetConfig+0x5a6>
 800704c:	2380      	movs	r3, #128	@ 0x80
 800704e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007052:	e0a4      	b.n	800719e <UART_SetConfig+0x5a6>
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a8f      	ldr	r2, [pc, #572]	@ (8007298 <UART_SetConfig+0x6a0>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d130      	bne.n	80070c0 <UART_SetConfig+0x4c8>
 800705e:	4b8d      	ldr	r3, [pc, #564]	@ (8007294 <UART_SetConfig+0x69c>)
 8007060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007062:	f003 0307 	and.w	r3, r3, #7
 8007066:	2b05      	cmp	r3, #5
 8007068:	d826      	bhi.n	80070b8 <UART_SetConfig+0x4c0>
 800706a:	a201      	add	r2, pc, #4	@ (adr r2, 8007070 <UART_SetConfig+0x478>)
 800706c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007070:	08007089 	.word	0x08007089
 8007074:	08007091 	.word	0x08007091
 8007078:	08007099 	.word	0x08007099
 800707c:	080070a1 	.word	0x080070a1
 8007080:	080070a9 	.word	0x080070a9
 8007084:	080070b1 	.word	0x080070b1
 8007088:	2300      	movs	r3, #0
 800708a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800708e:	e086      	b.n	800719e <UART_SetConfig+0x5a6>
 8007090:	2304      	movs	r3, #4
 8007092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007096:	e082      	b.n	800719e <UART_SetConfig+0x5a6>
 8007098:	2308      	movs	r3, #8
 800709a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800709e:	e07e      	b.n	800719e <UART_SetConfig+0x5a6>
 80070a0:	2310      	movs	r3, #16
 80070a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070a6:	e07a      	b.n	800719e <UART_SetConfig+0x5a6>
 80070a8:	2320      	movs	r3, #32
 80070aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ae:	e076      	b.n	800719e <UART_SetConfig+0x5a6>
 80070b0:	2340      	movs	r3, #64	@ 0x40
 80070b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070b6:	e072      	b.n	800719e <UART_SetConfig+0x5a6>
 80070b8:	2380      	movs	r3, #128	@ 0x80
 80070ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070be:	e06e      	b.n	800719e <UART_SetConfig+0x5a6>
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a75      	ldr	r2, [pc, #468]	@ (800729c <UART_SetConfig+0x6a4>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d130      	bne.n	800712c <UART_SetConfig+0x534>
 80070ca:	4b72      	ldr	r3, [pc, #456]	@ (8007294 <UART_SetConfig+0x69c>)
 80070cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070ce:	f003 0307 	and.w	r3, r3, #7
 80070d2:	2b05      	cmp	r3, #5
 80070d4:	d826      	bhi.n	8007124 <UART_SetConfig+0x52c>
 80070d6:	a201      	add	r2, pc, #4	@ (adr r2, 80070dc <UART_SetConfig+0x4e4>)
 80070d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070dc:	080070f5 	.word	0x080070f5
 80070e0:	080070fd 	.word	0x080070fd
 80070e4:	08007105 	.word	0x08007105
 80070e8:	0800710d 	.word	0x0800710d
 80070ec:	08007115 	.word	0x08007115
 80070f0:	0800711d 	.word	0x0800711d
 80070f4:	2300      	movs	r3, #0
 80070f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070fa:	e050      	b.n	800719e <UART_SetConfig+0x5a6>
 80070fc:	2304      	movs	r3, #4
 80070fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007102:	e04c      	b.n	800719e <UART_SetConfig+0x5a6>
 8007104:	2308      	movs	r3, #8
 8007106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800710a:	e048      	b.n	800719e <UART_SetConfig+0x5a6>
 800710c:	2310      	movs	r3, #16
 800710e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007112:	e044      	b.n	800719e <UART_SetConfig+0x5a6>
 8007114:	2320      	movs	r3, #32
 8007116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800711a:	e040      	b.n	800719e <UART_SetConfig+0x5a6>
 800711c:	2340      	movs	r3, #64	@ 0x40
 800711e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007122:	e03c      	b.n	800719e <UART_SetConfig+0x5a6>
 8007124:	2380      	movs	r3, #128	@ 0x80
 8007126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800712a:	e038      	b.n	800719e <UART_SetConfig+0x5a6>
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a5b      	ldr	r2, [pc, #364]	@ (80072a0 <UART_SetConfig+0x6a8>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d130      	bne.n	8007198 <UART_SetConfig+0x5a0>
 8007136:	4b57      	ldr	r3, [pc, #348]	@ (8007294 <UART_SetConfig+0x69c>)
 8007138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800713a:	f003 0307 	and.w	r3, r3, #7
 800713e:	2b05      	cmp	r3, #5
 8007140:	d826      	bhi.n	8007190 <UART_SetConfig+0x598>
 8007142:	a201      	add	r2, pc, #4	@ (adr r2, 8007148 <UART_SetConfig+0x550>)
 8007144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007148:	08007161 	.word	0x08007161
 800714c:	08007169 	.word	0x08007169
 8007150:	08007171 	.word	0x08007171
 8007154:	08007179 	.word	0x08007179
 8007158:	08007181 	.word	0x08007181
 800715c:	08007189 	.word	0x08007189
 8007160:	2302      	movs	r3, #2
 8007162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007166:	e01a      	b.n	800719e <UART_SetConfig+0x5a6>
 8007168:	2304      	movs	r3, #4
 800716a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800716e:	e016      	b.n	800719e <UART_SetConfig+0x5a6>
 8007170:	2308      	movs	r3, #8
 8007172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007176:	e012      	b.n	800719e <UART_SetConfig+0x5a6>
 8007178:	2310      	movs	r3, #16
 800717a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800717e:	e00e      	b.n	800719e <UART_SetConfig+0x5a6>
 8007180:	2320      	movs	r3, #32
 8007182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007186:	e00a      	b.n	800719e <UART_SetConfig+0x5a6>
 8007188:	2340      	movs	r3, #64	@ 0x40
 800718a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800718e:	e006      	b.n	800719e <UART_SetConfig+0x5a6>
 8007190:	2380      	movs	r3, #128	@ 0x80
 8007192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007196:	e002      	b.n	800719e <UART_SetConfig+0x5a6>
 8007198:	2380      	movs	r3, #128	@ 0x80
 800719a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a3f      	ldr	r2, [pc, #252]	@ (80072a0 <UART_SetConfig+0x6a8>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	f040 80f8 	bne.w	800739a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80071aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80071ae:	2b20      	cmp	r3, #32
 80071b0:	dc46      	bgt.n	8007240 <UART_SetConfig+0x648>
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	f2c0 8082 	blt.w	80072bc <UART_SetConfig+0x6c4>
 80071b8:	3b02      	subs	r3, #2
 80071ba:	2b1e      	cmp	r3, #30
 80071bc:	d87e      	bhi.n	80072bc <UART_SetConfig+0x6c4>
 80071be:	a201      	add	r2, pc, #4	@ (adr r2, 80071c4 <UART_SetConfig+0x5cc>)
 80071c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c4:	08007247 	.word	0x08007247
 80071c8:	080072bd 	.word	0x080072bd
 80071cc:	0800724f 	.word	0x0800724f
 80071d0:	080072bd 	.word	0x080072bd
 80071d4:	080072bd 	.word	0x080072bd
 80071d8:	080072bd 	.word	0x080072bd
 80071dc:	0800725f 	.word	0x0800725f
 80071e0:	080072bd 	.word	0x080072bd
 80071e4:	080072bd 	.word	0x080072bd
 80071e8:	080072bd 	.word	0x080072bd
 80071ec:	080072bd 	.word	0x080072bd
 80071f0:	080072bd 	.word	0x080072bd
 80071f4:	080072bd 	.word	0x080072bd
 80071f8:	080072bd 	.word	0x080072bd
 80071fc:	0800726f 	.word	0x0800726f
 8007200:	080072bd 	.word	0x080072bd
 8007204:	080072bd 	.word	0x080072bd
 8007208:	080072bd 	.word	0x080072bd
 800720c:	080072bd 	.word	0x080072bd
 8007210:	080072bd 	.word	0x080072bd
 8007214:	080072bd 	.word	0x080072bd
 8007218:	080072bd 	.word	0x080072bd
 800721c:	080072bd 	.word	0x080072bd
 8007220:	080072bd 	.word	0x080072bd
 8007224:	080072bd 	.word	0x080072bd
 8007228:	080072bd 	.word	0x080072bd
 800722c:	080072bd 	.word	0x080072bd
 8007230:	080072bd 	.word	0x080072bd
 8007234:	080072bd 	.word	0x080072bd
 8007238:	080072bd 	.word	0x080072bd
 800723c:	080072af 	.word	0x080072af
 8007240:	2b40      	cmp	r3, #64	@ 0x40
 8007242:	d037      	beq.n	80072b4 <UART_SetConfig+0x6bc>
 8007244:	e03a      	b.n	80072bc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007246:	f7fd fc89 	bl	8004b5c <HAL_RCCEx_GetD3PCLK1Freq>
 800724a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800724c:	e03c      	b.n	80072c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800724e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007252:	4618      	mov	r0, r3
 8007254:	f7fd fc98 	bl	8004b88 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800725a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800725c:	e034      	b.n	80072c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800725e:	f107 0318 	add.w	r3, r7, #24
 8007262:	4618      	mov	r0, r3
 8007264:	f7fd fde4 	bl	8004e30 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007268:	69fb      	ldr	r3, [r7, #28]
 800726a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800726c:	e02c      	b.n	80072c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800726e:	4b09      	ldr	r3, [pc, #36]	@ (8007294 <UART_SetConfig+0x69c>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0320 	and.w	r3, r3, #32
 8007276:	2b00      	cmp	r3, #0
 8007278:	d016      	beq.n	80072a8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800727a:	4b06      	ldr	r3, [pc, #24]	@ (8007294 <UART_SetConfig+0x69c>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	08db      	lsrs	r3, r3, #3
 8007280:	f003 0303 	and.w	r3, r3, #3
 8007284:	4a07      	ldr	r2, [pc, #28]	@ (80072a4 <UART_SetConfig+0x6ac>)
 8007286:	fa22 f303 	lsr.w	r3, r2, r3
 800728a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800728c:	e01c      	b.n	80072c8 <UART_SetConfig+0x6d0>
 800728e:	bf00      	nop
 8007290:	40011400 	.word	0x40011400
 8007294:	58024400 	.word	0x58024400
 8007298:	40007800 	.word	0x40007800
 800729c:	40007c00 	.word	0x40007c00
 80072a0:	58000c00 	.word	0x58000c00
 80072a4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80072a8:	4b9d      	ldr	r3, [pc, #628]	@ (8007520 <UART_SetConfig+0x928>)
 80072aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072ac:	e00c      	b.n	80072c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80072ae:	4b9d      	ldr	r3, [pc, #628]	@ (8007524 <UART_SetConfig+0x92c>)
 80072b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072b2:	e009      	b.n	80072c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072ba:	e005      	b.n	80072c8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80072bc:	2300      	movs	r3, #0
 80072be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80072c6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80072c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	f000 81de 	beq.w	800768c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d4:	4a94      	ldr	r2, [pc, #592]	@ (8007528 <UART_SetConfig+0x930>)
 80072d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072da:	461a      	mov	r2, r3
 80072dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072de:	fbb3 f3f2 	udiv	r3, r3, r2
 80072e2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	685a      	ldr	r2, [r3, #4]
 80072e8:	4613      	mov	r3, r2
 80072ea:	005b      	lsls	r3, r3, #1
 80072ec:	4413      	add	r3, r2
 80072ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d305      	bcc.n	8007300 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80072fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d903      	bls.n	8007308 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007306:	e1c1      	b.n	800768c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800730a:	2200      	movs	r2, #0
 800730c:	60bb      	str	r3, [r7, #8]
 800730e:	60fa      	str	r2, [r7, #12]
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007314:	4a84      	ldr	r2, [pc, #528]	@ (8007528 <UART_SetConfig+0x930>)
 8007316:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800731a:	b29b      	uxth	r3, r3
 800731c:	2200      	movs	r2, #0
 800731e:	603b      	str	r3, [r7, #0]
 8007320:	607a      	str	r2, [r7, #4]
 8007322:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007326:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800732a:	f7f9 f9ed 	bl	8000708 <__aeabi_uldivmod>
 800732e:	4602      	mov	r2, r0
 8007330:	460b      	mov	r3, r1
 8007332:	4610      	mov	r0, r2
 8007334:	4619      	mov	r1, r3
 8007336:	f04f 0200 	mov.w	r2, #0
 800733a:	f04f 0300 	mov.w	r3, #0
 800733e:	020b      	lsls	r3, r1, #8
 8007340:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007344:	0202      	lsls	r2, r0, #8
 8007346:	6979      	ldr	r1, [r7, #20]
 8007348:	6849      	ldr	r1, [r1, #4]
 800734a:	0849      	lsrs	r1, r1, #1
 800734c:	2000      	movs	r0, #0
 800734e:	460c      	mov	r4, r1
 8007350:	4605      	mov	r5, r0
 8007352:	eb12 0804 	adds.w	r8, r2, r4
 8007356:	eb43 0905 	adc.w	r9, r3, r5
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	469a      	mov	sl, r3
 8007362:	4693      	mov	fp, r2
 8007364:	4652      	mov	r2, sl
 8007366:	465b      	mov	r3, fp
 8007368:	4640      	mov	r0, r8
 800736a:	4649      	mov	r1, r9
 800736c:	f7f9 f9cc 	bl	8000708 <__aeabi_uldivmod>
 8007370:	4602      	mov	r2, r0
 8007372:	460b      	mov	r3, r1
 8007374:	4613      	mov	r3, r2
 8007376:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800737a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800737e:	d308      	bcc.n	8007392 <UART_SetConfig+0x79a>
 8007380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007382:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007386:	d204      	bcs.n	8007392 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800738e:	60da      	str	r2, [r3, #12]
 8007390:	e17c      	b.n	800768c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007398:	e178      	b.n	800768c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073a2:	f040 80c5 	bne.w	8007530 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80073a6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80073aa:	2b20      	cmp	r3, #32
 80073ac:	dc48      	bgt.n	8007440 <UART_SetConfig+0x848>
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	db7b      	blt.n	80074aa <UART_SetConfig+0x8b2>
 80073b2:	2b20      	cmp	r3, #32
 80073b4:	d879      	bhi.n	80074aa <UART_SetConfig+0x8b2>
 80073b6:	a201      	add	r2, pc, #4	@ (adr r2, 80073bc <UART_SetConfig+0x7c4>)
 80073b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073bc:	08007447 	.word	0x08007447
 80073c0:	0800744f 	.word	0x0800744f
 80073c4:	080074ab 	.word	0x080074ab
 80073c8:	080074ab 	.word	0x080074ab
 80073cc:	08007457 	.word	0x08007457
 80073d0:	080074ab 	.word	0x080074ab
 80073d4:	080074ab 	.word	0x080074ab
 80073d8:	080074ab 	.word	0x080074ab
 80073dc:	08007467 	.word	0x08007467
 80073e0:	080074ab 	.word	0x080074ab
 80073e4:	080074ab 	.word	0x080074ab
 80073e8:	080074ab 	.word	0x080074ab
 80073ec:	080074ab 	.word	0x080074ab
 80073f0:	080074ab 	.word	0x080074ab
 80073f4:	080074ab 	.word	0x080074ab
 80073f8:	080074ab 	.word	0x080074ab
 80073fc:	08007477 	.word	0x08007477
 8007400:	080074ab 	.word	0x080074ab
 8007404:	080074ab 	.word	0x080074ab
 8007408:	080074ab 	.word	0x080074ab
 800740c:	080074ab 	.word	0x080074ab
 8007410:	080074ab 	.word	0x080074ab
 8007414:	080074ab 	.word	0x080074ab
 8007418:	080074ab 	.word	0x080074ab
 800741c:	080074ab 	.word	0x080074ab
 8007420:	080074ab 	.word	0x080074ab
 8007424:	080074ab 	.word	0x080074ab
 8007428:	080074ab 	.word	0x080074ab
 800742c:	080074ab 	.word	0x080074ab
 8007430:	080074ab 	.word	0x080074ab
 8007434:	080074ab 	.word	0x080074ab
 8007438:	080074ab 	.word	0x080074ab
 800743c:	0800749d 	.word	0x0800749d
 8007440:	2b40      	cmp	r3, #64	@ 0x40
 8007442:	d02e      	beq.n	80074a2 <UART_SetConfig+0x8aa>
 8007444:	e031      	b.n	80074aa <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007446:	f7fc f911 	bl	800366c <HAL_RCC_GetPCLK1Freq>
 800744a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800744c:	e033      	b.n	80074b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800744e:	f7fc f923 	bl	8003698 <HAL_RCC_GetPCLK2Freq>
 8007452:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007454:	e02f      	b.n	80074b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007456:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800745a:	4618      	mov	r0, r3
 800745c:	f7fd fb94 	bl	8004b88 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007464:	e027      	b.n	80074b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007466:	f107 0318 	add.w	r3, r7, #24
 800746a:	4618      	mov	r0, r3
 800746c:	f7fd fce0 	bl	8004e30 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007470:	69fb      	ldr	r3, [r7, #28]
 8007472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007474:	e01f      	b.n	80074b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007476:	4b2d      	ldr	r3, [pc, #180]	@ (800752c <UART_SetConfig+0x934>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 0320 	and.w	r3, r3, #32
 800747e:	2b00      	cmp	r3, #0
 8007480:	d009      	beq.n	8007496 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007482:	4b2a      	ldr	r3, [pc, #168]	@ (800752c <UART_SetConfig+0x934>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	08db      	lsrs	r3, r3, #3
 8007488:	f003 0303 	and.w	r3, r3, #3
 800748c:	4a24      	ldr	r2, [pc, #144]	@ (8007520 <UART_SetConfig+0x928>)
 800748e:	fa22 f303 	lsr.w	r3, r2, r3
 8007492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007494:	e00f      	b.n	80074b6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007496:	4b22      	ldr	r3, [pc, #136]	@ (8007520 <UART_SetConfig+0x928>)
 8007498:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800749a:	e00c      	b.n	80074b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800749c:	4b21      	ldr	r3, [pc, #132]	@ (8007524 <UART_SetConfig+0x92c>)
 800749e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074a0:	e009      	b.n	80074b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074a8:	e005      	b.n	80074b6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80074aa:	2300      	movs	r3, #0
 80074ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80074b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80074b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	f000 80e7 	beq.w	800768c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c2:	4a19      	ldr	r2, [pc, #100]	@ (8007528 <UART_SetConfig+0x930>)
 80074c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074c8:	461a      	mov	r2, r3
 80074ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80074d0:	005a      	lsls	r2, r3, #1
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	085b      	lsrs	r3, r3, #1
 80074d8:	441a      	add	r2, r3
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	fbb2 f3f3 	udiv	r3, r2, r3
 80074e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e6:	2b0f      	cmp	r3, #15
 80074e8:	d916      	bls.n	8007518 <UART_SetConfig+0x920>
 80074ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074f0:	d212      	bcs.n	8007518 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80074f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f4:	b29b      	uxth	r3, r3
 80074f6:	f023 030f 	bic.w	r3, r3, #15
 80074fa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80074fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074fe:	085b      	lsrs	r3, r3, #1
 8007500:	b29b      	uxth	r3, r3
 8007502:	f003 0307 	and.w	r3, r3, #7
 8007506:	b29a      	uxth	r2, r3
 8007508:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800750a:	4313      	orrs	r3, r2
 800750c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007514:	60da      	str	r2, [r3, #12]
 8007516:	e0b9      	b.n	800768c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800751e:	e0b5      	b.n	800768c <UART_SetConfig+0xa94>
 8007520:	03d09000 	.word	0x03d09000
 8007524:	003d0900 	.word	0x003d0900
 8007528:	0800c290 	.word	0x0800c290
 800752c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007530:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007534:	2b20      	cmp	r3, #32
 8007536:	dc49      	bgt.n	80075cc <UART_SetConfig+0x9d4>
 8007538:	2b00      	cmp	r3, #0
 800753a:	db7c      	blt.n	8007636 <UART_SetConfig+0xa3e>
 800753c:	2b20      	cmp	r3, #32
 800753e:	d87a      	bhi.n	8007636 <UART_SetConfig+0xa3e>
 8007540:	a201      	add	r2, pc, #4	@ (adr r2, 8007548 <UART_SetConfig+0x950>)
 8007542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007546:	bf00      	nop
 8007548:	080075d3 	.word	0x080075d3
 800754c:	080075db 	.word	0x080075db
 8007550:	08007637 	.word	0x08007637
 8007554:	08007637 	.word	0x08007637
 8007558:	080075e3 	.word	0x080075e3
 800755c:	08007637 	.word	0x08007637
 8007560:	08007637 	.word	0x08007637
 8007564:	08007637 	.word	0x08007637
 8007568:	080075f3 	.word	0x080075f3
 800756c:	08007637 	.word	0x08007637
 8007570:	08007637 	.word	0x08007637
 8007574:	08007637 	.word	0x08007637
 8007578:	08007637 	.word	0x08007637
 800757c:	08007637 	.word	0x08007637
 8007580:	08007637 	.word	0x08007637
 8007584:	08007637 	.word	0x08007637
 8007588:	08007603 	.word	0x08007603
 800758c:	08007637 	.word	0x08007637
 8007590:	08007637 	.word	0x08007637
 8007594:	08007637 	.word	0x08007637
 8007598:	08007637 	.word	0x08007637
 800759c:	08007637 	.word	0x08007637
 80075a0:	08007637 	.word	0x08007637
 80075a4:	08007637 	.word	0x08007637
 80075a8:	08007637 	.word	0x08007637
 80075ac:	08007637 	.word	0x08007637
 80075b0:	08007637 	.word	0x08007637
 80075b4:	08007637 	.word	0x08007637
 80075b8:	08007637 	.word	0x08007637
 80075bc:	08007637 	.word	0x08007637
 80075c0:	08007637 	.word	0x08007637
 80075c4:	08007637 	.word	0x08007637
 80075c8:	08007629 	.word	0x08007629
 80075cc:	2b40      	cmp	r3, #64	@ 0x40
 80075ce:	d02e      	beq.n	800762e <UART_SetConfig+0xa36>
 80075d0:	e031      	b.n	8007636 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075d2:	f7fc f84b 	bl	800366c <HAL_RCC_GetPCLK1Freq>
 80075d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80075d8:	e033      	b.n	8007642 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075da:	f7fc f85d 	bl	8003698 <HAL_RCC_GetPCLK2Freq>
 80075de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80075e0:	e02f      	b.n	8007642 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7fd face 	bl	8004b88 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80075ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075f0:	e027      	b.n	8007642 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075f2:	f107 0318 	add.w	r3, r7, #24
 80075f6:	4618      	mov	r0, r3
 80075f8:	f7fd fc1a 	bl	8004e30 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80075fc:	69fb      	ldr	r3, [r7, #28]
 80075fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007600:	e01f      	b.n	8007642 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007602:	4b2d      	ldr	r3, [pc, #180]	@ (80076b8 <UART_SetConfig+0xac0>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f003 0320 	and.w	r3, r3, #32
 800760a:	2b00      	cmp	r3, #0
 800760c:	d009      	beq.n	8007622 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800760e:	4b2a      	ldr	r3, [pc, #168]	@ (80076b8 <UART_SetConfig+0xac0>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	08db      	lsrs	r3, r3, #3
 8007614:	f003 0303 	and.w	r3, r3, #3
 8007618:	4a28      	ldr	r2, [pc, #160]	@ (80076bc <UART_SetConfig+0xac4>)
 800761a:	fa22 f303 	lsr.w	r3, r2, r3
 800761e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007620:	e00f      	b.n	8007642 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007622:	4b26      	ldr	r3, [pc, #152]	@ (80076bc <UART_SetConfig+0xac4>)
 8007624:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007626:	e00c      	b.n	8007642 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007628:	4b25      	ldr	r3, [pc, #148]	@ (80076c0 <UART_SetConfig+0xac8>)
 800762a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800762c:	e009      	b.n	8007642 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800762e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007634:	e005      	b.n	8007642 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007636:	2300      	movs	r3, #0
 8007638:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007640:	bf00      	nop
    }

    if (pclk != 0U)
 8007642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007644:	2b00      	cmp	r3, #0
 8007646:	d021      	beq.n	800768c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800764c:	4a1d      	ldr	r2, [pc, #116]	@ (80076c4 <UART_SetConfig+0xacc>)
 800764e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007652:	461a      	mov	r2, r3
 8007654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007656:	fbb3 f2f2 	udiv	r2, r3, r2
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	085b      	lsrs	r3, r3, #1
 8007660:	441a      	add	r2, r3
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	fbb2 f3f3 	udiv	r3, r2, r3
 800766a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800766c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800766e:	2b0f      	cmp	r3, #15
 8007670:	d909      	bls.n	8007686 <UART_SetConfig+0xa8e>
 8007672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007678:	d205      	bcs.n	8007686 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800767a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800767c:	b29a      	uxth	r2, r3
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	60da      	str	r2, [r3, #12]
 8007684:	e002      	b.n	800768c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	2201      	movs	r2, #1
 8007690:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	2201      	movs	r2, #1
 8007698:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	2200      	movs	r2, #0
 80076a0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	2200      	movs	r2, #0
 80076a6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80076a8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3748      	adds	r7, #72	@ 0x48
 80076b0:	46bd      	mov	sp, r7
 80076b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076b6:	bf00      	nop
 80076b8:	58024400 	.word	0x58024400
 80076bc:	03d09000 	.word	0x03d09000
 80076c0:	003d0900 	.word	0x003d0900
 80076c4:	0800c290 	.word	0x0800c290

080076c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b083      	sub	sp, #12
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d4:	f003 0308 	and.w	r3, r3, #8
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d00a      	beq.n	80076f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	430a      	orrs	r2, r1
 80076f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076f6:	f003 0301 	and.w	r3, r3, #1
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00a      	beq.n	8007714 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	430a      	orrs	r2, r1
 8007712:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007718:	f003 0302 	and.w	r3, r3, #2
 800771c:	2b00      	cmp	r3, #0
 800771e:	d00a      	beq.n	8007736 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	430a      	orrs	r2, r1
 8007734:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800773a:	f003 0304 	and.w	r3, r3, #4
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00a      	beq.n	8007758 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	430a      	orrs	r2, r1
 8007756:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800775c:	f003 0310 	and.w	r3, r3, #16
 8007760:	2b00      	cmp	r3, #0
 8007762:	d00a      	beq.n	800777a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	430a      	orrs	r2, r1
 8007778:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777e:	f003 0320 	and.w	r3, r3, #32
 8007782:	2b00      	cmp	r3, #0
 8007784:	d00a      	beq.n	800779c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	430a      	orrs	r2, r1
 800779a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d01a      	beq.n	80077de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	430a      	orrs	r2, r1
 80077bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077c6:	d10a      	bne.n	80077de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	430a      	orrs	r2, r1
 80077dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d00a      	beq.n	8007800 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	430a      	orrs	r2, r1
 80077fe:	605a      	str	r2, [r3, #4]
  }
}
 8007800:	bf00      	nop
 8007802:	370c      	adds	r7, #12
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr

0800780c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b098      	sub	sp, #96	@ 0x60
 8007810:	af02      	add	r7, sp, #8
 8007812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800781c:	f7fa fbd4 	bl	8001fc8 <HAL_GetTick>
 8007820:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f003 0308 	and.w	r3, r3, #8
 800782c:	2b08      	cmp	r3, #8
 800782e:	d12f      	bne.n	8007890 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007830:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007834:	9300      	str	r3, [sp, #0]
 8007836:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007838:	2200      	movs	r2, #0
 800783a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 f88e 	bl	8007960 <UART_WaitOnFlagUntilTimeout>
 8007844:	4603      	mov	r3, r0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d022      	beq.n	8007890 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007852:	e853 3f00 	ldrex	r3, [r3]
 8007856:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800785a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800785e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	461a      	mov	r2, r3
 8007866:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007868:	647b      	str	r3, [r7, #68]	@ 0x44
 800786a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800786e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007870:	e841 2300 	strex	r3, r2, [r1]
 8007874:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1e6      	bne.n	800784a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2220      	movs	r2, #32
 8007880:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800788c:	2303      	movs	r3, #3
 800788e:	e063      	b.n	8007958 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 0304 	and.w	r3, r3, #4
 800789a:	2b04      	cmp	r3, #4
 800789c:	d149      	bne.n	8007932 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800789e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80078a2:	9300      	str	r3, [sp, #0]
 80078a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078a6:	2200      	movs	r2, #0
 80078a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 f857 	bl	8007960 <UART_WaitOnFlagUntilTimeout>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d03c      	beq.n	8007932 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c0:	e853 3f00 	ldrex	r3, [r3]
 80078c4:	623b      	str	r3, [r7, #32]
   return(result);
 80078c6:	6a3b      	ldr	r3, [r7, #32]
 80078c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	461a      	mov	r2, r3
 80078d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80078d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078de:	e841 2300 	strex	r3, r2, [r1]
 80078e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d1e6      	bne.n	80078b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	3308      	adds	r3, #8
 80078f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	e853 3f00 	ldrex	r3, [r3]
 80078f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	f023 0301 	bic.w	r3, r3, #1
 8007900:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	3308      	adds	r3, #8
 8007908:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800790a:	61fa      	str	r2, [r7, #28]
 800790c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790e:	69b9      	ldr	r1, [r7, #24]
 8007910:	69fa      	ldr	r2, [r7, #28]
 8007912:	e841 2300 	strex	r3, r2, [r1]
 8007916:	617b      	str	r3, [r7, #20]
   return(result);
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1e5      	bne.n	80078ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2220      	movs	r2, #32
 8007922:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	e012      	b.n	8007958 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2220      	movs	r2, #32
 8007936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2220      	movs	r2, #32
 800793e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2200      	movs	r2, #0
 8007946:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007956:	2300      	movs	r3, #0
}
 8007958:	4618      	mov	r0, r3
 800795a:	3758      	adds	r7, #88	@ 0x58
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	60b9      	str	r1, [r7, #8]
 800796a:	603b      	str	r3, [r7, #0]
 800796c:	4613      	mov	r3, r2
 800796e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007970:	e04f      	b.n	8007a12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007978:	d04b      	beq.n	8007a12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800797a:	f7fa fb25 	bl	8001fc8 <HAL_GetTick>
 800797e:	4602      	mov	r2, r0
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	1ad3      	subs	r3, r2, r3
 8007984:	69ba      	ldr	r2, [r7, #24]
 8007986:	429a      	cmp	r2, r3
 8007988:	d302      	bcc.n	8007990 <UART_WaitOnFlagUntilTimeout+0x30>
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d101      	bne.n	8007994 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007990:	2303      	movs	r3, #3
 8007992:	e04e      	b.n	8007a32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f003 0304 	and.w	r3, r3, #4
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d037      	beq.n	8007a12 <UART_WaitOnFlagUntilTimeout+0xb2>
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	2b80      	cmp	r3, #128	@ 0x80
 80079a6:	d034      	beq.n	8007a12 <UART_WaitOnFlagUntilTimeout+0xb2>
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	2b40      	cmp	r3, #64	@ 0x40
 80079ac:	d031      	beq.n	8007a12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	69db      	ldr	r3, [r3, #28]
 80079b4:	f003 0308 	and.w	r3, r3, #8
 80079b8:	2b08      	cmp	r3, #8
 80079ba:	d110      	bne.n	80079de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2208      	movs	r2, #8
 80079c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079c4:	68f8      	ldr	r0, [r7, #12]
 80079c6:	f000 f839 	bl	8007a3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2208      	movs	r2, #8
 80079ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2200      	movs	r2, #0
 80079d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e029      	b.n	8007a32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	69db      	ldr	r3, [r3, #28]
 80079e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80079e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079ec:	d111      	bne.n	8007a12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80079f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079f8:	68f8      	ldr	r0, [r7, #12]
 80079fa:	f000 f81f 	bl	8007a3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2220      	movs	r2, #32
 8007a02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007a0e:	2303      	movs	r3, #3
 8007a10:	e00f      	b.n	8007a32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	69da      	ldr	r2, [r3, #28]
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	4013      	ands	r3, r2
 8007a1c:	68ba      	ldr	r2, [r7, #8]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	bf0c      	ite	eq
 8007a22:	2301      	moveq	r3, #1
 8007a24:	2300      	movne	r3, #0
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	461a      	mov	r2, r3
 8007a2a:	79fb      	ldrb	r3, [r7, #7]
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	d0a0      	beq.n	8007972 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a30:	2300      	movs	r3, #0
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3710      	adds	r7, #16
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}
	...

08007a3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b095      	sub	sp, #84	@ 0x54
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a4c:	e853 3f00 	ldrex	r3, [r3]
 8007a50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a62:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a64:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a6a:	e841 2300 	strex	r3, r2, [r1]
 8007a6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1e6      	bne.n	8007a44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	3308      	adds	r3, #8
 8007a7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a7e:	6a3b      	ldr	r3, [r7, #32]
 8007a80:	e853 3f00 	ldrex	r3, [r3]
 8007a84:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a86:	69fa      	ldr	r2, [r7, #28]
 8007a88:	4b1e      	ldr	r3, [pc, #120]	@ (8007b04 <UART_EndRxTransfer+0xc8>)
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	3308      	adds	r3, #8
 8007a94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a9e:	e841 2300 	strex	r3, r2, [r1]
 8007aa2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1e5      	bne.n	8007a76 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d118      	bne.n	8007ae4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	e853 3f00 	ldrex	r3, [r3]
 8007abe:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	f023 0310 	bic.w	r3, r3, #16
 8007ac6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	461a      	mov	r2, r3
 8007ace:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ad0:	61bb      	str	r3, [r7, #24]
 8007ad2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad4:	6979      	ldr	r1, [r7, #20]
 8007ad6:	69ba      	ldr	r2, [r7, #24]
 8007ad8:	e841 2300 	strex	r3, r2, [r1]
 8007adc:	613b      	str	r3, [r7, #16]
   return(result);
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e6      	bne.n	8007ab2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2220      	movs	r2, #32
 8007ae8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2200      	movs	r2, #0
 8007af6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007af8:	bf00      	nop
 8007afa:	3754      	adds	r7, #84	@ 0x54
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr
 8007b04:	effffffe 	.word	0xeffffffe

08007b08 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b085      	sub	sp, #20
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d101      	bne.n	8007b1e <HAL_UARTEx_DisableFifoMode+0x16>
 8007b1a:	2302      	movs	r3, #2
 8007b1c:	e027      	b.n	8007b6e <HAL_UARTEx_DisableFifoMode+0x66>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2224      	movs	r2, #36	@ 0x24
 8007b2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f022 0201 	bic.w	r2, r2, #1
 8007b44:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007b4c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2220      	movs	r2, #32
 8007b60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3714      	adds	r7, #20
 8007b72:	46bd      	mov	sp, r7
 8007b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b78:	4770      	bx	lr

08007b7a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b7a:	b580      	push	{r7, lr}
 8007b7c:	b084      	sub	sp, #16
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
 8007b82:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d101      	bne.n	8007b92 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007b8e:	2302      	movs	r3, #2
 8007b90:	e02d      	b.n	8007bee <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2201      	movs	r2, #1
 8007b96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2224      	movs	r2, #36	@ 0x24
 8007b9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f022 0201 	bic.w	r2, r2, #1
 8007bb8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	683a      	ldr	r2, [r7, #0]
 8007bca:	430a      	orrs	r2, r1
 8007bcc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f850 	bl	8007c74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68fa      	ldr	r2, [r7, #12]
 8007bda:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2220      	movs	r2, #32
 8007be0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007bec:	2300      	movs	r3, #0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3710      	adds	r7, #16
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}

08007bf6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007bf6:	b580      	push	{r7, lr}
 8007bf8:	b084      	sub	sp, #16
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	6078      	str	r0, [r7, #4]
 8007bfe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d101      	bne.n	8007c0e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007c0a:	2302      	movs	r3, #2
 8007c0c:	e02d      	b.n	8007c6a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2201      	movs	r2, #1
 8007c12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2224      	movs	r2, #36	@ 0x24
 8007c1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f022 0201 	bic.w	r2, r2, #1
 8007c34:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	683a      	ldr	r2, [r7, #0]
 8007c46:	430a      	orrs	r2, r1
 8007c48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f812 	bl	8007c74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	68fa      	ldr	r2, [r7, #12]
 8007c56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2220      	movs	r2, #32
 8007c5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c68:	2300      	movs	r3, #0
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3710      	adds	r7, #16
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
	...

08007c74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d108      	bne.n	8007c96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007c94:	e031      	b.n	8007cfa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007c96:	2310      	movs	r3, #16
 8007c98:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007c9a:	2310      	movs	r3, #16
 8007c9c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	0e5b      	lsrs	r3, r3, #25
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	f003 0307 	and.w	r3, r3, #7
 8007cac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	0f5b      	lsrs	r3, r3, #29
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	f003 0307 	and.w	r3, r3, #7
 8007cbc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007cbe:	7bbb      	ldrb	r3, [r7, #14]
 8007cc0:	7b3a      	ldrb	r2, [r7, #12]
 8007cc2:	4911      	ldr	r1, [pc, #68]	@ (8007d08 <UARTEx_SetNbDataToProcess+0x94>)
 8007cc4:	5c8a      	ldrb	r2, [r1, r2]
 8007cc6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007cca:	7b3a      	ldrb	r2, [r7, #12]
 8007ccc:	490f      	ldr	r1, [pc, #60]	@ (8007d0c <UARTEx_SetNbDataToProcess+0x98>)
 8007cce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007cd0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007cdc:	7bfb      	ldrb	r3, [r7, #15]
 8007cde:	7b7a      	ldrb	r2, [r7, #13]
 8007ce0:	4909      	ldr	r1, [pc, #36]	@ (8007d08 <UARTEx_SetNbDataToProcess+0x94>)
 8007ce2:	5c8a      	ldrb	r2, [r1, r2]
 8007ce4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ce8:	7b7a      	ldrb	r2, [r7, #13]
 8007cea:	4908      	ldr	r1, [pc, #32]	@ (8007d0c <UARTEx_SetNbDataToProcess+0x98>)
 8007cec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007cee:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cf2:	b29a      	uxth	r2, r3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007cfa:	bf00      	nop
 8007cfc:	3714      	adds	r7, #20
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	0800c2a8 	.word	0x0800c2a8
 8007d0c:	0800c2b0 	.word	0x0800c2b0

08007d10 <__cvt>:
 8007d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d12:	ed2d 8b02 	vpush	{d8}
 8007d16:	eeb0 8b40 	vmov.f64	d8, d0
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	4617      	mov	r7, r2
 8007d1e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8007d20:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d22:	ee18 2a90 	vmov	r2, s17
 8007d26:	f025 0520 	bic.w	r5, r5, #32
 8007d2a:	2a00      	cmp	r2, #0
 8007d2c:	bfb6      	itet	lt
 8007d2e:	222d      	movlt	r2, #45	@ 0x2d
 8007d30:	2200      	movge	r2, #0
 8007d32:	eeb1 8b40 	vneglt.f64	d8, d0
 8007d36:	2d46      	cmp	r5, #70	@ 0x46
 8007d38:	460c      	mov	r4, r1
 8007d3a:	701a      	strb	r2, [r3, #0]
 8007d3c:	d004      	beq.n	8007d48 <__cvt+0x38>
 8007d3e:	2d45      	cmp	r5, #69	@ 0x45
 8007d40:	d100      	bne.n	8007d44 <__cvt+0x34>
 8007d42:	3401      	adds	r4, #1
 8007d44:	2102      	movs	r1, #2
 8007d46:	e000      	b.n	8007d4a <__cvt+0x3a>
 8007d48:	2103      	movs	r1, #3
 8007d4a:	ab03      	add	r3, sp, #12
 8007d4c:	9301      	str	r3, [sp, #4]
 8007d4e:	ab02      	add	r3, sp, #8
 8007d50:	9300      	str	r3, [sp, #0]
 8007d52:	4622      	mov	r2, r4
 8007d54:	4633      	mov	r3, r6
 8007d56:	eeb0 0b48 	vmov.f64	d0, d8
 8007d5a:	f001 f84d 	bl	8008df8 <_dtoa_r>
 8007d5e:	2d47      	cmp	r5, #71	@ 0x47
 8007d60:	d114      	bne.n	8007d8c <__cvt+0x7c>
 8007d62:	07fb      	lsls	r3, r7, #31
 8007d64:	d50a      	bpl.n	8007d7c <__cvt+0x6c>
 8007d66:	1902      	adds	r2, r0, r4
 8007d68:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d70:	bf08      	it	eq
 8007d72:	9203      	streq	r2, [sp, #12]
 8007d74:	2130      	movs	r1, #48	@ 0x30
 8007d76:	9b03      	ldr	r3, [sp, #12]
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d319      	bcc.n	8007db0 <__cvt+0xa0>
 8007d7c:	9b03      	ldr	r3, [sp, #12]
 8007d7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d80:	1a1b      	subs	r3, r3, r0
 8007d82:	6013      	str	r3, [r2, #0]
 8007d84:	b005      	add	sp, #20
 8007d86:	ecbd 8b02 	vpop	{d8}
 8007d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d8c:	2d46      	cmp	r5, #70	@ 0x46
 8007d8e:	eb00 0204 	add.w	r2, r0, r4
 8007d92:	d1e9      	bne.n	8007d68 <__cvt+0x58>
 8007d94:	7803      	ldrb	r3, [r0, #0]
 8007d96:	2b30      	cmp	r3, #48	@ 0x30
 8007d98:	d107      	bne.n	8007daa <__cvt+0x9a>
 8007d9a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007da2:	bf1c      	itt	ne
 8007da4:	f1c4 0401 	rsbne	r4, r4, #1
 8007da8:	6034      	strne	r4, [r6, #0]
 8007daa:	6833      	ldr	r3, [r6, #0]
 8007dac:	441a      	add	r2, r3
 8007dae:	e7db      	b.n	8007d68 <__cvt+0x58>
 8007db0:	1c5c      	adds	r4, r3, #1
 8007db2:	9403      	str	r4, [sp, #12]
 8007db4:	7019      	strb	r1, [r3, #0]
 8007db6:	e7de      	b.n	8007d76 <__cvt+0x66>

08007db8 <__exponent>:
 8007db8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dba:	2900      	cmp	r1, #0
 8007dbc:	bfba      	itte	lt
 8007dbe:	4249      	neglt	r1, r1
 8007dc0:	232d      	movlt	r3, #45	@ 0x2d
 8007dc2:	232b      	movge	r3, #43	@ 0x2b
 8007dc4:	2909      	cmp	r1, #9
 8007dc6:	7002      	strb	r2, [r0, #0]
 8007dc8:	7043      	strb	r3, [r0, #1]
 8007dca:	dd29      	ble.n	8007e20 <__exponent+0x68>
 8007dcc:	f10d 0307 	add.w	r3, sp, #7
 8007dd0:	461d      	mov	r5, r3
 8007dd2:	270a      	movs	r7, #10
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	fbb1 f6f7 	udiv	r6, r1, r7
 8007dda:	fb07 1416 	mls	r4, r7, r6, r1
 8007dde:	3430      	adds	r4, #48	@ 0x30
 8007de0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007de4:	460c      	mov	r4, r1
 8007de6:	2c63      	cmp	r4, #99	@ 0x63
 8007de8:	f103 33ff 	add.w	r3, r3, #4294967295
 8007dec:	4631      	mov	r1, r6
 8007dee:	dcf1      	bgt.n	8007dd4 <__exponent+0x1c>
 8007df0:	3130      	adds	r1, #48	@ 0x30
 8007df2:	1e94      	subs	r4, r2, #2
 8007df4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007df8:	1c41      	adds	r1, r0, #1
 8007dfa:	4623      	mov	r3, r4
 8007dfc:	42ab      	cmp	r3, r5
 8007dfe:	d30a      	bcc.n	8007e16 <__exponent+0x5e>
 8007e00:	f10d 0309 	add.w	r3, sp, #9
 8007e04:	1a9b      	subs	r3, r3, r2
 8007e06:	42ac      	cmp	r4, r5
 8007e08:	bf88      	it	hi
 8007e0a:	2300      	movhi	r3, #0
 8007e0c:	3302      	adds	r3, #2
 8007e0e:	4403      	add	r3, r0
 8007e10:	1a18      	subs	r0, r3, r0
 8007e12:	b003      	add	sp, #12
 8007e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e16:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007e1a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007e1e:	e7ed      	b.n	8007dfc <__exponent+0x44>
 8007e20:	2330      	movs	r3, #48	@ 0x30
 8007e22:	3130      	adds	r1, #48	@ 0x30
 8007e24:	7083      	strb	r3, [r0, #2]
 8007e26:	70c1      	strb	r1, [r0, #3]
 8007e28:	1d03      	adds	r3, r0, #4
 8007e2a:	e7f1      	b.n	8007e10 <__exponent+0x58>
 8007e2c:	0000      	movs	r0, r0
	...

08007e30 <_printf_float>:
 8007e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e34:	b08d      	sub	sp, #52	@ 0x34
 8007e36:	460c      	mov	r4, r1
 8007e38:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007e3c:	4616      	mov	r6, r2
 8007e3e:	461f      	mov	r7, r3
 8007e40:	4605      	mov	r5, r0
 8007e42:	f000 fed1 	bl	8008be8 <_localeconv_r>
 8007e46:	f8d0 b000 	ldr.w	fp, [r0]
 8007e4a:	4658      	mov	r0, fp
 8007e4c:	f7f8 fa98 	bl	8000380 <strlen>
 8007e50:	2300      	movs	r3, #0
 8007e52:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e54:	f8d8 3000 	ldr.w	r3, [r8]
 8007e58:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007e5c:	6822      	ldr	r2, [r4, #0]
 8007e5e:	9005      	str	r0, [sp, #20]
 8007e60:	3307      	adds	r3, #7
 8007e62:	f023 0307 	bic.w	r3, r3, #7
 8007e66:	f103 0108 	add.w	r1, r3, #8
 8007e6a:	f8c8 1000 	str.w	r1, [r8]
 8007e6e:	ed93 0b00 	vldr	d0, [r3]
 8007e72:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80080d0 <_printf_float+0x2a0>
 8007e76:	eeb0 7bc0 	vabs.f64	d7, d0
 8007e7a:	eeb4 7b46 	vcmp.f64	d7, d6
 8007e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e82:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8007e86:	dd24      	ble.n	8007ed2 <_printf_float+0xa2>
 8007e88:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e90:	d502      	bpl.n	8007e98 <_printf_float+0x68>
 8007e92:	232d      	movs	r3, #45	@ 0x2d
 8007e94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e98:	498f      	ldr	r1, [pc, #572]	@ (80080d8 <_printf_float+0x2a8>)
 8007e9a:	4b90      	ldr	r3, [pc, #576]	@ (80080dc <_printf_float+0x2ac>)
 8007e9c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007ea0:	bf8c      	ite	hi
 8007ea2:	4688      	movhi	r8, r1
 8007ea4:	4698      	movls	r8, r3
 8007ea6:	f022 0204 	bic.w	r2, r2, #4
 8007eaa:	2303      	movs	r3, #3
 8007eac:	6123      	str	r3, [r4, #16]
 8007eae:	6022      	str	r2, [r4, #0]
 8007eb0:	f04f 0a00 	mov.w	sl, #0
 8007eb4:	9700      	str	r7, [sp, #0]
 8007eb6:	4633      	mov	r3, r6
 8007eb8:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007eba:	4621      	mov	r1, r4
 8007ebc:	4628      	mov	r0, r5
 8007ebe:	f000 f9d1 	bl	8008264 <_printf_common>
 8007ec2:	3001      	adds	r0, #1
 8007ec4:	f040 8089 	bne.w	8007fda <_printf_float+0x1aa>
 8007ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ecc:	b00d      	add	sp, #52	@ 0x34
 8007ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ed2:	eeb4 0b40 	vcmp.f64	d0, d0
 8007ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007eda:	d709      	bvc.n	8007ef0 <_printf_float+0xc0>
 8007edc:	ee10 3a90 	vmov	r3, s1
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	bfbc      	itt	lt
 8007ee4:	232d      	movlt	r3, #45	@ 0x2d
 8007ee6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007eea:	497d      	ldr	r1, [pc, #500]	@ (80080e0 <_printf_float+0x2b0>)
 8007eec:	4b7d      	ldr	r3, [pc, #500]	@ (80080e4 <_printf_float+0x2b4>)
 8007eee:	e7d5      	b.n	8007e9c <_printf_float+0x6c>
 8007ef0:	6863      	ldr	r3, [r4, #4]
 8007ef2:	1c59      	adds	r1, r3, #1
 8007ef4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007ef8:	d139      	bne.n	8007f6e <_printf_float+0x13e>
 8007efa:	2306      	movs	r3, #6
 8007efc:	6063      	str	r3, [r4, #4]
 8007efe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007f02:	2300      	movs	r3, #0
 8007f04:	6022      	str	r2, [r4, #0]
 8007f06:	9303      	str	r3, [sp, #12]
 8007f08:	ab0a      	add	r3, sp, #40	@ 0x28
 8007f0a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007f0e:	ab09      	add	r3, sp, #36	@ 0x24
 8007f10:	9300      	str	r3, [sp, #0]
 8007f12:	6861      	ldr	r1, [r4, #4]
 8007f14:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007f18:	4628      	mov	r0, r5
 8007f1a:	f7ff fef9 	bl	8007d10 <__cvt>
 8007f1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007f22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f24:	4680      	mov	r8, r0
 8007f26:	d129      	bne.n	8007f7c <_printf_float+0x14c>
 8007f28:	1cc8      	adds	r0, r1, #3
 8007f2a:	db02      	blt.n	8007f32 <_printf_float+0x102>
 8007f2c:	6863      	ldr	r3, [r4, #4]
 8007f2e:	4299      	cmp	r1, r3
 8007f30:	dd41      	ble.n	8007fb6 <_printf_float+0x186>
 8007f32:	f1a9 0902 	sub.w	r9, r9, #2
 8007f36:	fa5f f989 	uxtb.w	r9, r9
 8007f3a:	3901      	subs	r1, #1
 8007f3c:	464a      	mov	r2, r9
 8007f3e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007f42:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f44:	f7ff ff38 	bl	8007db8 <__exponent>
 8007f48:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f4a:	1813      	adds	r3, r2, r0
 8007f4c:	2a01      	cmp	r2, #1
 8007f4e:	4682      	mov	sl, r0
 8007f50:	6123      	str	r3, [r4, #16]
 8007f52:	dc02      	bgt.n	8007f5a <_printf_float+0x12a>
 8007f54:	6822      	ldr	r2, [r4, #0]
 8007f56:	07d2      	lsls	r2, r2, #31
 8007f58:	d501      	bpl.n	8007f5e <_printf_float+0x12e>
 8007f5a:	3301      	adds	r3, #1
 8007f5c:	6123      	str	r3, [r4, #16]
 8007f5e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d0a6      	beq.n	8007eb4 <_printf_float+0x84>
 8007f66:	232d      	movs	r3, #45	@ 0x2d
 8007f68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f6c:	e7a2      	b.n	8007eb4 <_printf_float+0x84>
 8007f6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007f72:	d1c4      	bne.n	8007efe <_printf_float+0xce>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1c2      	bne.n	8007efe <_printf_float+0xce>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e7bf      	b.n	8007efc <_printf_float+0xcc>
 8007f7c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007f80:	d9db      	bls.n	8007f3a <_printf_float+0x10a>
 8007f82:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007f86:	d118      	bne.n	8007fba <_printf_float+0x18a>
 8007f88:	2900      	cmp	r1, #0
 8007f8a:	6863      	ldr	r3, [r4, #4]
 8007f8c:	dd0b      	ble.n	8007fa6 <_printf_float+0x176>
 8007f8e:	6121      	str	r1, [r4, #16]
 8007f90:	b913      	cbnz	r3, 8007f98 <_printf_float+0x168>
 8007f92:	6822      	ldr	r2, [r4, #0]
 8007f94:	07d0      	lsls	r0, r2, #31
 8007f96:	d502      	bpl.n	8007f9e <_printf_float+0x16e>
 8007f98:	3301      	adds	r3, #1
 8007f9a:	440b      	add	r3, r1
 8007f9c:	6123      	str	r3, [r4, #16]
 8007f9e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007fa0:	f04f 0a00 	mov.w	sl, #0
 8007fa4:	e7db      	b.n	8007f5e <_printf_float+0x12e>
 8007fa6:	b913      	cbnz	r3, 8007fae <_printf_float+0x17e>
 8007fa8:	6822      	ldr	r2, [r4, #0]
 8007faa:	07d2      	lsls	r2, r2, #31
 8007fac:	d501      	bpl.n	8007fb2 <_printf_float+0x182>
 8007fae:	3302      	adds	r3, #2
 8007fb0:	e7f4      	b.n	8007f9c <_printf_float+0x16c>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e7f2      	b.n	8007f9c <_printf_float+0x16c>
 8007fb6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007fba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fbc:	4299      	cmp	r1, r3
 8007fbe:	db05      	blt.n	8007fcc <_printf_float+0x19c>
 8007fc0:	6823      	ldr	r3, [r4, #0]
 8007fc2:	6121      	str	r1, [r4, #16]
 8007fc4:	07d8      	lsls	r0, r3, #31
 8007fc6:	d5ea      	bpl.n	8007f9e <_printf_float+0x16e>
 8007fc8:	1c4b      	adds	r3, r1, #1
 8007fca:	e7e7      	b.n	8007f9c <_printf_float+0x16c>
 8007fcc:	2900      	cmp	r1, #0
 8007fce:	bfd4      	ite	le
 8007fd0:	f1c1 0202 	rsble	r2, r1, #2
 8007fd4:	2201      	movgt	r2, #1
 8007fd6:	4413      	add	r3, r2
 8007fd8:	e7e0      	b.n	8007f9c <_printf_float+0x16c>
 8007fda:	6823      	ldr	r3, [r4, #0]
 8007fdc:	055a      	lsls	r2, r3, #21
 8007fde:	d407      	bmi.n	8007ff0 <_printf_float+0x1c0>
 8007fe0:	6923      	ldr	r3, [r4, #16]
 8007fe2:	4642      	mov	r2, r8
 8007fe4:	4631      	mov	r1, r6
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	47b8      	blx	r7
 8007fea:	3001      	adds	r0, #1
 8007fec:	d12a      	bne.n	8008044 <_printf_float+0x214>
 8007fee:	e76b      	b.n	8007ec8 <_printf_float+0x98>
 8007ff0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007ff4:	f240 80e0 	bls.w	80081b8 <_printf_float+0x388>
 8007ff8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007ffc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008004:	d133      	bne.n	800806e <_printf_float+0x23e>
 8008006:	4a38      	ldr	r2, [pc, #224]	@ (80080e8 <_printf_float+0x2b8>)
 8008008:	2301      	movs	r3, #1
 800800a:	4631      	mov	r1, r6
 800800c:	4628      	mov	r0, r5
 800800e:	47b8      	blx	r7
 8008010:	3001      	adds	r0, #1
 8008012:	f43f af59 	beq.w	8007ec8 <_printf_float+0x98>
 8008016:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800801a:	4543      	cmp	r3, r8
 800801c:	db02      	blt.n	8008024 <_printf_float+0x1f4>
 800801e:	6823      	ldr	r3, [r4, #0]
 8008020:	07d8      	lsls	r0, r3, #31
 8008022:	d50f      	bpl.n	8008044 <_printf_float+0x214>
 8008024:	9b05      	ldr	r3, [sp, #20]
 8008026:	465a      	mov	r2, fp
 8008028:	4631      	mov	r1, r6
 800802a:	4628      	mov	r0, r5
 800802c:	47b8      	blx	r7
 800802e:	3001      	adds	r0, #1
 8008030:	f43f af4a 	beq.w	8007ec8 <_printf_float+0x98>
 8008034:	f04f 0900 	mov.w	r9, #0
 8008038:	f108 38ff 	add.w	r8, r8, #4294967295
 800803c:	f104 0a1a 	add.w	sl, r4, #26
 8008040:	45c8      	cmp	r8, r9
 8008042:	dc09      	bgt.n	8008058 <_printf_float+0x228>
 8008044:	6823      	ldr	r3, [r4, #0]
 8008046:	079b      	lsls	r3, r3, #30
 8008048:	f100 8107 	bmi.w	800825a <_printf_float+0x42a>
 800804c:	68e0      	ldr	r0, [r4, #12]
 800804e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008050:	4298      	cmp	r0, r3
 8008052:	bfb8      	it	lt
 8008054:	4618      	movlt	r0, r3
 8008056:	e739      	b.n	8007ecc <_printf_float+0x9c>
 8008058:	2301      	movs	r3, #1
 800805a:	4652      	mov	r2, sl
 800805c:	4631      	mov	r1, r6
 800805e:	4628      	mov	r0, r5
 8008060:	47b8      	blx	r7
 8008062:	3001      	adds	r0, #1
 8008064:	f43f af30 	beq.w	8007ec8 <_printf_float+0x98>
 8008068:	f109 0901 	add.w	r9, r9, #1
 800806c:	e7e8      	b.n	8008040 <_printf_float+0x210>
 800806e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008070:	2b00      	cmp	r3, #0
 8008072:	dc3b      	bgt.n	80080ec <_printf_float+0x2bc>
 8008074:	4a1c      	ldr	r2, [pc, #112]	@ (80080e8 <_printf_float+0x2b8>)
 8008076:	2301      	movs	r3, #1
 8008078:	4631      	mov	r1, r6
 800807a:	4628      	mov	r0, r5
 800807c:	47b8      	blx	r7
 800807e:	3001      	adds	r0, #1
 8008080:	f43f af22 	beq.w	8007ec8 <_printf_float+0x98>
 8008084:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008088:	ea59 0303 	orrs.w	r3, r9, r3
 800808c:	d102      	bne.n	8008094 <_printf_float+0x264>
 800808e:	6823      	ldr	r3, [r4, #0]
 8008090:	07d9      	lsls	r1, r3, #31
 8008092:	d5d7      	bpl.n	8008044 <_printf_float+0x214>
 8008094:	9b05      	ldr	r3, [sp, #20]
 8008096:	465a      	mov	r2, fp
 8008098:	4631      	mov	r1, r6
 800809a:	4628      	mov	r0, r5
 800809c:	47b8      	blx	r7
 800809e:	3001      	adds	r0, #1
 80080a0:	f43f af12 	beq.w	8007ec8 <_printf_float+0x98>
 80080a4:	f04f 0a00 	mov.w	sl, #0
 80080a8:	f104 0b1a 	add.w	fp, r4, #26
 80080ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080ae:	425b      	negs	r3, r3
 80080b0:	4553      	cmp	r3, sl
 80080b2:	dc01      	bgt.n	80080b8 <_printf_float+0x288>
 80080b4:	464b      	mov	r3, r9
 80080b6:	e794      	b.n	8007fe2 <_printf_float+0x1b2>
 80080b8:	2301      	movs	r3, #1
 80080ba:	465a      	mov	r2, fp
 80080bc:	4631      	mov	r1, r6
 80080be:	4628      	mov	r0, r5
 80080c0:	47b8      	blx	r7
 80080c2:	3001      	adds	r0, #1
 80080c4:	f43f af00 	beq.w	8007ec8 <_printf_float+0x98>
 80080c8:	f10a 0a01 	add.w	sl, sl, #1
 80080cc:	e7ee      	b.n	80080ac <_printf_float+0x27c>
 80080ce:	bf00      	nop
 80080d0:	ffffffff 	.word	0xffffffff
 80080d4:	7fefffff 	.word	0x7fefffff
 80080d8:	0800c2bc 	.word	0x0800c2bc
 80080dc:	0800c2b8 	.word	0x0800c2b8
 80080e0:	0800c2c4 	.word	0x0800c2c4
 80080e4:	0800c2c0 	.word	0x0800c2c0
 80080e8:	0800c2c8 	.word	0x0800c2c8
 80080ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80080f2:	4553      	cmp	r3, sl
 80080f4:	bfa8      	it	ge
 80080f6:	4653      	movge	r3, sl
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	4699      	mov	r9, r3
 80080fc:	dc37      	bgt.n	800816e <_printf_float+0x33e>
 80080fe:	2300      	movs	r3, #0
 8008100:	9307      	str	r3, [sp, #28]
 8008102:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008106:	f104 021a 	add.w	r2, r4, #26
 800810a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800810c:	9907      	ldr	r1, [sp, #28]
 800810e:	9306      	str	r3, [sp, #24]
 8008110:	eba3 0309 	sub.w	r3, r3, r9
 8008114:	428b      	cmp	r3, r1
 8008116:	dc31      	bgt.n	800817c <_printf_float+0x34c>
 8008118:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800811a:	459a      	cmp	sl, r3
 800811c:	dc3b      	bgt.n	8008196 <_printf_float+0x366>
 800811e:	6823      	ldr	r3, [r4, #0]
 8008120:	07da      	lsls	r2, r3, #31
 8008122:	d438      	bmi.n	8008196 <_printf_float+0x366>
 8008124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008126:	ebaa 0903 	sub.w	r9, sl, r3
 800812a:	9b06      	ldr	r3, [sp, #24]
 800812c:	ebaa 0303 	sub.w	r3, sl, r3
 8008130:	4599      	cmp	r9, r3
 8008132:	bfa8      	it	ge
 8008134:	4699      	movge	r9, r3
 8008136:	f1b9 0f00 	cmp.w	r9, #0
 800813a:	dc34      	bgt.n	80081a6 <_printf_float+0x376>
 800813c:	f04f 0800 	mov.w	r8, #0
 8008140:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008144:	f104 0b1a 	add.w	fp, r4, #26
 8008148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800814a:	ebaa 0303 	sub.w	r3, sl, r3
 800814e:	eba3 0309 	sub.w	r3, r3, r9
 8008152:	4543      	cmp	r3, r8
 8008154:	f77f af76 	ble.w	8008044 <_printf_float+0x214>
 8008158:	2301      	movs	r3, #1
 800815a:	465a      	mov	r2, fp
 800815c:	4631      	mov	r1, r6
 800815e:	4628      	mov	r0, r5
 8008160:	47b8      	blx	r7
 8008162:	3001      	adds	r0, #1
 8008164:	f43f aeb0 	beq.w	8007ec8 <_printf_float+0x98>
 8008168:	f108 0801 	add.w	r8, r8, #1
 800816c:	e7ec      	b.n	8008148 <_printf_float+0x318>
 800816e:	4642      	mov	r2, r8
 8008170:	4631      	mov	r1, r6
 8008172:	4628      	mov	r0, r5
 8008174:	47b8      	blx	r7
 8008176:	3001      	adds	r0, #1
 8008178:	d1c1      	bne.n	80080fe <_printf_float+0x2ce>
 800817a:	e6a5      	b.n	8007ec8 <_printf_float+0x98>
 800817c:	2301      	movs	r3, #1
 800817e:	4631      	mov	r1, r6
 8008180:	4628      	mov	r0, r5
 8008182:	9206      	str	r2, [sp, #24]
 8008184:	47b8      	blx	r7
 8008186:	3001      	adds	r0, #1
 8008188:	f43f ae9e 	beq.w	8007ec8 <_printf_float+0x98>
 800818c:	9b07      	ldr	r3, [sp, #28]
 800818e:	9a06      	ldr	r2, [sp, #24]
 8008190:	3301      	adds	r3, #1
 8008192:	9307      	str	r3, [sp, #28]
 8008194:	e7b9      	b.n	800810a <_printf_float+0x2da>
 8008196:	9b05      	ldr	r3, [sp, #20]
 8008198:	465a      	mov	r2, fp
 800819a:	4631      	mov	r1, r6
 800819c:	4628      	mov	r0, r5
 800819e:	47b8      	blx	r7
 80081a0:	3001      	adds	r0, #1
 80081a2:	d1bf      	bne.n	8008124 <_printf_float+0x2f4>
 80081a4:	e690      	b.n	8007ec8 <_printf_float+0x98>
 80081a6:	9a06      	ldr	r2, [sp, #24]
 80081a8:	464b      	mov	r3, r9
 80081aa:	4442      	add	r2, r8
 80081ac:	4631      	mov	r1, r6
 80081ae:	4628      	mov	r0, r5
 80081b0:	47b8      	blx	r7
 80081b2:	3001      	adds	r0, #1
 80081b4:	d1c2      	bne.n	800813c <_printf_float+0x30c>
 80081b6:	e687      	b.n	8007ec8 <_printf_float+0x98>
 80081b8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80081bc:	f1b9 0f01 	cmp.w	r9, #1
 80081c0:	dc01      	bgt.n	80081c6 <_printf_float+0x396>
 80081c2:	07db      	lsls	r3, r3, #31
 80081c4:	d536      	bpl.n	8008234 <_printf_float+0x404>
 80081c6:	2301      	movs	r3, #1
 80081c8:	4642      	mov	r2, r8
 80081ca:	4631      	mov	r1, r6
 80081cc:	4628      	mov	r0, r5
 80081ce:	47b8      	blx	r7
 80081d0:	3001      	adds	r0, #1
 80081d2:	f43f ae79 	beq.w	8007ec8 <_printf_float+0x98>
 80081d6:	9b05      	ldr	r3, [sp, #20]
 80081d8:	465a      	mov	r2, fp
 80081da:	4631      	mov	r1, r6
 80081dc:	4628      	mov	r0, r5
 80081de:	47b8      	blx	r7
 80081e0:	3001      	adds	r0, #1
 80081e2:	f43f ae71 	beq.w	8007ec8 <_printf_float+0x98>
 80081e6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80081ea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80081ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081f2:	f109 39ff 	add.w	r9, r9, #4294967295
 80081f6:	d018      	beq.n	800822a <_printf_float+0x3fa>
 80081f8:	464b      	mov	r3, r9
 80081fa:	f108 0201 	add.w	r2, r8, #1
 80081fe:	4631      	mov	r1, r6
 8008200:	4628      	mov	r0, r5
 8008202:	47b8      	blx	r7
 8008204:	3001      	adds	r0, #1
 8008206:	d10c      	bne.n	8008222 <_printf_float+0x3f2>
 8008208:	e65e      	b.n	8007ec8 <_printf_float+0x98>
 800820a:	2301      	movs	r3, #1
 800820c:	465a      	mov	r2, fp
 800820e:	4631      	mov	r1, r6
 8008210:	4628      	mov	r0, r5
 8008212:	47b8      	blx	r7
 8008214:	3001      	adds	r0, #1
 8008216:	f43f ae57 	beq.w	8007ec8 <_printf_float+0x98>
 800821a:	f108 0801 	add.w	r8, r8, #1
 800821e:	45c8      	cmp	r8, r9
 8008220:	dbf3      	blt.n	800820a <_printf_float+0x3da>
 8008222:	4653      	mov	r3, sl
 8008224:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008228:	e6dc      	b.n	8007fe4 <_printf_float+0x1b4>
 800822a:	f04f 0800 	mov.w	r8, #0
 800822e:	f104 0b1a 	add.w	fp, r4, #26
 8008232:	e7f4      	b.n	800821e <_printf_float+0x3ee>
 8008234:	2301      	movs	r3, #1
 8008236:	4642      	mov	r2, r8
 8008238:	e7e1      	b.n	80081fe <_printf_float+0x3ce>
 800823a:	2301      	movs	r3, #1
 800823c:	464a      	mov	r2, r9
 800823e:	4631      	mov	r1, r6
 8008240:	4628      	mov	r0, r5
 8008242:	47b8      	blx	r7
 8008244:	3001      	adds	r0, #1
 8008246:	f43f ae3f 	beq.w	8007ec8 <_printf_float+0x98>
 800824a:	f108 0801 	add.w	r8, r8, #1
 800824e:	68e3      	ldr	r3, [r4, #12]
 8008250:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008252:	1a5b      	subs	r3, r3, r1
 8008254:	4543      	cmp	r3, r8
 8008256:	dcf0      	bgt.n	800823a <_printf_float+0x40a>
 8008258:	e6f8      	b.n	800804c <_printf_float+0x21c>
 800825a:	f04f 0800 	mov.w	r8, #0
 800825e:	f104 0919 	add.w	r9, r4, #25
 8008262:	e7f4      	b.n	800824e <_printf_float+0x41e>

08008264 <_printf_common>:
 8008264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008268:	4616      	mov	r6, r2
 800826a:	4698      	mov	r8, r3
 800826c:	688a      	ldr	r2, [r1, #8]
 800826e:	690b      	ldr	r3, [r1, #16]
 8008270:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008274:	4293      	cmp	r3, r2
 8008276:	bfb8      	it	lt
 8008278:	4613      	movlt	r3, r2
 800827a:	6033      	str	r3, [r6, #0]
 800827c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008280:	4607      	mov	r7, r0
 8008282:	460c      	mov	r4, r1
 8008284:	b10a      	cbz	r2, 800828a <_printf_common+0x26>
 8008286:	3301      	adds	r3, #1
 8008288:	6033      	str	r3, [r6, #0]
 800828a:	6823      	ldr	r3, [r4, #0]
 800828c:	0699      	lsls	r1, r3, #26
 800828e:	bf42      	ittt	mi
 8008290:	6833      	ldrmi	r3, [r6, #0]
 8008292:	3302      	addmi	r3, #2
 8008294:	6033      	strmi	r3, [r6, #0]
 8008296:	6825      	ldr	r5, [r4, #0]
 8008298:	f015 0506 	ands.w	r5, r5, #6
 800829c:	d106      	bne.n	80082ac <_printf_common+0x48>
 800829e:	f104 0a19 	add.w	sl, r4, #25
 80082a2:	68e3      	ldr	r3, [r4, #12]
 80082a4:	6832      	ldr	r2, [r6, #0]
 80082a6:	1a9b      	subs	r3, r3, r2
 80082a8:	42ab      	cmp	r3, r5
 80082aa:	dc26      	bgt.n	80082fa <_printf_common+0x96>
 80082ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80082b0:	6822      	ldr	r2, [r4, #0]
 80082b2:	3b00      	subs	r3, #0
 80082b4:	bf18      	it	ne
 80082b6:	2301      	movne	r3, #1
 80082b8:	0692      	lsls	r2, r2, #26
 80082ba:	d42b      	bmi.n	8008314 <_printf_common+0xb0>
 80082bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80082c0:	4641      	mov	r1, r8
 80082c2:	4638      	mov	r0, r7
 80082c4:	47c8      	blx	r9
 80082c6:	3001      	adds	r0, #1
 80082c8:	d01e      	beq.n	8008308 <_printf_common+0xa4>
 80082ca:	6823      	ldr	r3, [r4, #0]
 80082cc:	6922      	ldr	r2, [r4, #16]
 80082ce:	f003 0306 	and.w	r3, r3, #6
 80082d2:	2b04      	cmp	r3, #4
 80082d4:	bf02      	ittt	eq
 80082d6:	68e5      	ldreq	r5, [r4, #12]
 80082d8:	6833      	ldreq	r3, [r6, #0]
 80082da:	1aed      	subeq	r5, r5, r3
 80082dc:	68a3      	ldr	r3, [r4, #8]
 80082de:	bf0c      	ite	eq
 80082e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082e4:	2500      	movne	r5, #0
 80082e6:	4293      	cmp	r3, r2
 80082e8:	bfc4      	itt	gt
 80082ea:	1a9b      	subgt	r3, r3, r2
 80082ec:	18ed      	addgt	r5, r5, r3
 80082ee:	2600      	movs	r6, #0
 80082f0:	341a      	adds	r4, #26
 80082f2:	42b5      	cmp	r5, r6
 80082f4:	d11a      	bne.n	800832c <_printf_common+0xc8>
 80082f6:	2000      	movs	r0, #0
 80082f8:	e008      	b.n	800830c <_printf_common+0xa8>
 80082fa:	2301      	movs	r3, #1
 80082fc:	4652      	mov	r2, sl
 80082fe:	4641      	mov	r1, r8
 8008300:	4638      	mov	r0, r7
 8008302:	47c8      	blx	r9
 8008304:	3001      	adds	r0, #1
 8008306:	d103      	bne.n	8008310 <_printf_common+0xac>
 8008308:	f04f 30ff 	mov.w	r0, #4294967295
 800830c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008310:	3501      	adds	r5, #1
 8008312:	e7c6      	b.n	80082a2 <_printf_common+0x3e>
 8008314:	18e1      	adds	r1, r4, r3
 8008316:	1c5a      	adds	r2, r3, #1
 8008318:	2030      	movs	r0, #48	@ 0x30
 800831a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800831e:	4422      	add	r2, r4
 8008320:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008324:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008328:	3302      	adds	r3, #2
 800832a:	e7c7      	b.n	80082bc <_printf_common+0x58>
 800832c:	2301      	movs	r3, #1
 800832e:	4622      	mov	r2, r4
 8008330:	4641      	mov	r1, r8
 8008332:	4638      	mov	r0, r7
 8008334:	47c8      	blx	r9
 8008336:	3001      	adds	r0, #1
 8008338:	d0e6      	beq.n	8008308 <_printf_common+0xa4>
 800833a:	3601      	adds	r6, #1
 800833c:	e7d9      	b.n	80082f2 <_printf_common+0x8e>
	...

08008340 <_printf_i>:
 8008340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	7e0f      	ldrb	r7, [r1, #24]
 8008346:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008348:	2f78      	cmp	r7, #120	@ 0x78
 800834a:	4691      	mov	r9, r2
 800834c:	4680      	mov	r8, r0
 800834e:	460c      	mov	r4, r1
 8008350:	469a      	mov	sl, r3
 8008352:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008356:	d807      	bhi.n	8008368 <_printf_i+0x28>
 8008358:	2f62      	cmp	r7, #98	@ 0x62
 800835a:	d80a      	bhi.n	8008372 <_printf_i+0x32>
 800835c:	2f00      	cmp	r7, #0
 800835e:	f000 80d1 	beq.w	8008504 <_printf_i+0x1c4>
 8008362:	2f58      	cmp	r7, #88	@ 0x58
 8008364:	f000 80b8 	beq.w	80084d8 <_printf_i+0x198>
 8008368:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800836c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008370:	e03a      	b.n	80083e8 <_printf_i+0xa8>
 8008372:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008376:	2b15      	cmp	r3, #21
 8008378:	d8f6      	bhi.n	8008368 <_printf_i+0x28>
 800837a:	a101      	add	r1, pc, #4	@ (adr r1, 8008380 <_printf_i+0x40>)
 800837c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008380:	080083d9 	.word	0x080083d9
 8008384:	080083ed 	.word	0x080083ed
 8008388:	08008369 	.word	0x08008369
 800838c:	08008369 	.word	0x08008369
 8008390:	08008369 	.word	0x08008369
 8008394:	08008369 	.word	0x08008369
 8008398:	080083ed 	.word	0x080083ed
 800839c:	08008369 	.word	0x08008369
 80083a0:	08008369 	.word	0x08008369
 80083a4:	08008369 	.word	0x08008369
 80083a8:	08008369 	.word	0x08008369
 80083ac:	080084eb 	.word	0x080084eb
 80083b0:	08008417 	.word	0x08008417
 80083b4:	080084a5 	.word	0x080084a5
 80083b8:	08008369 	.word	0x08008369
 80083bc:	08008369 	.word	0x08008369
 80083c0:	0800850d 	.word	0x0800850d
 80083c4:	08008369 	.word	0x08008369
 80083c8:	08008417 	.word	0x08008417
 80083cc:	08008369 	.word	0x08008369
 80083d0:	08008369 	.word	0x08008369
 80083d4:	080084ad 	.word	0x080084ad
 80083d8:	6833      	ldr	r3, [r6, #0]
 80083da:	1d1a      	adds	r2, r3, #4
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	6032      	str	r2, [r6, #0]
 80083e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083e8:	2301      	movs	r3, #1
 80083ea:	e09c      	b.n	8008526 <_printf_i+0x1e6>
 80083ec:	6833      	ldr	r3, [r6, #0]
 80083ee:	6820      	ldr	r0, [r4, #0]
 80083f0:	1d19      	adds	r1, r3, #4
 80083f2:	6031      	str	r1, [r6, #0]
 80083f4:	0606      	lsls	r6, r0, #24
 80083f6:	d501      	bpl.n	80083fc <_printf_i+0xbc>
 80083f8:	681d      	ldr	r5, [r3, #0]
 80083fa:	e003      	b.n	8008404 <_printf_i+0xc4>
 80083fc:	0645      	lsls	r5, r0, #25
 80083fe:	d5fb      	bpl.n	80083f8 <_printf_i+0xb8>
 8008400:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008404:	2d00      	cmp	r5, #0
 8008406:	da03      	bge.n	8008410 <_printf_i+0xd0>
 8008408:	232d      	movs	r3, #45	@ 0x2d
 800840a:	426d      	negs	r5, r5
 800840c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008410:	4858      	ldr	r0, [pc, #352]	@ (8008574 <_printf_i+0x234>)
 8008412:	230a      	movs	r3, #10
 8008414:	e011      	b.n	800843a <_printf_i+0xfa>
 8008416:	6821      	ldr	r1, [r4, #0]
 8008418:	6833      	ldr	r3, [r6, #0]
 800841a:	0608      	lsls	r0, r1, #24
 800841c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008420:	d402      	bmi.n	8008428 <_printf_i+0xe8>
 8008422:	0649      	lsls	r1, r1, #25
 8008424:	bf48      	it	mi
 8008426:	b2ad      	uxthmi	r5, r5
 8008428:	2f6f      	cmp	r7, #111	@ 0x6f
 800842a:	4852      	ldr	r0, [pc, #328]	@ (8008574 <_printf_i+0x234>)
 800842c:	6033      	str	r3, [r6, #0]
 800842e:	bf14      	ite	ne
 8008430:	230a      	movne	r3, #10
 8008432:	2308      	moveq	r3, #8
 8008434:	2100      	movs	r1, #0
 8008436:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800843a:	6866      	ldr	r6, [r4, #4]
 800843c:	60a6      	str	r6, [r4, #8]
 800843e:	2e00      	cmp	r6, #0
 8008440:	db05      	blt.n	800844e <_printf_i+0x10e>
 8008442:	6821      	ldr	r1, [r4, #0]
 8008444:	432e      	orrs	r6, r5
 8008446:	f021 0104 	bic.w	r1, r1, #4
 800844a:	6021      	str	r1, [r4, #0]
 800844c:	d04b      	beq.n	80084e6 <_printf_i+0x1a6>
 800844e:	4616      	mov	r6, r2
 8008450:	fbb5 f1f3 	udiv	r1, r5, r3
 8008454:	fb03 5711 	mls	r7, r3, r1, r5
 8008458:	5dc7      	ldrb	r7, [r0, r7]
 800845a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800845e:	462f      	mov	r7, r5
 8008460:	42bb      	cmp	r3, r7
 8008462:	460d      	mov	r5, r1
 8008464:	d9f4      	bls.n	8008450 <_printf_i+0x110>
 8008466:	2b08      	cmp	r3, #8
 8008468:	d10b      	bne.n	8008482 <_printf_i+0x142>
 800846a:	6823      	ldr	r3, [r4, #0]
 800846c:	07df      	lsls	r7, r3, #31
 800846e:	d508      	bpl.n	8008482 <_printf_i+0x142>
 8008470:	6923      	ldr	r3, [r4, #16]
 8008472:	6861      	ldr	r1, [r4, #4]
 8008474:	4299      	cmp	r1, r3
 8008476:	bfde      	ittt	le
 8008478:	2330      	movle	r3, #48	@ 0x30
 800847a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800847e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008482:	1b92      	subs	r2, r2, r6
 8008484:	6122      	str	r2, [r4, #16]
 8008486:	f8cd a000 	str.w	sl, [sp]
 800848a:	464b      	mov	r3, r9
 800848c:	aa03      	add	r2, sp, #12
 800848e:	4621      	mov	r1, r4
 8008490:	4640      	mov	r0, r8
 8008492:	f7ff fee7 	bl	8008264 <_printf_common>
 8008496:	3001      	adds	r0, #1
 8008498:	d14a      	bne.n	8008530 <_printf_i+0x1f0>
 800849a:	f04f 30ff 	mov.w	r0, #4294967295
 800849e:	b004      	add	sp, #16
 80084a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084a4:	6823      	ldr	r3, [r4, #0]
 80084a6:	f043 0320 	orr.w	r3, r3, #32
 80084aa:	6023      	str	r3, [r4, #0]
 80084ac:	4832      	ldr	r0, [pc, #200]	@ (8008578 <_printf_i+0x238>)
 80084ae:	2778      	movs	r7, #120	@ 0x78
 80084b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80084b4:	6823      	ldr	r3, [r4, #0]
 80084b6:	6831      	ldr	r1, [r6, #0]
 80084b8:	061f      	lsls	r7, r3, #24
 80084ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80084be:	d402      	bmi.n	80084c6 <_printf_i+0x186>
 80084c0:	065f      	lsls	r7, r3, #25
 80084c2:	bf48      	it	mi
 80084c4:	b2ad      	uxthmi	r5, r5
 80084c6:	6031      	str	r1, [r6, #0]
 80084c8:	07d9      	lsls	r1, r3, #31
 80084ca:	bf44      	itt	mi
 80084cc:	f043 0320 	orrmi.w	r3, r3, #32
 80084d0:	6023      	strmi	r3, [r4, #0]
 80084d2:	b11d      	cbz	r5, 80084dc <_printf_i+0x19c>
 80084d4:	2310      	movs	r3, #16
 80084d6:	e7ad      	b.n	8008434 <_printf_i+0xf4>
 80084d8:	4826      	ldr	r0, [pc, #152]	@ (8008574 <_printf_i+0x234>)
 80084da:	e7e9      	b.n	80084b0 <_printf_i+0x170>
 80084dc:	6823      	ldr	r3, [r4, #0]
 80084de:	f023 0320 	bic.w	r3, r3, #32
 80084e2:	6023      	str	r3, [r4, #0]
 80084e4:	e7f6      	b.n	80084d4 <_printf_i+0x194>
 80084e6:	4616      	mov	r6, r2
 80084e8:	e7bd      	b.n	8008466 <_printf_i+0x126>
 80084ea:	6833      	ldr	r3, [r6, #0]
 80084ec:	6825      	ldr	r5, [r4, #0]
 80084ee:	6961      	ldr	r1, [r4, #20]
 80084f0:	1d18      	adds	r0, r3, #4
 80084f2:	6030      	str	r0, [r6, #0]
 80084f4:	062e      	lsls	r6, r5, #24
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	d501      	bpl.n	80084fe <_printf_i+0x1be>
 80084fa:	6019      	str	r1, [r3, #0]
 80084fc:	e002      	b.n	8008504 <_printf_i+0x1c4>
 80084fe:	0668      	lsls	r0, r5, #25
 8008500:	d5fb      	bpl.n	80084fa <_printf_i+0x1ba>
 8008502:	8019      	strh	r1, [r3, #0]
 8008504:	2300      	movs	r3, #0
 8008506:	6123      	str	r3, [r4, #16]
 8008508:	4616      	mov	r6, r2
 800850a:	e7bc      	b.n	8008486 <_printf_i+0x146>
 800850c:	6833      	ldr	r3, [r6, #0]
 800850e:	1d1a      	adds	r2, r3, #4
 8008510:	6032      	str	r2, [r6, #0]
 8008512:	681e      	ldr	r6, [r3, #0]
 8008514:	6862      	ldr	r2, [r4, #4]
 8008516:	2100      	movs	r1, #0
 8008518:	4630      	mov	r0, r6
 800851a:	f7f7 fee1 	bl	80002e0 <memchr>
 800851e:	b108      	cbz	r0, 8008524 <_printf_i+0x1e4>
 8008520:	1b80      	subs	r0, r0, r6
 8008522:	6060      	str	r0, [r4, #4]
 8008524:	6863      	ldr	r3, [r4, #4]
 8008526:	6123      	str	r3, [r4, #16]
 8008528:	2300      	movs	r3, #0
 800852a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800852e:	e7aa      	b.n	8008486 <_printf_i+0x146>
 8008530:	6923      	ldr	r3, [r4, #16]
 8008532:	4632      	mov	r2, r6
 8008534:	4649      	mov	r1, r9
 8008536:	4640      	mov	r0, r8
 8008538:	47d0      	blx	sl
 800853a:	3001      	adds	r0, #1
 800853c:	d0ad      	beq.n	800849a <_printf_i+0x15a>
 800853e:	6823      	ldr	r3, [r4, #0]
 8008540:	079b      	lsls	r3, r3, #30
 8008542:	d413      	bmi.n	800856c <_printf_i+0x22c>
 8008544:	68e0      	ldr	r0, [r4, #12]
 8008546:	9b03      	ldr	r3, [sp, #12]
 8008548:	4298      	cmp	r0, r3
 800854a:	bfb8      	it	lt
 800854c:	4618      	movlt	r0, r3
 800854e:	e7a6      	b.n	800849e <_printf_i+0x15e>
 8008550:	2301      	movs	r3, #1
 8008552:	4632      	mov	r2, r6
 8008554:	4649      	mov	r1, r9
 8008556:	4640      	mov	r0, r8
 8008558:	47d0      	blx	sl
 800855a:	3001      	adds	r0, #1
 800855c:	d09d      	beq.n	800849a <_printf_i+0x15a>
 800855e:	3501      	adds	r5, #1
 8008560:	68e3      	ldr	r3, [r4, #12]
 8008562:	9903      	ldr	r1, [sp, #12]
 8008564:	1a5b      	subs	r3, r3, r1
 8008566:	42ab      	cmp	r3, r5
 8008568:	dcf2      	bgt.n	8008550 <_printf_i+0x210>
 800856a:	e7eb      	b.n	8008544 <_printf_i+0x204>
 800856c:	2500      	movs	r5, #0
 800856e:	f104 0619 	add.w	r6, r4, #25
 8008572:	e7f5      	b.n	8008560 <_printf_i+0x220>
 8008574:	0800c2ca 	.word	0x0800c2ca
 8008578:	0800c2db 	.word	0x0800c2db

0800857c <_scanf_float>:
 800857c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008580:	b087      	sub	sp, #28
 8008582:	4691      	mov	r9, r2
 8008584:	9303      	str	r3, [sp, #12]
 8008586:	688b      	ldr	r3, [r1, #8]
 8008588:	1e5a      	subs	r2, r3, #1
 800858a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800858e:	bf81      	itttt	hi
 8008590:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008594:	eb03 0b05 	addhi.w	fp, r3, r5
 8008598:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800859c:	608b      	strhi	r3, [r1, #8]
 800859e:	680b      	ldr	r3, [r1, #0]
 80085a0:	460a      	mov	r2, r1
 80085a2:	f04f 0500 	mov.w	r5, #0
 80085a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80085aa:	f842 3b1c 	str.w	r3, [r2], #28
 80085ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80085b2:	4680      	mov	r8, r0
 80085b4:	460c      	mov	r4, r1
 80085b6:	bf98      	it	ls
 80085b8:	f04f 0b00 	movls.w	fp, #0
 80085bc:	9201      	str	r2, [sp, #4]
 80085be:	4616      	mov	r6, r2
 80085c0:	46aa      	mov	sl, r5
 80085c2:	462f      	mov	r7, r5
 80085c4:	9502      	str	r5, [sp, #8]
 80085c6:	68a2      	ldr	r2, [r4, #8]
 80085c8:	b15a      	cbz	r2, 80085e2 <_scanf_float+0x66>
 80085ca:	f8d9 3000 	ldr.w	r3, [r9]
 80085ce:	781b      	ldrb	r3, [r3, #0]
 80085d0:	2b4e      	cmp	r3, #78	@ 0x4e
 80085d2:	d863      	bhi.n	800869c <_scanf_float+0x120>
 80085d4:	2b40      	cmp	r3, #64	@ 0x40
 80085d6:	d83b      	bhi.n	8008650 <_scanf_float+0xd4>
 80085d8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80085dc:	b2c8      	uxtb	r0, r1
 80085de:	280e      	cmp	r0, #14
 80085e0:	d939      	bls.n	8008656 <_scanf_float+0xda>
 80085e2:	b11f      	cbz	r7, 80085ec <_scanf_float+0x70>
 80085e4:	6823      	ldr	r3, [r4, #0]
 80085e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085ea:	6023      	str	r3, [r4, #0]
 80085ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085f0:	f1ba 0f01 	cmp.w	sl, #1
 80085f4:	f200 8114 	bhi.w	8008820 <_scanf_float+0x2a4>
 80085f8:	9b01      	ldr	r3, [sp, #4]
 80085fa:	429e      	cmp	r6, r3
 80085fc:	f200 8105 	bhi.w	800880a <_scanf_float+0x28e>
 8008600:	2001      	movs	r0, #1
 8008602:	b007      	add	sp, #28
 8008604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008608:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800860c:	2a0d      	cmp	r2, #13
 800860e:	d8e8      	bhi.n	80085e2 <_scanf_float+0x66>
 8008610:	a101      	add	r1, pc, #4	@ (adr r1, 8008618 <_scanf_float+0x9c>)
 8008612:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008616:	bf00      	nop
 8008618:	08008761 	.word	0x08008761
 800861c:	080085e3 	.word	0x080085e3
 8008620:	080085e3 	.word	0x080085e3
 8008624:	080085e3 	.word	0x080085e3
 8008628:	080087bd 	.word	0x080087bd
 800862c:	08008797 	.word	0x08008797
 8008630:	080085e3 	.word	0x080085e3
 8008634:	080085e3 	.word	0x080085e3
 8008638:	0800876f 	.word	0x0800876f
 800863c:	080085e3 	.word	0x080085e3
 8008640:	080085e3 	.word	0x080085e3
 8008644:	080085e3 	.word	0x080085e3
 8008648:	080085e3 	.word	0x080085e3
 800864c:	0800872b 	.word	0x0800872b
 8008650:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008654:	e7da      	b.n	800860c <_scanf_float+0x90>
 8008656:	290e      	cmp	r1, #14
 8008658:	d8c3      	bhi.n	80085e2 <_scanf_float+0x66>
 800865a:	a001      	add	r0, pc, #4	@ (adr r0, 8008660 <_scanf_float+0xe4>)
 800865c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008660:	0800871b 	.word	0x0800871b
 8008664:	080085e3 	.word	0x080085e3
 8008668:	0800871b 	.word	0x0800871b
 800866c:	080087ab 	.word	0x080087ab
 8008670:	080085e3 	.word	0x080085e3
 8008674:	080086bd 	.word	0x080086bd
 8008678:	08008701 	.word	0x08008701
 800867c:	08008701 	.word	0x08008701
 8008680:	08008701 	.word	0x08008701
 8008684:	08008701 	.word	0x08008701
 8008688:	08008701 	.word	0x08008701
 800868c:	08008701 	.word	0x08008701
 8008690:	08008701 	.word	0x08008701
 8008694:	08008701 	.word	0x08008701
 8008698:	08008701 	.word	0x08008701
 800869c:	2b6e      	cmp	r3, #110	@ 0x6e
 800869e:	d809      	bhi.n	80086b4 <_scanf_float+0x138>
 80086a0:	2b60      	cmp	r3, #96	@ 0x60
 80086a2:	d8b1      	bhi.n	8008608 <_scanf_float+0x8c>
 80086a4:	2b54      	cmp	r3, #84	@ 0x54
 80086a6:	d07b      	beq.n	80087a0 <_scanf_float+0x224>
 80086a8:	2b59      	cmp	r3, #89	@ 0x59
 80086aa:	d19a      	bne.n	80085e2 <_scanf_float+0x66>
 80086ac:	2d07      	cmp	r5, #7
 80086ae:	d198      	bne.n	80085e2 <_scanf_float+0x66>
 80086b0:	2508      	movs	r5, #8
 80086b2:	e02f      	b.n	8008714 <_scanf_float+0x198>
 80086b4:	2b74      	cmp	r3, #116	@ 0x74
 80086b6:	d073      	beq.n	80087a0 <_scanf_float+0x224>
 80086b8:	2b79      	cmp	r3, #121	@ 0x79
 80086ba:	e7f6      	b.n	80086aa <_scanf_float+0x12e>
 80086bc:	6821      	ldr	r1, [r4, #0]
 80086be:	05c8      	lsls	r0, r1, #23
 80086c0:	d51e      	bpl.n	8008700 <_scanf_float+0x184>
 80086c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80086c6:	6021      	str	r1, [r4, #0]
 80086c8:	3701      	adds	r7, #1
 80086ca:	f1bb 0f00 	cmp.w	fp, #0
 80086ce:	d003      	beq.n	80086d8 <_scanf_float+0x15c>
 80086d0:	3201      	adds	r2, #1
 80086d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80086d6:	60a2      	str	r2, [r4, #8]
 80086d8:	68a3      	ldr	r3, [r4, #8]
 80086da:	3b01      	subs	r3, #1
 80086dc:	60a3      	str	r3, [r4, #8]
 80086de:	6923      	ldr	r3, [r4, #16]
 80086e0:	3301      	adds	r3, #1
 80086e2:	6123      	str	r3, [r4, #16]
 80086e4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80086e8:	3b01      	subs	r3, #1
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	f8c9 3004 	str.w	r3, [r9, #4]
 80086f0:	f340 8082 	ble.w	80087f8 <_scanf_float+0x27c>
 80086f4:	f8d9 3000 	ldr.w	r3, [r9]
 80086f8:	3301      	adds	r3, #1
 80086fa:	f8c9 3000 	str.w	r3, [r9]
 80086fe:	e762      	b.n	80085c6 <_scanf_float+0x4a>
 8008700:	eb1a 0105 	adds.w	r1, sl, r5
 8008704:	f47f af6d 	bne.w	80085e2 <_scanf_float+0x66>
 8008708:	6822      	ldr	r2, [r4, #0]
 800870a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800870e:	6022      	str	r2, [r4, #0]
 8008710:	460d      	mov	r5, r1
 8008712:	468a      	mov	sl, r1
 8008714:	f806 3b01 	strb.w	r3, [r6], #1
 8008718:	e7de      	b.n	80086d8 <_scanf_float+0x15c>
 800871a:	6822      	ldr	r2, [r4, #0]
 800871c:	0610      	lsls	r0, r2, #24
 800871e:	f57f af60 	bpl.w	80085e2 <_scanf_float+0x66>
 8008722:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008726:	6022      	str	r2, [r4, #0]
 8008728:	e7f4      	b.n	8008714 <_scanf_float+0x198>
 800872a:	f1ba 0f00 	cmp.w	sl, #0
 800872e:	d10c      	bne.n	800874a <_scanf_float+0x1ce>
 8008730:	b977      	cbnz	r7, 8008750 <_scanf_float+0x1d4>
 8008732:	6822      	ldr	r2, [r4, #0]
 8008734:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008738:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800873c:	d108      	bne.n	8008750 <_scanf_float+0x1d4>
 800873e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008742:	6022      	str	r2, [r4, #0]
 8008744:	f04f 0a01 	mov.w	sl, #1
 8008748:	e7e4      	b.n	8008714 <_scanf_float+0x198>
 800874a:	f1ba 0f02 	cmp.w	sl, #2
 800874e:	d050      	beq.n	80087f2 <_scanf_float+0x276>
 8008750:	2d01      	cmp	r5, #1
 8008752:	d002      	beq.n	800875a <_scanf_float+0x1de>
 8008754:	2d04      	cmp	r5, #4
 8008756:	f47f af44 	bne.w	80085e2 <_scanf_float+0x66>
 800875a:	3501      	adds	r5, #1
 800875c:	b2ed      	uxtb	r5, r5
 800875e:	e7d9      	b.n	8008714 <_scanf_float+0x198>
 8008760:	f1ba 0f01 	cmp.w	sl, #1
 8008764:	f47f af3d 	bne.w	80085e2 <_scanf_float+0x66>
 8008768:	f04f 0a02 	mov.w	sl, #2
 800876c:	e7d2      	b.n	8008714 <_scanf_float+0x198>
 800876e:	b975      	cbnz	r5, 800878e <_scanf_float+0x212>
 8008770:	2f00      	cmp	r7, #0
 8008772:	f47f af37 	bne.w	80085e4 <_scanf_float+0x68>
 8008776:	6822      	ldr	r2, [r4, #0]
 8008778:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800877c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008780:	f040 80fc 	bne.w	800897c <_scanf_float+0x400>
 8008784:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008788:	6022      	str	r2, [r4, #0]
 800878a:	2501      	movs	r5, #1
 800878c:	e7c2      	b.n	8008714 <_scanf_float+0x198>
 800878e:	2d03      	cmp	r5, #3
 8008790:	d0e3      	beq.n	800875a <_scanf_float+0x1de>
 8008792:	2d05      	cmp	r5, #5
 8008794:	e7df      	b.n	8008756 <_scanf_float+0x1da>
 8008796:	2d02      	cmp	r5, #2
 8008798:	f47f af23 	bne.w	80085e2 <_scanf_float+0x66>
 800879c:	2503      	movs	r5, #3
 800879e:	e7b9      	b.n	8008714 <_scanf_float+0x198>
 80087a0:	2d06      	cmp	r5, #6
 80087a2:	f47f af1e 	bne.w	80085e2 <_scanf_float+0x66>
 80087a6:	2507      	movs	r5, #7
 80087a8:	e7b4      	b.n	8008714 <_scanf_float+0x198>
 80087aa:	6822      	ldr	r2, [r4, #0]
 80087ac:	0591      	lsls	r1, r2, #22
 80087ae:	f57f af18 	bpl.w	80085e2 <_scanf_float+0x66>
 80087b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80087b6:	6022      	str	r2, [r4, #0]
 80087b8:	9702      	str	r7, [sp, #8]
 80087ba:	e7ab      	b.n	8008714 <_scanf_float+0x198>
 80087bc:	6822      	ldr	r2, [r4, #0]
 80087be:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80087c2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80087c6:	d005      	beq.n	80087d4 <_scanf_float+0x258>
 80087c8:	0550      	lsls	r0, r2, #21
 80087ca:	f57f af0a 	bpl.w	80085e2 <_scanf_float+0x66>
 80087ce:	2f00      	cmp	r7, #0
 80087d0:	f000 80d4 	beq.w	800897c <_scanf_float+0x400>
 80087d4:	0591      	lsls	r1, r2, #22
 80087d6:	bf58      	it	pl
 80087d8:	9902      	ldrpl	r1, [sp, #8]
 80087da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80087de:	bf58      	it	pl
 80087e0:	1a79      	subpl	r1, r7, r1
 80087e2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80087e6:	bf58      	it	pl
 80087e8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80087ec:	6022      	str	r2, [r4, #0]
 80087ee:	2700      	movs	r7, #0
 80087f0:	e790      	b.n	8008714 <_scanf_float+0x198>
 80087f2:	f04f 0a03 	mov.w	sl, #3
 80087f6:	e78d      	b.n	8008714 <_scanf_float+0x198>
 80087f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80087fc:	4649      	mov	r1, r9
 80087fe:	4640      	mov	r0, r8
 8008800:	4798      	blx	r3
 8008802:	2800      	cmp	r0, #0
 8008804:	f43f aedf 	beq.w	80085c6 <_scanf_float+0x4a>
 8008808:	e6eb      	b.n	80085e2 <_scanf_float+0x66>
 800880a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800880e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008812:	464a      	mov	r2, r9
 8008814:	4640      	mov	r0, r8
 8008816:	4798      	blx	r3
 8008818:	6923      	ldr	r3, [r4, #16]
 800881a:	3b01      	subs	r3, #1
 800881c:	6123      	str	r3, [r4, #16]
 800881e:	e6eb      	b.n	80085f8 <_scanf_float+0x7c>
 8008820:	1e6b      	subs	r3, r5, #1
 8008822:	2b06      	cmp	r3, #6
 8008824:	d824      	bhi.n	8008870 <_scanf_float+0x2f4>
 8008826:	2d02      	cmp	r5, #2
 8008828:	d836      	bhi.n	8008898 <_scanf_float+0x31c>
 800882a:	9b01      	ldr	r3, [sp, #4]
 800882c:	429e      	cmp	r6, r3
 800882e:	f67f aee7 	bls.w	8008600 <_scanf_float+0x84>
 8008832:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008836:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800883a:	464a      	mov	r2, r9
 800883c:	4640      	mov	r0, r8
 800883e:	4798      	blx	r3
 8008840:	6923      	ldr	r3, [r4, #16]
 8008842:	3b01      	subs	r3, #1
 8008844:	6123      	str	r3, [r4, #16]
 8008846:	e7f0      	b.n	800882a <_scanf_float+0x2ae>
 8008848:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800884c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008850:	464a      	mov	r2, r9
 8008852:	4640      	mov	r0, r8
 8008854:	4798      	blx	r3
 8008856:	6923      	ldr	r3, [r4, #16]
 8008858:	3b01      	subs	r3, #1
 800885a:	6123      	str	r3, [r4, #16]
 800885c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008860:	fa5f fa8a 	uxtb.w	sl, sl
 8008864:	f1ba 0f02 	cmp.w	sl, #2
 8008868:	d1ee      	bne.n	8008848 <_scanf_float+0x2cc>
 800886a:	3d03      	subs	r5, #3
 800886c:	b2ed      	uxtb	r5, r5
 800886e:	1b76      	subs	r6, r6, r5
 8008870:	6823      	ldr	r3, [r4, #0]
 8008872:	05da      	lsls	r2, r3, #23
 8008874:	d530      	bpl.n	80088d8 <_scanf_float+0x35c>
 8008876:	055b      	lsls	r3, r3, #21
 8008878:	d511      	bpl.n	800889e <_scanf_float+0x322>
 800887a:	9b01      	ldr	r3, [sp, #4]
 800887c:	429e      	cmp	r6, r3
 800887e:	f67f aebf 	bls.w	8008600 <_scanf_float+0x84>
 8008882:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008886:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800888a:	464a      	mov	r2, r9
 800888c:	4640      	mov	r0, r8
 800888e:	4798      	blx	r3
 8008890:	6923      	ldr	r3, [r4, #16]
 8008892:	3b01      	subs	r3, #1
 8008894:	6123      	str	r3, [r4, #16]
 8008896:	e7f0      	b.n	800887a <_scanf_float+0x2fe>
 8008898:	46aa      	mov	sl, r5
 800889a:	46b3      	mov	fp, r6
 800889c:	e7de      	b.n	800885c <_scanf_float+0x2e0>
 800889e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80088a2:	6923      	ldr	r3, [r4, #16]
 80088a4:	2965      	cmp	r1, #101	@ 0x65
 80088a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80088aa:	f106 35ff 	add.w	r5, r6, #4294967295
 80088ae:	6123      	str	r3, [r4, #16]
 80088b0:	d00c      	beq.n	80088cc <_scanf_float+0x350>
 80088b2:	2945      	cmp	r1, #69	@ 0x45
 80088b4:	d00a      	beq.n	80088cc <_scanf_float+0x350>
 80088b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088ba:	464a      	mov	r2, r9
 80088bc:	4640      	mov	r0, r8
 80088be:	4798      	blx	r3
 80088c0:	6923      	ldr	r3, [r4, #16]
 80088c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80088c6:	3b01      	subs	r3, #1
 80088c8:	1eb5      	subs	r5, r6, #2
 80088ca:	6123      	str	r3, [r4, #16]
 80088cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088d0:	464a      	mov	r2, r9
 80088d2:	4640      	mov	r0, r8
 80088d4:	4798      	blx	r3
 80088d6:	462e      	mov	r6, r5
 80088d8:	6822      	ldr	r2, [r4, #0]
 80088da:	f012 0210 	ands.w	r2, r2, #16
 80088de:	d001      	beq.n	80088e4 <_scanf_float+0x368>
 80088e0:	2000      	movs	r0, #0
 80088e2:	e68e      	b.n	8008602 <_scanf_float+0x86>
 80088e4:	7032      	strb	r2, [r6, #0]
 80088e6:	6823      	ldr	r3, [r4, #0]
 80088e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80088ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088f0:	d123      	bne.n	800893a <_scanf_float+0x3be>
 80088f2:	9b02      	ldr	r3, [sp, #8]
 80088f4:	429f      	cmp	r7, r3
 80088f6:	d00a      	beq.n	800890e <_scanf_float+0x392>
 80088f8:	1bda      	subs	r2, r3, r7
 80088fa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80088fe:	429e      	cmp	r6, r3
 8008900:	bf28      	it	cs
 8008902:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008906:	491e      	ldr	r1, [pc, #120]	@ (8008980 <_scanf_float+0x404>)
 8008908:	4630      	mov	r0, r6
 800890a:	f000 f8ff 	bl	8008b0c <siprintf>
 800890e:	9901      	ldr	r1, [sp, #4]
 8008910:	2200      	movs	r2, #0
 8008912:	4640      	mov	r0, r8
 8008914:	f002 fb2a 	bl	800af6c <_strtod_r>
 8008918:	9b03      	ldr	r3, [sp, #12]
 800891a:	6821      	ldr	r1, [r4, #0]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f011 0f02 	tst.w	r1, #2
 8008922:	f103 0204 	add.w	r2, r3, #4
 8008926:	d015      	beq.n	8008954 <_scanf_float+0x3d8>
 8008928:	9903      	ldr	r1, [sp, #12]
 800892a:	600a      	str	r2, [r1, #0]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	ed83 0b00 	vstr	d0, [r3]
 8008932:	68e3      	ldr	r3, [r4, #12]
 8008934:	3301      	adds	r3, #1
 8008936:	60e3      	str	r3, [r4, #12]
 8008938:	e7d2      	b.n	80088e0 <_scanf_float+0x364>
 800893a:	9b04      	ldr	r3, [sp, #16]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d0e6      	beq.n	800890e <_scanf_float+0x392>
 8008940:	9905      	ldr	r1, [sp, #20]
 8008942:	230a      	movs	r3, #10
 8008944:	3101      	adds	r1, #1
 8008946:	4640      	mov	r0, r8
 8008948:	f002 fb90 	bl	800b06c <_strtol_r>
 800894c:	9b04      	ldr	r3, [sp, #16]
 800894e:	9e05      	ldr	r6, [sp, #20]
 8008950:	1ac2      	subs	r2, r0, r3
 8008952:	e7d2      	b.n	80088fa <_scanf_float+0x37e>
 8008954:	f011 0f04 	tst.w	r1, #4
 8008958:	9903      	ldr	r1, [sp, #12]
 800895a:	600a      	str	r2, [r1, #0]
 800895c:	d1e6      	bne.n	800892c <_scanf_float+0x3b0>
 800895e:	eeb4 0b40 	vcmp.f64	d0, d0
 8008962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008966:	681d      	ldr	r5, [r3, #0]
 8008968:	d705      	bvc.n	8008976 <_scanf_float+0x3fa>
 800896a:	4806      	ldr	r0, [pc, #24]	@ (8008984 <_scanf_float+0x408>)
 800896c:	f000 f9b4 	bl	8008cd8 <nanf>
 8008970:	ed85 0a00 	vstr	s0, [r5]
 8008974:	e7dd      	b.n	8008932 <_scanf_float+0x3b6>
 8008976:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800897a:	e7f9      	b.n	8008970 <_scanf_float+0x3f4>
 800897c:	2700      	movs	r7, #0
 800897e:	e635      	b.n	80085ec <_scanf_float+0x70>
 8008980:	0800c2ec 	.word	0x0800c2ec
 8008984:	0800c42d 	.word	0x0800c42d

08008988 <std>:
 8008988:	2300      	movs	r3, #0
 800898a:	b510      	push	{r4, lr}
 800898c:	4604      	mov	r4, r0
 800898e:	e9c0 3300 	strd	r3, r3, [r0]
 8008992:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008996:	6083      	str	r3, [r0, #8]
 8008998:	8181      	strh	r1, [r0, #12]
 800899a:	6643      	str	r3, [r0, #100]	@ 0x64
 800899c:	81c2      	strh	r2, [r0, #14]
 800899e:	6183      	str	r3, [r0, #24]
 80089a0:	4619      	mov	r1, r3
 80089a2:	2208      	movs	r2, #8
 80089a4:	305c      	adds	r0, #92	@ 0x5c
 80089a6:	f000 f916 	bl	8008bd6 <memset>
 80089aa:	4b0d      	ldr	r3, [pc, #52]	@ (80089e0 <std+0x58>)
 80089ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80089ae:	4b0d      	ldr	r3, [pc, #52]	@ (80089e4 <std+0x5c>)
 80089b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80089b2:	4b0d      	ldr	r3, [pc, #52]	@ (80089e8 <std+0x60>)
 80089b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80089b6:	4b0d      	ldr	r3, [pc, #52]	@ (80089ec <std+0x64>)
 80089b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80089ba:	4b0d      	ldr	r3, [pc, #52]	@ (80089f0 <std+0x68>)
 80089bc:	6224      	str	r4, [r4, #32]
 80089be:	429c      	cmp	r4, r3
 80089c0:	d006      	beq.n	80089d0 <std+0x48>
 80089c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80089c6:	4294      	cmp	r4, r2
 80089c8:	d002      	beq.n	80089d0 <std+0x48>
 80089ca:	33d0      	adds	r3, #208	@ 0xd0
 80089cc:	429c      	cmp	r4, r3
 80089ce:	d105      	bne.n	80089dc <std+0x54>
 80089d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80089d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089d8:	f000 b97a 	b.w	8008cd0 <__retarget_lock_init_recursive>
 80089dc:	bd10      	pop	{r4, pc}
 80089de:	bf00      	nop
 80089e0:	08008b51 	.word	0x08008b51
 80089e4:	08008b73 	.word	0x08008b73
 80089e8:	08008bab 	.word	0x08008bab
 80089ec:	08008bcf 	.word	0x08008bcf
 80089f0:	240003b4 	.word	0x240003b4

080089f4 <stdio_exit_handler>:
 80089f4:	4a02      	ldr	r2, [pc, #8]	@ (8008a00 <stdio_exit_handler+0xc>)
 80089f6:	4903      	ldr	r1, [pc, #12]	@ (8008a04 <stdio_exit_handler+0x10>)
 80089f8:	4803      	ldr	r0, [pc, #12]	@ (8008a08 <stdio_exit_handler+0x14>)
 80089fa:	f000 b869 	b.w	8008ad0 <_fwalk_sglue>
 80089fe:	bf00      	nop
 8008a00:	24000010 	.word	0x24000010
 8008a04:	0800b429 	.word	0x0800b429
 8008a08:	24000020 	.word	0x24000020

08008a0c <cleanup_stdio>:
 8008a0c:	6841      	ldr	r1, [r0, #4]
 8008a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8008a40 <cleanup_stdio+0x34>)
 8008a10:	4299      	cmp	r1, r3
 8008a12:	b510      	push	{r4, lr}
 8008a14:	4604      	mov	r4, r0
 8008a16:	d001      	beq.n	8008a1c <cleanup_stdio+0x10>
 8008a18:	f002 fd06 	bl	800b428 <_fflush_r>
 8008a1c:	68a1      	ldr	r1, [r4, #8]
 8008a1e:	4b09      	ldr	r3, [pc, #36]	@ (8008a44 <cleanup_stdio+0x38>)
 8008a20:	4299      	cmp	r1, r3
 8008a22:	d002      	beq.n	8008a2a <cleanup_stdio+0x1e>
 8008a24:	4620      	mov	r0, r4
 8008a26:	f002 fcff 	bl	800b428 <_fflush_r>
 8008a2a:	68e1      	ldr	r1, [r4, #12]
 8008a2c:	4b06      	ldr	r3, [pc, #24]	@ (8008a48 <cleanup_stdio+0x3c>)
 8008a2e:	4299      	cmp	r1, r3
 8008a30:	d004      	beq.n	8008a3c <cleanup_stdio+0x30>
 8008a32:	4620      	mov	r0, r4
 8008a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a38:	f002 bcf6 	b.w	800b428 <_fflush_r>
 8008a3c:	bd10      	pop	{r4, pc}
 8008a3e:	bf00      	nop
 8008a40:	240003b4 	.word	0x240003b4
 8008a44:	2400041c 	.word	0x2400041c
 8008a48:	24000484 	.word	0x24000484

08008a4c <global_stdio_init.part.0>:
 8008a4c:	b510      	push	{r4, lr}
 8008a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8008a7c <global_stdio_init.part.0+0x30>)
 8008a50:	4c0b      	ldr	r4, [pc, #44]	@ (8008a80 <global_stdio_init.part.0+0x34>)
 8008a52:	4a0c      	ldr	r2, [pc, #48]	@ (8008a84 <global_stdio_init.part.0+0x38>)
 8008a54:	601a      	str	r2, [r3, #0]
 8008a56:	4620      	mov	r0, r4
 8008a58:	2200      	movs	r2, #0
 8008a5a:	2104      	movs	r1, #4
 8008a5c:	f7ff ff94 	bl	8008988 <std>
 8008a60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008a64:	2201      	movs	r2, #1
 8008a66:	2109      	movs	r1, #9
 8008a68:	f7ff ff8e 	bl	8008988 <std>
 8008a6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008a70:	2202      	movs	r2, #2
 8008a72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a76:	2112      	movs	r1, #18
 8008a78:	f7ff bf86 	b.w	8008988 <std>
 8008a7c:	240004ec 	.word	0x240004ec
 8008a80:	240003b4 	.word	0x240003b4
 8008a84:	080089f5 	.word	0x080089f5

08008a88 <__sfp_lock_acquire>:
 8008a88:	4801      	ldr	r0, [pc, #4]	@ (8008a90 <__sfp_lock_acquire+0x8>)
 8008a8a:	f000 b922 	b.w	8008cd2 <__retarget_lock_acquire_recursive>
 8008a8e:	bf00      	nop
 8008a90:	240004f5 	.word	0x240004f5

08008a94 <__sfp_lock_release>:
 8008a94:	4801      	ldr	r0, [pc, #4]	@ (8008a9c <__sfp_lock_release+0x8>)
 8008a96:	f000 b91d 	b.w	8008cd4 <__retarget_lock_release_recursive>
 8008a9a:	bf00      	nop
 8008a9c:	240004f5 	.word	0x240004f5

08008aa0 <__sinit>:
 8008aa0:	b510      	push	{r4, lr}
 8008aa2:	4604      	mov	r4, r0
 8008aa4:	f7ff fff0 	bl	8008a88 <__sfp_lock_acquire>
 8008aa8:	6a23      	ldr	r3, [r4, #32]
 8008aaa:	b11b      	cbz	r3, 8008ab4 <__sinit+0x14>
 8008aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ab0:	f7ff bff0 	b.w	8008a94 <__sfp_lock_release>
 8008ab4:	4b04      	ldr	r3, [pc, #16]	@ (8008ac8 <__sinit+0x28>)
 8008ab6:	6223      	str	r3, [r4, #32]
 8008ab8:	4b04      	ldr	r3, [pc, #16]	@ (8008acc <__sinit+0x2c>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d1f5      	bne.n	8008aac <__sinit+0xc>
 8008ac0:	f7ff ffc4 	bl	8008a4c <global_stdio_init.part.0>
 8008ac4:	e7f2      	b.n	8008aac <__sinit+0xc>
 8008ac6:	bf00      	nop
 8008ac8:	08008a0d 	.word	0x08008a0d
 8008acc:	240004ec 	.word	0x240004ec

08008ad0 <_fwalk_sglue>:
 8008ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ad4:	4607      	mov	r7, r0
 8008ad6:	4688      	mov	r8, r1
 8008ad8:	4614      	mov	r4, r2
 8008ada:	2600      	movs	r6, #0
 8008adc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ae0:	f1b9 0901 	subs.w	r9, r9, #1
 8008ae4:	d505      	bpl.n	8008af2 <_fwalk_sglue+0x22>
 8008ae6:	6824      	ldr	r4, [r4, #0]
 8008ae8:	2c00      	cmp	r4, #0
 8008aea:	d1f7      	bne.n	8008adc <_fwalk_sglue+0xc>
 8008aec:	4630      	mov	r0, r6
 8008aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008af2:	89ab      	ldrh	r3, [r5, #12]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d907      	bls.n	8008b08 <_fwalk_sglue+0x38>
 8008af8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008afc:	3301      	adds	r3, #1
 8008afe:	d003      	beq.n	8008b08 <_fwalk_sglue+0x38>
 8008b00:	4629      	mov	r1, r5
 8008b02:	4638      	mov	r0, r7
 8008b04:	47c0      	blx	r8
 8008b06:	4306      	orrs	r6, r0
 8008b08:	3568      	adds	r5, #104	@ 0x68
 8008b0a:	e7e9      	b.n	8008ae0 <_fwalk_sglue+0x10>

08008b0c <siprintf>:
 8008b0c:	b40e      	push	{r1, r2, r3}
 8008b0e:	b510      	push	{r4, lr}
 8008b10:	b09d      	sub	sp, #116	@ 0x74
 8008b12:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008b14:	9002      	str	r0, [sp, #8]
 8008b16:	9006      	str	r0, [sp, #24]
 8008b18:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008b1c:	480a      	ldr	r0, [pc, #40]	@ (8008b48 <siprintf+0x3c>)
 8008b1e:	9107      	str	r1, [sp, #28]
 8008b20:	9104      	str	r1, [sp, #16]
 8008b22:	490a      	ldr	r1, [pc, #40]	@ (8008b4c <siprintf+0x40>)
 8008b24:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b28:	9105      	str	r1, [sp, #20]
 8008b2a:	2400      	movs	r4, #0
 8008b2c:	a902      	add	r1, sp, #8
 8008b2e:	6800      	ldr	r0, [r0, #0]
 8008b30:	9301      	str	r3, [sp, #4]
 8008b32:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008b34:	f002 faf8 	bl	800b128 <_svfiprintf_r>
 8008b38:	9b02      	ldr	r3, [sp, #8]
 8008b3a:	701c      	strb	r4, [r3, #0]
 8008b3c:	b01d      	add	sp, #116	@ 0x74
 8008b3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b42:	b003      	add	sp, #12
 8008b44:	4770      	bx	lr
 8008b46:	bf00      	nop
 8008b48:	2400001c 	.word	0x2400001c
 8008b4c:	ffff0208 	.word	0xffff0208

08008b50 <__sread>:
 8008b50:	b510      	push	{r4, lr}
 8008b52:	460c      	mov	r4, r1
 8008b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b58:	f000 f86c 	bl	8008c34 <_read_r>
 8008b5c:	2800      	cmp	r0, #0
 8008b5e:	bfab      	itete	ge
 8008b60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008b62:	89a3      	ldrhlt	r3, [r4, #12]
 8008b64:	181b      	addge	r3, r3, r0
 8008b66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008b6a:	bfac      	ite	ge
 8008b6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008b6e:	81a3      	strhlt	r3, [r4, #12]
 8008b70:	bd10      	pop	{r4, pc}

08008b72 <__swrite>:
 8008b72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b76:	461f      	mov	r7, r3
 8008b78:	898b      	ldrh	r3, [r1, #12]
 8008b7a:	05db      	lsls	r3, r3, #23
 8008b7c:	4605      	mov	r5, r0
 8008b7e:	460c      	mov	r4, r1
 8008b80:	4616      	mov	r6, r2
 8008b82:	d505      	bpl.n	8008b90 <__swrite+0x1e>
 8008b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b88:	2302      	movs	r3, #2
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	f000 f840 	bl	8008c10 <_lseek_r>
 8008b90:	89a3      	ldrh	r3, [r4, #12]
 8008b92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b9a:	81a3      	strh	r3, [r4, #12]
 8008b9c:	4632      	mov	r2, r6
 8008b9e:	463b      	mov	r3, r7
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ba6:	f000 b857 	b.w	8008c58 <_write_r>

08008baa <__sseek>:
 8008baa:	b510      	push	{r4, lr}
 8008bac:	460c      	mov	r4, r1
 8008bae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bb2:	f000 f82d 	bl	8008c10 <_lseek_r>
 8008bb6:	1c43      	adds	r3, r0, #1
 8008bb8:	89a3      	ldrh	r3, [r4, #12]
 8008bba:	bf15      	itete	ne
 8008bbc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008bbe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008bc2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008bc6:	81a3      	strheq	r3, [r4, #12]
 8008bc8:	bf18      	it	ne
 8008bca:	81a3      	strhne	r3, [r4, #12]
 8008bcc:	bd10      	pop	{r4, pc}

08008bce <__sclose>:
 8008bce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bd2:	f000 b80d 	b.w	8008bf0 <_close_r>

08008bd6 <memset>:
 8008bd6:	4402      	add	r2, r0
 8008bd8:	4603      	mov	r3, r0
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d100      	bne.n	8008be0 <memset+0xa>
 8008bde:	4770      	bx	lr
 8008be0:	f803 1b01 	strb.w	r1, [r3], #1
 8008be4:	e7f9      	b.n	8008bda <memset+0x4>
	...

08008be8 <_localeconv_r>:
 8008be8:	4800      	ldr	r0, [pc, #0]	@ (8008bec <_localeconv_r+0x4>)
 8008bea:	4770      	bx	lr
 8008bec:	2400015c 	.word	0x2400015c

08008bf0 <_close_r>:
 8008bf0:	b538      	push	{r3, r4, r5, lr}
 8008bf2:	4d06      	ldr	r5, [pc, #24]	@ (8008c0c <_close_r+0x1c>)
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	4604      	mov	r4, r0
 8008bf8:	4608      	mov	r0, r1
 8008bfa:	602b      	str	r3, [r5, #0]
 8008bfc:	f7f9 f846 	bl	8001c8c <_close>
 8008c00:	1c43      	adds	r3, r0, #1
 8008c02:	d102      	bne.n	8008c0a <_close_r+0x1a>
 8008c04:	682b      	ldr	r3, [r5, #0]
 8008c06:	b103      	cbz	r3, 8008c0a <_close_r+0x1a>
 8008c08:	6023      	str	r3, [r4, #0]
 8008c0a:	bd38      	pop	{r3, r4, r5, pc}
 8008c0c:	240004f0 	.word	0x240004f0

08008c10 <_lseek_r>:
 8008c10:	b538      	push	{r3, r4, r5, lr}
 8008c12:	4d07      	ldr	r5, [pc, #28]	@ (8008c30 <_lseek_r+0x20>)
 8008c14:	4604      	mov	r4, r0
 8008c16:	4608      	mov	r0, r1
 8008c18:	4611      	mov	r1, r2
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	602a      	str	r2, [r5, #0]
 8008c1e:	461a      	mov	r2, r3
 8008c20:	f7f9 f85b 	bl	8001cda <_lseek>
 8008c24:	1c43      	adds	r3, r0, #1
 8008c26:	d102      	bne.n	8008c2e <_lseek_r+0x1e>
 8008c28:	682b      	ldr	r3, [r5, #0]
 8008c2a:	b103      	cbz	r3, 8008c2e <_lseek_r+0x1e>
 8008c2c:	6023      	str	r3, [r4, #0]
 8008c2e:	bd38      	pop	{r3, r4, r5, pc}
 8008c30:	240004f0 	.word	0x240004f0

08008c34 <_read_r>:
 8008c34:	b538      	push	{r3, r4, r5, lr}
 8008c36:	4d07      	ldr	r5, [pc, #28]	@ (8008c54 <_read_r+0x20>)
 8008c38:	4604      	mov	r4, r0
 8008c3a:	4608      	mov	r0, r1
 8008c3c:	4611      	mov	r1, r2
 8008c3e:	2200      	movs	r2, #0
 8008c40:	602a      	str	r2, [r5, #0]
 8008c42:	461a      	mov	r2, r3
 8008c44:	f7f8 ffe9 	bl	8001c1a <_read>
 8008c48:	1c43      	adds	r3, r0, #1
 8008c4a:	d102      	bne.n	8008c52 <_read_r+0x1e>
 8008c4c:	682b      	ldr	r3, [r5, #0]
 8008c4e:	b103      	cbz	r3, 8008c52 <_read_r+0x1e>
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	bd38      	pop	{r3, r4, r5, pc}
 8008c54:	240004f0 	.word	0x240004f0

08008c58 <_write_r>:
 8008c58:	b538      	push	{r3, r4, r5, lr}
 8008c5a:	4d07      	ldr	r5, [pc, #28]	@ (8008c78 <_write_r+0x20>)
 8008c5c:	4604      	mov	r4, r0
 8008c5e:	4608      	mov	r0, r1
 8008c60:	4611      	mov	r1, r2
 8008c62:	2200      	movs	r2, #0
 8008c64:	602a      	str	r2, [r5, #0]
 8008c66:	461a      	mov	r2, r3
 8008c68:	f7f8 fff4 	bl	8001c54 <_write>
 8008c6c:	1c43      	adds	r3, r0, #1
 8008c6e:	d102      	bne.n	8008c76 <_write_r+0x1e>
 8008c70:	682b      	ldr	r3, [r5, #0]
 8008c72:	b103      	cbz	r3, 8008c76 <_write_r+0x1e>
 8008c74:	6023      	str	r3, [r4, #0]
 8008c76:	bd38      	pop	{r3, r4, r5, pc}
 8008c78:	240004f0 	.word	0x240004f0

08008c7c <__errno>:
 8008c7c:	4b01      	ldr	r3, [pc, #4]	@ (8008c84 <__errno+0x8>)
 8008c7e:	6818      	ldr	r0, [r3, #0]
 8008c80:	4770      	bx	lr
 8008c82:	bf00      	nop
 8008c84:	2400001c 	.word	0x2400001c

08008c88 <__libc_init_array>:
 8008c88:	b570      	push	{r4, r5, r6, lr}
 8008c8a:	4d0d      	ldr	r5, [pc, #52]	@ (8008cc0 <__libc_init_array+0x38>)
 8008c8c:	4c0d      	ldr	r4, [pc, #52]	@ (8008cc4 <__libc_init_array+0x3c>)
 8008c8e:	1b64      	subs	r4, r4, r5
 8008c90:	10a4      	asrs	r4, r4, #2
 8008c92:	2600      	movs	r6, #0
 8008c94:	42a6      	cmp	r6, r4
 8008c96:	d109      	bne.n	8008cac <__libc_init_array+0x24>
 8008c98:	4d0b      	ldr	r5, [pc, #44]	@ (8008cc8 <__libc_init_array+0x40>)
 8008c9a:	4c0c      	ldr	r4, [pc, #48]	@ (8008ccc <__libc_init_array+0x44>)
 8008c9c:	f003 fab6 	bl	800c20c <_init>
 8008ca0:	1b64      	subs	r4, r4, r5
 8008ca2:	10a4      	asrs	r4, r4, #2
 8008ca4:	2600      	movs	r6, #0
 8008ca6:	42a6      	cmp	r6, r4
 8008ca8:	d105      	bne.n	8008cb6 <__libc_init_array+0x2e>
 8008caa:	bd70      	pop	{r4, r5, r6, pc}
 8008cac:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cb0:	4798      	blx	r3
 8008cb2:	3601      	adds	r6, #1
 8008cb4:	e7ee      	b.n	8008c94 <__libc_init_array+0xc>
 8008cb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cba:	4798      	blx	r3
 8008cbc:	3601      	adds	r6, #1
 8008cbe:	e7f2      	b.n	8008ca6 <__libc_init_array+0x1e>
 8008cc0:	0800c6ec 	.word	0x0800c6ec
 8008cc4:	0800c6ec 	.word	0x0800c6ec
 8008cc8:	0800c6ec 	.word	0x0800c6ec
 8008ccc:	0800c6f0 	.word	0x0800c6f0

08008cd0 <__retarget_lock_init_recursive>:
 8008cd0:	4770      	bx	lr

08008cd2 <__retarget_lock_acquire_recursive>:
 8008cd2:	4770      	bx	lr

08008cd4 <__retarget_lock_release_recursive>:
 8008cd4:	4770      	bx	lr
	...

08008cd8 <nanf>:
 8008cd8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008ce0 <nanf+0x8>
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	7fc00000 	.word	0x7fc00000

08008ce4 <quorem>:
 8008ce4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ce8:	6903      	ldr	r3, [r0, #16]
 8008cea:	690c      	ldr	r4, [r1, #16]
 8008cec:	42a3      	cmp	r3, r4
 8008cee:	4607      	mov	r7, r0
 8008cf0:	db7e      	blt.n	8008df0 <quorem+0x10c>
 8008cf2:	3c01      	subs	r4, #1
 8008cf4:	f101 0814 	add.w	r8, r1, #20
 8008cf8:	00a3      	lsls	r3, r4, #2
 8008cfa:	f100 0514 	add.w	r5, r0, #20
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d04:	9301      	str	r3, [sp, #4]
 8008d06:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008d0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d0e:	3301      	adds	r3, #1
 8008d10:	429a      	cmp	r2, r3
 8008d12:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008d16:	fbb2 f6f3 	udiv	r6, r2, r3
 8008d1a:	d32e      	bcc.n	8008d7a <quorem+0x96>
 8008d1c:	f04f 0a00 	mov.w	sl, #0
 8008d20:	46c4      	mov	ip, r8
 8008d22:	46ae      	mov	lr, r5
 8008d24:	46d3      	mov	fp, sl
 8008d26:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008d2a:	b298      	uxth	r0, r3
 8008d2c:	fb06 a000 	mla	r0, r6, r0, sl
 8008d30:	0c02      	lsrs	r2, r0, #16
 8008d32:	0c1b      	lsrs	r3, r3, #16
 8008d34:	fb06 2303 	mla	r3, r6, r3, r2
 8008d38:	f8de 2000 	ldr.w	r2, [lr]
 8008d3c:	b280      	uxth	r0, r0
 8008d3e:	b292      	uxth	r2, r2
 8008d40:	1a12      	subs	r2, r2, r0
 8008d42:	445a      	add	r2, fp
 8008d44:	f8de 0000 	ldr.w	r0, [lr]
 8008d48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008d52:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008d56:	b292      	uxth	r2, r2
 8008d58:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008d5c:	45e1      	cmp	r9, ip
 8008d5e:	f84e 2b04 	str.w	r2, [lr], #4
 8008d62:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008d66:	d2de      	bcs.n	8008d26 <quorem+0x42>
 8008d68:	9b00      	ldr	r3, [sp, #0]
 8008d6a:	58eb      	ldr	r3, [r5, r3]
 8008d6c:	b92b      	cbnz	r3, 8008d7a <quorem+0x96>
 8008d6e:	9b01      	ldr	r3, [sp, #4]
 8008d70:	3b04      	subs	r3, #4
 8008d72:	429d      	cmp	r5, r3
 8008d74:	461a      	mov	r2, r3
 8008d76:	d32f      	bcc.n	8008dd8 <quorem+0xf4>
 8008d78:	613c      	str	r4, [r7, #16]
 8008d7a:	4638      	mov	r0, r7
 8008d7c:	f001 f956 	bl	800a02c <__mcmp>
 8008d80:	2800      	cmp	r0, #0
 8008d82:	db25      	blt.n	8008dd0 <quorem+0xec>
 8008d84:	4629      	mov	r1, r5
 8008d86:	2000      	movs	r0, #0
 8008d88:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d8c:	f8d1 c000 	ldr.w	ip, [r1]
 8008d90:	fa1f fe82 	uxth.w	lr, r2
 8008d94:	fa1f f38c 	uxth.w	r3, ip
 8008d98:	eba3 030e 	sub.w	r3, r3, lr
 8008d9c:	4403      	add	r3, r0
 8008d9e:	0c12      	lsrs	r2, r2, #16
 8008da0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008da4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dae:	45c1      	cmp	r9, r8
 8008db0:	f841 3b04 	str.w	r3, [r1], #4
 8008db4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008db8:	d2e6      	bcs.n	8008d88 <quorem+0xa4>
 8008dba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008dbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008dc2:	b922      	cbnz	r2, 8008dce <quorem+0xea>
 8008dc4:	3b04      	subs	r3, #4
 8008dc6:	429d      	cmp	r5, r3
 8008dc8:	461a      	mov	r2, r3
 8008dca:	d30b      	bcc.n	8008de4 <quorem+0x100>
 8008dcc:	613c      	str	r4, [r7, #16]
 8008dce:	3601      	adds	r6, #1
 8008dd0:	4630      	mov	r0, r6
 8008dd2:	b003      	add	sp, #12
 8008dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dd8:	6812      	ldr	r2, [r2, #0]
 8008dda:	3b04      	subs	r3, #4
 8008ddc:	2a00      	cmp	r2, #0
 8008dde:	d1cb      	bne.n	8008d78 <quorem+0x94>
 8008de0:	3c01      	subs	r4, #1
 8008de2:	e7c6      	b.n	8008d72 <quorem+0x8e>
 8008de4:	6812      	ldr	r2, [r2, #0]
 8008de6:	3b04      	subs	r3, #4
 8008de8:	2a00      	cmp	r2, #0
 8008dea:	d1ef      	bne.n	8008dcc <quorem+0xe8>
 8008dec:	3c01      	subs	r4, #1
 8008dee:	e7ea      	b.n	8008dc6 <quorem+0xe2>
 8008df0:	2000      	movs	r0, #0
 8008df2:	e7ee      	b.n	8008dd2 <quorem+0xee>
 8008df4:	0000      	movs	r0, r0
	...

08008df8 <_dtoa_r>:
 8008df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dfc:	ed2d 8b02 	vpush	{d8}
 8008e00:	69c7      	ldr	r7, [r0, #28]
 8008e02:	b091      	sub	sp, #68	@ 0x44
 8008e04:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008e08:	ec55 4b10 	vmov	r4, r5, d0
 8008e0c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8008e0e:	9107      	str	r1, [sp, #28]
 8008e10:	4681      	mov	r9, r0
 8008e12:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e14:	930d      	str	r3, [sp, #52]	@ 0x34
 8008e16:	b97f      	cbnz	r7, 8008e38 <_dtoa_r+0x40>
 8008e18:	2010      	movs	r0, #16
 8008e1a:	f000 fd95 	bl	8009948 <malloc>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	f8c9 001c 	str.w	r0, [r9, #28]
 8008e24:	b920      	cbnz	r0, 8008e30 <_dtoa_r+0x38>
 8008e26:	4ba0      	ldr	r3, [pc, #640]	@ (80090a8 <_dtoa_r+0x2b0>)
 8008e28:	21ef      	movs	r1, #239	@ 0xef
 8008e2a:	48a0      	ldr	r0, [pc, #640]	@ (80090ac <_dtoa_r+0x2b4>)
 8008e2c:	f002 fb78 	bl	800b520 <__assert_func>
 8008e30:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008e34:	6007      	str	r7, [r0, #0]
 8008e36:	60c7      	str	r7, [r0, #12]
 8008e38:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e3c:	6819      	ldr	r1, [r3, #0]
 8008e3e:	b159      	cbz	r1, 8008e58 <_dtoa_r+0x60>
 8008e40:	685a      	ldr	r2, [r3, #4]
 8008e42:	604a      	str	r2, [r1, #4]
 8008e44:	2301      	movs	r3, #1
 8008e46:	4093      	lsls	r3, r2
 8008e48:	608b      	str	r3, [r1, #8]
 8008e4a:	4648      	mov	r0, r9
 8008e4c:	f000 fe72 	bl	8009b34 <_Bfree>
 8008e50:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e54:	2200      	movs	r2, #0
 8008e56:	601a      	str	r2, [r3, #0]
 8008e58:	1e2b      	subs	r3, r5, #0
 8008e5a:	bfbb      	ittet	lt
 8008e5c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008e60:	9303      	strlt	r3, [sp, #12]
 8008e62:	2300      	movge	r3, #0
 8008e64:	2201      	movlt	r2, #1
 8008e66:	bfac      	ite	ge
 8008e68:	6033      	strge	r3, [r6, #0]
 8008e6a:	6032      	strlt	r2, [r6, #0]
 8008e6c:	4b90      	ldr	r3, [pc, #576]	@ (80090b0 <_dtoa_r+0x2b8>)
 8008e6e:	9e03      	ldr	r6, [sp, #12]
 8008e70:	43b3      	bics	r3, r6
 8008e72:	d110      	bne.n	8008e96 <_dtoa_r+0x9e>
 8008e74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008e76:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008e7a:	6013      	str	r3, [r2, #0]
 8008e7c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8008e80:	4323      	orrs	r3, r4
 8008e82:	f000 84e6 	beq.w	8009852 <_dtoa_r+0xa5a>
 8008e86:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008e88:	4f8a      	ldr	r7, [pc, #552]	@ (80090b4 <_dtoa_r+0x2bc>)
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	f000 84e8 	beq.w	8009860 <_dtoa_r+0xa68>
 8008e90:	1cfb      	adds	r3, r7, #3
 8008e92:	f000 bce3 	b.w	800985c <_dtoa_r+0xa64>
 8008e96:	ed9d 8b02 	vldr	d8, [sp, #8]
 8008e9a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ea2:	d10a      	bne.n	8008eba <_dtoa_r+0xc2>
 8008ea4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	6013      	str	r3, [r2, #0]
 8008eaa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008eac:	b113      	cbz	r3, 8008eb4 <_dtoa_r+0xbc>
 8008eae:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008eb0:	4b81      	ldr	r3, [pc, #516]	@ (80090b8 <_dtoa_r+0x2c0>)
 8008eb2:	6013      	str	r3, [r2, #0]
 8008eb4:	4f81      	ldr	r7, [pc, #516]	@ (80090bc <_dtoa_r+0x2c4>)
 8008eb6:	f000 bcd3 	b.w	8009860 <_dtoa_r+0xa68>
 8008eba:	aa0e      	add	r2, sp, #56	@ 0x38
 8008ebc:	a90f      	add	r1, sp, #60	@ 0x3c
 8008ebe:	4648      	mov	r0, r9
 8008ec0:	eeb0 0b48 	vmov.f64	d0, d8
 8008ec4:	f001 f9d2 	bl	800a26c <__d2b>
 8008ec8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8008ecc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ece:	9001      	str	r0, [sp, #4]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d045      	beq.n	8008f60 <_dtoa_r+0x168>
 8008ed4:	eeb0 7b48 	vmov.f64	d7, d8
 8008ed8:	ee18 1a90 	vmov	r1, s17
 8008edc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008ee0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8008ee4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008ee8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008eec:	2500      	movs	r5, #0
 8008eee:	ee07 1a90 	vmov	s15, r1
 8008ef2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8008ef6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8009090 <_dtoa_r+0x298>
 8008efa:	ee37 7b46 	vsub.f64	d7, d7, d6
 8008efe:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8009098 <_dtoa_r+0x2a0>
 8008f02:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008f06:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80090a0 <_dtoa_r+0x2a8>
 8008f0a:	ee07 3a90 	vmov	s15, r3
 8008f0e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008f12:	eeb0 7b46 	vmov.f64	d7, d6
 8008f16:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008f1a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008f1e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f26:	ee16 8a90 	vmov	r8, s13
 8008f2a:	d508      	bpl.n	8008f3e <_dtoa_r+0x146>
 8008f2c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008f30:	eeb4 6b47 	vcmp.f64	d6, d7
 8008f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f38:	bf18      	it	ne
 8008f3a:	f108 38ff 	addne.w	r8, r8, #4294967295
 8008f3e:	f1b8 0f16 	cmp.w	r8, #22
 8008f42:	d82b      	bhi.n	8008f9c <_dtoa_r+0x1a4>
 8008f44:	495e      	ldr	r1, [pc, #376]	@ (80090c0 <_dtoa_r+0x2c8>)
 8008f46:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8008f4a:	ed91 7b00 	vldr	d7, [r1]
 8008f4e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f56:	d501      	bpl.n	8008f5c <_dtoa_r+0x164>
 8008f58:	f108 38ff 	add.w	r8, r8, #4294967295
 8008f5c:	2100      	movs	r1, #0
 8008f5e:	e01e      	b.n	8008f9e <_dtoa_r+0x1a6>
 8008f60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f62:	4413      	add	r3, r2
 8008f64:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8008f68:	2920      	cmp	r1, #32
 8008f6a:	bfc1      	itttt	gt
 8008f6c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8008f70:	408e      	lslgt	r6, r1
 8008f72:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8008f76:	fa24 f101 	lsrgt.w	r1, r4, r1
 8008f7a:	bfd6      	itet	le
 8008f7c:	f1c1 0120 	rsble	r1, r1, #32
 8008f80:	4331      	orrgt	r1, r6
 8008f82:	fa04 f101 	lslle.w	r1, r4, r1
 8008f86:	ee07 1a90 	vmov	s15, r1
 8008f8a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008f8e:	3b01      	subs	r3, #1
 8008f90:	ee17 1a90 	vmov	r1, s15
 8008f94:	2501      	movs	r5, #1
 8008f96:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8008f9a:	e7a8      	b.n	8008eee <_dtoa_r+0xf6>
 8008f9c:	2101      	movs	r1, #1
 8008f9e:	1ad2      	subs	r2, r2, r3
 8008fa0:	1e53      	subs	r3, r2, #1
 8008fa2:	9306      	str	r3, [sp, #24]
 8008fa4:	bf45      	ittet	mi
 8008fa6:	f1c2 0301 	rsbmi	r3, r2, #1
 8008faa:	9304      	strmi	r3, [sp, #16]
 8008fac:	2300      	movpl	r3, #0
 8008fae:	2300      	movmi	r3, #0
 8008fb0:	bf4c      	ite	mi
 8008fb2:	9306      	strmi	r3, [sp, #24]
 8008fb4:	9304      	strpl	r3, [sp, #16]
 8008fb6:	f1b8 0f00 	cmp.w	r8, #0
 8008fba:	910c      	str	r1, [sp, #48]	@ 0x30
 8008fbc:	db18      	blt.n	8008ff0 <_dtoa_r+0x1f8>
 8008fbe:	9b06      	ldr	r3, [sp, #24]
 8008fc0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008fc4:	4443      	add	r3, r8
 8008fc6:	9306      	str	r3, [sp, #24]
 8008fc8:	2300      	movs	r3, #0
 8008fca:	9a07      	ldr	r2, [sp, #28]
 8008fcc:	2a09      	cmp	r2, #9
 8008fce:	d845      	bhi.n	800905c <_dtoa_r+0x264>
 8008fd0:	2a05      	cmp	r2, #5
 8008fd2:	bfc4      	itt	gt
 8008fd4:	3a04      	subgt	r2, #4
 8008fd6:	9207      	strgt	r2, [sp, #28]
 8008fd8:	9a07      	ldr	r2, [sp, #28]
 8008fda:	f1a2 0202 	sub.w	r2, r2, #2
 8008fde:	bfcc      	ite	gt
 8008fe0:	2400      	movgt	r4, #0
 8008fe2:	2401      	movle	r4, #1
 8008fe4:	2a03      	cmp	r2, #3
 8008fe6:	d844      	bhi.n	8009072 <_dtoa_r+0x27a>
 8008fe8:	e8df f002 	tbb	[pc, r2]
 8008fec:	0b173634 	.word	0x0b173634
 8008ff0:	9b04      	ldr	r3, [sp, #16]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	eba3 0308 	sub.w	r3, r3, r8
 8008ff8:	9304      	str	r3, [sp, #16]
 8008ffa:	920a      	str	r2, [sp, #40]	@ 0x28
 8008ffc:	f1c8 0300 	rsb	r3, r8, #0
 8009000:	e7e3      	b.n	8008fca <_dtoa_r+0x1d2>
 8009002:	2201      	movs	r2, #1
 8009004:	9208      	str	r2, [sp, #32]
 8009006:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009008:	eb08 0b02 	add.w	fp, r8, r2
 800900c:	f10b 0a01 	add.w	sl, fp, #1
 8009010:	4652      	mov	r2, sl
 8009012:	2a01      	cmp	r2, #1
 8009014:	bfb8      	it	lt
 8009016:	2201      	movlt	r2, #1
 8009018:	e006      	b.n	8009028 <_dtoa_r+0x230>
 800901a:	2201      	movs	r2, #1
 800901c:	9208      	str	r2, [sp, #32]
 800901e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009020:	2a00      	cmp	r2, #0
 8009022:	dd29      	ble.n	8009078 <_dtoa_r+0x280>
 8009024:	4693      	mov	fp, r2
 8009026:	4692      	mov	sl, r2
 8009028:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800902c:	2100      	movs	r1, #0
 800902e:	2004      	movs	r0, #4
 8009030:	f100 0614 	add.w	r6, r0, #20
 8009034:	4296      	cmp	r6, r2
 8009036:	d926      	bls.n	8009086 <_dtoa_r+0x28e>
 8009038:	6079      	str	r1, [r7, #4]
 800903a:	4648      	mov	r0, r9
 800903c:	9305      	str	r3, [sp, #20]
 800903e:	f000 fd39 	bl	8009ab4 <_Balloc>
 8009042:	9b05      	ldr	r3, [sp, #20]
 8009044:	4607      	mov	r7, r0
 8009046:	2800      	cmp	r0, #0
 8009048:	d13e      	bne.n	80090c8 <_dtoa_r+0x2d0>
 800904a:	4b1e      	ldr	r3, [pc, #120]	@ (80090c4 <_dtoa_r+0x2cc>)
 800904c:	4602      	mov	r2, r0
 800904e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009052:	e6ea      	b.n	8008e2a <_dtoa_r+0x32>
 8009054:	2200      	movs	r2, #0
 8009056:	e7e1      	b.n	800901c <_dtoa_r+0x224>
 8009058:	2200      	movs	r2, #0
 800905a:	e7d3      	b.n	8009004 <_dtoa_r+0x20c>
 800905c:	2401      	movs	r4, #1
 800905e:	2200      	movs	r2, #0
 8009060:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8009064:	f04f 3bff 	mov.w	fp, #4294967295
 8009068:	2100      	movs	r1, #0
 800906a:	46da      	mov	sl, fp
 800906c:	2212      	movs	r2, #18
 800906e:	9109      	str	r1, [sp, #36]	@ 0x24
 8009070:	e7da      	b.n	8009028 <_dtoa_r+0x230>
 8009072:	2201      	movs	r2, #1
 8009074:	9208      	str	r2, [sp, #32]
 8009076:	e7f5      	b.n	8009064 <_dtoa_r+0x26c>
 8009078:	f04f 0b01 	mov.w	fp, #1
 800907c:	46da      	mov	sl, fp
 800907e:	465a      	mov	r2, fp
 8009080:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8009084:	e7d0      	b.n	8009028 <_dtoa_r+0x230>
 8009086:	3101      	adds	r1, #1
 8009088:	0040      	lsls	r0, r0, #1
 800908a:	e7d1      	b.n	8009030 <_dtoa_r+0x238>
 800908c:	f3af 8000 	nop.w
 8009090:	636f4361 	.word	0x636f4361
 8009094:	3fd287a7 	.word	0x3fd287a7
 8009098:	8b60c8b3 	.word	0x8b60c8b3
 800909c:	3fc68a28 	.word	0x3fc68a28
 80090a0:	509f79fb 	.word	0x509f79fb
 80090a4:	3fd34413 	.word	0x3fd34413
 80090a8:	0800c2fe 	.word	0x0800c2fe
 80090ac:	0800c315 	.word	0x0800c315
 80090b0:	7ff00000 	.word	0x7ff00000
 80090b4:	0800c2fa 	.word	0x0800c2fa
 80090b8:	0800c2c9 	.word	0x0800c2c9
 80090bc:	0800c2c8 	.word	0x0800c2c8
 80090c0:	0800c4c8 	.word	0x0800c4c8
 80090c4:	0800c36d 	.word	0x0800c36d
 80090c8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80090cc:	f1ba 0f0e 	cmp.w	sl, #14
 80090d0:	6010      	str	r0, [r2, #0]
 80090d2:	d86e      	bhi.n	80091b2 <_dtoa_r+0x3ba>
 80090d4:	2c00      	cmp	r4, #0
 80090d6:	d06c      	beq.n	80091b2 <_dtoa_r+0x3ba>
 80090d8:	f1b8 0f00 	cmp.w	r8, #0
 80090dc:	f340 80b4 	ble.w	8009248 <_dtoa_r+0x450>
 80090e0:	4ac8      	ldr	r2, [pc, #800]	@ (8009404 <_dtoa_r+0x60c>)
 80090e2:	f008 010f 	and.w	r1, r8, #15
 80090e6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80090ea:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80090ee:	ed92 7b00 	vldr	d7, [r2]
 80090f2:	ea4f 1128 	mov.w	r1, r8, asr #4
 80090f6:	f000 809b 	beq.w	8009230 <_dtoa_r+0x438>
 80090fa:	4ac3      	ldr	r2, [pc, #780]	@ (8009408 <_dtoa_r+0x610>)
 80090fc:	ed92 6b08 	vldr	d6, [r2, #32]
 8009100:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8009104:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009108:	f001 010f 	and.w	r1, r1, #15
 800910c:	2203      	movs	r2, #3
 800910e:	48be      	ldr	r0, [pc, #760]	@ (8009408 <_dtoa_r+0x610>)
 8009110:	2900      	cmp	r1, #0
 8009112:	f040 808f 	bne.w	8009234 <_dtoa_r+0x43c>
 8009116:	ed9d 6b02 	vldr	d6, [sp, #8]
 800911a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800911e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009122:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009124:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009128:	2900      	cmp	r1, #0
 800912a:	f000 80b3 	beq.w	8009294 <_dtoa_r+0x49c>
 800912e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8009132:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800913a:	f140 80ab 	bpl.w	8009294 <_dtoa_r+0x49c>
 800913e:	f1ba 0f00 	cmp.w	sl, #0
 8009142:	f000 80a7 	beq.w	8009294 <_dtoa_r+0x49c>
 8009146:	f1bb 0f00 	cmp.w	fp, #0
 800914a:	dd30      	ble.n	80091ae <_dtoa_r+0x3b6>
 800914c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8009150:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009154:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009158:	f108 31ff 	add.w	r1, r8, #4294967295
 800915c:	9105      	str	r1, [sp, #20]
 800915e:	3201      	adds	r2, #1
 8009160:	465c      	mov	r4, fp
 8009162:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009166:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800916a:	ee07 2a90 	vmov	s15, r2
 800916e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009172:	eea7 5b06 	vfma.f64	d5, d7, d6
 8009176:	ee15 2a90 	vmov	r2, s11
 800917a:	ec51 0b15 	vmov	r0, r1, d5
 800917e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8009182:	2c00      	cmp	r4, #0
 8009184:	f040 808a 	bne.w	800929c <_dtoa_r+0x4a4>
 8009188:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800918c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009190:	ec41 0b17 	vmov	d7, r0, r1
 8009194:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800919c:	f300 826a 	bgt.w	8009674 <_dtoa_r+0x87c>
 80091a0:	eeb1 7b47 	vneg.f64	d7, d7
 80091a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80091a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091ac:	d423      	bmi.n	80091f6 <_dtoa_r+0x3fe>
 80091ae:	ed8d 8b02 	vstr	d8, [sp, #8]
 80091b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80091b4:	2a00      	cmp	r2, #0
 80091b6:	f2c0 8129 	blt.w	800940c <_dtoa_r+0x614>
 80091ba:	f1b8 0f0e 	cmp.w	r8, #14
 80091be:	f300 8125 	bgt.w	800940c <_dtoa_r+0x614>
 80091c2:	4b90      	ldr	r3, [pc, #576]	@ (8009404 <_dtoa_r+0x60c>)
 80091c4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80091c8:	ed93 6b00 	vldr	d6, [r3]
 80091cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f280 80c8 	bge.w	8009364 <_dtoa_r+0x56c>
 80091d4:	f1ba 0f00 	cmp.w	sl, #0
 80091d8:	f300 80c4 	bgt.w	8009364 <_dtoa_r+0x56c>
 80091dc:	d10b      	bne.n	80091f6 <_dtoa_r+0x3fe>
 80091de:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80091e2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80091e6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80091ea:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80091ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091f2:	f2c0 823c 	blt.w	800966e <_dtoa_r+0x876>
 80091f6:	2400      	movs	r4, #0
 80091f8:	4625      	mov	r5, r4
 80091fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091fc:	43db      	mvns	r3, r3
 80091fe:	9305      	str	r3, [sp, #20]
 8009200:	463e      	mov	r6, r7
 8009202:	f04f 0800 	mov.w	r8, #0
 8009206:	4621      	mov	r1, r4
 8009208:	4648      	mov	r0, r9
 800920a:	f000 fc93 	bl	8009b34 <_Bfree>
 800920e:	2d00      	cmp	r5, #0
 8009210:	f000 80a2 	beq.w	8009358 <_dtoa_r+0x560>
 8009214:	f1b8 0f00 	cmp.w	r8, #0
 8009218:	d005      	beq.n	8009226 <_dtoa_r+0x42e>
 800921a:	45a8      	cmp	r8, r5
 800921c:	d003      	beq.n	8009226 <_dtoa_r+0x42e>
 800921e:	4641      	mov	r1, r8
 8009220:	4648      	mov	r0, r9
 8009222:	f000 fc87 	bl	8009b34 <_Bfree>
 8009226:	4629      	mov	r1, r5
 8009228:	4648      	mov	r0, r9
 800922a:	f000 fc83 	bl	8009b34 <_Bfree>
 800922e:	e093      	b.n	8009358 <_dtoa_r+0x560>
 8009230:	2202      	movs	r2, #2
 8009232:	e76c      	b.n	800910e <_dtoa_r+0x316>
 8009234:	07cc      	lsls	r4, r1, #31
 8009236:	d504      	bpl.n	8009242 <_dtoa_r+0x44a>
 8009238:	ed90 6b00 	vldr	d6, [r0]
 800923c:	3201      	adds	r2, #1
 800923e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009242:	1049      	asrs	r1, r1, #1
 8009244:	3008      	adds	r0, #8
 8009246:	e763      	b.n	8009110 <_dtoa_r+0x318>
 8009248:	d022      	beq.n	8009290 <_dtoa_r+0x498>
 800924a:	f1c8 0100 	rsb	r1, r8, #0
 800924e:	4a6d      	ldr	r2, [pc, #436]	@ (8009404 <_dtoa_r+0x60c>)
 8009250:	f001 000f 	and.w	r0, r1, #15
 8009254:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009258:	ed92 7b00 	vldr	d7, [r2]
 800925c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8009260:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009264:	4868      	ldr	r0, [pc, #416]	@ (8009408 <_dtoa_r+0x610>)
 8009266:	1109      	asrs	r1, r1, #4
 8009268:	2400      	movs	r4, #0
 800926a:	2202      	movs	r2, #2
 800926c:	b929      	cbnz	r1, 800927a <_dtoa_r+0x482>
 800926e:	2c00      	cmp	r4, #0
 8009270:	f43f af57 	beq.w	8009122 <_dtoa_r+0x32a>
 8009274:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009278:	e753      	b.n	8009122 <_dtoa_r+0x32a>
 800927a:	07ce      	lsls	r6, r1, #31
 800927c:	d505      	bpl.n	800928a <_dtoa_r+0x492>
 800927e:	ed90 6b00 	vldr	d6, [r0]
 8009282:	3201      	adds	r2, #1
 8009284:	2401      	movs	r4, #1
 8009286:	ee27 7b06 	vmul.f64	d7, d7, d6
 800928a:	1049      	asrs	r1, r1, #1
 800928c:	3008      	adds	r0, #8
 800928e:	e7ed      	b.n	800926c <_dtoa_r+0x474>
 8009290:	2202      	movs	r2, #2
 8009292:	e746      	b.n	8009122 <_dtoa_r+0x32a>
 8009294:	f8cd 8014 	str.w	r8, [sp, #20]
 8009298:	4654      	mov	r4, sl
 800929a:	e762      	b.n	8009162 <_dtoa_r+0x36a>
 800929c:	4a59      	ldr	r2, [pc, #356]	@ (8009404 <_dtoa_r+0x60c>)
 800929e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80092a2:	ed12 4b02 	vldr	d4, [r2, #-8]
 80092a6:	9a08      	ldr	r2, [sp, #32]
 80092a8:	ec41 0b17 	vmov	d7, r0, r1
 80092ac:	443c      	add	r4, r7
 80092ae:	b34a      	cbz	r2, 8009304 <_dtoa_r+0x50c>
 80092b0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80092b4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80092b8:	463e      	mov	r6, r7
 80092ba:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80092be:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80092c2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80092c6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80092ca:	ee14 2a90 	vmov	r2, s9
 80092ce:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80092d2:	3230      	adds	r2, #48	@ 0x30
 80092d4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80092d8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80092dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092e0:	f806 2b01 	strb.w	r2, [r6], #1
 80092e4:	d438      	bmi.n	8009358 <_dtoa_r+0x560>
 80092e6:	ee32 5b46 	vsub.f64	d5, d2, d6
 80092ea:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80092ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f2:	d46e      	bmi.n	80093d2 <_dtoa_r+0x5da>
 80092f4:	42a6      	cmp	r6, r4
 80092f6:	f43f af5a 	beq.w	80091ae <_dtoa_r+0x3b6>
 80092fa:	ee27 7b03 	vmul.f64	d7, d7, d3
 80092fe:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009302:	e7e0      	b.n	80092c6 <_dtoa_r+0x4ce>
 8009304:	4621      	mov	r1, r4
 8009306:	463e      	mov	r6, r7
 8009308:	ee27 7b04 	vmul.f64	d7, d7, d4
 800930c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8009310:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009314:	ee14 2a90 	vmov	r2, s9
 8009318:	3230      	adds	r2, #48	@ 0x30
 800931a:	f806 2b01 	strb.w	r2, [r6], #1
 800931e:	42a6      	cmp	r6, r4
 8009320:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009324:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009328:	d119      	bne.n	800935e <_dtoa_r+0x566>
 800932a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800932e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009332:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800933a:	dc4a      	bgt.n	80093d2 <_dtoa_r+0x5da>
 800933c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8009340:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8009344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009348:	f57f af31 	bpl.w	80091ae <_dtoa_r+0x3b6>
 800934c:	460e      	mov	r6, r1
 800934e:	3901      	subs	r1, #1
 8009350:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009354:	2b30      	cmp	r3, #48	@ 0x30
 8009356:	d0f9      	beq.n	800934c <_dtoa_r+0x554>
 8009358:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800935c:	e027      	b.n	80093ae <_dtoa_r+0x5b6>
 800935e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009362:	e7d5      	b.n	8009310 <_dtoa_r+0x518>
 8009364:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009368:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800936c:	463e      	mov	r6, r7
 800936e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8009372:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8009376:	ee15 3a10 	vmov	r3, s10
 800937a:	3330      	adds	r3, #48	@ 0x30
 800937c:	f806 3b01 	strb.w	r3, [r6], #1
 8009380:	1bf3      	subs	r3, r6, r7
 8009382:	459a      	cmp	sl, r3
 8009384:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009388:	eea3 7b46 	vfms.f64	d7, d3, d6
 800938c:	d132      	bne.n	80093f4 <_dtoa_r+0x5fc>
 800938e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009392:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800939a:	dc18      	bgt.n	80093ce <_dtoa_r+0x5d6>
 800939c:	eeb4 7b46 	vcmp.f64	d7, d6
 80093a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093a4:	d103      	bne.n	80093ae <_dtoa_r+0x5b6>
 80093a6:	ee15 3a10 	vmov	r3, s10
 80093aa:	07db      	lsls	r3, r3, #31
 80093ac:	d40f      	bmi.n	80093ce <_dtoa_r+0x5d6>
 80093ae:	9901      	ldr	r1, [sp, #4]
 80093b0:	4648      	mov	r0, r9
 80093b2:	f000 fbbf 	bl	8009b34 <_Bfree>
 80093b6:	2300      	movs	r3, #0
 80093b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80093ba:	7033      	strb	r3, [r6, #0]
 80093bc:	f108 0301 	add.w	r3, r8, #1
 80093c0:	6013      	str	r3, [r2, #0]
 80093c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	f000 824b 	beq.w	8009860 <_dtoa_r+0xa68>
 80093ca:	601e      	str	r6, [r3, #0]
 80093cc:	e248      	b.n	8009860 <_dtoa_r+0xa68>
 80093ce:	f8cd 8014 	str.w	r8, [sp, #20]
 80093d2:	4633      	mov	r3, r6
 80093d4:	461e      	mov	r6, r3
 80093d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093da:	2a39      	cmp	r2, #57	@ 0x39
 80093dc:	d106      	bne.n	80093ec <_dtoa_r+0x5f4>
 80093de:	429f      	cmp	r7, r3
 80093e0:	d1f8      	bne.n	80093d4 <_dtoa_r+0x5dc>
 80093e2:	9a05      	ldr	r2, [sp, #20]
 80093e4:	3201      	adds	r2, #1
 80093e6:	9205      	str	r2, [sp, #20]
 80093e8:	2230      	movs	r2, #48	@ 0x30
 80093ea:	703a      	strb	r2, [r7, #0]
 80093ec:	781a      	ldrb	r2, [r3, #0]
 80093ee:	3201      	adds	r2, #1
 80093f0:	701a      	strb	r2, [r3, #0]
 80093f2:	e7b1      	b.n	8009358 <_dtoa_r+0x560>
 80093f4:	ee27 7b04 	vmul.f64	d7, d7, d4
 80093f8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80093fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009400:	d1b5      	bne.n	800936e <_dtoa_r+0x576>
 8009402:	e7d4      	b.n	80093ae <_dtoa_r+0x5b6>
 8009404:	0800c4c8 	.word	0x0800c4c8
 8009408:	0800c4a0 	.word	0x0800c4a0
 800940c:	9908      	ldr	r1, [sp, #32]
 800940e:	2900      	cmp	r1, #0
 8009410:	f000 80e9 	beq.w	80095e6 <_dtoa_r+0x7ee>
 8009414:	9907      	ldr	r1, [sp, #28]
 8009416:	2901      	cmp	r1, #1
 8009418:	f300 80cb 	bgt.w	80095b2 <_dtoa_r+0x7ba>
 800941c:	2d00      	cmp	r5, #0
 800941e:	f000 80c4 	beq.w	80095aa <_dtoa_r+0x7b2>
 8009422:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009426:	9e04      	ldr	r6, [sp, #16]
 8009428:	461c      	mov	r4, r3
 800942a:	9305      	str	r3, [sp, #20]
 800942c:	9b04      	ldr	r3, [sp, #16]
 800942e:	4413      	add	r3, r2
 8009430:	9304      	str	r3, [sp, #16]
 8009432:	9b06      	ldr	r3, [sp, #24]
 8009434:	2101      	movs	r1, #1
 8009436:	4413      	add	r3, r2
 8009438:	4648      	mov	r0, r9
 800943a:	9306      	str	r3, [sp, #24]
 800943c:	f000 fc78 	bl	8009d30 <__i2b>
 8009440:	9b05      	ldr	r3, [sp, #20]
 8009442:	4605      	mov	r5, r0
 8009444:	b166      	cbz	r6, 8009460 <_dtoa_r+0x668>
 8009446:	9a06      	ldr	r2, [sp, #24]
 8009448:	2a00      	cmp	r2, #0
 800944a:	dd09      	ble.n	8009460 <_dtoa_r+0x668>
 800944c:	42b2      	cmp	r2, r6
 800944e:	9904      	ldr	r1, [sp, #16]
 8009450:	bfa8      	it	ge
 8009452:	4632      	movge	r2, r6
 8009454:	1a89      	subs	r1, r1, r2
 8009456:	9104      	str	r1, [sp, #16]
 8009458:	9906      	ldr	r1, [sp, #24]
 800945a:	1ab6      	subs	r6, r6, r2
 800945c:	1a8a      	subs	r2, r1, r2
 800945e:	9206      	str	r2, [sp, #24]
 8009460:	b30b      	cbz	r3, 80094a6 <_dtoa_r+0x6ae>
 8009462:	9a08      	ldr	r2, [sp, #32]
 8009464:	2a00      	cmp	r2, #0
 8009466:	f000 80c5 	beq.w	80095f4 <_dtoa_r+0x7fc>
 800946a:	2c00      	cmp	r4, #0
 800946c:	f000 80bf 	beq.w	80095ee <_dtoa_r+0x7f6>
 8009470:	4629      	mov	r1, r5
 8009472:	4622      	mov	r2, r4
 8009474:	4648      	mov	r0, r9
 8009476:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009478:	f000 fd12 	bl	8009ea0 <__pow5mult>
 800947c:	9a01      	ldr	r2, [sp, #4]
 800947e:	4601      	mov	r1, r0
 8009480:	4605      	mov	r5, r0
 8009482:	4648      	mov	r0, r9
 8009484:	f000 fc6a 	bl	8009d5c <__multiply>
 8009488:	9901      	ldr	r1, [sp, #4]
 800948a:	9005      	str	r0, [sp, #20]
 800948c:	4648      	mov	r0, r9
 800948e:	f000 fb51 	bl	8009b34 <_Bfree>
 8009492:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009494:	1b1b      	subs	r3, r3, r4
 8009496:	f000 80b0 	beq.w	80095fa <_dtoa_r+0x802>
 800949a:	9905      	ldr	r1, [sp, #20]
 800949c:	461a      	mov	r2, r3
 800949e:	4648      	mov	r0, r9
 80094a0:	f000 fcfe 	bl	8009ea0 <__pow5mult>
 80094a4:	9001      	str	r0, [sp, #4]
 80094a6:	2101      	movs	r1, #1
 80094a8:	4648      	mov	r0, r9
 80094aa:	f000 fc41 	bl	8009d30 <__i2b>
 80094ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094b0:	4604      	mov	r4, r0
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	f000 81da 	beq.w	800986c <_dtoa_r+0xa74>
 80094b8:	461a      	mov	r2, r3
 80094ba:	4601      	mov	r1, r0
 80094bc:	4648      	mov	r0, r9
 80094be:	f000 fcef 	bl	8009ea0 <__pow5mult>
 80094c2:	9b07      	ldr	r3, [sp, #28]
 80094c4:	2b01      	cmp	r3, #1
 80094c6:	4604      	mov	r4, r0
 80094c8:	f300 80a0 	bgt.w	800960c <_dtoa_r+0x814>
 80094cc:	9b02      	ldr	r3, [sp, #8]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	f040 8096 	bne.w	8009600 <_dtoa_r+0x808>
 80094d4:	9b03      	ldr	r3, [sp, #12]
 80094d6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80094da:	2a00      	cmp	r2, #0
 80094dc:	f040 8092 	bne.w	8009604 <_dtoa_r+0x80c>
 80094e0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80094e4:	0d12      	lsrs	r2, r2, #20
 80094e6:	0512      	lsls	r2, r2, #20
 80094e8:	2a00      	cmp	r2, #0
 80094ea:	f000 808d 	beq.w	8009608 <_dtoa_r+0x810>
 80094ee:	9b04      	ldr	r3, [sp, #16]
 80094f0:	3301      	adds	r3, #1
 80094f2:	9304      	str	r3, [sp, #16]
 80094f4:	9b06      	ldr	r3, [sp, #24]
 80094f6:	3301      	adds	r3, #1
 80094f8:	9306      	str	r3, [sp, #24]
 80094fa:	2301      	movs	r3, #1
 80094fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80094fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009500:	2b00      	cmp	r3, #0
 8009502:	f000 81b9 	beq.w	8009878 <_dtoa_r+0xa80>
 8009506:	6922      	ldr	r2, [r4, #16]
 8009508:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800950c:	6910      	ldr	r0, [r2, #16]
 800950e:	f000 fbc3 	bl	8009c98 <__hi0bits>
 8009512:	f1c0 0020 	rsb	r0, r0, #32
 8009516:	9b06      	ldr	r3, [sp, #24]
 8009518:	4418      	add	r0, r3
 800951a:	f010 001f 	ands.w	r0, r0, #31
 800951e:	f000 8081 	beq.w	8009624 <_dtoa_r+0x82c>
 8009522:	f1c0 0220 	rsb	r2, r0, #32
 8009526:	2a04      	cmp	r2, #4
 8009528:	dd73      	ble.n	8009612 <_dtoa_r+0x81a>
 800952a:	9b04      	ldr	r3, [sp, #16]
 800952c:	f1c0 001c 	rsb	r0, r0, #28
 8009530:	4403      	add	r3, r0
 8009532:	9304      	str	r3, [sp, #16]
 8009534:	9b06      	ldr	r3, [sp, #24]
 8009536:	4406      	add	r6, r0
 8009538:	4403      	add	r3, r0
 800953a:	9306      	str	r3, [sp, #24]
 800953c:	9b04      	ldr	r3, [sp, #16]
 800953e:	2b00      	cmp	r3, #0
 8009540:	dd05      	ble.n	800954e <_dtoa_r+0x756>
 8009542:	9901      	ldr	r1, [sp, #4]
 8009544:	461a      	mov	r2, r3
 8009546:	4648      	mov	r0, r9
 8009548:	f000 fd04 	bl	8009f54 <__lshift>
 800954c:	9001      	str	r0, [sp, #4]
 800954e:	9b06      	ldr	r3, [sp, #24]
 8009550:	2b00      	cmp	r3, #0
 8009552:	dd05      	ble.n	8009560 <_dtoa_r+0x768>
 8009554:	4621      	mov	r1, r4
 8009556:	461a      	mov	r2, r3
 8009558:	4648      	mov	r0, r9
 800955a:	f000 fcfb 	bl	8009f54 <__lshift>
 800955e:	4604      	mov	r4, r0
 8009560:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009562:	2b00      	cmp	r3, #0
 8009564:	d060      	beq.n	8009628 <_dtoa_r+0x830>
 8009566:	9801      	ldr	r0, [sp, #4]
 8009568:	4621      	mov	r1, r4
 800956a:	f000 fd5f 	bl	800a02c <__mcmp>
 800956e:	2800      	cmp	r0, #0
 8009570:	da5a      	bge.n	8009628 <_dtoa_r+0x830>
 8009572:	f108 33ff 	add.w	r3, r8, #4294967295
 8009576:	9305      	str	r3, [sp, #20]
 8009578:	9901      	ldr	r1, [sp, #4]
 800957a:	2300      	movs	r3, #0
 800957c:	220a      	movs	r2, #10
 800957e:	4648      	mov	r0, r9
 8009580:	f000 fafa 	bl	8009b78 <__multadd>
 8009584:	9b08      	ldr	r3, [sp, #32]
 8009586:	9001      	str	r0, [sp, #4]
 8009588:	2b00      	cmp	r3, #0
 800958a:	f000 8177 	beq.w	800987c <_dtoa_r+0xa84>
 800958e:	4629      	mov	r1, r5
 8009590:	2300      	movs	r3, #0
 8009592:	220a      	movs	r2, #10
 8009594:	4648      	mov	r0, r9
 8009596:	f000 faef 	bl	8009b78 <__multadd>
 800959a:	f1bb 0f00 	cmp.w	fp, #0
 800959e:	4605      	mov	r5, r0
 80095a0:	dc6e      	bgt.n	8009680 <_dtoa_r+0x888>
 80095a2:	9b07      	ldr	r3, [sp, #28]
 80095a4:	2b02      	cmp	r3, #2
 80095a6:	dc48      	bgt.n	800963a <_dtoa_r+0x842>
 80095a8:	e06a      	b.n	8009680 <_dtoa_r+0x888>
 80095aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095ac:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80095b0:	e739      	b.n	8009426 <_dtoa_r+0x62e>
 80095b2:	f10a 34ff 	add.w	r4, sl, #4294967295
 80095b6:	42a3      	cmp	r3, r4
 80095b8:	db07      	blt.n	80095ca <_dtoa_r+0x7d2>
 80095ba:	f1ba 0f00 	cmp.w	sl, #0
 80095be:	eba3 0404 	sub.w	r4, r3, r4
 80095c2:	db0b      	blt.n	80095dc <_dtoa_r+0x7e4>
 80095c4:	9e04      	ldr	r6, [sp, #16]
 80095c6:	4652      	mov	r2, sl
 80095c8:	e72f      	b.n	800942a <_dtoa_r+0x632>
 80095ca:	1ae2      	subs	r2, r4, r3
 80095cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095ce:	9e04      	ldr	r6, [sp, #16]
 80095d0:	4413      	add	r3, r2
 80095d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80095d4:	4652      	mov	r2, sl
 80095d6:	4623      	mov	r3, r4
 80095d8:	2400      	movs	r4, #0
 80095da:	e726      	b.n	800942a <_dtoa_r+0x632>
 80095dc:	9a04      	ldr	r2, [sp, #16]
 80095de:	eba2 060a 	sub.w	r6, r2, sl
 80095e2:	2200      	movs	r2, #0
 80095e4:	e721      	b.n	800942a <_dtoa_r+0x632>
 80095e6:	9e04      	ldr	r6, [sp, #16]
 80095e8:	9d08      	ldr	r5, [sp, #32]
 80095ea:	461c      	mov	r4, r3
 80095ec:	e72a      	b.n	8009444 <_dtoa_r+0x64c>
 80095ee:	9a01      	ldr	r2, [sp, #4]
 80095f0:	9205      	str	r2, [sp, #20]
 80095f2:	e752      	b.n	800949a <_dtoa_r+0x6a2>
 80095f4:	9901      	ldr	r1, [sp, #4]
 80095f6:	461a      	mov	r2, r3
 80095f8:	e751      	b.n	800949e <_dtoa_r+0x6a6>
 80095fa:	9b05      	ldr	r3, [sp, #20]
 80095fc:	9301      	str	r3, [sp, #4]
 80095fe:	e752      	b.n	80094a6 <_dtoa_r+0x6ae>
 8009600:	2300      	movs	r3, #0
 8009602:	e77b      	b.n	80094fc <_dtoa_r+0x704>
 8009604:	9b02      	ldr	r3, [sp, #8]
 8009606:	e779      	b.n	80094fc <_dtoa_r+0x704>
 8009608:	920b      	str	r2, [sp, #44]	@ 0x2c
 800960a:	e778      	b.n	80094fe <_dtoa_r+0x706>
 800960c:	2300      	movs	r3, #0
 800960e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009610:	e779      	b.n	8009506 <_dtoa_r+0x70e>
 8009612:	d093      	beq.n	800953c <_dtoa_r+0x744>
 8009614:	9b04      	ldr	r3, [sp, #16]
 8009616:	321c      	adds	r2, #28
 8009618:	4413      	add	r3, r2
 800961a:	9304      	str	r3, [sp, #16]
 800961c:	9b06      	ldr	r3, [sp, #24]
 800961e:	4416      	add	r6, r2
 8009620:	4413      	add	r3, r2
 8009622:	e78a      	b.n	800953a <_dtoa_r+0x742>
 8009624:	4602      	mov	r2, r0
 8009626:	e7f5      	b.n	8009614 <_dtoa_r+0x81c>
 8009628:	f1ba 0f00 	cmp.w	sl, #0
 800962c:	f8cd 8014 	str.w	r8, [sp, #20]
 8009630:	46d3      	mov	fp, sl
 8009632:	dc21      	bgt.n	8009678 <_dtoa_r+0x880>
 8009634:	9b07      	ldr	r3, [sp, #28]
 8009636:	2b02      	cmp	r3, #2
 8009638:	dd1e      	ble.n	8009678 <_dtoa_r+0x880>
 800963a:	f1bb 0f00 	cmp.w	fp, #0
 800963e:	f47f addc 	bne.w	80091fa <_dtoa_r+0x402>
 8009642:	4621      	mov	r1, r4
 8009644:	465b      	mov	r3, fp
 8009646:	2205      	movs	r2, #5
 8009648:	4648      	mov	r0, r9
 800964a:	f000 fa95 	bl	8009b78 <__multadd>
 800964e:	4601      	mov	r1, r0
 8009650:	4604      	mov	r4, r0
 8009652:	9801      	ldr	r0, [sp, #4]
 8009654:	f000 fcea 	bl	800a02c <__mcmp>
 8009658:	2800      	cmp	r0, #0
 800965a:	f77f adce 	ble.w	80091fa <_dtoa_r+0x402>
 800965e:	463e      	mov	r6, r7
 8009660:	2331      	movs	r3, #49	@ 0x31
 8009662:	f806 3b01 	strb.w	r3, [r6], #1
 8009666:	9b05      	ldr	r3, [sp, #20]
 8009668:	3301      	adds	r3, #1
 800966a:	9305      	str	r3, [sp, #20]
 800966c:	e5c9      	b.n	8009202 <_dtoa_r+0x40a>
 800966e:	f8cd 8014 	str.w	r8, [sp, #20]
 8009672:	4654      	mov	r4, sl
 8009674:	4625      	mov	r5, r4
 8009676:	e7f2      	b.n	800965e <_dtoa_r+0x866>
 8009678:	9b08      	ldr	r3, [sp, #32]
 800967a:	2b00      	cmp	r3, #0
 800967c:	f000 8102 	beq.w	8009884 <_dtoa_r+0xa8c>
 8009680:	2e00      	cmp	r6, #0
 8009682:	dd05      	ble.n	8009690 <_dtoa_r+0x898>
 8009684:	4629      	mov	r1, r5
 8009686:	4632      	mov	r2, r6
 8009688:	4648      	mov	r0, r9
 800968a:	f000 fc63 	bl	8009f54 <__lshift>
 800968e:	4605      	mov	r5, r0
 8009690:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009692:	2b00      	cmp	r3, #0
 8009694:	d058      	beq.n	8009748 <_dtoa_r+0x950>
 8009696:	6869      	ldr	r1, [r5, #4]
 8009698:	4648      	mov	r0, r9
 800969a:	f000 fa0b 	bl	8009ab4 <_Balloc>
 800969e:	4606      	mov	r6, r0
 80096a0:	b928      	cbnz	r0, 80096ae <_dtoa_r+0x8b6>
 80096a2:	4b82      	ldr	r3, [pc, #520]	@ (80098ac <_dtoa_r+0xab4>)
 80096a4:	4602      	mov	r2, r0
 80096a6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80096aa:	f7ff bbbe 	b.w	8008e2a <_dtoa_r+0x32>
 80096ae:	692a      	ldr	r2, [r5, #16]
 80096b0:	3202      	adds	r2, #2
 80096b2:	0092      	lsls	r2, r2, #2
 80096b4:	f105 010c 	add.w	r1, r5, #12
 80096b8:	300c      	adds	r0, #12
 80096ba:	f001 ff19 	bl	800b4f0 <memcpy>
 80096be:	2201      	movs	r2, #1
 80096c0:	4631      	mov	r1, r6
 80096c2:	4648      	mov	r0, r9
 80096c4:	f000 fc46 	bl	8009f54 <__lshift>
 80096c8:	1c7b      	adds	r3, r7, #1
 80096ca:	9304      	str	r3, [sp, #16]
 80096cc:	eb07 030b 	add.w	r3, r7, fp
 80096d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80096d2:	9b02      	ldr	r3, [sp, #8]
 80096d4:	f003 0301 	and.w	r3, r3, #1
 80096d8:	46a8      	mov	r8, r5
 80096da:	9308      	str	r3, [sp, #32]
 80096dc:	4605      	mov	r5, r0
 80096de:	9b04      	ldr	r3, [sp, #16]
 80096e0:	9801      	ldr	r0, [sp, #4]
 80096e2:	4621      	mov	r1, r4
 80096e4:	f103 3bff 	add.w	fp, r3, #4294967295
 80096e8:	f7ff fafc 	bl	8008ce4 <quorem>
 80096ec:	4641      	mov	r1, r8
 80096ee:	9002      	str	r0, [sp, #8]
 80096f0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80096f4:	9801      	ldr	r0, [sp, #4]
 80096f6:	f000 fc99 	bl	800a02c <__mcmp>
 80096fa:	462a      	mov	r2, r5
 80096fc:	9006      	str	r0, [sp, #24]
 80096fe:	4621      	mov	r1, r4
 8009700:	4648      	mov	r0, r9
 8009702:	f000 fcaf 	bl	800a064 <__mdiff>
 8009706:	68c2      	ldr	r2, [r0, #12]
 8009708:	4606      	mov	r6, r0
 800970a:	b9fa      	cbnz	r2, 800974c <_dtoa_r+0x954>
 800970c:	4601      	mov	r1, r0
 800970e:	9801      	ldr	r0, [sp, #4]
 8009710:	f000 fc8c 	bl	800a02c <__mcmp>
 8009714:	4602      	mov	r2, r0
 8009716:	4631      	mov	r1, r6
 8009718:	4648      	mov	r0, r9
 800971a:	920a      	str	r2, [sp, #40]	@ 0x28
 800971c:	f000 fa0a 	bl	8009b34 <_Bfree>
 8009720:	9b07      	ldr	r3, [sp, #28]
 8009722:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009724:	9e04      	ldr	r6, [sp, #16]
 8009726:	ea42 0103 	orr.w	r1, r2, r3
 800972a:	9b08      	ldr	r3, [sp, #32]
 800972c:	4319      	orrs	r1, r3
 800972e:	d10f      	bne.n	8009750 <_dtoa_r+0x958>
 8009730:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009734:	d028      	beq.n	8009788 <_dtoa_r+0x990>
 8009736:	9b06      	ldr	r3, [sp, #24]
 8009738:	2b00      	cmp	r3, #0
 800973a:	dd02      	ble.n	8009742 <_dtoa_r+0x94a>
 800973c:	9b02      	ldr	r3, [sp, #8]
 800973e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8009742:	f88b a000 	strb.w	sl, [fp]
 8009746:	e55e      	b.n	8009206 <_dtoa_r+0x40e>
 8009748:	4628      	mov	r0, r5
 800974a:	e7bd      	b.n	80096c8 <_dtoa_r+0x8d0>
 800974c:	2201      	movs	r2, #1
 800974e:	e7e2      	b.n	8009716 <_dtoa_r+0x91e>
 8009750:	9b06      	ldr	r3, [sp, #24]
 8009752:	2b00      	cmp	r3, #0
 8009754:	db04      	blt.n	8009760 <_dtoa_r+0x968>
 8009756:	9907      	ldr	r1, [sp, #28]
 8009758:	430b      	orrs	r3, r1
 800975a:	9908      	ldr	r1, [sp, #32]
 800975c:	430b      	orrs	r3, r1
 800975e:	d120      	bne.n	80097a2 <_dtoa_r+0x9aa>
 8009760:	2a00      	cmp	r2, #0
 8009762:	ddee      	ble.n	8009742 <_dtoa_r+0x94a>
 8009764:	9901      	ldr	r1, [sp, #4]
 8009766:	2201      	movs	r2, #1
 8009768:	4648      	mov	r0, r9
 800976a:	f000 fbf3 	bl	8009f54 <__lshift>
 800976e:	4621      	mov	r1, r4
 8009770:	9001      	str	r0, [sp, #4]
 8009772:	f000 fc5b 	bl	800a02c <__mcmp>
 8009776:	2800      	cmp	r0, #0
 8009778:	dc03      	bgt.n	8009782 <_dtoa_r+0x98a>
 800977a:	d1e2      	bne.n	8009742 <_dtoa_r+0x94a>
 800977c:	f01a 0f01 	tst.w	sl, #1
 8009780:	d0df      	beq.n	8009742 <_dtoa_r+0x94a>
 8009782:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009786:	d1d9      	bne.n	800973c <_dtoa_r+0x944>
 8009788:	2339      	movs	r3, #57	@ 0x39
 800978a:	f88b 3000 	strb.w	r3, [fp]
 800978e:	4633      	mov	r3, r6
 8009790:	461e      	mov	r6, r3
 8009792:	3b01      	subs	r3, #1
 8009794:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009798:	2a39      	cmp	r2, #57	@ 0x39
 800979a:	d052      	beq.n	8009842 <_dtoa_r+0xa4a>
 800979c:	3201      	adds	r2, #1
 800979e:	701a      	strb	r2, [r3, #0]
 80097a0:	e531      	b.n	8009206 <_dtoa_r+0x40e>
 80097a2:	2a00      	cmp	r2, #0
 80097a4:	dd07      	ble.n	80097b6 <_dtoa_r+0x9be>
 80097a6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80097aa:	d0ed      	beq.n	8009788 <_dtoa_r+0x990>
 80097ac:	f10a 0301 	add.w	r3, sl, #1
 80097b0:	f88b 3000 	strb.w	r3, [fp]
 80097b4:	e527      	b.n	8009206 <_dtoa_r+0x40e>
 80097b6:	9b04      	ldr	r3, [sp, #16]
 80097b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097ba:	f803 ac01 	strb.w	sl, [r3, #-1]
 80097be:	4293      	cmp	r3, r2
 80097c0:	d029      	beq.n	8009816 <_dtoa_r+0xa1e>
 80097c2:	9901      	ldr	r1, [sp, #4]
 80097c4:	2300      	movs	r3, #0
 80097c6:	220a      	movs	r2, #10
 80097c8:	4648      	mov	r0, r9
 80097ca:	f000 f9d5 	bl	8009b78 <__multadd>
 80097ce:	45a8      	cmp	r8, r5
 80097d0:	9001      	str	r0, [sp, #4]
 80097d2:	f04f 0300 	mov.w	r3, #0
 80097d6:	f04f 020a 	mov.w	r2, #10
 80097da:	4641      	mov	r1, r8
 80097dc:	4648      	mov	r0, r9
 80097de:	d107      	bne.n	80097f0 <_dtoa_r+0x9f8>
 80097e0:	f000 f9ca 	bl	8009b78 <__multadd>
 80097e4:	4680      	mov	r8, r0
 80097e6:	4605      	mov	r5, r0
 80097e8:	9b04      	ldr	r3, [sp, #16]
 80097ea:	3301      	adds	r3, #1
 80097ec:	9304      	str	r3, [sp, #16]
 80097ee:	e776      	b.n	80096de <_dtoa_r+0x8e6>
 80097f0:	f000 f9c2 	bl	8009b78 <__multadd>
 80097f4:	4629      	mov	r1, r5
 80097f6:	4680      	mov	r8, r0
 80097f8:	2300      	movs	r3, #0
 80097fa:	220a      	movs	r2, #10
 80097fc:	4648      	mov	r0, r9
 80097fe:	f000 f9bb 	bl	8009b78 <__multadd>
 8009802:	4605      	mov	r5, r0
 8009804:	e7f0      	b.n	80097e8 <_dtoa_r+0x9f0>
 8009806:	f1bb 0f00 	cmp.w	fp, #0
 800980a:	bfcc      	ite	gt
 800980c:	465e      	movgt	r6, fp
 800980e:	2601      	movle	r6, #1
 8009810:	443e      	add	r6, r7
 8009812:	f04f 0800 	mov.w	r8, #0
 8009816:	9901      	ldr	r1, [sp, #4]
 8009818:	2201      	movs	r2, #1
 800981a:	4648      	mov	r0, r9
 800981c:	f000 fb9a 	bl	8009f54 <__lshift>
 8009820:	4621      	mov	r1, r4
 8009822:	9001      	str	r0, [sp, #4]
 8009824:	f000 fc02 	bl	800a02c <__mcmp>
 8009828:	2800      	cmp	r0, #0
 800982a:	dcb0      	bgt.n	800978e <_dtoa_r+0x996>
 800982c:	d102      	bne.n	8009834 <_dtoa_r+0xa3c>
 800982e:	f01a 0f01 	tst.w	sl, #1
 8009832:	d1ac      	bne.n	800978e <_dtoa_r+0x996>
 8009834:	4633      	mov	r3, r6
 8009836:	461e      	mov	r6, r3
 8009838:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800983c:	2a30      	cmp	r2, #48	@ 0x30
 800983e:	d0fa      	beq.n	8009836 <_dtoa_r+0xa3e>
 8009840:	e4e1      	b.n	8009206 <_dtoa_r+0x40e>
 8009842:	429f      	cmp	r7, r3
 8009844:	d1a4      	bne.n	8009790 <_dtoa_r+0x998>
 8009846:	9b05      	ldr	r3, [sp, #20]
 8009848:	3301      	adds	r3, #1
 800984a:	9305      	str	r3, [sp, #20]
 800984c:	2331      	movs	r3, #49	@ 0x31
 800984e:	703b      	strb	r3, [r7, #0]
 8009850:	e4d9      	b.n	8009206 <_dtoa_r+0x40e>
 8009852:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009854:	4f16      	ldr	r7, [pc, #88]	@ (80098b0 <_dtoa_r+0xab8>)
 8009856:	b11b      	cbz	r3, 8009860 <_dtoa_r+0xa68>
 8009858:	f107 0308 	add.w	r3, r7, #8
 800985c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800985e:	6013      	str	r3, [r2, #0]
 8009860:	4638      	mov	r0, r7
 8009862:	b011      	add	sp, #68	@ 0x44
 8009864:	ecbd 8b02 	vpop	{d8}
 8009868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800986c:	9b07      	ldr	r3, [sp, #28]
 800986e:	2b01      	cmp	r3, #1
 8009870:	f77f ae2c 	ble.w	80094cc <_dtoa_r+0x6d4>
 8009874:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009876:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009878:	2001      	movs	r0, #1
 800987a:	e64c      	b.n	8009516 <_dtoa_r+0x71e>
 800987c:	f1bb 0f00 	cmp.w	fp, #0
 8009880:	f77f aed8 	ble.w	8009634 <_dtoa_r+0x83c>
 8009884:	463e      	mov	r6, r7
 8009886:	9801      	ldr	r0, [sp, #4]
 8009888:	4621      	mov	r1, r4
 800988a:	f7ff fa2b 	bl	8008ce4 <quorem>
 800988e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009892:	f806 ab01 	strb.w	sl, [r6], #1
 8009896:	1bf2      	subs	r2, r6, r7
 8009898:	4593      	cmp	fp, r2
 800989a:	ddb4      	ble.n	8009806 <_dtoa_r+0xa0e>
 800989c:	9901      	ldr	r1, [sp, #4]
 800989e:	2300      	movs	r3, #0
 80098a0:	220a      	movs	r2, #10
 80098a2:	4648      	mov	r0, r9
 80098a4:	f000 f968 	bl	8009b78 <__multadd>
 80098a8:	9001      	str	r0, [sp, #4]
 80098aa:	e7ec      	b.n	8009886 <_dtoa_r+0xa8e>
 80098ac:	0800c36d 	.word	0x0800c36d
 80098b0:	0800c2f1 	.word	0x0800c2f1

080098b4 <_free_r>:
 80098b4:	b538      	push	{r3, r4, r5, lr}
 80098b6:	4605      	mov	r5, r0
 80098b8:	2900      	cmp	r1, #0
 80098ba:	d041      	beq.n	8009940 <_free_r+0x8c>
 80098bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098c0:	1f0c      	subs	r4, r1, #4
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	bfb8      	it	lt
 80098c6:	18e4      	addlt	r4, r4, r3
 80098c8:	f000 f8e8 	bl	8009a9c <__malloc_lock>
 80098cc:	4a1d      	ldr	r2, [pc, #116]	@ (8009944 <_free_r+0x90>)
 80098ce:	6813      	ldr	r3, [r2, #0]
 80098d0:	b933      	cbnz	r3, 80098e0 <_free_r+0x2c>
 80098d2:	6063      	str	r3, [r4, #4]
 80098d4:	6014      	str	r4, [r2, #0]
 80098d6:	4628      	mov	r0, r5
 80098d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098dc:	f000 b8e4 	b.w	8009aa8 <__malloc_unlock>
 80098e0:	42a3      	cmp	r3, r4
 80098e2:	d908      	bls.n	80098f6 <_free_r+0x42>
 80098e4:	6820      	ldr	r0, [r4, #0]
 80098e6:	1821      	adds	r1, r4, r0
 80098e8:	428b      	cmp	r3, r1
 80098ea:	bf01      	itttt	eq
 80098ec:	6819      	ldreq	r1, [r3, #0]
 80098ee:	685b      	ldreq	r3, [r3, #4]
 80098f0:	1809      	addeq	r1, r1, r0
 80098f2:	6021      	streq	r1, [r4, #0]
 80098f4:	e7ed      	b.n	80098d2 <_free_r+0x1e>
 80098f6:	461a      	mov	r2, r3
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	b10b      	cbz	r3, 8009900 <_free_r+0x4c>
 80098fc:	42a3      	cmp	r3, r4
 80098fe:	d9fa      	bls.n	80098f6 <_free_r+0x42>
 8009900:	6811      	ldr	r1, [r2, #0]
 8009902:	1850      	adds	r0, r2, r1
 8009904:	42a0      	cmp	r0, r4
 8009906:	d10b      	bne.n	8009920 <_free_r+0x6c>
 8009908:	6820      	ldr	r0, [r4, #0]
 800990a:	4401      	add	r1, r0
 800990c:	1850      	adds	r0, r2, r1
 800990e:	4283      	cmp	r3, r0
 8009910:	6011      	str	r1, [r2, #0]
 8009912:	d1e0      	bne.n	80098d6 <_free_r+0x22>
 8009914:	6818      	ldr	r0, [r3, #0]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	6053      	str	r3, [r2, #4]
 800991a:	4408      	add	r0, r1
 800991c:	6010      	str	r0, [r2, #0]
 800991e:	e7da      	b.n	80098d6 <_free_r+0x22>
 8009920:	d902      	bls.n	8009928 <_free_r+0x74>
 8009922:	230c      	movs	r3, #12
 8009924:	602b      	str	r3, [r5, #0]
 8009926:	e7d6      	b.n	80098d6 <_free_r+0x22>
 8009928:	6820      	ldr	r0, [r4, #0]
 800992a:	1821      	adds	r1, r4, r0
 800992c:	428b      	cmp	r3, r1
 800992e:	bf04      	itt	eq
 8009930:	6819      	ldreq	r1, [r3, #0]
 8009932:	685b      	ldreq	r3, [r3, #4]
 8009934:	6063      	str	r3, [r4, #4]
 8009936:	bf04      	itt	eq
 8009938:	1809      	addeq	r1, r1, r0
 800993a:	6021      	streq	r1, [r4, #0]
 800993c:	6054      	str	r4, [r2, #4]
 800993e:	e7ca      	b.n	80098d6 <_free_r+0x22>
 8009940:	bd38      	pop	{r3, r4, r5, pc}
 8009942:	bf00      	nop
 8009944:	240004fc 	.word	0x240004fc

08009948 <malloc>:
 8009948:	4b02      	ldr	r3, [pc, #8]	@ (8009954 <malloc+0xc>)
 800994a:	4601      	mov	r1, r0
 800994c:	6818      	ldr	r0, [r3, #0]
 800994e:	f000 b825 	b.w	800999c <_malloc_r>
 8009952:	bf00      	nop
 8009954:	2400001c 	.word	0x2400001c

08009958 <sbrk_aligned>:
 8009958:	b570      	push	{r4, r5, r6, lr}
 800995a:	4e0f      	ldr	r6, [pc, #60]	@ (8009998 <sbrk_aligned+0x40>)
 800995c:	460c      	mov	r4, r1
 800995e:	6831      	ldr	r1, [r6, #0]
 8009960:	4605      	mov	r5, r0
 8009962:	b911      	cbnz	r1, 800996a <sbrk_aligned+0x12>
 8009964:	f001 fdb4 	bl	800b4d0 <_sbrk_r>
 8009968:	6030      	str	r0, [r6, #0]
 800996a:	4621      	mov	r1, r4
 800996c:	4628      	mov	r0, r5
 800996e:	f001 fdaf 	bl	800b4d0 <_sbrk_r>
 8009972:	1c43      	adds	r3, r0, #1
 8009974:	d103      	bne.n	800997e <sbrk_aligned+0x26>
 8009976:	f04f 34ff 	mov.w	r4, #4294967295
 800997a:	4620      	mov	r0, r4
 800997c:	bd70      	pop	{r4, r5, r6, pc}
 800997e:	1cc4      	adds	r4, r0, #3
 8009980:	f024 0403 	bic.w	r4, r4, #3
 8009984:	42a0      	cmp	r0, r4
 8009986:	d0f8      	beq.n	800997a <sbrk_aligned+0x22>
 8009988:	1a21      	subs	r1, r4, r0
 800998a:	4628      	mov	r0, r5
 800998c:	f001 fda0 	bl	800b4d0 <_sbrk_r>
 8009990:	3001      	adds	r0, #1
 8009992:	d1f2      	bne.n	800997a <sbrk_aligned+0x22>
 8009994:	e7ef      	b.n	8009976 <sbrk_aligned+0x1e>
 8009996:	bf00      	nop
 8009998:	240004f8 	.word	0x240004f8

0800999c <_malloc_r>:
 800999c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099a0:	1ccd      	adds	r5, r1, #3
 80099a2:	f025 0503 	bic.w	r5, r5, #3
 80099a6:	3508      	adds	r5, #8
 80099a8:	2d0c      	cmp	r5, #12
 80099aa:	bf38      	it	cc
 80099ac:	250c      	movcc	r5, #12
 80099ae:	2d00      	cmp	r5, #0
 80099b0:	4606      	mov	r6, r0
 80099b2:	db01      	blt.n	80099b8 <_malloc_r+0x1c>
 80099b4:	42a9      	cmp	r1, r5
 80099b6:	d904      	bls.n	80099c2 <_malloc_r+0x26>
 80099b8:	230c      	movs	r3, #12
 80099ba:	6033      	str	r3, [r6, #0]
 80099bc:	2000      	movs	r0, #0
 80099be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a98 <_malloc_r+0xfc>
 80099c6:	f000 f869 	bl	8009a9c <__malloc_lock>
 80099ca:	f8d8 3000 	ldr.w	r3, [r8]
 80099ce:	461c      	mov	r4, r3
 80099d0:	bb44      	cbnz	r4, 8009a24 <_malloc_r+0x88>
 80099d2:	4629      	mov	r1, r5
 80099d4:	4630      	mov	r0, r6
 80099d6:	f7ff ffbf 	bl	8009958 <sbrk_aligned>
 80099da:	1c43      	adds	r3, r0, #1
 80099dc:	4604      	mov	r4, r0
 80099de:	d158      	bne.n	8009a92 <_malloc_r+0xf6>
 80099e0:	f8d8 4000 	ldr.w	r4, [r8]
 80099e4:	4627      	mov	r7, r4
 80099e6:	2f00      	cmp	r7, #0
 80099e8:	d143      	bne.n	8009a72 <_malloc_r+0xd6>
 80099ea:	2c00      	cmp	r4, #0
 80099ec:	d04b      	beq.n	8009a86 <_malloc_r+0xea>
 80099ee:	6823      	ldr	r3, [r4, #0]
 80099f0:	4639      	mov	r1, r7
 80099f2:	4630      	mov	r0, r6
 80099f4:	eb04 0903 	add.w	r9, r4, r3
 80099f8:	f001 fd6a 	bl	800b4d0 <_sbrk_r>
 80099fc:	4581      	cmp	r9, r0
 80099fe:	d142      	bne.n	8009a86 <_malloc_r+0xea>
 8009a00:	6821      	ldr	r1, [r4, #0]
 8009a02:	1a6d      	subs	r5, r5, r1
 8009a04:	4629      	mov	r1, r5
 8009a06:	4630      	mov	r0, r6
 8009a08:	f7ff ffa6 	bl	8009958 <sbrk_aligned>
 8009a0c:	3001      	adds	r0, #1
 8009a0e:	d03a      	beq.n	8009a86 <_malloc_r+0xea>
 8009a10:	6823      	ldr	r3, [r4, #0]
 8009a12:	442b      	add	r3, r5
 8009a14:	6023      	str	r3, [r4, #0]
 8009a16:	f8d8 3000 	ldr.w	r3, [r8]
 8009a1a:	685a      	ldr	r2, [r3, #4]
 8009a1c:	bb62      	cbnz	r2, 8009a78 <_malloc_r+0xdc>
 8009a1e:	f8c8 7000 	str.w	r7, [r8]
 8009a22:	e00f      	b.n	8009a44 <_malloc_r+0xa8>
 8009a24:	6822      	ldr	r2, [r4, #0]
 8009a26:	1b52      	subs	r2, r2, r5
 8009a28:	d420      	bmi.n	8009a6c <_malloc_r+0xd0>
 8009a2a:	2a0b      	cmp	r2, #11
 8009a2c:	d917      	bls.n	8009a5e <_malloc_r+0xc2>
 8009a2e:	1961      	adds	r1, r4, r5
 8009a30:	42a3      	cmp	r3, r4
 8009a32:	6025      	str	r5, [r4, #0]
 8009a34:	bf18      	it	ne
 8009a36:	6059      	strne	r1, [r3, #4]
 8009a38:	6863      	ldr	r3, [r4, #4]
 8009a3a:	bf08      	it	eq
 8009a3c:	f8c8 1000 	streq.w	r1, [r8]
 8009a40:	5162      	str	r2, [r4, r5]
 8009a42:	604b      	str	r3, [r1, #4]
 8009a44:	4630      	mov	r0, r6
 8009a46:	f000 f82f 	bl	8009aa8 <__malloc_unlock>
 8009a4a:	f104 000b 	add.w	r0, r4, #11
 8009a4e:	1d23      	adds	r3, r4, #4
 8009a50:	f020 0007 	bic.w	r0, r0, #7
 8009a54:	1ac2      	subs	r2, r0, r3
 8009a56:	bf1c      	itt	ne
 8009a58:	1a1b      	subne	r3, r3, r0
 8009a5a:	50a3      	strne	r3, [r4, r2]
 8009a5c:	e7af      	b.n	80099be <_malloc_r+0x22>
 8009a5e:	6862      	ldr	r2, [r4, #4]
 8009a60:	42a3      	cmp	r3, r4
 8009a62:	bf0c      	ite	eq
 8009a64:	f8c8 2000 	streq.w	r2, [r8]
 8009a68:	605a      	strne	r2, [r3, #4]
 8009a6a:	e7eb      	b.n	8009a44 <_malloc_r+0xa8>
 8009a6c:	4623      	mov	r3, r4
 8009a6e:	6864      	ldr	r4, [r4, #4]
 8009a70:	e7ae      	b.n	80099d0 <_malloc_r+0x34>
 8009a72:	463c      	mov	r4, r7
 8009a74:	687f      	ldr	r7, [r7, #4]
 8009a76:	e7b6      	b.n	80099e6 <_malloc_r+0x4a>
 8009a78:	461a      	mov	r2, r3
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	42a3      	cmp	r3, r4
 8009a7e:	d1fb      	bne.n	8009a78 <_malloc_r+0xdc>
 8009a80:	2300      	movs	r3, #0
 8009a82:	6053      	str	r3, [r2, #4]
 8009a84:	e7de      	b.n	8009a44 <_malloc_r+0xa8>
 8009a86:	230c      	movs	r3, #12
 8009a88:	6033      	str	r3, [r6, #0]
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	f000 f80c 	bl	8009aa8 <__malloc_unlock>
 8009a90:	e794      	b.n	80099bc <_malloc_r+0x20>
 8009a92:	6005      	str	r5, [r0, #0]
 8009a94:	e7d6      	b.n	8009a44 <_malloc_r+0xa8>
 8009a96:	bf00      	nop
 8009a98:	240004fc 	.word	0x240004fc

08009a9c <__malloc_lock>:
 8009a9c:	4801      	ldr	r0, [pc, #4]	@ (8009aa4 <__malloc_lock+0x8>)
 8009a9e:	f7ff b918 	b.w	8008cd2 <__retarget_lock_acquire_recursive>
 8009aa2:	bf00      	nop
 8009aa4:	240004f4 	.word	0x240004f4

08009aa8 <__malloc_unlock>:
 8009aa8:	4801      	ldr	r0, [pc, #4]	@ (8009ab0 <__malloc_unlock+0x8>)
 8009aaa:	f7ff b913 	b.w	8008cd4 <__retarget_lock_release_recursive>
 8009aae:	bf00      	nop
 8009ab0:	240004f4 	.word	0x240004f4

08009ab4 <_Balloc>:
 8009ab4:	b570      	push	{r4, r5, r6, lr}
 8009ab6:	69c6      	ldr	r6, [r0, #28]
 8009ab8:	4604      	mov	r4, r0
 8009aba:	460d      	mov	r5, r1
 8009abc:	b976      	cbnz	r6, 8009adc <_Balloc+0x28>
 8009abe:	2010      	movs	r0, #16
 8009ac0:	f7ff ff42 	bl	8009948 <malloc>
 8009ac4:	4602      	mov	r2, r0
 8009ac6:	61e0      	str	r0, [r4, #28]
 8009ac8:	b920      	cbnz	r0, 8009ad4 <_Balloc+0x20>
 8009aca:	4b18      	ldr	r3, [pc, #96]	@ (8009b2c <_Balloc+0x78>)
 8009acc:	4818      	ldr	r0, [pc, #96]	@ (8009b30 <_Balloc+0x7c>)
 8009ace:	216b      	movs	r1, #107	@ 0x6b
 8009ad0:	f001 fd26 	bl	800b520 <__assert_func>
 8009ad4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ad8:	6006      	str	r6, [r0, #0]
 8009ada:	60c6      	str	r6, [r0, #12]
 8009adc:	69e6      	ldr	r6, [r4, #28]
 8009ade:	68f3      	ldr	r3, [r6, #12]
 8009ae0:	b183      	cbz	r3, 8009b04 <_Balloc+0x50>
 8009ae2:	69e3      	ldr	r3, [r4, #28]
 8009ae4:	68db      	ldr	r3, [r3, #12]
 8009ae6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009aea:	b9b8      	cbnz	r0, 8009b1c <_Balloc+0x68>
 8009aec:	2101      	movs	r1, #1
 8009aee:	fa01 f605 	lsl.w	r6, r1, r5
 8009af2:	1d72      	adds	r2, r6, #5
 8009af4:	0092      	lsls	r2, r2, #2
 8009af6:	4620      	mov	r0, r4
 8009af8:	f001 fd30 	bl	800b55c <_calloc_r>
 8009afc:	b160      	cbz	r0, 8009b18 <_Balloc+0x64>
 8009afe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b02:	e00e      	b.n	8009b22 <_Balloc+0x6e>
 8009b04:	2221      	movs	r2, #33	@ 0x21
 8009b06:	2104      	movs	r1, #4
 8009b08:	4620      	mov	r0, r4
 8009b0a:	f001 fd27 	bl	800b55c <_calloc_r>
 8009b0e:	69e3      	ldr	r3, [r4, #28]
 8009b10:	60f0      	str	r0, [r6, #12]
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d1e4      	bne.n	8009ae2 <_Balloc+0x2e>
 8009b18:	2000      	movs	r0, #0
 8009b1a:	bd70      	pop	{r4, r5, r6, pc}
 8009b1c:	6802      	ldr	r2, [r0, #0]
 8009b1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b22:	2300      	movs	r3, #0
 8009b24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b28:	e7f7      	b.n	8009b1a <_Balloc+0x66>
 8009b2a:	bf00      	nop
 8009b2c:	0800c2fe 	.word	0x0800c2fe
 8009b30:	0800c37e 	.word	0x0800c37e

08009b34 <_Bfree>:
 8009b34:	b570      	push	{r4, r5, r6, lr}
 8009b36:	69c6      	ldr	r6, [r0, #28]
 8009b38:	4605      	mov	r5, r0
 8009b3a:	460c      	mov	r4, r1
 8009b3c:	b976      	cbnz	r6, 8009b5c <_Bfree+0x28>
 8009b3e:	2010      	movs	r0, #16
 8009b40:	f7ff ff02 	bl	8009948 <malloc>
 8009b44:	4602      	mov	r2, r0
 8009b46:	61e8      	str	r0, [r5, #28]
 8009b48:	b920      	cbnz	r0, 8009b54 <_Bfree+0x20>
 8009b4a:	4b09      	ldr	r3, [pc, #36]	@ (8009b70 <_Bfree+0x3c>)
 8009b4c:	4809      	ldr	r0, [pc, #36]	@ (8009b74 <_Bfree+0x40>)
 8009b4e:	218f      	movs	r1, #143	@ 0x8f
 8009b50:	f001 fce6 	bl	800b520 <__assert_func>
 8009b54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b58:	6006      	str	r6, [r0, #0]
 8009b5a:	60c6      	str	r6, [r0, #12]
 8009b5c:	b13c      	cbz	r4, 8009b6e <_Bfree+0x3a>
 8009b5e:	69eb      	ldr	r3, [r5, #28]
 8009b60:	6862      	ldr	r2, [r4, #4]
 8009b62:	68db      	ldr	r3, [r3, #12]
 8009b64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009b68:	6021      	str	r1, [r4, #0]
 8009b6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009b6e:	bd70      	pop	{r4, r5, r6, pc}
 8009b70:	0800c2fe 	.word	0x0800c2fe
 8009b74:	0800c37e 	.word	0x0800c37e

08009b78 <__multadd>:
 8009b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b7c:	690d      	ldr	r5, [r1, #16]
 8009b7e:	4607      	mov	r7, r0
 8009b80:	460c      	mov	r4, r1
 8009b82:	461e      	mov	r6, r3
 8009b84:	f101 0c14 	add.w	ip, r1, #20
 8009b88:	2000      	movs	r0, #0
 8009b8a:	f8dc 3000 	ldr.w	r3, [ip]
 8009b8e:	b299      	uxth	r1, r3
 8009b90:	fb02 6101 	mla	r1, r2, r1, r6
 8009b94:	0c1e      	lsrs	r6, r3, #16
 8009b96:	0c0b      	lsrs	r3, r1, #16
 8009b98:	fb02 3306 	mla	r3, r2, r6, r3
 8009b9c:	b289      	uxth	r1, r1
 8009b9e:	3001      	adds	r0, #1
 8009ba0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ba4:	4285      	cmp	r5, r0
 8009ba6:	f84c 1b04 	str.w	r1, [ip], #4
 8009baa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009bae:	dcec      	bgt.n	8009b8a <__multadd+0x12>
 8009bb0:	b30e      	cbz	r6, 8009bf6 <__multadd+0x7e>
 8009bb2:	68a3      	ldr	r3, [r4, #8]
 8009bb4:	42ab      	cmp	r3, r5
 8009bb6:	dc19      	bgt.n	8009bec <__multadd+0x74>
 8009bb8:	6861      	ldr	r1, [r4, #4]
 8009bba:	4638      	mov	r0, r7
 8009bbc:	3101      	adds	r1, #1
 8009bbe:	f7ff ff79 	bl	8009ab4 <_Balloc>
 8009bc2:	4680      	mov	r8, r0
 8009bc4:	b928      	cbnz	r0, 8009bd2 <__multadd+0x5a>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8009bfc <__multadd+0x84>)
 8009bca:	480d      	ldr	r0, [pc, #52]	@ (8009c00 <__multadd+0x88>)
 8009bcc:	21ba      	movs	r1, #186	@ 0xba
 8009bce:	f001 fca7 	bl	800b520 <__assert_func>
 8009bd2:	6922      	ldr	r2, [r4, #16]
 8009bd4:	3202      	adds	r2, #2
 8009bd6:	f104 010c 	add.w	r1, r4, #12
 8009bda:	0092      	lsls	r2, r2, #2
 8009bdc:	300c      	adds	r0, #12
 8009bde:	f001 fc87 	bl	800b4f0 <memcpy>
 8009be2:	4621      	mov	r1, r4
 8009be4:	4638      	mov	r0, r7
 8009be6:	f7ff ffa5 	bl	8009b34 <_Bfree>
 8009bea:	4644      	mov	r4, r8
 8009bec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009bf0:	3501      	adds	r5, #1
 8009bf2:	615e      	str	r6, [r3, #20]
 8009bf4:	6125      	str	r5, [r4, #16]
 8009bf6:	4620      	mov	r0, r4
 8009bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bfc:	0800c36d 	.word	0x0800c36d
 8009c00:	0800c37e 	.word	0x0800c37e

08009c04 <__s2b>:
 8009c04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c08:	460c      	mov	r4, r1
 8009c0a:	4615      	mov	r5, r2
 8009c0c:	461f      	mov	r7, r3
 8009c0e:	2209      	movs	r2, #9
 8009c10:	3308      	adds	r3, #8
 8009c12:	4606      	mov	r6, r0
 8009c14:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c18:	2100      	movs	r1, #0
 8009c1a:	2201      	movs	r2, #1
 8009c1c:	429a      	cmp	r2, r3
 8009c1e:	db09      	blt.n	8009c34 <__s2b+0x30>
 8009c20:	4630      	mov	r0, r6
 8009c22:	f7ff ff47 	bl	8009ab4 <_Balloc>
 8009c26:	b940      	cbnz	r0, 8009c3a <__s2b+0x36>
 8009c28:	4602      	mov	r2, r0
 8009c2a:	4b19      	ldr	r3, [pc, #100]	@ (8009c90 <__s2b+0x8c>)
 8009c2c:	4819      	ldr	r0, [pc, #100]	@ (8009c94 <__s2b+0x90>)
 8009c2e:	21d3      	movs	r1, #211	@ 0xd3
 8009c30:	f001 fc76 	bl	800b520 <__assert_func>
 8009c34:	0052      	lsls	r2, r2, #1
 8009c36:	3101      	adds	r1, #1
 8009c38:	e7f0      	b.n	8009c1c <__s2b+0x18>
 8009c3a:	9b08      	ldr	r3, [sp, #32]
 8009c3c:	6143      	str	r3, [r0, #20]
 8009c3e:	2d09      	cmp	r5, #9
 8009c40:	f04f 0301 	mov.w	r3, #1
 8009c44:	6103      	str	r3, [r0, #16]
 8009c46:	dd16      	ble.n	8009c76 <__s2b+0x72>
 8009c48:	f104 0909 	add.w	r9, r4, #9
 8009c4c:	46c8      	mov	r8, r9
 8009c4e:	442c      	add	r4, r5
 8009c50:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009c54:	4601      	mov	r1, r0
 8009c56:	3b30      	subs	r3, #48	@ 0x30
 8009c58:	220a      	movs	r2, #10
 8009c5a:	4630      	mov	r0, r6
 8009c5c:	f7ff ff8c 	bl	8009b78 <__multadd>
 8009c60:	45a0      	cmp	r8, r4
 8009c62:	d1f5      	bne.n	8009c50 <__s2b+0x4c>
 8009c64:	f1a5 0408 	sub.w	r4, r5, #8
 8009c68:	444c      	add	r4, r9
 8009c6a:	1b2d      	subs	r5, r5, r4
 8009c6c:	1963      	adds	r3, r4, r5
 8009c6e:	42bb      	cmp	r3, r7
 8009c70:	db04      	blt.n	8009c7c <__s2b+0x78>
 8009c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c76:	340a      	adds	r4, #10
 8009c78:	2509      	movs	r5, #9
 8009c7a:	e7f6      	b.n	8009c6a <__s2b+0x66>
 8009c7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009c80:	4601      	mov	r1, r0
 8009c82:	3b30      	subs	r3, #48	@ 0x30
 8009c84:	220a      	movs	r2, #10
 8009c86:	4630      	mov	r0, r6
 8009c88:	f7ff ff76 	bl	8009b78 <__multadd>
 8009c8c:	e7ee      	b.n	8009c6c <__s2b+0x68>
 8009c8e:	bf00      	nop
 8009c90:	0800c36d 	.word	0x0800c36d
 8009c94:	0800c37e 	.word	0x0800c37e

08009c98 <__hi0bits>:
 8009c98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	bf36      	itet	cc
 8009ca0:	0403      	lslcc	r3, r0, #16
 8009ca2:	2000      	movcs	r0, #0
 8009ca4:	2010      	movcc	r0, #16
 8009ca6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009caa:	bf3c      	itt	cc
 8009cac:	021b      	lslcc	r3, r3, #8
 8009cae:	3008      	addcc	r0, #8
 8009cb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009cb4:	bf3c      	itt	cc
 8009cb6:	011b      	lslcc	r3, r3, #4
 8009cb8:	3004      	addcc	r0, #4
 8009cba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cbe:	bf3c      	itt	cc
 8009cc0:	009b      	lslcc	r3, r3, #2
 8009cc2:	3002      	addcc	r0, #2
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	db05      	blt.n	8009cd4 <__hi0bits+0x3c>
 8009cc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009ccc:	f100 0001 	add.w	r0, r0, #1
 8009cd0:	bf08      	it	eq
 8009cd2:	2020      	moveq	r0, #32
 8009cd4:	4770      	bx	lr

08009cd6 <__lo0bits>:
 8009cd6:	6803      	ldr	r3, [r0, #0]
 8009cd8:	4602      	mov	r2, r0
 8009cda:	f013 0007 	ands.w	r0, r3, #7
 8009cde:	d00b      	beq.n	8009cf8 <__lo0bits+0x22>
 8009ce0:	07d9      	lsls	r1, r3, #31
 8009ce2:	d421      	bmi.n	8009d28 <__lo0bits+0x52>
 8009ce4:	0798      	lsls	r0, r3, #30
 8009ce6:	bf49      	itett	mi
 8009ce8:	085b      	lsrmi	r3, r3, #1
 8009cea:	089b      	lsrpl	r3, r3, #2
 8009cec:	2001      	movmi	r0, #1
 8009cee:	6013      	strmi	r3, [r2, #0]
 8009cf0:	bf5c      	itt	pl
 8009cf2:	6013      	strpl	r3, [r2, #0]
 8009cf4:	2002      	movpl	r0, #2
 8009cf6:	4770      	bx	lr
 8009cf8:	b299      	uxth	r1, r3
 8009cfa:	b909      	cbnz	r1, 8009d00 <__lo0bits+0x2a>
 8009cfc:	0c1b      	lsrs	r3, r3, #16
 8009cfe:	2010      	movs	r0, #16
 8009d00:	b2d9      	uxtb	r1, r3
 8009d02:	b909      	cbnz	r1, 8009d08 <__lo0bits+0x32>
 8009d04:	3008      	adds	r0, #8
 8009d06:	0a1b      	lsrs	r3, r3, #8
 8009d08:	0719      	lsls	r1, r3, #28
 8009d0a:	bf04      	itt	eq
 8009d0c:	091b      	lsreq	r3, r3, #4
 8009d0e:	3004      	addeq	r0, #4
 8009d10:	0799      	lsls	r1, r3, #30
 8009d12:	bf04      	itt	eq
 8009d14:	089b      	lsreq	r3, r3, #2
 8009d16:	3002      	addeq	r0, #2
 8009d18:	07d9      	lsls	r1, r3, #31
 8009d1a:	d403      	bmi.n	8009d24 <__lo0bits+0x4e>
 8009d1c:	085b      	lsrs	r3, r3, #1
 8009d1e:	f100 0001 	add.w	r0, r0, #1
 8009d22:	d003      	beq.n	8009d2c <__lo0bits+0x56>
 8009d24:	6013      	str	r3, [r2, #0]
 8009d26:	4770      	bx	lr
 8009d28:	2000      	movs	r0, #0
 8009d2a:	4770      	bx	lr
 8009d2c:	2020      	movs	r0, #32
 8009d2e:	4770      	bx	lr

08009d30 <__i2b>:
 8009d30:	b510      	push	{r4, lr}
 8009d32:	460c      	mov	r4, r1
 8009d34:	2101      	movs	r1, #1
 8009d36:	f7ff febd 	bl	8009ab4 <_Balloc>
 8009d3a:	4602      	mov	r2, r0
 8009d3c:	b928      	cbnz	r0, 8009d4a <__i2b+0x1a>
 8009d3e:	4b05      	ldr	r3, [pc, #20]	@ (8009d54 <__i2b+0x24>)
 8009d40:	4805      	ldr	r0, [pc, #20]	@ (8009d58 <__i2b+0x28>)
 8009d42:	f240 1145 	movw	r1, #325	@ 0x145
 8009d46:	f001 fbeb 	bl	800b520 <__assert_func>
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	6144      	str	r4, [r0, #20]
 8009d4e:	6103      	str	r3, [r0, #16]
 8009d50:	bd10      	pop	{r4, pc}
 8009d52:	bf00      	nop
 8009d54:	0800c36d 	.word	0x0800c36d
 8009d58:	0800c37e 	.word	0x0800c37e

08009d5c <__multiply>:
 8009d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d60:	4617      	mov	r7, r2
 8009d62:	690a      	ldr	r2, [r1, #16]
 8009d64:	693b      	ldr	r3, [r7, #16]
 8009d66:	429a      	cmp	r2, r3
 8009d68:	bfa8      	it	ge
 8009d6a:	463b      	movge	r3, r7
 8009d6c:	4689      	mov	r9, r1
 8009d6e:	bfa4      	itt	ge
 8009d70:	460f      	movge	r7, r1
 8009d72:	4699      	movge	r9, r3
 8009d74:	693d      	ldr	r5, [r7, #16]
 8009d76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	6879      	ldr	r1, [r7, #4]
 8009d7e:	eb05 060a 	add.w	r6, r5, sl
 8009d82:	42b3      	cmp	r3, r6
 8009d84:	b085      	sub	sp, #20
 8009d86:	bfb8      	it	lt
 8009d88:	3101      	addlt	r1, #1
 8009d8a:	f7ff fe93 	bl	8009ab4 <_Balloc>
 8009d8e:	b930      	cbnz	r0, 8009d9e <__multiply+0x42>
 8009d90:	4602      	mov	r2, r0
 8009d92:	4b41      	ldr	r3, [pc, #260]	@ (8009e98 <__multiply+0x13c>)
 8009d94:	4841      	ldr	r0, [pc, #260]	@ (8009e9c <__multiply+0x140>)
 8009d96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009d9a:	f001 fbc1 	bl	800b520 <__assert_func>
 8009d9e:	f100 0414 	add.w	r4, r0, #20
 8009da2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009da6:	4623      	mov	r3, r4
 8009da8:	2200      	movs	r2, #0
 8009daa:	4573      	cmp	r3, lr
 8009dac:	d320      	bcc.n	8009df0 <__multiply+0x94>
 8009dae:	f107 0814 	add.w	r8, r7, #20
 8009db2:	f109 0114 	add.w	r1, r9, #20
 8009db6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009dba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009dbe:	9302      	str	r3, [sp, #8]
 8009dc0:	1beb      	subs	r3, r5, r7
 8009dc2:	3b15      	subs	r3, #21
 8009dc4:	f023 0303 	bic.w	r3, r3, #3
 8009dc8:	3304      	adds	r3, #4
 8009dca:	3715      	adds	r7, #21
 8009dcc:	42bd      	cmp	r5, r7
 8009dce:	bf38      	it	cc
 8009dd0:	2304      	movcc	r3, #4
 8009dd2:	9301      	str	r3, [sp, #4]
 8009dd4:	9b02      	ldr	r3, [sp, #8]
 8009dd6:	9103      	str	r1, [sp, #12]
 8009dd8:	428b      	cmp	r3, r1
 8009dda:	d80c      	bhi.n	8009df6 <__multiply+0x9a>
 8009ddc:	2e00      	cmp	r6, #0
 8009dde:	dd03      	ble.n	8009de8 <__multiply+0x8c>
 8009de0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d055      	beq.n	8009e94 <__multiply+0x138>
 8009de8:	6106      	str	r6, [r0, #16]
 8009dea:	b005      	add	sp, #20
 8009dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009df0:	f843 2b04 	str.w	r2, [r3], #4
 8009df4:	e7d9      	b.n	8009daa <__multiply+0x4e>
 8009df6:	f8b1 a000 	ldrh.w	sl, [r1]
 8009dfa:	f1ba 0f00 	cmp.w	sl, #0
 8009dfe:	d01f      	beq.n	8009e40 <__multiply+0xe4>
 8009e00:	46c4      	mov	ip, r8
 8009e02:	46a1      	mov	r9, r4
 8009e04:	2700      	movs	r7, #0
 8009e06:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009e0a:	f8d9 3000 	ldr.w	r3, [r9]
 8009e0e:	fa1f fb82 	uxth.w	fp, r2
 8009e12:	b29b      	uxth	r3, r3
 8009e14:	fb0a 330b 	mla	r3, sl, fp, r3
 8009e18:	443b      	add	r3, r7
 8009e1a:	f8d9 7000 	ldr.w	r7, [r9]
 8009e1e:	0c12      	lsrs	r2, r2, #16
 8009e20:	0c3f      	lsrs	r7, r7, #16
 8009e22:	fb0a 7202 	mla	r2, sl, r2, r7
 8009e26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009e2a:	b29b      	uxth	r3, r3
 8009e2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e30:	4565      	cmp	r5, ip
 8009e32:	f849 3b04 	str.w	r3, [r9], #4
 8009e36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009e3a:	d8e4      	bhi.n	8009e06 <__multiply+0xaa>
 8009e3c:	9b01      	ldr	r3, [sp, #4]
 8009e3e:	50e7      	str	r7, [r4, r3]
 8009e40:	9b03      	ldr	r3, [sp, #12]
 8009e42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009e46:	3104      	adds	r1, #4
 8009e48:	f1b9 0f00 	cmp.w	r9, #0
 8009e4c:	d020      	beq.n	8009e90 <__multiply+0x134>
 8009e4e:	6823      	ldr	r3, [r4, #0]
 8009e50:	4647      	mov	r7, r8
 8009e52:	46a4      	mov	ip, r4
 8009e54:	f04f 0a00 	mov.w	sl, #0
 8009e58:	f8b7 b000 	ldrh.w	fp, [r7]
 8009e5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009e60:	fb09 220b 	mla	r2, r9, fp, r2
 8009e64:	4452      	add	r2, sl
 8009e66:	b29b      	uxth	r3, r3
 8009e68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e6c:	f84c 3b04 	str.w	r3, [ip], #4
 8009e70:	f857 3b04 	ldr.w	r3, [r7], #4
 8009e74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e78:	f8bc 3000 	ldrh.w	r3, [ip]
 8009e7c:	fb09 330a 	mla	r3, r9, sl, r3
 8009e80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009e84:	42bd      	cmp	r5, r7
 8009e86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e8a:	d8e5      	bhi.n	8009e58 <__multiply+0xfc>
 8009e8c:	9a01      	ldr	r2, [sp, #4]
 8009e8e:	50a3      	str	r3, [r4, r2]
 8009e90:	3404      	adds	r4, #4
 8009e92:	e79f      	b.n	8009dd4 <__multiply+0x78>
 8009e94:	3e01      	subs	r6, #1
 8009e96:	e7a1      	b.n	8009ddc <__multiply+0x80>
 8009e98:	0800c36d 	.word	0x0800c36d
 8009e9c:	0800c37e 	.word	0x0800c37e

08009ea0 <__pow5mult>:
 8009ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ea4:	4615      	mov	r5, r2
 8009ea6:	f012 0203 	ands.w	r2, r2, #3
 8009eaa:	4607      	mov	r7, r0
 8009eac:	460e      	mov	r6, r1
 8009eae:	d007      	beq.n	8009ec0 <__pow5mult+0x20>
 8009eb0:	4c25      	ldr	r4, [pc, #148]	@ (8009f48 <__pow5mult+0xa8>)
 8009eb2:	3a01      	subs	r2, #1
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009eba:	f7ff fe5d 	bl	8009b78 <__multadd>
 8009ebe:	4606      	mov	r6, r0
 8009ec0:	10ad      	asrs	r5, r5, #2
 8009ec2:	d03d      	beq.n	8009f40 <__pow5mult+0xa0>
 8009ec4:	69fc      	ldr	r4, [r7, #28]
 8009ec6:	b97c      	cbnz	r4, 8009ee8 <__pow5mult+0x48>
 8009ec8:	2010      	movs	r0, #16
 8009eca:	f7ff fd3d 	bl	8009948 <malloc>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	61f8      	str	r0, [r7, #28]
 8009ed2:	b928      	cbnz	r0, 8009ee0 <__pow5mult+0x40>
 8009ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8009f4c <__pow5mult+0xac>)
 8009ed6:	481e      	ldr	r0, [pc, #120]	@ (8009f50 <__pow5mult+0xb0>)
 8009ed8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009edc:	f001 fb20 	bl	800b520 <__assert_func>
 8009ee0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ee4:	6004      	str	r4, [r0, #0]
 8009ee6:	60c4      	str	r4, [r0, #12]
 8009ee8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009eec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ef0:	b94c      	cbnz	r4, 8009f06 <__pow5mult+0x66>
 8009ef2:	f240 2171 	movw	r1, #625	@ 0x271
 8009ef6:	4638      	mov	r0, r7
 8009ef8:	f7ff ff1a 	bl	8009d30 <__i2b>
 8009efc:	2300      	movs	r3, #0
 8009efe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f02:	4604      	mov	r4, r0
 8009f04:	6003      	str	r3, [r0, #0]
 8009f06:	f04f 0900 	mov.w	r9, #0
 8009f0a:	07eb      	lsls	r3, r5, #31
 8009f0c:	d50a      	bpl.n	8009f24 <__pow5mult+0x84>
 8009f0e:	4631      	mov	r1, r6
 8009f10:	4622      	mov	r2, r4
 8009f12:	4638      	mov	r0, r7
 8009f14:	f7ff ff22 	bl	8009d5c <__multiply>
 8009f18:	4631      	mov	r1, r6
 8009f1a:	4680      	mov	r8, r0
 8009f1c:	4638      	mov	r0, r7
 8009f1e:	f7ff fe09 	bl	8009b34 <_Bfree>
 8009f22:	4646      	mov	r6, r8
 8009f24:	106d      	asrs	r5, r5, #1
 8009f26:	d00b      	beq.n	8009f40 <__pow5mult+0xa0>
 8009f28:	6820      	ldr	r0, [r4, #0]
 8009f2a:	b938      	cbnz	r0, 8009f3c <__pow5mult+0x9c>
 8009f2c:	4622      	mov	r2, r4
 8009f2e:	4621      	mov	r1, r4
 8009f30:	4638      	mov	r0, r7
 8009f32:	f7ff ff13 	bl	8009d5c <__multiply>
 8009f36:	6020      	str	r0, [r4, #0]
 8009f38:	f8c0 9000 	str.w	r9, [r0]
 8009f3c:	4604      	mov	r4, r0
 8009f3e:	e7e4      	b.n	8009f0a <__pow5mult+0x6a>
 8009f40:	4630      	mov	r0, r6
 8009f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f46:	bf00      	nop
 8009f48:	0800c490 	.word	0x0800c490
 8009f4c:	0800c2fe 	.word	0x0800c2fe
 8009f50:	0800c37e 	.word	0x0800c37e

08009f54 <__lshift>:
 8009f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f58:	460c      	mov	r4, r1
 8009f5a:	6849      	ldr	r1, [r1, #4]
 8009f5c:	6923      	ldr	r3, [r4, #16]
 8009f5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f62:	68a3      	ldr	r3, [r4, #8]
 8009f64:	4607      	mov	r7, r0
 8009f66:	4691      	mov	r9, r2
 8009f68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f6c:	f108 0601 	add.w	r6, r8, #1
 8009f70:	42b3      	cmp	r3, r6
 8009f72:	db0b      	blt.n	8009f8c <__lshift+0x38>
 8009f74:	4638      	mov	r0, r7
 8009f76:	f7ff fd9d 	bl	8009ab4 <_Balloc>
 8009f7a:	4605      	mov	r5, r0
 8009f7c:	b948      	cbnz	r0, 8009f92 <__lshift+0x3e>
 8009f7e:	4602      	mov	r2, r0
 8009f80:	4b28      	ldr	r3, [pc, #160]	@ (800a024 <__lshift+0xd0>)
 8009f82:	4829      	ldr	r0, [pc, #164]	@ (800a028 <__lshift+0xd4>)
 8009f84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009f88:	f001 faca 	bl	800b520 <__assert_func>
 8009f8c:	3101      	adds	r1, #1
 8009f8e:	005b      	lsls	r3, r3, #1
 8009f90:	e7ee      	b.n	8009f70 <__lshift+0x1c>
 8009f92:	2300      	movs	r3, #0
 8009f94:	f100 0114 	add.w	r1, r0, #20
 8009f98:	f100 0210 	add.w	r2, r0, #16
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	4553      	cmp	r3, sl
 8009fa0:	db33      	blt.n	800a00a <__lshift+0xb6>
 8009fa2:	6920      	ldr	r0, [r4, #16]
 8009fa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009fa8:	f104 0314 	add.w	r3, r4, #20
 8009fac:	f019 091f 	ands.w	r9, r9, #31
 8009fb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009fb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009fb8:	d02b      	beq.n	800a012 <__lshift+0xbe>
 8009fba:	f1c9 0e20 	rsb	lr, r9, #32
 8009fbe:	468a      	mov	sl, r1
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	6818      	ldr	r0, [r3, #0]
 8009fc4:	fa00 f009 	lsl.w	r0, r0, r9
 8009fc8:	4310      	orrs	r0, r2
 8009fca:	f84a 0b04 	str.w	r0, [sl], #4
 8009fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fd2:	459c      	cmp	ip, r3
 8009fd4:	fa22 f20e 	lsr.w	r2, r2, lr
 8009fd8:	d8f3      	bhi.n	8009fc2 <__lshift+0x6e>
 8009fda:	ebac 0304 	sub.w	r3, ip, r4
 8009fde:	3b15      	subs	r3, #21
 8009fe0:	f023 0303 	bic.w	r3, r3, #3
 8009fe4:	3304      	adds	r3, #4
 8009fe6:	f104 0015 	add.w	r0, r4, #21
 8009fea:	4560      	cmp	r0, ip
 8009fec:	bf88      	it	hi
 8009fee:	2304      	movhi	r3, #4
 8009ff0:	50ca      	str	r2, [r1, r3]
 8009ff2:	b10a      	cbz	r2, 8009ff8 <__lshift+0xa4>
 8009ff4:	f108 0602 	add.w	r6, r8, #2
 8009ff8:	3e01      	subs	r6, #1
 8009ffa:	4638      	mov	r0, r7
 8009ffc:	612e      	str	r6, [r5, #16]
 8009ffe:	4621      	mov	r1, r4
 800a000:	f7ff fd98 	bl	8009b34 <_Bfree>
 800a004:	4628      	mov	r0, r5
 800a006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a00a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a00e:	3301      	adds	r3, #1
 800a010:	e7c5      	b.n	8009f9e <__lshift+0x4a>
 800a012:	3904      	subs	r1, #4
 800a014:	f853 2b04 	ldr.w	r2, [r3], #4
 800a018:	f841 2f04 	str.w	r2, [r1, #4]!
 800a01c:	459c      	cmp	ip, r3
 800a01e:	d8f9      	bhi.n	800a014 <__lshift+0xc0>
 800a020:	e7ea      	b.n	8009ff8 <__lshift+0xa4>
 800a022:	bf00      	nop
 800a024:	0800c36d 	.word	0x0800c36d
 800a028:	0800c37e 	.word	0x0800c37e

0800a02c <__mcmp>:
 800a02c:	690a      	ldr	r2, [r1, #16]
 800a02e:	4603      	mov	r3, r0
 800a030:	6900      	ldr	r0, [r0, #16]
 800a032:	1a80      	subs	r0, r0, r2
 800a034:	b530      	push	{r4, r5, lr}
 800a036:	d10e      	bne.n	800a056 <__mcmp+0x2a>
 800a038:	3314      	adds	r3, #20
 800a03a:	3114      	adds	r1, #20
 800a03c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a040:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a044:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a048:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a04c:	4295      	cmp	r5, r2
 800a04e:	d003      	beq.n	800a058 <__mcmp+0x2c>
 800a050:	d205      	bcs.n	800a05e <__mcmp+0x32>
 800a052:	f04f 30ff 	mov.w	r0, #4294967295
 800a056:	bd30      	pop	{r4, r5, pc}
 800a058:	42a3      	cmp	r3, r4
 800a05a:	d3f3      	bcc.n	800a044 <__mcmp+0x18>
 800a05c:	e7fb      	b.n	800a056 <__mcmp+0x2a>
 800a05e:	2001      	movs	r0, #1
 800a060:	e7f9      	b.n	800a056 <__mcmp+0x2a>
	...

0800a064 <__mdiff>:
 800a064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a068:	4689      	mov	r9, r1
 800a06a:	4606      	mov	r6, r0
 800a06c:	4611      	mov	r1, r2
 800a06e:	4648      	mov	r0, r9
 800a070:	4614      	mov	r4, r2
 800a072:	f7ff ffdb 	bl	800a02c <__mcmp>
 800a076:	1e05      	subs	r5, r0, #0
 800a078:	d112      	bne.n	800a0a0 <__mdiff+0x3c>
 800a07a:	4629      	mov	r1, r5
 800a07c:	4630      	mov	r0, r6
 800a07e:	f7ff fd19 	bl	8009ab4 <_Balloc>
 800a082:	4602      	mov	r2, r0
 800a084:	b928      	cbnz	r0, 800a092 <__mdiff+0x2e>
 800a086:	4b3f      	ldr	r3, [pc, #252]	@ (800a184 <__mdiff+0x120>)
 800a088:	f240 2137 	movw	r1, #567	@ 0x237
 800a08c:	483e      	ldr	r0, [pc, #248]	@ (800a188 <__mdiff+0x124>)
 800a08e:	f001 fa47 	bl	800b520 <__assert_func>
 800a092:	2301      	movs	r3, #1
 800a094:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a098:	4610      	mov	r0, r2
 800a09a:	b003      	add	sp, #12
 800a09c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a0:	bfbc      	itt	lt
 800a0a2:	464b      	movlt	r3, r9
 800a0a4:	46a1      	movlt	r9, r4
 800a0a6:	4630      	mov	r0, r6
 800a0a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a0ac:	bfba      	itte	lt
 800a0ae:	461c      	movlt	r4, r3
 800a0b0:	2501      	movlt	r5, #1
 800a0b2:	2500      	movge	r5, #0
 800a0b4:	f7ff fcfe 	bl	8009ab4 <_Balloc>
 800a0b8:	4602      	mov	r2, r0
 800a0ba:	b918      	cbnz	r0, 800a0c4 <__mdiff+0x60>
 800a0bc:	4b31      	ldr	r3, [pc, #196]	@ (800a184 <__mdiff+0x120>)
 800a0be:	f240 2145 	movw	r1, #581	@ 0x245
 800a0c2:	e7e3      	b.n	800a08c <__mdiff+0x28>
 800a0c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a0c8:	6926      	ldr	r6, [r4, #16]
 800a0ca:	60c5      	str	r5, [r0, #12]
 800a0cc:	f109 0310 	add.w	r3, r9, #16
 800a0d0:	f109 0514 	add.w	r5, r9, #20
 800a0d4:	f104 0e14 	add.w	lr, r4, #20
 800a0d8:	f100 0b14 	add.w	fp, r0, #20
 800a0dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a0e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a0e4:	9301      	str	r3, [sp, #4]
 800a0e6:	46d9      	mov	r9, fp
 800a0e8:	f04f 0c00 	mov.w	ip, #0
 800a0ec:	9b01      	ldr	r3, [sp, #4]
 800a0ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a0f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a0f6:	9301      	str	r3, [sp, #4]
 800a0f8:	fa1f f38a 	uxth.w	r3, sl
 800a0fc:	4619      	mov	r1, r3
 800a0fe:	b283      	uxth	r3, r0
 800a100:	1acb      	subs	r3, r1, r3
 800a102:	0c00      	lsrs	r0, r0, #16
 800a104:	4463      	add	r3, ip
 800a106:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a10a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a10e:	b29b      	uxth	r3, r3
 800a110:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a114:	4576      	cmp	r6, lr
 800a116:	f849 3b04 	str.w	r3, [r9], #4
 800a11a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a11e:	d8e5      	bhi.n	800a0ec <__mdiff+0x88>
 800a120:	1b33      	subs	r3, r6, r4
 800a122:	3b15      	subs	r3, #21
 800a124:	f023 0303 	bic.w	r3, r3, #3
 800a128:	3415      	adds	r4, #21
 800a12a:	3304      	adds	r3, #4
 800a12c:	42a6      	cmp	r6, r4
 800a12e:	bf38      	it	cc
 800a130:	2304      	movcc	r3, #4
 800a132:	441d      	add	r5, r3
 800a134:	445b      	add	r3, fp
 800a136:	461e      	mov	r6, r3
 800a138:	462c      	mov	r4, r5
 800a13a:	4544      	cmp	r4, r8
 800a13c:	d30e      	bcc.n	800a15c <__mdiff+0xf8>
 800a13e:	f108 0103 	add.w	r1, r8, #3
 800a142:	1b49      	subs	r1, r1, r5
 800a144:	f021 0103 	bic.w	r1, r1, #3
 800a148:	3d03      	subs	r5, #3
 800a14a:	45a8      	cmp	r8, r5
 800a14c:	bf38      	it	cc
 800a14e:	2100      	movcc	r1, #0
 800a150:	440b      	add	r3, r1
 800a152:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a156:	b191      	cbz	r1, 800a17e <__mdiff+0x11a>
 800a158:	6117      	str	r7, [r2, #16]
 800a15a:	e79d      	b.n	800a098 <__mdiff+0x34>
 800a15c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a160:	46e6      	mov	lr, ip
 800a162:	0c08      	lsrs	r0, r1, #16
 800a164:	fa1c fc81 	uxtah	ip, ip, r1
 800a168:	4471      	add	r1, lr
 800a16a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a16e:	b289      	uxth	r1, r1
 800a170:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a174:	f846 1b04 	str.w	r1, [r6], #4
 800a178:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a17c:	e7dd      	b.n	800a13a <__mdiff+0xd6>
 800a17e:	3f01      	subs	r7, #1
 800a180:	e7e7      	b.n	800a152 <__mdiff+0xee>
 800a182:	bf00      	nop
 800a184:	0800c36d 	.word	0x0800c36d
 800a188:	0800c37e 	.word	0x0800c37e

0800a18c <__ulp>:
 800a18c:	b082      	sub	sp, #8
 800a18e:	ed8d 0b00 	vstr	d0, [sp]
 800a192:	9a01      	ldr	r2, [sp, #4]
 800a194:	4b0f      	ldr	r3, [pc, #60]	@ (800a1d4 <__ulp+0x48>)
 800a196:	4013      	ands	r3, r2
 800a198:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	dc08      	bgt.n	800a1b2 <__ulp+0x26>
 800a1a0:	425b      	negs	r3, r3
 800a1a2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a1a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a1aa:	da04      	bge.n	800a1b6 <__ulp+0x2a>
 800a1ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a1b0:	4113      	asrs	r3, r2
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	e008      	b.n	800a1c8 <__ulp+0x3c>
 800a1b6:	f1a2 0314 	sub.w	r3, r2, #20
 800a1ba:	2b1e      	cmp	r3, #30
 800a1bc:	bfda      	itte	le
 800a1be:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a1c2:	40da      	lsrle	r2, r3
 800a1c4:	2201      	movgt	r2, #1
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	4610      	mov	r0, r2
 800a1cc:	ec41 0b10 	vmov	d0, r0, r1
 800a1d0:	b002      	add	sp, #8
 800a1d2:	4770      	bx	lr
 800a1d4:	7ff00000 	.word	0x7ff00000

0800a1d8 <__b2d>:
 800a1d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1dc:	6906      	ldr	r6, [r0, #16]
 800a1de:	f100 0814 	add.w	r8, r0, #20
 800a1e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a1e6:	1f37      	subs	r7, r6, #4
 800a1e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a1ec:	4610      	mov	r0, r2
 800a1ee:	f7ff fd53 	bl	8009c98 <__hi0bits>
 800a1f2:	f1c0 0320 	rsb	r3, r0, #32
 800a1f6:	280a      	cmp	r0, #10
 800a1f8:	600b      	str	r3, [r1, #0]
 800a1fa:	491b      	ldr	r1, [pc, #108]	@ (800a268 <__b2d+0x90>)
 800a1fc:	dc15      	bgt.n	800a22a <__b2d+0x52>
 800a1fe:	f1c0 0c0b 	rsb	ip, r0, #11
 800a202:	fa22 f30c 	lsr.w	r3, r2, ip
 800a206:	45b8      	cmp	r8, r7
 800a208:	ea43 0501 	orr.w	r5, r3, r1
 800a20c:	bf34      	ite	cc
 800a20e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a212:	2300      	movcs	r3, #0
 800a214:	3015      	adds	r0, #21
 800a216:	fa02 f000 	lsl.w	r0, r2, r0
 800a21a:	fa23 f30c 	lsr.w	r3, r3, ip
 800a21e:	4303      	orrs	r3, r0
 800a220:	461c      	mov	r4, r3
 800a222:	ec45 4b10 	vmov	d0, r4, r5
 800a226:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a22a:	45b8      	cmp	r8, r7
 800a22c:	bf3a      	itte	cc
 800a22e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a232:	f1a6 0708 	subcc.w	r7, r6, #8
 800a236:	2300      	movcs	r3, #0
 800a238:	380b      	subs	r0, #11
 800a23a:	d012      	beq.n	800a262 <__b2d+0x8a>
 800a23c:	f1c0 0120 	rsb	r1, r0, #32
 800a240:	fa23 f401 	lsr.w	r4, r3, r1
 800a244:	4082      	lsls	r2, r0
 800a246:	4322      	orrs	r2, r4
 800a248:	4547      	cmp	r7, r8
 800a24a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a24e:	bf8c      	ite	hi
 800a250:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a254:	2200      	movls	r2, #0
 800a256:	4083      	lsls	r3, r0
 800a258:	40ca      	lsrs	r2, r1
 800a25a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a25e:	4313      	orrs	r3, r2
 800a260:	e7de      	b.n	800a220 <__b2d+0x48>
 800a262:	ea42 0501 	orr.w	r5, r2, r1
 800a266:	e7db      	b.n	800a220 <__b2d+0x48>
 800a268:	3ff00000 	.word	0x3ff00000

0800a26c <__d2b>:
 800a26c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a270:	460f      	mov	r7, r1
 800a272:	2101      	movs	r1, #1
 800a274:	ec59 8b10 	vmov	r8, r9, d0
 800a278:	4616      	mov	r6, r2
 800a27a:	f7ff fc1b 	bl	8009ab4 <_Balloc>
 800a27e:	4604      	mov	r4, r0
 800a280:	b930      	cbnz	r0, 800a290 <__d2b+0x24>
 800a282:	4602      	mov	r2, r0
 800a284:	4b23      	ldr	r3, [pc, #140]	@ (800a314 <__d2b+0xa8>)
 800a286:	4824      	ldr	r0, [pc, #144]	@ (800a318 <__d2b+0xac>)
 800a288:	f240 310f 	movw	r1, #783	@ 0x30f
 800a28c:	f001 f948 	bl	800b520 <__assert_func>
 800a290:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a294:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a298:	b10d      	cbz	r5, 800a29e <__d2b+0x32>
 800a29a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a29e:	9301      	str	r3, [sp, #4]
 800a2a0:	f1b8 0300 	subs.w	r3, r8, #0
 800a2a4:	d023      	beq.n	800a2ee <__d2b+0x82>
 800a2a6:	4668      	mov	r0, sp
 800a2a8:	9300      	str	r3, [sp, #0]
 800a2aa:	f7ff fd14 	bl	8009cd6 <__lo0bits>
 800a2ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a2b2:	b1d0      	cbz	r0, 800a2ea <__d2b+0x7e>
 800a2b4:	f1c0 0320 	rsb	r3, r0, #32
 800a2b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a2bc:	430b      	orrs	r3, r1
 800a2be:	40c2      	lsrs	r2, r0
 800a2c0:	6163      	str	r3, [r4, #20]
 800a2c2:	9201      	str	r2, [sp, #4]
 800a2c4:	9b01      	ldr	r3, [sp, #4]
 800a2c6:	61a3      	str	r3, [r4, #24]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	bf0c      	ite	eq
 800a2cc:	2201      	moveq	r2, #1
 800a2ce:	2202      	movne	r2, #2
 800a2d0:	6122      	str	r2, [r4, #16]
 800a2d2:	b1a5      	cbz	r5, 800a2fe <__d2b+0x92>
 800a2d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a2d8:	4405      	add	r5, r0
 800a2da:	603d      	str	r5, [r7, #0]
 800a2dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a2e0:	6030      	str	r0, [r6, #0]
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	b003      	add	sp, #12
 800a2e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a2ea:	6161      	str	r1, [r4, #20]
 800a2ec:	e7ea      	b.n	800a2c4 <__d2b+0x58>
 800a2ee:	a801      	add	r0, sp, #4
 800a2f0:	f7ff fcf1 	bl	8009cd6 <__lo0bits>
 800a2f4:	9b01      	ldr	r3, [sp, #4]
 800a2f6:	6163      	str	r3, [r4, #20]
 800a2f8:	3020      	adds	r0, #32
 800a2fa:	2201      	movs	r2, #1
 800a2fc:	e7e8      	b.n	800a2d0 <__d2b+0x64>
 800a2fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a302:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a306:	6038      	str	r0, [r7, #0]
 800a308:	6918      	ldr	r0, [r3, #16]
 800a30a:	f7ff fcc5 	bl	8009c98 <__hi0bits>
 800a30e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a312:	e7e5      	b.n	800a2e0 <__d2b+0x74>
 800a314:	0800c36d 	.word	0x0800c36d
 800a318:	0800c37e 	.word	0x0800c37e

0800a31c <__ratio>:
 800a31c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a320:	4688      	mov	r8, r1
 800a322:	4669      	mov	r1, sp
 800a324:	4681      	mov	r9, r0
 800a326:	f7ff ff57 	bl	800a1d8 <__b2d>
 800a32a:	a901      	add	r1, sp, #4
 800a32c:	4640      	mov	r0, r8
 800a32e:	ec55 4b10 	vmov	r4, r5, d0
 800a332:	f7ff ff51 	bl	800a1d8 <__b2d>
 800a336:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800a33a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800a33e:	1ad2      	subs	r2, r2, r3
 800a340:	e9dd 3100 	ldrd	r3, r1, [sp]
 800a344:	1a5b      	subs	r3, r3, r1
 800a346:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800a34a:	ec57 6b10 	vmov	r6, r7, d0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	bfd6      	itet	le
 800a352:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a356:	462a      	movgt	r2, r5
 800a358:	463a      	movle	r2, r7
 800a35a:	46ab      	mov	fp, r5
 800a35c:	46a2      	mov	sl, r4
 800a35e:	bfce      	itee	gt
 800a360:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a364:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800a368:	ee00 3a90 	vmovle	s1, r3
 800a36c:	ec4b ab17 	vmov	d7, sl, fp
 800a370:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800a374:	b003      	add	sp, #12
 800a376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a37a <__copybits>:
 800a37a:	3901      	subs	r1, #1
 800a37c:	b570      	push	{r4, r5, r6, lr}
 800a37e:	1149      	asrs	r1, r1, #5
 800a380:	6914      	ldr	r4, [r2, #16]
 800a382:	3101      	adds	r1, #1
 800a384:	f102 0314 	add.w	r3, r2, #20
 800a388:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a38c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a390:	1f05      	subs	r5, r0, #4
 800a392:	42a3      	cmp	r3, r4
 800a394:	d30c      	bcc.n	800a3b0 <__copybits+0x36>
 800a396:	1aa3      	subs	r3, r4, r2
 800a398:	3b11      	subs	r3, #17
 800a39a:	f023 0303 	bic.w	r3, r3, #3
 800a39e:	3211      	adds	r2, #17
 800a3a0:	42a2      	cmp	r2, r4
 800a3a2:	bf88      	it	hi
 800a3a4:	2300      	movhi	r3, #0
 800a3a6:	4418      	add	r0, r3
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	4288      	cmp	r0, r1
 800a3ac:	d305      	bcc.n	800a3ba <__copybits+0x40>
 800a3ae:	bd70      	pop	{r4, r5, r6, pc}
 800a3b0:	f853 6b04 	ldr.w	r6, [r3], #4
 800a3b4:	f845 6f04 	str.w	r6, [r5, #4]!
 800a3b8:	e7eb      	b.n	800a392 <__copybits+0x18>
 800a3ba:	f840 3b04 	str.w	r3, [r0], #4
 800a3be:	e7f4      	b.n	800a3aa <__copybits+0x30>

0800a3c0 <__any_on>:
 800a3c0:	f100 0214 	add.w	r2, r0, #20
 800a3c4:	6900      	ldr	r0, [r0, #16]
 800a3c6:	114b      	asrs	r3, r1, #5
 800a3c8:	4298      	cmp	r0, r3
 800a3ca:	b510      	push	{r4, lr}
 800a3cc:	db11      	blt.n	800a3f2 <__any_on+0x32>
 800a3ce:	dd0a      	ble.n	800a3e6 <__any_on+0x26>
 800a3d0:	f011 011f 	ands.w	r1, r1, #31
 800a3d4:	d007      	beq.n	800a3e6 <__any_on+0x26>
 800a3d6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a3da:	fa24 f001 	lsr.w	r0, r4, r1
 800a3de:	fa00 f101 	lsl.w	r1, r0, r1
 800a3e2:	428c      	cmp	r4, r1
 800a3e4:	d10b      	bne.n	800a3fe <__any_on+0x3e>
 800a3e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d803      	bhi.n	800a3f6 <__any_on+0x36>
 800a3ee:	2000      	movs	r0, #0
 800a3f0:	bd10      	pop	{r4, pc}
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	e7f7      	b.n	800a3e6 <__any_on+0x26>
 800a3f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a3fa:	2900      	cmp	r1, #0
 800a3fc:	d0f5      	beq.n	800a3ea <__any_on+0x2a>
 800a3fe:	2001      	movs	r0, #1
 800a400:	e7f6      	b.n	800a3f0 <__any_on+0x30>

0800a402 <sulp>:
 800a402:	b570      	push	{r4, r5, r6, lr}
 800a404:	4604      	mov	r4, r0
 800a406:	460d      	mov	r5, r1
 800a408:	4616      	mov	r6, r2
 800a40a:	ec45 4b10 	vmov	d0, r4, r5
 800a40e:	f7ff febd 	bl	800a18c <__ulp>
 800a412:	b17e      	cbz	r6, 800a434 <sulp+0x32>
 800a414:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a418:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	dd09      	ble.n	800a434 <sulp+0x32>
 800a420:	051b      	lsls	r3, r3, #20
 800a422:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a426:	2000      	movs	r0, #0
 800a428:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800a42c:	ec41 0b17 	vmov	d7, r0, r1
 800a430:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a434:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a438 <_strtod_l>:
 800a438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a43c:	ed2d 8b0a 	vpush	{d8-d12}
 800a440:	b097      	sub	sp, #92	@ 0x5c
 800a442:	4688      	mov	r8, r1
 800a444:	920e      	str	r2, [sp, #56]	@ 0x38
 800a446:	2200      	movs	r2, #0
 800a448:	9212      	str	r2, [sp, #72]	@ 0x48
 800a44a:	9005      	str	r0, [sp, #20]
 800a44c:	f04f 0a00 	mov.w	sl, #0
 800a450:	f04f 0b00 	mov.w	fp, #0
 800a454:	460a      	mov	r2, r1
 800a456:	9211      	str	r2, [sp, #68]	@ 0x44
 800a458:	7811      	ldrb	r1, [r2, #0]
 800a45a:	292b      	cmp	r1, #43	@ 0x2b
 800a45c:	d04c      	beq.n	800a4f8 <_strtod_l+0xc0>
 800a45e:	d839      	bhi.n	800a4d4 <_strtod_l+0x9c>
 800a460:	290d      	cmp	r1, #13
 800a462:	d833      	bhi.n	800a4cc <_strtod_l+0x94>
 800a464:	2908      	cmp	r1, #8
 800a466:	d833      	bhi.n	800a4d0 <_strtod_l+0x98>
 800a468:	2900      	cmp	r1, #0
 800a46a:	d03c      	beq.n	800a4e6 <_strtod_l+0xae>
 800a46c:	2200      	movs	r2, #0
 800a46e:	9208      	str	r2, [sp, #32]
 800a470:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a472:	782a      	ldrb	r2, [r5, #0]
 800a474:	2a30      	cmp	r2, #48	@ 0x30
 800a476:	f040 80b7 	bne.w	800a5e8 <_strtod_l+0x1b0>
 800a47a:	786a      	ldrb	r2, [r5, #1]
 800a47c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a480:	2a58      	cmp	r2, #88	@ 0x58
 800a482:	d170      	bne.n	800a566 <_strtod_l+0x12e>
 800a484:	9302      	str	r3, [sp, #8]
 800a486:	9b08      	ldr	r3, [sp, #32]
 800a488:	9301      	str	r3, [sp, #4]
 800a48a:	ab12      	add	r3, sp, #72	@ 0x48
 800a48c:	9300      	str	r3, [sp, #0]
 800a48e:	4a90      	ldr	r2, [pc, #576]	@ (800a6d0 <_strtod_l+0x298>)
 800a490:	9805      	ldr	r0, [sp, #20]
 800a492:	ab13      	add	r3, sp, #76	@ 0x4c
 800a494:	a911      	add	r1, sp, #68	@ 0x44
 800a496:	f001 f8dd 	bl	800b654 <__gethex>
 800a49a:	f010 060f 	ands.w	r6, r0, #15
 800a49e:	4604      	mov	r4, r0
 800a4a0:	d005      	beq.n	800a4ae <_strtod_l+0x76>
 800a4a2:	2e06      	cmp	r6, #6
 800a4a4:	d12a      	bne.n	800a4fc <_strtod_l+0xc4>
 800a4a6:	3501      	adds	r5, #1
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	9511      	str	r5, [sp, #68]	@ 0x44
 800a4ac:	9308      	str	r3, [sp, #32]
 800a4ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	f040 8537 	bne.w	800af24 <_strtod_l+0xaec>
 800a4b6:	9b08      	ldr	r3, [sp, #32]
 800a4b8:	ec4b ab10 	vmov	d0, sl, fp
 800a4bc:	b1cb      	cbz	r3, 800a4f2 <_strtod_l+0xba>
 800a4be:	eeb1 0b40 	vneg.f64	d0, d0
 800a4c2:	b017      	add	sp, #92	@ 0x5c
 800a4c4:	ecbd 8b0a 	vpop	{d8-d12}
 800a4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4cc:	2920      	cmp	r1, #32
 800a4ce:	d1cd      	bne.n	800a46c <_strtod_l+0x34>
 800a4d0:	3201      	adds	r2, #1
 800a4d2:	e7c0      	b.n	800a456 <_strtod_l+0x1e>
 800a4d4:	292d      	cmp	r1, #45	@ 0x2d
 800a4d6:	d1c9      	bne.n	800a46c <_strtod_l+0x34>
 800a4d8:	2101      	movs	r1, #1
 800a4da:	9108      	str	r1, [sp, #32]
 800a4dc:	1c51      	adds	r1, r2, #1
 800a4de:	9111      	str	r1, [sp, #68]	@ 0x44
 800a4e0:	7852      	ldrb	r2, [r2, #1]
 800a4e2:	2a00      	cmp	r2, #0
 800a4e4:	d1c4      	bne.n	800a470 <_strtod_l+0x38>
 800a4e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4e8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	f040 8517 	bne.w	800af20 <_strtod_l+0xae8>
 800a4f2:	ec4b ab10 	vmov	d0, sl, fp
 800a4f6:	e7e4      	b.n	800a4c2 <_strtod_l+0x8a>
 800a4f8:	2100      	movs	r1, #0
 800a4fa:	e7ee      	b.n	800a4da <_strtod_l+0xa2>
 800a4fc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a4fe:	b13a      	cbz	r2, 800a510 <_strtod_l+0xd8>
 800a500:	2135      	movs	r1, #53	@ 0x35
 800a502:	a814      	add	r0, sp, #80	@ 0x50
 800a504:	f7ff ff39 	bl	800a37a <__copybits>
 800a508:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a50a:	9805      	ldr	r0, [sp, #20]
 800a50c:	f7ff fb12 	bl	8009b34 <_Bfree>
 800a510:	1e73      	subs	r3, r6, #1
 800a512:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a514:	2b04      	cmp	r3, #4
 800a516:	d806      	bhi.n	800a526 <_strtod_l+0xee>
 800a518:	e8df f003 	tbb	[pc, r3]
 800a51c:	201d0314 	.word	0x201d0314
 800a520:	14          	.byte	0x14
 800a521:	00          	.byte	0x00
 800a522:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a526:	05e3      	lsls	r3, r4, #23
 800a528:	bf48      	it	mi
 800a52a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a52e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a532:	0d1b      	lsrs	r3, r3, #20
 800a534:	051b      	lsls	r3, r3, #20
 800a536:	2b00      	cmp	r3, #0
 800a538:	d1b9      	bne.n	800a4ae <_strtod_l+0x76>
 800a53a:	f7fe fb9f 	bl	8008c7c <__errno>
 800a53e:	2322      	movs	r3, #34	@ 0x22
 800a540:	6003      	str	r3, [r0, #0]
 800a542:	e7b4      	b.n	800a4ae <_strtod_l+0x76>
 800a544:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a548:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a54c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a550:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a554:	e7e7      	b.n	800a526 <_strtod_l+0xee>
 800a556:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a6d8 <_strtod_l+0x2a0>
 800a55a:	e7e4      	b.n	800a526 <_strtod_l+0xee>
 800a55c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a560:	f04f 3aff 	mov.w	sl, #4294967295
 800a564:	e7df      	b.n	800a526 <_strtod_l+0xee>
 800a566:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a568:	1c5a      	adds	r2, r3, #1
 800a56a:	9211      	str	r2, [sp, #68]	@ 0x44
 800a56c:	785b      	ldrb	r3, [r3, #1]
 800a56e:	2b30      	cmp	r3, #48	@ 0x30
 800a570:	d0f9      	beq.n	800a566 <_strtod_l+0x12e>
 800a572:	2b00      	cmp	r3, #0
 800a574:	d09b      	beq.n	800a4ae <_strtod_l+0x76>
 800a576:	2301      	movs	r3, #1
 800a578:	9307      	str	r3, [sp, #28]
 800a57a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a57c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a57e:	2300      	movs	r3, #0
 800a580:	9306      	str	r3, [sp, #24]
 800a582:	4699      	mov	r9, r3
 800a584:	461d      	mov	r5, r3
 800a586:	220a      	movs	r2, #10
 800a588:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a58a:	7804      	ldrb	r4, [r0, #0]
 800a58c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a590:	b2d9      	uxtb	r1, r3
 800a592:	2909      	cmp	r1, #9
 800a594:	d92a      	bls.n	800a5ec <_strtod_l+0x1b4>
 800a596:	494f      	ldr	r1, [pc, #316]	@ (800a6d4 <_strtod_l+0x29c>)
 800a598:	2201      	movs	r2, #1
 800a59a:	f000 ff87 	bl	800b4ac <strncmp>
 800a59e:	b398      	cbz	r0, 800a608 <_strtod_l+0x1d0>
 800a5a0:	2000      	movs	r0, #0
 800a5a2:	4622      	mov	r2, r4
 800a5a4:	462b      	mov	r3, r5
 800a5a6:	4607      	mov	r7, r0
 800a5a8:	4601      	mov	r1, r0
 800a5aa:	2a65      	cmp	r2, #101	@ 0x65
 800a5ac:	d001      	beq.n	800a5b2 <_strtod_l+0x17a>
 800a5ae:	2a45      	cmp	r2, #69	@ 0x45
 800a5b0:	d118      	bne.n	800a5e4 <_strtod_l+0x1ac>
 800a5b2:	b91b      	cbnz	r3, 800a5bc <_strtod_l+0x184>
 800a5b4:	9b07      	ldr	r3, [sp, #28]
 800a5b6:	4303      	orrs	r3, r0
 800a5b8:	d095      	beq.n	800a4e6 <_strtod_l+0xae>
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a5c0:	f108 0201 	add.w	r2, r8, #1
 800a5c4:	9211      	str	r2, [sp, #68]	@ 0x44
 800a5c6:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a5ca:	2a2b      	cmp	r2, #43	@ 0x2b
 800a5cc:	d074      	beq.n	800a6b8 <_strtod_l+0x280>
 800a5ce:	2a2d      	cmp	r2, #45	@ 0x2d
 800a5d0:	d07a      	beq.n	800a6c8 <_strtod_l+0x290>
 800a5d2:	f04f 0e00 	mov.w	lr, #0
 800a5d6:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a5da:	2c09      	cmp	r4, #9
 800a5dc:	f240 8082 	bls.w	800a6e4 <_strtod_l+0x2ac>
 800a5e0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a5e4:	2400      	movs	r4, #0
 800a5e6:	e09d      	b.n	800a724 <_strtod_l+0x2ec>
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	e7c5      	b.n	800a578 <_strtod_l+0x140>
 800a5ec:	2d08      	cmp	r5, #8
 800a5ee:	bfc8      	it	gt
 800a5f0:	9906      	ldrgt	r1, [sp, #24]
 800a5f2:	f100 0001 	add.w	r0, r0, #1
 800a5f6:	bfca      	itet	gt
 800a5f8:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a5fc:	fb02 3909 	mlale	r9, r2, r9, r3
 800a600:	9306      	strgt	r3, [sp, #24]
 800a602:	3501      	adds	r5, #1
 800a604:	9011      	str	r0, [sp, #68]	@ 0x44
 800a606:	e7bf      	b.n	800a588 <_strtod_l+0x150>
 800a608:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a60a:	1c5a      	adds	r2, r3, #1
 800a60c:	9211      	str	r2, [sp, #68]	@ 0x44
 800a60e:	785a      	ldrb	r2, [r3, #1]
 800a610:	b3bd      	cbz	r5, 800a682 <_strtod_l+0x24a>
 800a612:	4607      	mov	r7, r0
 800a614:	462b      	mov	r3, r5
 800a616:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a61a:	2909      	cmp	r1, #9
 800a61c:	d912      	bls.n	800a644 <_strtod_l+0x20c>
 800a61e:	2101      	movs	r1, #1
 800a620:	e7c3      	b.n	800a5aa <_strtod_l+0x172>
 800a622:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a624:	1c5a      	adds	r2, r3, #1
 800a626:	9211      	str	r2, [sp, #68]	@ 0x44
 800a628:	785a      	ldrb	r2, [r3, #1]
 800a62a:	3001      	adds	r0, #1
 800a62c:	2a30      	cmp	r2, #48	@ 0x30
 800a62e:	d0f8      	beq.n	800a622 <_strtod_l+0x1ea>
 800a630:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a634:	2b08      	cmp	r3, #8
 800a636:	f200 847a 	bhi.w	800af2e <_strtod_l+0xaf6>
 800a63a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a63c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a63e:	4607      	mov	r7, r0
 800a640:	2000      	movs	r0, #0
 800a642:	4603      	mov	r3, r0
 800a644:	3a30      	subs	r2, #48	@ 0x30
 800a646:	f100 0101 	add.w	r1, r0, #1
 800a64a:	d014      	beq.n	800a676 <_strtod_l+0x23e>
 800a64c:	440f      	add	r7, r1
 800a64e:	469c      	mov	ip, r3
 800a650:	f04f 0e0a 	mov.w	lr, #10
 800a654:	f10c 0401 	add.w	r4, ip, #1
 800a658:	1ae6      	subs	r6, r4, r3
 800a65a:	42b1      	cmp	r1, r6
 800a65c:	dc13      	bgt.n	800a686 <_strtod_l+0x24e>
 800a65e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a662:	1819      	adds	r1, r3, r0
 800a664:	2908      	cmp	r1, #8
 800a666:	f103 0301 	add.w	r3, r3, #1
 800a66a:	4403      	add	r3, r0
 800a66c:	dc19      	bgt.n	800a6a2 <_strtod_l+0x26a>
 800a66e:	210a      	movs	r1, #10
 800a670:	fb01 2909 	mla	r9, r1, r9, r2
 800a674:	2100      	movs	r1, #0
 800a676:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a678:	1c50      	adds	r0, r2, #1
 800a67a:	9011      	str	r0, [sp, #68]	@ 0x44
 800a67c:	7852      	ldrb	r2, [r2, #1]
 800a67e:	4608      	mov	r0, r1
 800a680:	e7c9      	b.n	800a616 <_strtod_l+0x1de>
 800a682:	4628      	mov	r0, r5
 800a684:	e7d2      	b.n	800a62c <_strtod_l+0x1f4>
 800a686:	f1bc 0f08 	cmp.w	ip, #8
 800a68a:	dc03      	bgt.n	800a694 <_strtod_l+0x25c>
 800a68c:	fb0e f909 	mul.w	r9, lr, r9
 800a690:	46a4      	mov	ip, r4
 800a692:	e7df      	b.n	800a654 <_strtod_l+0x21c>
 800a694:	2c10      	cmp	r4, #16
 800a696:	bfde      	ittt	le
 800a698:	9e06      	ldrle	r6, [sp, #24]
 800a69a:	fb0e f606 	mulle.w	r6, lr, r6
 800a69e:	9606      	strle	r6, [sp, #24]
 800a6a0:	e7f6      	b.n	800a690 <_strtod_l+0x258>
 800a6a2:	290f      	cmp	r1, #15
 800a6a4:	bfdf      	itttt	le
 800a6a6:	9806      	ldrle	r0, [sp, #24]
 800a6a8:	210a      	movle	r1, #10
 800a6aa:	fb01 2200 	mlale	r2, r1, r0, r2
 800a6ae:	9206      	strle	r2, [sp, #24]
 800a6b0:	e7e0      	b.n	800a674 <_strtod_l+0x23c>
 800a6b2:	2700      	movs	r7, #0
 800a6b4:	2101      	movs	r1, #1
 800a6b6:	e77d      	b.n	800a5b4 <_strtod_l+0x17c>
 800a6b8:	f04f 0e00 	mov.w	lr, #0
 800a6bc:	f108 0202 	add.w	r2, r8, #2
 800a6c0:	9211      	str	r2, [sp, #68]	@ 0x44
 800a6c2:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a6c6:	e786      	b.n	800a5d6 <_strtod_l+0x19e>
 800a6c8:	f04f 0e01 	mov.w	lr, #1
 800a6cc:	e7f6      	b.n	800a6bc <_strtod_l+0x284>
 800a6ce:	bf00      	nop
 800a6d0:	0800c5a4 	.word	0x0800c5a4
 800a6d4:	0800c3d7 	.word	0x0800c3d7
 800a6d8:	7ff00000 	.word	0x7ff00000
 800a6dc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a6de:	1c54      	adds	r4, r2, #1
 800a6e0:	9411      	str	r4, [sp, #68]	@ 0x44
 800a6e2:	7852      	ldrb	r2, [r2, #1]
 800a6e4:	2a30      	cmp	r2, #48	@ 0x30
 800a6e6:	d0f9      	beq.n	800a6dc <_strtod_l+0x2a4>
 800a6e8:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a6ec:	2c08      	cmp	r4, #8
 800a6ee:	f63f af79 	bhi.w	800a5e4 <_strtod_l+0x1ac>
 800a6f2:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a6f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a6f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a6fa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a6fc:	1c54      	adds	r4, r2, #1
 800a6fe:	9411      	str	r4, [sp, #68]	@ 0x44
 800a700:	7852      	ldrb	r2, [r2, #1]
 800a702:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800a706:	2e09      	cmp	r6, #9
 800a708:	d937      	bls.n	800a77a <_strtod_l+0x342>
 800a70a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a70c:	1ba4      	subs	r4, r4, r6
 800a70e:	2c08      	cmp	r4, #8
 800a710:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a714:	dc02      	bgt.n	800a71c <_strtod_l+0x2e4>
 800a716:	4564      	cmp	r4, ip
 800a718:	bfa8      	it	ge
 800a71a:	4664      	movge	r4, ip
 800a71c:	f1be 0f00 	cmp.w	lr, #0
 800a720:	d000      	beq.n	800a724 <_strtod_l+0x2ec>
 800a722:	4264      	negs	r4, r4
 800a724:	2b00      	cmp	r3, #0
 800a726:	d14d      	bne.n	800a7c4 <_strtod_l+0x38c>
 800a728:	9b07      	ldr	r3, [sp, #28]
 800a72a:	4318      	orrs	r0, r3
 800a72c:	f47f aebf 	bne.w	800a4ae <_strtod_l+0x76>
 800a730:	2900      	cmp	r1, #0
 800a732:	f47f aed8 	bne.w	800a4e6 <_strtod_l+0xae>
 800a736:	2a69      	cmp	r2, #105	@ 0x69
 800a738:	d027      	beq.n	800a78a <_strtod_l+0x352>
 800a73a:	dc24      	bgt.n	800a786 <_strtod_l+0x34e>
 800a73c:	2a49      	cmp	r2, #73	@ 0x49
 800a73e:	d024      	beq.n	800a78a <_strtod_l+0x352>
 800a740:	2a4e      	cmp	r2, #78	@ 0x4e
 800a742:	f47f aed0 	bne.w	800a4e6 <_strtod_l+0xae>
 800a746:	4997      	ldr	r1, [pc, #604]	@ (800a9a4 <_strtod_l+0x56c>)
 800a748:	a811      	add	r0, sp, #68	@ 0x44
 800a74a:	f001 f9a5 	bl	800ba98 <__match>
 800a74e:	2800      	cmp	r0, #0
 800a750:	f43f aec9 	beq.w	800a4e6 <_strtod_l+0xae>
 800a754:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a756:	781b      	ldrb	r3, [r3, #0]
 800a758:	2b28      	cmp	r3, #40	@ 0x28
 800a75a:	d12d      	bne.n	800a7b8 <_strtod_l+0x380>
 800a75c:	4992      	ldr	r1, [pc, #584]	@ (800a9a8 <_strtod_l+0x570>)
 800a75e:	aa14      	add	r2, sp, #80	@ 0x50
 800a760:	a811      	add	r0, sp, #68	@ 0x44
 800a762:	f001 f9ad 	bl	800bac0 <__hexnan>
 800a766:	2805      	cmp	r0, #5
 800a768:	d126      	bne.n	800a7b8 <_strtod_l+0x380>
 800a76a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a76c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a770:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a774:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a778:	e699      	b.n	800a4ae <_strtod_l+0x76>
 800a77a:	240a      	movs	r4, #10
 800a77c:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a780:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a784:	e7b9      	b.n	800a6fa <_strtod_l+0x2c2>
 800a786:	2a6e      	cmp	r2, #110	@ 0x6e
 800a788:	e7db      	b.n	800a742 <_strtod_l+0x30a>
 800a78a:	4988      	ldr	r1, [pc, #544]	@ (800a9ac <_strtod_l+0x574>)
 800a78c:	a811      	add	r0, sp, #68	@ 0x44
 800a78e:	f001 f983 	bl	800ba98 <__match>
 800a792:	2800      	cmp	r0, #0
 800a794:	f43f aea7 	beq.w	800a4e6 <_strtod_l+0xae>
 800a798:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a79a:	4985      	ldr	r1, [pc, #532]	@ (800a9b0 <_strtod_l+0x578>)
 800a79c:	3b01      	subs	r3, #1
 800a79e:	a811      	add	r0, sp, #68	@ 0x44
 800a7a0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a7a2:	f001 f979 	bl	800ba98 <__match>
 800a7a6:	b910      	cbnz	r0, 800a7ae <_strtod_l+0x376>
 800a7a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7aa:	3301      	adds	r3, #1
 800a7ac:	9311      	str	r3, [sp, #68]	@ 0x44
 800a7ae:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800a9c4 <_strtod_l+0x58c>
 800a7b2:	f04f 0a00 	mov.w	sl, #0
 800a7b6:	e67a      	b.n	800a4ae <_strtod_l+0x76>
 800a7b8:	487e      	ldr	r0, [pc, #504]	@ (800a9b4 <_strtod_l+0x57c>)
 800a7ba:	f000 fea9 	bl	800b510 <nan>
 800a7be:	ec5b ab10 	vmov	sl, fp, d0
 800a7c2:	e674      	b.n	800a4ae <_strtod_l+0x76>
 800a7c4:	ee07 9a90 	vmov	s15, r9
 800a7c8:	1be2      	subs	r2, r4, r7
 800a7ca:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a7ce:	2d00      	cmp	r5, #0
 800a7d0:	bf08      	it	eq
 800a7d2:	461d      	moveq	r5, r3
 800a7d4:	2b10      	cmp	r3, #16
 800a7d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7d8:	461a      	mov	r2, r3
 800a7da:	bfa8      	it	ge
 800a7dc:	2210      	movge	r2, #16
 800a7de:	2b09      	cmp	r3, #9
 800a7e0:	ec5b ab17 	vmov	sl, fp, d7
 800a7e4:	dc15      	bgt.n	800a812 <_strtod_l+0x3da>
 800a7e6:	1be1      	subs	r1, r4, r7
 800a7e8:	2900      	cmp	r1, #0
 800a7ea:	f43f ae60 	beq.w	800a4ae <_strtod_l+0x76>
 800a7ee:	eba4 0107 	sub.w	r1, r4, r7
 800a7f2:	dd72      	ble.n	800a8da <_strtod_l+0x4a2>
 800a7f4:	2916      	cmp	r1, #22
 800a7f6:	dc59      	bgt.n	800a8ac <_strtod_l+0x474>
 800a7f8:	4b6f      	ldr	r3, [pc, #444]	@ (800a9b8 <_strtod_l+0x580>)
 800a7fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a800:	ed93 7b00 	vldr	d7, [r3]
 800a804:	ec4b ab16 	vmov	d6, sl, fp
 800a808:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a80c:	ec5b ab17 	vmov	sl, fp, d7
 800a810:	e64d      	b.n	800a4ae <_strtod_l+0x76>
 800a812:	4969      	ldr	r1, [pc, #420]	@ (800a9b8 <_strtod_l+0x580>)
 800a814:	eddd 6a06 	vldr	s13, [sp, #24]
 800a818:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a81c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800a820:	2b0f      	cmp	r3, #15
 800a822:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800a826:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a82a:	ec5b ab16 	vmov	sl, fp, d6
 800a82e:	ddda      	ble.n	800a7e6 <_strtod_l+0x3ae>
 800a830:	1a9a      	subs	r2, r3, r2
 800a832:	1be1      	subs	r1, r4, r7
 800a834:	440a      	add	r2, r1
 800a836:	2a00      	cmp	r2, #0
 800a838:	f340 8094 	ble.w	800a964 <_strtod_l+0x52c>
 800a83c:	f012 000f 	ands.w	r0, r2, #15
 800a840:	d00a      	beq.n	800a858 <_strtod_l+0x420>
 800a842:	495d      	ldr	r1, [pc, #372]	@ (800a9b8 <_strtod_l+0x580>)
 800a844:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a848:	ed91 7b00 	vldr	d7, [r1]
 800a84c:	ec4b ab16 	vmov	d6, sl, fp
 800a850:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a854:	ec5b ab17 	vmov	sl, fp, d7
 800a858:	f032 020f 	bics.w	r2, r2, #15
 800a85c:	d073      	beq.n	800a946 <_strtod_l+0x50e>
 800a85e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800a862:	dd47      	ble.n	800a8f4 <_strtod_l+0x4bc>
 800a864:	2400      	movs	r4, #0
 800a866:	4625      	mov	r5, r4
 800a868:	9407      	str	r4, [sp, #28]
 800a86a:	4626      	mov	r6, r4
 800a86c:	9a05      	ldr	r2, [sp, #20]
 800a86e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a9c4 <_strtod_l+0x58c>
 800a872:	2322      	movs	r3, #34	@ 0x22
 800a874:	6013      	str	r3, [r2, #0]
 800a876:	f04f 0a00 	mov.w	sl, #0
 800a87a:	9b07      	ldr	r3, [sp, #28]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	f43f ae16 	beq.w	800a4ae <_strtod_l+0x76>
 800a882:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a884:	9805      	ldr	r0, [sp, #20]
 800a886:	f7ff f955 	bl	8009b34 <_Bfree>
 800a88a:	9805      	ldr	r0, [sp, #20]
 800a88c:	4631      	mov	r1, r6
 800a88e:	f7ff f951 	bl	8009b34 <_Bfree>
 800a892:	9805      	ldr	r0, [sp, #20]
 800a894:	4629      	mov	r1, r5
 800a896:	f7ff f94d 	bl	8009b34 <_Bfree>
 800a89a:	9907      	ldr	r1, [sp, #28]
 800a89c:	9805      	ldr	r0, [sp, #20]
 800a89e:	f7ff f949 	bl	8009b34 <_Bfree>
 800a8a2:	9805      	ldr	r0, [sp, #20]
 800a8a4:	4621      	mov	r1, r4
 800a8a6:	f7ff f945 	bl	8009b34 <_Bfree>
 800a8aa:	e600      	b.n	800a4ae <_strtod_l+0x76>
 800a8ac:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800a8b0:	1be0      	subs	r0, r4, r7
 800a8b2:	4281      	cmp	r1, r0
 800a8b4:	dbbc      	blt.n	800a830 <_strtod_l+0x3f8>
 800a8b6:	4a40      	ldr	r2, [pc, #256]	@ (800a9b8 <_strtod_l+0x580>)
 800a8b8:	f1c3 030f 	rsb	r3, r3, #15
 800a8bc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800a8c0:	ed91 7b00 	vldr	d7, [r1]
 800a8c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8c6:	ec4b ab16 	vmov	d6, sl, fp
 800a8ca:	1acb      	subs	r3, r1, r3
 800a8cc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a8d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a8d4:	ed92 6b00 	vldr	d6, [r2]
 800a8d8:	e796      	b.n	800a808 <_strtod_l+0x3d0>
 800a8da:	3116      	adds	r1, #22
 800a8dc:	dba8      	blt.n	800a830 <_strtod_l+0x3f8>
 800a8de:	4b36      	ldr	r3, [pc, #216]	@ (800a9b8 <_strtod_l+0x580>)
 800a8e0:	1b3c      	subs	r4, r7, r4
 800a8e2:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800a8e6:	ed94 7b00 	vldr	d7, [r4]
 800a8ea:	ec4b ab16 	vmov	d6, sl, fp
 800a8ee:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a8f2:	e78b      	b.n	800a80c <_strtod_l+0x3d4>
 800a8f4:	2000      	movs	r0, #0
 800a8f6:	ec4b ab17 	vmov	d7, sl, fp
 800a8fa:	4e30      	ldr	r6, [pc, #192]	@ (800a9bc <_strtod_l+0x584>)
 800a8fc:	1112      	asrs	r2, r2, #4
 800a8fe:	4601      	mov	r1, r0
 800a900:	2a01      	cmp	r2, #1
 800a902:	dc23      	bgt.n	800a94c <_strtod_l+0x514>
 800a904:	b108      	cbz	r0, 800a90a <_strtod_l+0x4d2>
 800a906:	ec5b ab17 	vmov	sl, fp, d7
 800a90a:	4a2c      	ldr	r2, [pc, #176]	@ (800a9bc <_strtod_l+0x584>)
 800a90c:	482c      	ldr	r0, [pc, #176]	@ (800a9c0 <_strtod_l+0x588>)
 800a90e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a912:	ed92 7b00 	vldr	d7, [r2]
 800a916:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a91a:	ec4b ab16 	vmov	d6, sl, fp
 800a91e:	4a29      	ldr	r2, [pc, #164]	@ (800a9c4 <_strtod_l+0x58c>)
 800a920:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a924:	ee17 1a90 	vmov	r1, s15
 800a928:	400a      	ands	r2, r1
 800a92a:	4282      	cmp	r2, r0
 800a92c:	ec5b ab17 	vmov	sl, fp, d7
 800a930:	d898      	bhi.n	800a864 <_strtod_l+0x42c>
 800a932:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800a936:	4282      	cmp	r2, r0
 800a938:	bf86      	itte	hi
 800a93a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800a9c8 <_strtod_l+0x590>
 800a93e:	f04f 3aff 	movhi.w	sl, #4294967295
 800a942:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800a946:	2200      	movs	r2, #0
 800a948:	9206      	str	r2, [sp, #24]
 800a94a:	e076      	b.n	800aa3a <_strtod_l+0x602>
 800a94c:	f012 0f01 	tst.w	r2, #1
 800a950:	d004      	beq.n	800a95c <_strtod_l+0x524>
 800a952:	ed96 6b00 	vldr	d6, [r6]
 800a956:	2001      	movs	r0, #1
 800a958:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a95c:	3101      	adds	r1, #1
 800a95e:	1052      	asrs	r2, r2, #1
 800a960:	3608      	adds	r6, #8
 800a962:	e7cd      	b.n	800a900 <_strtod_l+0x4c8>
 800a964:	d0ef      	beq.n	800a946 <_strtod_l+0x50e>
 800a966:	4252      	negs	r2, r2
 800a968:	f012 000f 	ands.w	r0, r2, #15
 800a96c:	d00a      	beq.n	800a984 <_strtod_l+0x54c>
 800a96e:	4912      	ldr	r1, [pc, #72]	@ (800a9b8 <_strtod_l+0x580>)
 800a970:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a974:	ed91 7b00 	vldr	d7, [r1]
 800a978:	ec4b ab16 	vmov	d6, sl, fp
 800a97c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a980:	ec5b ab17 	vmov	sl, fp, d7
 800a984:	1112      	asrs	r2, r2, #4
 800a986:	d0de      	beq.n	800a946 <_strtod_l+0x50e>
 800a988:	2a1f      	cmp	r2, #31
 800a98a:	dd1f      	ble.n	800a9cc <_strtod_l+0x594>
 800a98c:	2400      	movs	r4, #0
 800a98e:	4625      	mov	r5, r4
 800a990:	9407      	str	r4, [sp, #28]
 800a992:	4626      	mov	r6, r4
 800a994:	9a05      	ldr	r2, [sp, #20]
 800a996:	2322      	movs	r3, #34	@ 0x22
 800a998:	f04f 0a00 	mov.w	sl, #0
 800a99c:	f04f 0b00 	mov.w	fp, #0
 800a9a0:	6013      	str	r3, [r2, #0]
 800a9a2:	e76a      	b.n	800a87a <_strtod_l+0x442>
 800a9a4:	0800c2c5 	.word	0x0800c2c5
 800a9a8:	0800c590 	.word	0x0800c590
 800a9ac:	0800c2bd 	.word	0x0800c2bd
 800a9b0:	0800c2f4 	.word	0x0800c2f4
 800a9b4:	0800c42d 	.word	0x0800c42d
 800a9b8:	0800c4c8 	.word	0x0800c4c8
 800a9bc:	0800c4a0 	.word	0x0800c4a0
 800a9c0:	7ca00000 	.word	0x7ca00000
 800a9c4:	7ff00000 	.word	0x7ff00000
 800a9c8:	7fefffff 	.word	0x7fefffff
 800a9cc:	f012 0110 	ands.w	r1, r2, #16
 800a9d0:	bf18      	it	ne
 800a9d2:	216a      	movne	r1, #106	@ 0x6a
 800a9d4:	9106      	str	r1, [sp, #24]
 800a9d6:	ec4b ab17 	vmov	d7, sl, fp
 800a9da:	49af      	ldr	r1, [pc, #700]	@ (800ac98 <_strtod_l+0x860>)
 800a9dc:	2000      	movs	r0, #0
 800a9de:	07d6      	lsls	r6, r2, #31
 800a9e0:	d504      	bpl.n	800a9ec <_strtod_l+0x5b4>
 800a9e2:	ed91 6b00 	vldr	d6, [r1]
 800a9e6:	2001      	movs	r0, #1
 800a9e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a9ec:	1052      	asrs	r2, r2, #1
 800a9ee:	f101 0108 	add.w	r1, r1, #8
 800a9f2:	d1f4      	bne.n	800a9de <_strtod_l+0x5a6>
 800a9f4:	b108      	cbz	r0, 800a9fa <_strtod_l+0x5c2>
 800a9f6:	ec5b ab17 	vmov	sl, fp, d7
 800a9fa:	9a06      	ldr	r2, [sp, #24]
 800a9fc:	b1b2      	cbz	r2, 800aa2c <_strtod_l+0x5f4>
 800a9fe:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800aa02:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800aa06:	2a00      	cmp	r2, #0
 800aa08:	4658      	mov	r0, fp
 800aa0a:	dd0f      	ble.n	800aa2c <_strtod_l+0x5f4>
 800aa0c:	2a1f      	cmp	r2, #31
 800aa0e:	dd55      	ble.n	800aabc <_strtod_l+0x684>
 800aa10:	2a34      	cmp	r2, #52	@ 0x34
 800aa12:	bfde      	ittt	le
 800aa14:	f04f 32ff 	movle.w	r2, #4294967295
 800aa18:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800aa1c:	408a      	lslle	r2, r1
 800aa1e:	f04f 0a00 	mov.w	sl, #0
 800aa22:	bfcc      	ite	gt
 800aa24:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800aa28:	ea02 0b00 	andle.w	fp, r2, r0
 800aa2c:	ec4b ab17 	vmov	d7, sl, fp
 800aa30:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800aa34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa38:	d0a8      	beq.n	800a98c <_strtod_l+0x554>
 800aa3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aa3c:	9805      	ldr	r0, [sp, #20]
 800aa3e:	f8cd 9000 	str.w	r9, [sp]
 800aa42:	462a      	mov	r2, r5
 800aa44:	f7ff f8de 	bl	8009c04 <__s2b>
 800aa48:	9007      	str	r0, [sp, #28]
 800aa4a:	2800      	cmp	r0, #0
 800aa4c:	f43f af0a 	beq.w	800a864 <_strtod_l+0x42c>
 800aa50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa52:	1b3f      	subs	r7, r7, r4
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	bfb4      	ite	lt
 800aa58:	463b      	movlt	r3, r7
 800aa5a:	2300      	movge	r3, #0
 800aa5c:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa60:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800ac88 <_strtod_l+0x850>
 800aa64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aa68:	2400      	movs	r4, #0
 800aa6a:	930d      	str	r3, [sp, #52]	@ 0x34
 800aa6c:	4625      	mov	r5, r4
 800aa6e:	9b07      	ldr	r3, [sp, #28]
 800aa70:	9805      	ldr	r0, [sp, #20]
 800aa72:	6859      	ldr	r1, [r3, #4]
 800aa74:	f7ff f81e 	bl	8009ab4 <_Balloc>
 800aa78:	4606      	mov	r6, r0
 800aa7a:	2800      	cmp	r0, #0
 800aa7c:	f43f aef6 	beq.w	800a86c <_strtod_l+0x434>
 800aa80:	9b07      	ldr	r3, [sp, #28]
 800aa82:	691a      	ldr	r2, [r3, #16]
 800aa84:	ec4b ab19 	vmov	d9, sl, fp
 800aa88:	3202      	adds	r2, #2
 800aa8a:	f103 010c 	add.w	r1, r3, #12
 800aa8e:	0092      	lsls	r2, r2, #2
 800aa90:	300c      	adds	r0, #12
 800aa92:	f000 fd2d 	bl	800b4f0 <memcpy>
 800aa96:	eeb0 0b49 	vmov.f64	d0, d9
 800aa9a:	9805      	ldr	r0, [sp, #20]
 800aa9c:	aa14      	add	r2, sp, #80	@ 0x50
 800aa9e:	a913      	add	r1, sp, #76	@ 0x4c
 800aaa0:	f7ff fbe4 	bl	800a26c <__d2b>
 800aaa4:	9012      	str	r0, [sp, #72]	@ 0x48
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	f43f aee0 	beq.w	800a86c <_strtod_l+0x434>
 800aaac:	9805      	ldr	r0, [sp, #20]
 800aaae:	2101      	movs	r1, #1
 800aab0:	f7ff f93e 	bl	8009d30 <__i2b>
 800aab4:	4605      	mov	r5, r0
 800aab6:	b940      	cbnz	r0, 800aaca <_strtod_l+0x692>
 800aab8:	2500      	movs	r5, #0
 800aaba:	e6d7      	b.n	800a86c <_strtod_l+0x434>
 800aabc:	f04f 31ff 	mov.w	r1, #4294967295
 800aac0:	fa01 f202 	lsl.w	r2, r1, r2
 800aac4:	ea02 0a0a 	and.w	sl, r2, sl
 800aac8:	e7b0      	b.n	800aa2c <_strtod_l+0x5f4>
 800aaca:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800aacc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800aace:	2f00      	cmp	r7, #0
 800aad0:	bfab      	itete	ge
 800aad2:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800aad4:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800aad6:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800aada:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800aade:	bfac      	ite	ge
 800aae0:	eb07 0903 	addge.w	r9, r7, r3
 800aae4:	eba3 0807 	sublt.w	r8, r3, r7
 800aae8:	9b06      	ldr	r3, [sp, #24]
 800aaea:	1aff      	subs	r7, r7, r3
 800aaec:	4417      	add	r7, r2
 800aaee:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800aaf2:	4a6a      	ldr	r2, [pc, #424]	@ (800ac9c <_strtod_l+0x864>)
 800aaf4:	3f01      	subs	r7, #1
 800aaf6:	4297      	cmp	r7, r2
 800aaf8:	da51      	bge.n	800ab9e <_strtod_l+0x766>
 800aafa:	1bd1      	subs	r1, r2, r7
 800aafc:	291f      	cmp	r1, #31
 800aafe:	eba3 0301 	sub.w	r3, r3, r1
 800ab02:	f04f 0201 	mov.w	r2, #1
 800ab06:	dc3e      	bgt.n	800ab86 <_strtod_l+0x74e>
 800ab08:	408a      	lsls	r2, r1
 800ab0a:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ab10:	eb09 0703 	add.w	r7, r9, r3
 800ab14:	4498      	add	r8, r3
 800ab16:	9b06      	ldr	r3, [sp, #24]
 800ab18:	45b9      	cmp	r9, r7
 800ab1a:	4498      	add	r8, r3
 800ab1c:	464b      	mov	r3, r9
 800ab1e:	bfa8      	it	ge
 800ab20:	463b      	movge	r3, r7
 800ab22:	4543      	cmp	r3, r8
 800ab24:	bfa8      	it	ge
 800ab26:	4643      	movge	r3, r8
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	bfc2      	ittt	gt
 800ab2c:	1aff      	subgt	r7, r7, r3
 800ab2e:	eba8 0803 	subgt.w	r8, r8, r3
 800ab32:	eba9 0903 	subgt.w	r9, r9, r3
 800ab36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	dd16      	ble.n	800ab6a <_strtod_l+0x732>
 800ab3c:	4629      	mov	r1, r5
 800ab3e:	9805      	ldr	r0, [sp, #20]
 800ab40:	461a      	mov	r2, r3
 800ab42:	f7ff f9ad 	bl	8009ea0 <__pow5mult>
 800ab46:	4605      	mov	r5, r0
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d0b5      	beq.n	800aab8 <_strtod_l+0x680>
 800ab4c:	4601      	mov	r1, r0
 800ab4e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ab50:	9805      	ldr	r0, [sp, #20]
 800ab52:	f7ff f903 	bl	8009d5c <__multiply>
 800ab56:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ab58:	2800      	cmp	r0, #0
 800ab5a:	f43f ae87 	beq.w	800a86c <_strtod_l+0x434>
 800ab5e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ab60:	9805      	ldr	r0, [sp, #20]
 800ab62:	f7fe ffe7 	bl	8009b34 <_Bfree>
 800ab66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab68:	9312      	str	r3, [sp, #72]	@ 0x48
 800ab6a:	2f00      	cmp	r7, #0
 800ab6c:	dc1b      	bgt.n	800aba6 <_strtod_l+0x76e>
 800ab6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	dd21      	ble.n	800abb8 <_strtod_l+0x780>
 800ab74:	4631      	mov	r1, r6
 800ab76:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ab78:	9805      	ldr	r0, [sp, #20]
 800ab7a:	f7ff f991 	bl	8009ea0 <__pow5mult>
 800ab7e:	4606      	mov	r6, r0
 800ab80:	b9d0      	cbnz	r0, 800abb8 <_strtod_l+0x780>
 800ab82:	2600      	movs	r6, #0
 800ab84:	e672      	b.n	800a86c <_strtod_l+0x434>
 800ab86:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800ab8a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800ab8e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800ab92:	37e2      	adds	r7, #226	@ 0xe2
 800ab94:	fa02 f107 	lsl.w	r1, r2, r7
 800ab98:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ab9a:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab9c:	e7b8      	b.n	800ab10 <_strtod_l+0x6d8>
 800ab9e:	2200      	movs	r2, #0
 800aba0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800aba2:	2201      	movs	r2, #1
 800aba4:	e7f9      	b.n	800ab9a <_strtod_l+0x762>
 800aba6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aba8:	9805      	ldr	r0, [sp, #20]
 800abaa:	463a      	mov	r2, r7
 800abac:	f7ff f9d2 	bl	8009f54 <__lshift>
 800abb0:	9012      	str	r0, [sp, #72]	@ 0x48
 800abb2:	2800      	cmp	r0, #0
 800abb4:	d1db      	bne.n	800ab6e <_strtod_l+0x736>
 800abb6:	e659      	b.n	800a86c <_strtod_l+0x434>
 800abb8:	f1b8 0f00 	cmp.w	r8, #0
 800abbc:	dd07      	ble.n	800abce <_strtod_l+0x796>
 800abbe:	4631      	mov	r1, r6
 800abc0:	9805      	ldr	r0, [sp, #20]
 800abc2:	4642      	mov	r2, r8
 800abc4:	f7ff f9c6 	bl	8009f54 <__lshift>
 800abc8:	4606      	mov	r6, r0
 800abca:	2800      	cmp	r0, #0
 800abcc:	d0d9      	beq.n	800ab82 <_strtod_l+0x74a>
 800abce:	f1b9 0f00 	cmp.w	r9, #0
 800abd2:	dd08      	ble.n	800abe6 <_strtod_l+0x7ae>
 800abd4:	4629      	mov	r1, r5
 800abd6:	9805      	ldr	r0, [sp, #20]
 800abd8:	464a      	mov	r2, r9
 800abda:	f7ff f9bb 	bl	8009f54 <__lshift>
 800abde:	4605      	mov	r5, r0
 800abe0:	2800      	cmp	r0, #0
 800abe2:	f43f ae43 	beq.w	800a86c <_strtod_l+0x434>
 800abe6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800abe8:	9805      	ldr	r0, [sp, #20]
 800abea:	4632      	mov	r2, r6
 800abec:	f7ff fa3a 	bl	800a064 <__mdiff>
 800abf0:	4604      	mov	r4, r0
 800abf2:	2800      	cmp	r0, #0
 800abf4:	f43f ae3a 	beq.w	800a86c <_strtod_l+0x434>
 800abf8:	2300      	movs	r3, #0
 800abfa:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800abfe:	60c3      	str	r3, [r0, #12]
 800ac00:	4629      	mov	r1, r5
 800ac02:	f7ff fa13 	bl	800a02c <__mcmp>
 800ac06:	2800      	cmp	r0, #0
 800ac08:	da4c      	bge.n	800aca4 <_strtod_l+0x86c>
 800ac0a:	ea58 080a 	orrs.w	r8, r8, sl
 800ac0e:	d172      	bne.n	800acf6 <_strtod_l+0x8be>
 800ac10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d16e      	bne.n	800acf6 <_strtod_l+0x8be>
 800ac18:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ac1c:	0d1b      	lsrs	r3, r3, #20
 800ac1e:	051b      	lsls	r3, r3, #20
 800ac20:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ac24:	d967      	bls.n	800acf6 <_strtod_l+0x8be>
 800ac26:	6963      	ldr	r3, [r4, #20]
 800ac28:	b913      	cbnz	r3, 800ac30 <_strtod_l+0x7f8>
 800ac2a:	6923      	ldr	r3, [r4, #16]
 800ac2c:	2b01      	cmp	r3, #1
 800ac2e:	dd62      	ble.n	800acf6 <_strtod_l+0x8be>
 800ac30:	4621      	mov	r1, r4
 800ac32:	2201      	movs	r2, #1
 800ac34:	9805      	ldr	r0, [sp, #20]
 800ac36:	f7ff f98d 	bl	8009f54 <__lshift>
 800ac3a:	4629      	mov	r1, r5
 800ac3c:	4604      	mov	r4, r0
 800ac3e:	f7ff f9f5 	bl	800a02c <__mcmp>
 800ac42:	2800      	cmp	r0, #0
 800ac44:	dd57      	ble.n	800acf6 <_strtod_l+0x8be>
 800ac46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ac4a:	9a06      	ldr	r2, [sp, #24]
 800ac4c:	0d1b      	lsrs	r3, r3, #20
 800ac4e:	051b      	lsls	r3, r3, #20
 800ac50:	2a00      	cmp	r2, #0
 800ac52:	d06e      	beq.n	800ad32 <_strtod_l+0x8fa>
 800ac54:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ac58:	d86b      	bhi.n	800ad32 <_strtod_l+0x8fa>
 800ac5a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ac5e:	f67f ae99 	bls.w	800a994 <_strtod_l+0x55c>
 800ac62:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800ac90 <_strtod_l+0x858>
 800ac66:	ec4b ab16 	vmov	d6, sl, fp
 800ac6a:	4b0d      	ldr	r3, [pc, #52]	@ (800aca0 <_strtod_l+0x868>)
 800ac6c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ac70:	ee17 2a90 	vmov	r2, s15
 800ac74:	4013      	ands	r3, r2
 800ac76:	ec5b ab17 	vmov	sl, fp, d7
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	f47f ae01 	bne.w	800a882 <_strtod_l+0x44a>
 800ac80:	9a05      	ldr	r2, [sp, #20]
 800ac82:	2322      	movs	r3, #34	@ 0x22
 800ac84:	6013      	str	r3, [r2, #0]
 800ac86:	e5fc      	b.n	800a882 <_strtod_l+0x44a>
 800ac88:	ffc00000 	.word	0xffc00000
 800ac8c:	41dfffff 	.word	0x41dfffff
 800ac90:	00000000 	.word	0x00000000
 800ac94:	39500000 	.word	0x39500000
 800ac98:	0800c5b8 	.word	0x0800c5b8
 800ac9c:	fffffc02 	.word	0xfffffc02
 800aca0:	7ff00000 	.word	0x7ff00000
 800aca4:	46d9      	mov	r9, fp
 800aca6:	d15d      	bne.n	800ad64 <_strtod_l+0x92c>
 800aca8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800acac:	f1b8 0f00 	cmp.w	r8, #0
 800acb0:	d02a      	beq.n	800ad08 <_strtod_l+0x8d0>
 800acb2:	4aa9      	ldr	r2, [pc, #676]	@ (800af58 <_strtod_l+0xb20>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d12a      	bne.n	800ad0e <_strtod_l+0x8d6>
 800acb8:	9b06      	ldr	r3, [sp, #24]
 800acba:	4652      	mov	r2, sl
 800acbc:	b1fb      	cbz	r3, 800acfe <_strtod_l+0x8c6>
 800acbe:	4ba7      	ldr	r3, [pc, #668]	@ (800af5c <_strtod_l+0xb24>)
 800acc0:	ea0b 0303 	and.w	r3, fp, r3
 800acc4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800acc8:	f04f 31ff 	mov.w	r1, #4294967295
 800accc:	d81a      	bhi.n	800ad04 <_strtod_l+0x8cc>
 800acce:	0d1b      	lsrs	r3, r3, #20
 800acd0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800acd4:	fa01 f303 	lsl.w	r3, r1, r3
 800acd8:	429a      	cmp	r2, r3
 800acda:	d118      	bne.n	800ad0e <_strtod_l+0x8d6>
 800acdc:	4ba0      	ldr	r3, [pc, #640]	@ (800af60 <_strtod_l+0xb28>)
 800acde:	4599      	cmp	r9, r3
 800ace0:	d102      	bne.n	800ace8 <_strtod_l+0x8b0>
 800ace2:	3201      	adds	r2, #1
 800ace4:	f43f adc2 	beq.w	800a86c <_strtod_l+0x434>
 800ace8:	4b9c      	ldr	r3, [pc, #624]	@ (800af5c <_strtod_l+0xb24>)
 800acea:	ea09 0303 	and.w	r3, r9, r3
 800acee:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800acf2:	f04f 0a00 	mov.w	sl, #0
 800acf6:	9b06      	ldr	r3, [sp, #24]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d1b2      	bne.n	800ac62 <_strtod_l+0x82a>
 800acfc:	e5c1      	b.n	800a882 <_strtod_l+0x44a>
 800acfe:	f04f 33ff 	mov.w	r3, #4294967295
 800ad02:	e7e9      	b.n	800acd8 <_strtod_l+0x8a0>
 800ad04:	460b      	mov	r3, r1
 800ad06:	e7e7      	b.n	800acd8 <_strtod_l+0x8a0>
 800ad08:	ea53 030a 	orrs.w	r3, r3, sl
 800ad0c:	d09b      	beq.n	800ac46 <_strtod_l+0x80e>
 800ad0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad10:	b1c3      	cbz	r3, 800ad44 <_strtod_l+0x90c>
 800ad12:	ea13 0f09 	tst.w	r3, r9
 800ad16:	d0ee      	beq.n	800acf6 <_strtod_l+0x8be>
 800ad18:	9a06      	ldr	r2, [sp, #24]
 800ad1a:	4650      	mov	r0, sl
 800ad1c:	4659      	mov	r1, fp
 800ad1e:	f1b8 0f00 	cmp.w	r8, #0
 800ad22:	d013      	beq.n	800ad4c <_strtod_l+0x914>
 800ad24:	f7ff fb6d 	bl	800a402 <sulp>
 800ad28:	ee39 7b00 	vadd.f64	d7, d9, d0
 800ad2c:	ec5b ab17 	vmov	sl, fp, d7
 800ad30:	e7e1      	b.n	800acf6 <_strtod_l+0x8be>
 800ad32:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ad36:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ad3a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ad3e:	f04f 3aff 	mov.w	sl, #4294967295
 800ad42:	e7d8      	b.n	800acf6 <_strtod_l+0x8be>
 800ad44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad46:	ea13 0f0a 	tst.w	r3, sl
 800ad4a:	e7e4      	b.n	800ad16 <_strtod_l+0x8de>
 800ad4c:	f7ff fb59 	bl	800a402 <sulp>
 800ad50:	ee39 0b40 	vsub.f64	d0, d9, d0
 800ad54:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800ad58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad5c:	ec5b ab10 	vmov	sl, fp, d0
 800ad60:	d1c9      	bne.n	800acf6 <_strtod_l+0x8be>
 800ad62:	e617      	b.n	800a994 <_strtod_l+0x55c>
 800ad64:	4629      	mov	r1, r5
 800ad66:	4620      	mov	r0, r4
 800ad68:	f7ff fad8 	bl	800a31c <__ratio>
 800ad6c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800ad70:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ad74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad78:	d85d      	bhi.n	800ae36 <_strtod_l+0x9fe>
 800ad7a:	f1b8 0f00 	cmp.w	r8, #0
 800ad7e:	d164      	bne.n	800ae4a <_strtod_l+0xa12>
 800ad80:	f1ba 0f00 	cmp.w	sl, #0
 800ad84:	d14b      	bne.n	800ae1e <_strtod_l+0x9e6>
 800ad86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad8a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d160      	bne.n	800ae54 <_strtod_l+0xa1c>
 800ad92:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800ad96:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ad9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad9e:	d401      	bmi.n	800ada4 <_strtod_l+0x96c>
 800ada0:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ada4:	eeb1 ab48 	vneg.f64	d10, d8
 800ada8:	486c      	ldr	r0, [pc, #432]	@ (800af5c <_strtod_l+0xb24>)
 800adaa:	496e      	ldr	r1, [pc, #440]	@ (800af64 <_strtod_l+0xb2c>)
 800adac:	ea09 0700 	and.w	r7, r9, r0
 800adb0:	428f      	cmp	r7, r1
 800adb2:	ec53 2b1a 	vmov	r2, r3, d10
 800adb6:	d17d      	bne.n	800aeb4 <_strtod_l+0xa7c>
 800adb8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800adbc:	ec4b ab1c 	vmov	d12, sl, fp
 800adc0:	eeb0 0b4c 	vmov.f64	d0, d12
 800adc4:	f7ff f9e2 	bl	800a18c <__ulp>
 800adc8:	4864      	ldr	r0, [pc, #400]	@ (800af5c <_strtod_l+0xb24>)
 800adca:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800adce:	ee1c 3a90 	vmov	r3, s25
 800add2:	4a65      	ldr	r2, [pc, #404]	@ (800af68 <_strtod_l+0xb30>)
 800add4:	ea03 0100 	and.w	r1, r3, r0
 800add8:	4291      	cmp	r1, r2
 800adda:	ec5b ab1c 	vmov	sl, fp, d12
 800adde:	d93c      	bls.n	800ae5a <_strtod_l+0xa22>
 800ade0:	ee19 2a90 	vmov	r2, s19
 800ade4:	4b5e      	ldr	r3, [pc, #376]	@ (800af60 <_strtod_l+0xb28>)
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d104      	bne.n	800adf4 <_strtod_l+0x9bc>
 800adea:	ee19 3a10 	vmov	r3, s18
 800adee:	3301      	adds	r3, #1
 800adf0:	f43f ad3c 	beq.w	800a86c <_strtod_l+0x434>
 800adf4:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800af60 <_strtod_l+0xb28>
 800adf8:	f04f 3aff 	mov.w	sl, #4294967295
 800adfc:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800adfe:	9805      	ldr	r0, [sp, #20]
 800ae00:	f7fe fe98 	bl	8009b34 <_Bfree>
 800ae04:	9805      	ldr	r0, [sp, #20]
 800ae06:	4631      	mov	r1, r6
 800ae08:	f7fe fe94 	bl	8009b34 <_Bfree>
 800ae0c:	9805      	ldr	r0, [sp, #20]
 800ae0e:	4629      	mov	r1, r5
 800ae10:	f7fe fe90 	bl	8009b34 <_Bfree>
 800ae14:	9805      	ldr	r0, [sp, #20]
 800ae16:	4621      	mov	r1, r4
 800ae18:	f7fe fe8c 	bl	8009b34 <_Bfree>
 800ae1c:	e627      	b.n	800aa6e <_strtod_l+0x636>
 800ae1e:	f1ba 0f01 	cmp.w	sl, #1
 800ae22:	d103      	bne.n	800ae2c <_strtod_l+0x9f4>
 800ae24:	f1bb 0f00 	cmp.w	fp, #0
 800ae28:	f43f adb4 	beq.w	800a994 <_strtod_l+0x55c>
 800ae2c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800ae30:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ae34:	e7b8      	b.n	800ada8 <_strtod_l+0x970>
 800ae36:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ae3a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ae3e:	f1b8 0f00 	cmp.w	r8, #0
 800ae42:	d0af      	beq.n	800ada4 <_strtod_l+0x96c>
 800ae44:	eeb0 ab48 	vmov.f64	d10, d8
 800ae48:	e7ae      	b.n	800ada8 <_strtod_l+0x970>
 800ae4a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800ae4e:	eeb0 8b4a 	vmov.f64	d8, d10
 800ae52:	e7a9      	b.n	800ada8 <_strtod_l+0x970>
 800ae54:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800ae58:	e7a6      	b.n	800ada8 <_strtod_l+0x970>
 800ae5a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ae5e:	9b06      	ldr	r3, [sp, #24]
 800ae60:	46d9      	mov	r9, fp
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d1ca      	bne.n	800adfc <_strtod_l+0x9c4>
 800ae66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae6a:	0d1b      	lsrs	r3, r3, #20
 800ae6c:	051b      	lsls	r3, r3, #20
 800ae6e:	429f      	cmp	r7, r3
 800ae70:	d1c4      	bne.n	800adfc <_strtod_l+0x9c4>
 800ae72:	ec51 0b18 	vmov	r0, r1, d8
 800ae76:	f7f5 fc5f 	bl	8000738 <__aeabi_d2lz>
 800ae7a:	f7f5 fc17 	bl	80006ac <__aeabi_l2d>
 800ae7e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800ae82:	ec41 0b17 	vmov	d7, r0, r1
 800ae86:	ea49 090a 	orr.w	r9, r9, sl
 800ae8a:	ea59 0908 	orrs.w	r9, r9, r8
 800ae8e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800ae92:	d03c      	beq.n	800af0e <_strtod_l+0xad6>
 800ae94:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800af40 <_strtod_l+0xb08>
 800ae98:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ae9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aea0:	f53f acef 	bmi.w	800a882 <_strtod_l+0x44a>
 800aea4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800af48 <_strtod_l+0xb10>
 800aea8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800aeac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeb0:	dda4      	ble.n	800adfc <_strtod_l+0x9c4>
 800aeb2:	e4e6      	b.n	800a882 <_strtod_l+0x44a>
 800aeb4:	9906      	ldr	r1, [sp, #24]
 800aeb6:	b1e1      	cbz	r1, 800aef2 <_strtod_l+0xaba>
 800aeb8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800aebc:	d819      	bhi.n	800aef2 <_strtod_l+0xaba>
 800aebe:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800aec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aec6:	d811      	bhi.n	800aeec <_strtod_l+0xab4>
 800aec8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800aecc:	ee18 3a10 	vmov	r3, s16
 800aed0:	2b01      	cmp	r3, #1
 800aed2:	bf38      	it	cc
 800aed4:	2301      	movcc	r3, #1
 800aed6:	ee08 3a10 	vmov	s16, r3
 800aeda:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800aede:	f1b8 0f00 	cmp.w	r8, #0
 800aee2:	d111      	bne.n	800af08 <_strtod_l+0xad0>
 800aee4:	eeb1 7b48 	vneg.f64	d7, d8
 800aee8:	ec53 2b17 	vmov	r2, r3, d7
 800aeec:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800aef0:	1bcb      	subs	r3, r1, r7
 800aef2:	eeb0 0b49 	vmov.f64	d0, d9
 800aef6:	ec43 2b1a 	vmov	d10, r2, r3
 800aefa:	f7ff f947 	bl	800a18c <__ulp>
 800aefe:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800af02:	ec5b ab19 	vmov	sl, fp, d9
 800af06:	e7aa      	b.n	800ae5e <_strtod_l+0xa26>
 800af08:	eeb0 7b48 	vmov.f64	d7, d8
 800af0c:	e7ec      	b.n	800aee8 <_strtod_l+0xab0>
 800af0e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800af50 <_strtod_l+0xb18>
 800af12:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800af16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af1a:	f57f af6f 	bpl.w	800adfc <_strtod_l+0x9c4>
 800af1e:	e4b0      	b.n	800a882 <_strtod_l+0x44a>
 800af20:	2300      	movs	r3, #0
 800af22:	9308      	str	r3, [sp, #32]
 800af24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af26:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800af28:	6013      	str	r3, [r2, #0]
 800af2a:	f7ff bac4 	b.w	800a4b6 <_strtod_l+0x7e>
 800af2e:	2a65      	cmp	r2, #101	@ 0x65
 800af30:	f43f abbf 	beq.w	800a6b2 <_strtod_l+0x27a>
 800af34:	2a45      	cmp	r2, #69	@ 0x45
 800af36:	f43f abbc 	beq.w	800a6b2 <_strtod_l+0x27a>
 800af3a:	2101      	movs	r1, #1
 800af3c:	f7ff bbf4 	b.w	800a728 <_strtod_l+0x2f0>
 800af40:	94a03595 	.word	0x94a03595
 800af44:	3fdfffff 	.word	0x3fdfffff
 800af48:	35afe535 	.word	0x35afe535
 800af4c:	3fe00000 	.word	0x3fe00000
 800af50:	94a03595 	.word	0x94a03595
 800af54:	3fcfffff 	.word	0x3fcfffff
 800af58:	000fffff 	.word	0x000fffff
 800af5c:	7ff00000 	.word	0x7ff00000
 800af60:	7fefffff 	.word	0x7fefffff
 800af64:	7fe00000 	.word	0x7fe00000
 800af68:	7c9fffff 	.word	0x7c9fffff

0800af6c <_strtod_r>:
 800af6c:	4b01      	ldr	r3, [pc, #4]	@ (800af74 <_strtod_r+0x8>)
 800af6e:	f7ff ba63 	b.w	800a438 <_strtod_l>
 800af72:	bf00      	nop
 800af74:	2400006c 	.word	0x2400006c

0800af78 <_strtol_l.isra.0>:
 800af78:	2b24      	cmp	r3, #36	@ 0x24
 800af7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af7e:	4686      	mov	lr, r0
 800af80:	4690      	mov	r8, r2
 800af82:	d801      	bhi.n	800af88 <_strtol_l.isra.0+0x10>
 800af84:	2b01      	cmp	r3, #1
 800af86:	d106      	bne.n	800af96 <_strtol_l.isra.0+0x1e>
 800af88:	f7fd fe78 	bl	8008c7c <__errno>
 800af8c:	2316      	movs	r3, #22
 800af8e:	6003      	str	r3, [r0, #0]
 800af90:	2000      	movs	r0, #0
 800af92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af96:	4834      	ldr	r0, [pc, #208]	@ (800b068 <_strtol_l.isra.0+0xf0>)
 800af98:	460d      	mov	r5, r1
 800af9a:	462a      	mov	r2, r5
 800af9c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800afa0:	5d06      	ldrb	r6, [r0, r4]
 800afa2:	f016 0608 	ands.w	r6, r6, #8
 800afa6:	d1f8      	bne.n	800af9a <_strtol_l.isra.0+0x22>
 800afa8:	2c2d      	cmp	r4, #45	@ 0x2d
 800afaa:	d110      	bne.n	800afce <_strtol_l.isra.0+0x56>
 800afac:	782c      	ldrb	r4, [r5, #0]
 800afae:	2601      	movs	r6, #1
 800afb0:	1c95      	adds	r5, r2, #2
 800afb2:	f033 0210 	bics.w	r2, r3, #16
 800afb6:	d115      	bne.n	800afe4 <_strtol_l.isra.0+0x6c>
 800afb8:	2c30      	cmp	r4, #48	@ 0x30
 800afba:	d10d      	bne.n	800afd8 <_strtol_l.isra.0+0x60>
 800afbc:	782a      	ldrb	r2, [r5, #0]
 800afbe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800afc2:	2a58      	cmp	r2, #88	@ 0x58
 800afc4:	d108      	bne.n	800afd8 <_strtol_l.isra.0+0x60>
 800afc6:	786c      	ldrb	r4, [r5, #1]
 800afc8:	3502      	adds	r5, #2
 800afca:	2310      	movs	r3, #16
 800afcc:	e00a      	b.n	800afe4 <_strtol_l.isra.0+0x6c>
 800afce:	2c2b      	cmp	r4, #43	@ 0x2b
 800afd0:	bf04      	itt	eq
 800afd2:	782c      	ldrbeq	r4, [r5, #0]
 800afd4:	1c95      	addeq	r5, r2, #2
 800afd6:	e7ec      	b.n	800afb2 <_strtol_l.isra.0+0x3a>
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d1f6      	bne.n	800afca <_strtol_l.isra.0+0x52>
 800afdc:	2c30      	cmp	r4, #48	@ 0x30
 800afde:	bf14      	ite	ne
 800afe0:	230a      	movne	r3, #10
 800afe2:	2308      	moveq	r3, #8
 800afe4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800afe8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800afec:	2200      	movs	r2, #0
 800afee:	fbbc f9f3 	udiv	r9, ip, r3
 800aff2:	4610      	mov	r0, r2
 800aff4:	fb03 ca19 	mls	sl, r3, r9, ip
 800aff8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800affc:	2f09      	cmp	r7, #9
 800affe:	d80f      	bhi.n	800b020 <_strtol_l.isra.0+0xa8>
 800b000:	463c      	mov	r4, r7
 800b002:	42a3      	cmp	r3, r4
 800b004:	dd1b      	ble.n	800b03e <_strtol_l.isra.0+0xc6>
 800b006:	1c57      	adds	r7, r2, #1
 800b008:	d007      	beq.n	800b01a <_strtol_l.isra.0+0xa2>
 800b00a:	4581      	cmp	r9, r0
 800b00c:	d314      	bcc.n	800b038 <_strtol_l.isra.0+0xc0>
 800b00e:	d101      	bne.n	800b014 <_strtol_l.isra.0+0x9c>
 800b010:	45a2      	cmp	sl, r4
 800b012:	db11      	blt.n	800b038 <_strtol_l.isra.0+0xc0>
 800b014:	fb00 4003 	mla	r0, r0, r3, r4
 800b018:	2201      	movs	r2, #1
 800b01a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b01e:	e7eb      	b.n	800aff8 <_strtol_l.isra.0+0x80>
 800b020:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b024:	2f19      	cmp	r7, #25
 800b026:	d801      	bhi.n	800b02c <_strtol_l.isra.0+0xb4>
 800b028:	3c37      	subs	r4, #55	@ 0x37
 800b02a:	e7ea      	b.n	800b002 <_strtol_l.isra.0+0x8a>
 800b02c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b030:	2f19      	cmp	r7, #25
 800b032:	d804      	bhi.n	800b03e <_strtol_l.isra.0+0xc6>
 800b034:	3c57      	subs	r4, #87	@ 0x57
 800b036:	e7e4      	b.n	800b002 <_strtol_l.isra.0+0x8a>
 800b038:	f04f 32ff 	mov.w	r2, #4294967295
 800b03c:	e7ed      	b.n	800b01a <_strtol_l.isra.0+0xa2>
 800b03e:	1c53      	adds	r3, r2, #1
 800b040:	d108      	bne.n	800b054 <_strtol_l.isra.0+0xdc>
 800b042:	2322      	movs	r3, #34	@ 0x22
 800b044:	f8ce 3000 	str.w	r3, [lr]
 800b048:	4660      	mov	r0, ip
 800b04a:	f1b8 0f00 	cmp.w	r8, #0
 800b04e:	d0a0      	beq.n	800af92 <_strtol_l.isra.0+0x1a>
 800b050:	1e69      	subs	r1, r5, #1
 800b052:	e006      	b.n	800b062 <_strtol_l.isra.0+0xea>
 800b054:	b106      	cbz	r6, 800b058 <_strtol_l.isra.0+0xe0>
 800b056:	4240      	negs	r0, r0
 800b058:	f1b8 0f00 	cmp.w	r8, #0
 800b05c:	d099      	beq.n	800af92 <_strtol_l.isra.0+0x1a>
 800b05e:	2a00      	cmp	r2, #0
 800b060:	d1f6      	bne.n	800b050 <_strtol_l.isra.0+0xd8>
 800b062:	f8c8 1000 	str.w	r1, [r8]
 800b066:	e794      	b.n	800af92 <_strtol_l.isra.0+0x1a>
 800b068:	0800c5e1 	.word	0x0800c5e1

0800b06c <_strtol_r>:
 800b06c:	f7ff bf84 	b.w	800af78 <_strtol_l.isra.0>

0800b070 <__ssputs_r>:
 800b070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b074:	688e      	ldr	r6, [r1, #8]
 800b076:	461f      	mov	r7, r3
 800b078:	42be      	cmp	r6, r7
 800b07a:	680b      	ldr	r3, [r1, #0]
 800b07c:	4682      	mov	sl, r0
 800b07e:	460c      	mov	r4, r1
 800b080:	4690      	mov	r8, r2
 800b082:	d82d      	bhi.n	800b0e0 <__ssputs_r+0x70>
 800b084:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b088:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b08c:	d026      	beq.n	800b0dc <__ssputs_r+0x6c>
 800b08e:	6965      	ldr	r5, [r4, #20]
 800b090:	6909      	ldr	r1, [r1, #16]
 800b092:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b096:	eba3 0901 	sub.w	r9, r3, r1
 800b09a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b09e:	1c7b      	adds	r3, r7, #1
 800b0a0:	444b      	add	r3, r9
 800b0a2:	106d      	asrs	r5, r5, #1
 800b0a4:	429d      	cmp	r5, r3
 800b0a6:	bf38      	it	cc
 800b0a8:	461d      	movcc	r5, r3
 800b0aa:	0553      	lsls	r3, r2, #21
 800b0ac:	d527      	bpl.n	800b0fe <__ssputs_r+0x8e>
 800b0ae:	4629      	mov	r1, r5
 800b0b0:	f7fe fc74 	bl	800999c <_malloc_r>
 800b0b4:	4606      	mov	r6, r0
 800b0b6:	b360      	cbz	r0, 800b112 <__ssputs_r+0xa2>
 800b0b8:	6921      	ldr	r1, [r4, #16]
 800b0ba:	464a      	mov	r2, r9
 800b0bc:	f000 fa18 	bl	800b4f0 <memcpy>
 800b0c0:	89a3      	ldrh	r3, [r4, #12]
 800b0c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b0c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0ca:	81a3      	strh	r3, [r4, #12]
 800b0cc:	6126      	str	r6, [r4, #16]
 800b0ce:	6165      	str	r5, [r4, #20]
 800b0d0:	444e      	add	r6, r9
 800b0d2:	eba5 0509 	sub.w	r5, r5, r9
 800b0d6:	6026      	str	r6, [r4, #0]
 800b0d8:	60a5      	str	r5, [r4, #8]
 800b0da:	463e      	mov	r6, r7
 800b0dc:	42be      	cmp	r6, r7
 800b0de:	d900      	bls.n	800b0e2 <__ssputs_r+0x72>
 800b0e0:	463e      	mov	r6, r7
 800b0e2:	6820      	ldr	r0, [r4, #0]
 800b0e4:	4632      	mov	r2, r6
 800b0e6:	4641      	mov	r1, r8
 800b0e8:	f000 f9c6 	bl	800b478 <memmove>
 800b0ec:	68a3      	ldr	r3, [r4, #8]
 800b0ee:	1b9b      	subs	r3, r3, r6
 800b0f0:	60a3      	str	r3, [r4, #8]
 800b0f2:	6823      	ldr	r3, [r4, #0]
 800b0f4:	4433      	add	r3, r6
 800b0f6:	6023      	str	r3, [r4, #0]
 800b0f8:	2000      	movs	r0, #0
 800b0fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0fe:	462a      	mov	r2, r5
 800b100:	f000 fd8b 	bl	800bc1a <_realloc_r>
 800b104:	4606      	mov	r6, r0
 800b106:	2800      	cmp	r0, #0
 800b108:	d1e0      	bne.n	800b0cc <__ssputs_r+0x5c>
 800b10a:	6921      	ldr	r1, [r4, #16]
 800b10c:	4650      	mov	r0, sl
 800b10e:	f7fe fbd1 	bl	80098b4 <_free_r>
 800b112:	230c      	movs	r3, #12
 800b114:	f8ca 3000 	str.w	r3, [sl]
 800b118:	89a3      	ldrh	r3, [r4, #12]
 800b11a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b11e:	81a3      	strh	r3, [r4, #12]
 800b120:	f04f 30ff 	mov.w	r0, #4294967295
 800b124:	e7e9      	b.n	800b0fa <__ssputs_r+0x8a>
	...

0800b128 <_svfiprintf_r>:
 800b128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b12c:	4698      	mov	r8, r3
 800b12e:	898b      	ldrh	r3, [r1, #12]
 800b130:	061b      	lsls	r3, r3, #24
 800b132:	b09d      	sub	sp, #116	@ 0x74
 800b134:	4607      	mov	r7, r0
 800b136:	460d      	mov	r5, r1
 800b138:	4614      	mov	r4, r2
 800b13a:	d510      	bpl.n	800b15e <_svfiprintf_r+0x36>
 800b13c:	690b      	ldr	r3, [r1, #16]
 800b13e:	b973      	cbnz	r3, 800b15e <_svfiprintf_r+0x36>
 800b140:	2140      	movs	r1, #64	@ 0x40
 800b142:	f7fe fc2b 	bl	800999c <_malloc_r>
 800b146:	6028      	str	r0, [r5, #0]
 800b148:	6128      	str	r0, [r5, #16]
 800b14a:	b930      	cbnz	r0, 800b15a <_svfiprintf_r+0x32>
 800b14c:	230c      	movs	r3, #12
 800b14e:	603b      	str	r3, [r7, #0]
 800b150:	f04f 30ff 	mov.w	r0, #4294967295
 800b154:	b01d      	add	sp, #116	@ 0x74
 800b156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b15a:	2340      	movs	r3, #64	@ 0x40
 800b15c:	616b      	str	r3, [r5, #20]
 800b15e:	2300      	movs	r3, #0
 800b160:	9309      	str	r3, [sp, #36]	@ 0x24
 800b162:	2320      	movs	r3, #32
 800b164:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b168:	f8cd 800c 	str.w	r8, [sp, #12]
 800b16c:	2330      	movs	r3, #48	@ 0x30
 800b16e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b30c <_svfiprintf_r+0x1e4>
 800b172:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b176:	f04f 0901 	mov.w	r9, #1
 800b17a:	4623      	mov	r3, r4
 800b17c:	469a      	mov	sl, r3
 800b17e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b182:	b10a      	cbz	r2, 800b188 <_svfiprintf_r+0x60>
 800b184:	2a25      	cmp	r2, #37	@ 0x25
 800b186:	d1f9      	bne.n	800b17c <_svfiprintf_r+0x54>
 800b188:	ebba 0b04 	subs.w	fp, sl, r4
 800b18c:	d00b      	beq.n	800b1a6 <_svfiprintf_r+0x7e>
 800b18e:	465b      	mov	r3, fp
 800b190:	4622      	mov	r2, r4
 800b192:	4629      	mov	r1, r5
 800b194:	4638      	mov	r0, r7
 800b196:	f7ff ff6b 	bl	800b070 <__ssputs_r>
 800b19a:	3001      	adds	r0, #1
 800b19c:	f000 80a7 	beq.w	800b2ee <_svfiprintf_r+0x1c6>
 800b1a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1a2:	445a      	add	r2, fp
 800b1a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800b1a6:	f89a 3000 	ldrb.w	r3, [sl]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	f000 809f 	beq.w	800b2ee <_svfiprintf_r+0x1c6>
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	f04f 32ff 	mov.w	r2, #4294967295
 800b1b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1ba:	f10a 0a01 	add.w	sl, sl, #1
 800b1be:	9304      	str	r3, [sp, #16]
 800b1c0:	9307      	str	r3, [sp, #28]
 800b1c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b1c6:	931a      	str	r3, [sp, #104]	@ 0x68
 800b1c8:	4654      	mov	r4, sl
 800b1ca:	2205      	movs	r2, #5
 800b1cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1d0:	484e      	ldr	r0, [pc, #312]	@ (800b30c <_svfiprintf_r+0x1e4>)
 800b1d2:	f7f5 f885 	bl	80002e0 <memchr>
 800b1d6:	9a04      	ldr	r2, [sp, #16]
 800b1d8:	b9d8      	cbnz	r0, 800b212 <_svfiprintf_r+0xea>
 800b1da:	06d0      	lsls	r0, r2, #27
 800b1dc:	bf44      	itt	mi
 800b1de:	2320      	movmi	r3, #32
 800b1e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1e4:	0711      	lsls	r1, r2, #28
 800b1e6:	bf44      	itt	mi
 800b1e8:	232b      	movmi	r3, #43	@ 0x2b
 800b1ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1ee:	f89a 3000 	ldrb.w	r3, [sl]
 800b1f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1f4:	d015      	beq.n	800b222 <_svfiprintf_r+0xfa>
 800b1f6:	9a07      	ldr	r2, [sp, #28]
 800b1f8:	4654      	mov	r4, sl
 800b1fa:	2000      	movs	r0, #0
 800b1fc:	f04f 0c0a 	mov.w	ip, #10
 800b200:	4621      	mov	r1, r4
 800b202:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b206:	3b30      	subs	r3, #48	@ 0x30
 800b208:	2b09      	cmp	r3, #9
 800b20a:	d94b      	bls.n	800b2a4 <_svfiprintf_r+0x17c>
 800b20c:	b1b0      	cbz	r0, 800b23c <_svfiprintf_r+0x114>
 800b20e:	9207      	str	r2, [sp, #28]
 800b210:	e014      	b.n	800b23c <_svfiprintf_r+0x114>
 800b212:	eba0 0308 	sub.w	r3, r0, r8
 800b216:	fa09 f303 	lsl.w	r3, r9, r3
 800b21a:	4313      	orrs	r3, r2
 800b21c:	9304      	str	r3, [sp, #16]
 800b21e:	46a2      	mov	sl, r4
 800b220:	e7d2      	b.n	800b1c8 <_svfiprintf_r+0xa0>
 800b222:	9b03      	ldr	r3, [sp, #12]
 800b224:	1d19      	adds	r1, r3, #4
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	9103      	str	r1, [sp, #12]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	bfbb      	ittet	lt
 800b22e:	425b      	neglt	r3, r3
 800b230:	f042 0202 	orrlt.w	r2, r2, #2
 800b234:	9307      	strge	r3, [sp, #28]
 800b236:	9307      	strlt	r3, [sp, #28]
 800b238:	bfb8      	it	lt
 800b23a:	9204      	strlt	r2, [sp, #16]
 800b23c:	7823      	ldrb	r3, [r4, #0]
 800b23e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b240:	d10a      	bne.n	800b258 <_svfiprintf_r+0x130>
 800b242:	7863      	ldrb	r3, [r4, #1]
 800b244:	2b2a      	cmp	r3, #42	@ 0x2a
 800b246:	d132      	bne.n	800b2ae <_svfiprintf_r+0x186>
 800b248:	9b03      	ldr	r3, [sp, #12]
 800b24a:	1d1a      	adds	r2, r3, #4
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	9203      	str	r2, [sp, #12]
 800b250:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b254:	3402      	adds	r4, #2
 800b256:	9305      	str	r3, [sp, #20]
 800b258:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b31c <_svfiprintf_r+0x1f4>
 800b25c:	7821      	ldrb	r1, [r4, #0]
 800b25e:	2203      	movs	r2, #3
 800b260:	4650      	mov	r0, sl
 800b262:	f7f5 f83d 	bl	80002e0 <memchr>
 800b266:	b138      	cbz	r0, 800b278 <_svfiprintf_r+0x150>
 800b268:	9b04      	ldr	r3, [sp, #16]
 800b26a:	eba0 000a 	sub.w	r0, r0, sl
 800b26e:	2240      	movs	r2, #64	@ 0x40
 800b270:	4082      	lsls	r2, r0
 800b272:	4313      	orrs	r3, r2
 800b274:	3401      	adds	r4, #1
 800b276:	9304      	str	r3, [sp, #16]
 800b278:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b27c:	4824      	ldr	r0, [pc, #144]	@ (800b310 <_svfiprintf_r+0x1e8>)
 800b27e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b282:	2206      	movs	r2, #6
 800b284:	f7f5 f82c 	bl	80002e0 <memchr>
 800b288:	2800      	cmp	r0, #0
 800b28a:	d036      	beq.n	800b2fa <_svfiprintf_r+0x1d2>
 800b28c:	4b21      	ldr	r3, [pc, #132]	@ (800b314 <_svfiprintf_r+0x1ec>)
 800b28e:	bb1b      	cbnz	r3, 800b2d8 <_svfiprintf_r+0x1b0>
 800b290:	9b03      	ldr	r3, [sp, #12]
 800b292:	3307      	adds	r3, #7
 800b294:	f023 0307 	bic.w	r3, r3, #7
 800b298:	3308      	adds	r3, #8
 800b29a:	9303      	str	r3, [sp, #12]
 800b29c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b29e:	4433      	add	r3, r6
 800b2a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2a2:	e76a      	b.n	800b17a <_svfiprintf_r+0x52>
 800b2a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2a8:	460c      	mov	r4, r1
 800b2aa:	2001      	movs	r0, #1
 800b2ac:	e7a8      	b.n	800b200 <_svfiprintf_r+0xd8>
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	3401      	adds	r4, #1
 800b2b2:	9305      	str	r3, [sp, #20]
 800b2b4:	4619      	mov	r1, r3
 800b2b6:	f04f 0c0a 	mov.w	ip, #10
 800b2ba:	4620      	mov	r0, r4
 800b2bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2c0:	3a30      	subs	r2, #48	@ 0x30
 800b2c2:	2a09      	cmp	r2, #9
 800b2c4:	d903      	bls.n	800b2ce <_svfiprintf_r+0x1a6>
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d0c6      	beq.n	800b258 <_svfiprintf_r+0x130>
 800b2ca:	9105      	str	r1, [sp, #20]
 800b2cc:	e7c4      	b.n	800b258 <_svfiprintf_r+0x130>
 800b2ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2d2:	4604      	mov	r4, r0
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	e7f0      	b.n	800b2ba <_svfiprintf_r+0x192>
 800b2d8:	ab03      	add	r3, sp, #12
 800b2da:	9300      	str	r3, [sp, #0]
 800b2dc:	462a      	mov	r2, r5
 800b2de:	4b0e      	ldr	r3, [pc, #56]	@ (800b318 <_svfiprintf_r+0x1f0>)
 800b2e0:	a904      	add	r1, sp, #16
 800b2e2:	4638      	mov	r0, r7
 800b2e4:	f7fc fda4 	bl	8007e30 <_printf_float>
 800b2e8:	1c42      	adds	r2, r0, #1
 800b2ea:	4606      	mov	r6, r0
 800b2ec:	d1d6      	bne.n	800b29c <_svfiprintf_r+0x174>
 800b2ee:	89ab      	ldrh	r3, [r5, #12]
 800b2f0:	065b      	lsls	r3, r3, #25
 800b2f2:	f53f af2d 	bmi.w	800b150 <_svfiprintf_r+0x28>
 800b2f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2f8:	e72c      	b.n	800b154 <_svfiprintf_r+0x2c>
 800b2fa:	ab03      	add	r3, sp, #12
 800b2fc:	9300      	str	r3, [sp, #0]
 800b2fe:	462a      	mov	r2, r5
 800b300:	4b05      	ldr	r3, [pc, #20]	@ (800b318 <_svfiprintf_r+0x1f0>)
 800b302:	a904      	add	r1, sp, #16
 800b304:	4638      	mov	r0, r7
 800b306:	f7fd f81b 	bl	8008340 <_printf_i>
 800b30a:	e7ed      	b.n	800b2e8 <_svfiprintf_r+0x1c0>
 800b30c:	0800c3d9 	.word	0x0800c3d9
 800b310:	0800c3e3 	.word	0x0800c3e3
 800b314:	08007e31 	.word	0x08007e31
 800b318:	0800b071 	.word	0x0800b071
 800b31c:	0800c3df 	.word	0x0800c3df

0800b320 <__sflush_r>:
 800b320:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b328:	0716      	lsls	r6, r2, #28
 800b32a:	4605      	mov	r5, r0
 800b32c:	460c      	mov	r4, r1
 800b32e:	d454      	bmi.n	800b3da <__sflush_r+0xba>
 800b330:	684b      	ldr	r3, [r1, #4]
 800b332:	2b00      	cmp	r3, #0
 800b334:	dc02      	bgt.n	800b33c <__sflush_r+0x1c>
 800b336:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b338:	2b00      	cmp	r3, #0
 800b33a:	dd48      	ble.n	800b3ce <__sflush_r+0xae>
 800b33c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b33e:	2e00      	cmp	r6, #0
 800b340:	d045      	beq.n	800b3ce <__sflush_r+0xae>
 800b342:	2300      	movs	r3, #0
 800b344:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b348:	682f      	ldr	r7, [r5, #0]
 800b34a:	6a21      	ldr	r1, [r4, #32]
 800b34c:	602b      	str	r3, [r5, #0]
 800b34e:	d030      	beq.n	800b3b2 <__sflush_r+0x92>
 800b350:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b352:	89a3      	ldrh	r3, [r4, #12]
 800b354:	0759      	lsls	r1, r3, #29
 800b356:	d505      	bpl.n	800b364 <__sflush_r+0x44>
 800b358:	6863      	ldr	r3, [r4, #4]
 800b35a:	1ad2      	subs	r2, r2, r3
 800b35c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b35e:	b10b      	cbz	r3, 800b364 <__sflush_r+0x44>
 800b360:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b362:	1ad2      	subs	r2, r2, r3
 800b364:	2300      	movs	r3, #0
 800b366:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b368:	6a21      	ldr	r1, [r4, #32]
 800b36a:	4628      	mov	r0, r5
 800b36c:	47b0      	blx	r6
 800b36e:	1c43      	adds	r3, r0, #1
 800b370:	89a3      	ldrh	r3, [r4, #12]
 800b372:	d106      	bne.n	800b382 <__sflush_r+0x62>
 800b374:	6829      	ldr	r1, [r5, #0]
 800b376:	291d      	cmp	r1, #29
 800b378:	d82b      	bhi.n	800b3d2 <__sflush_r+0xb2>
 800b37a:	4a2a      	ldr	r2, [pc, #168]	@ (800b424 <__sflush_r+0x104>)
 800b37c:	40ca      	lsrs	r2, r1
 800b37e:	07d6      	lsls	r6, r2, #31
 800b380:	d527      	bpl.n	800b3d2 <__sflush_r+0xb2>
 800b382:	2200      	movs	r2, #0
 800b384:	6062      	str	r2, [r4, #4]
 800b386:	04d9      	lsls	r1, r3, #19
 800b388:	6922      	ldr	r2, [r4, #16]
 800b38a:	6022      	str	r2, [r4, #0]
 800b38c:	d504      	bpl.n	800b398 <__sflush_r+0x78>
 800b38e:	1c42      	adds	r2, r0, #1
 800b390:	d101      	bne.n	800b396 <__sflush_r+0x76>
 800b392:	682b      	ldr	r3, [r5, #0]
 800b394:	b903      	cbnz	r3, 800b398 <__sflush_r+0x78>
 800b396:	6560      	str	r0, [r4, #84]	@ 0x54
 800b398:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b39a:	602f      	str	r7, [r5, #0]
 800b39c:	b1b9      	cbz	r1, 800b3ce <__sflush_r+0xae>
 800b39e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b3a2:	4299      	cmp	r1, r3
 800b3a4:	d002      	beq.n	800b3ac <__sflush_r+0x8c>
 800b3a6:	4628      	mov	r0, r5
 800b3a8:	f7fe fa84 	bl	80098b4 <_free_r>
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	6363      	str	r3, [r4, #52]	@ 0x34
 800b3b0:	e00d      	b.n	800b3ce <__sflush_r+0xae>
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	4628      	mov	r0, r5
 800b3b6:	47b0      	blx	r6
 800b3b8:	4602      	mov	r2, r0
 800b3ba:	1c50      	adds	r0, r2, #1
 800b3bc:	d1c9      	bne.n	800b352 <__sflush_r+0x32>
 800b3be:	682b      	ldr	r3, [r5, #0]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d0c6      	beq.n	800b352 <__sflush_r+0x32>
 800b3c4:	2b1d      	cmp	r3, #29
 800b3c6:	d001      	beq.n	800b3cc <__sflush_r+0xac>
 800b3c8:	2b16      	cmp	r3, #22
 800b3ca:	d11e      	bne.n	800b40a <__sflush_r+0xea>
 800b3cc:	602f      	str	r7, [r5, #0]
 800b3ce:	2000      	movs	r0, #0
 800b3d0:	e022      	b.n	800b418 <__sflush_r+0xf8>
 800b3d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3d6:	b21b      	sxth	r3, r3
 800b3d8:	e01b      	b.n	800b412 <__sflush_r+0xf2>
 800b3da:	690f      	ldr	r7, [r1, #16]
 800b3dc:	2f00      	cmp	r7, #0
 800b3de:	d0f6      	beq.n	800b3ce <__sflush_r+0xae>
 800b3e0:	0793      	lsls	r3, r2, #30
 800b3e2:	680e      	ldr	r6, [r1, #0]
 800b3e4:	bf08      	it	eq
 800b3e6:	694b      	ldreq	r3, [r1, #20]
 800b3e8:	600f      	str	r7, [r1, #0]
 800b3ea:	bf18      	it	ne
 800b3ec:	2300      	movne	r3, #0
 800b3ee:	eba6 0807 	sub.w	r8, r6, r7
 800b3f2:	608b      	str	r3, [r1, #8]
 800b3f4:	f1b8 0f00 	cmp.w	r8, #0
 800b3f8:	dde9      	ble.n	800b3ce <__sflush_r+0xae>
 800b3fa:	6a21      	ldr	r1, [r4, #32]
 800b3fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b3fe:	4643      	mov	r3, r8
 800b400:	463a      	mov	r2, r7
 800b402:	4628      	mov	r0, r5
 800b404:	47b0      	blx	r6
 800b406:	2800      	cmp	r0, #0
 800b408:	dc08      	bgt.n	800b41c <__sflush_r+0xfc>
 800b40a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b40e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b412:	81a3      	strh	r3, [r4, #12]
 800b414:	f04f 30ff 	mov.w	r0, #4294967295
 800b418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b41c:	4407      	add	r7, r0
 800b41e:	eba8 0800 	sub.w	r8, r8, r0
 800b422:	e7e7      	b.n	800b3f4 <__sflush_r+0xd4>
 800b424:	20400001 	.word	0x20400001

0800b428 <_fflush_r>:
 800b428:	b538      	push	{r3, r4, r5, lr}
 800b42a:	690b      	ldr	r3, [r1, #16]
 800b42c:	4605      	mov	r5, r0
 800b42e:	460c      	mov	r4, r1
 800b430:	b913      	cbnz	r3, 800b438 <_fflush_r+0x10>
 800b432:	2500      	movs	r5, #0
 800b434:	4628      	mov	r0, r5
 800b436:	bd38      	pop	{r3, r4, r5, pc}
 800b438:	b118      	cbz	r0, 800b442 <_fflush_r+0x1a>
 800b43a:	6a03      	ldr	r3, [r0, #32]
 800b43c:	b90b      	cbnz	r3, 800b442 <_fflush_r+0x1a>
 800b43e:	f7fd fb2f 	bl	8008aa0 <__sinit>
 800b442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d0f3      	beq.n	800b432 <_fflush_r+0xa>
 800b44a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b44c:	07d0      	lsls	r0, r2, #31
 800b44e:	d404      	bmi.n	800b45a <_fflush_r+0x32>
 800b450:	0599      	lsls	r1, r3, #22
 800b452:	d402      	bmi.n	800b45a <_fflush_r+0x32>
 800b454:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b456:	f7fd fc3c 	bl	8008cd2 <__retarget_lock_acquire_recursive>
 800b45a:	4628      	mov	r0, r5
 800b45c:	4621      	mov	r1, r4
 800b45e:	f7ff ff5f 	bl	800b320 <__sflush_r>
 800b462:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b464:	07da      	lsls	r2, r3, #31
 800b466:	4605      	mov	r5, r0
 800b468:	d4e4      	bmi.n	800b434 <_fflush_r+0xc>
 800b46a:	89a3      	ldrh	r3, [r4, #12]
 800b46c:	059b      	lsls	r3, r3, #22
 800b46e:	d4e1      	bmi.n	800b434 <_fflush_r+0xc>
 800b470:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b472:	f7fd fc2f 	bl	8008cd4 <__retarget_lock_release_recursive>
 800b476:	e7dd      	b.n	800b434 <_fflush_r+0xc>

0800b478 <memmove>:
 800b478:	4288      	cmp	r0, r1
 800b47a:	b510      	push	{r4, lr}
 800b47c:	eb01 0402 	add.w	r4, r1, r2
 800b480:	d902      	bls.n	800b488 <memmove+0x10>
 800b482:	4284      	cmp	r4, r0
 800b484:	4623      	mov	r3, r4
 800b486:	d807      	bhi.n	800b498 <memmove+0x20>
 800b488:	1e43      	subs	r3, r0, #1
 800b48a:	42a1      	cmp	r1, r4
 800b48c:	d008      	beq.n	800b4a0 <memmove+0x28>
 800b48e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b492:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b496:	e7f8      	b.n	800b48a <memmove+0x12>
 800b498:	4402      	add	r2, r0
 800b49a:	4601      	mov	r1, r0
 800b49c:	428a      	cmp	r2, r1
 800b49e:	d100      	bne.n	800b4a2 <memmove+0x2a>
 800b4a0:	bd10      	pop	{r4, pc}
 800b4a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b4a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b4aa:	e7f7      	b.n	800b49c <memmove+0x24>

0800b4ac <strncmp>:
 800b4ac:	b510      	push	{r4, lr}
 800b4ae:	b16a      	cbz	r2, 800b4cc <strncmp+0x20>
 800b4b0:	3901      	subs	r1, #1
 800b4b2:	1884      	adds	r4, r0, r2
 800b4b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4b8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	d103      	bne.n	800b4c8 <strncmp+0x1c>
 800b4c0:	42a0      	cmp	r0, r4
 800b4c2:	d001      	beq.n	800b4c8 <strncmp+0x1c>
 800b4c4:	2a00      	cmp	r2, #0
 800b4c6:	d1f5      	bne.n	800b4b4 <strncmp+0x8>
 800b4c8:	1ad0      	subs	r0, r2, r3
 800b4ca:	bd10      	pop	{r4, pc}
 800b4cc:	4610      	mov	r0, r2
 800b4ce:	e7fc      	b.n	800b4ca <strncmp+0x1e>

0800b4d0 <_sbrk_r>:
 800b4d0:	b538      	push	{r3, r4, r5, lr}
 800b4d2:	4d06      	ldr	r5, [pc, #24]	@ (800b4ec <_sbrk_r+0x1c>)
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	4604      	mov	r4, r0
 800b4d8:	4608      	mov	r0, r1
 800b4da:	602b      	str	r3, [r5, #0]
 800b4dc:	f7f6 fc0a 	bl	8001cf4 <_sbrk>
 800b4e0:	1c43      	adds	r3, r0, #1
 800b4e2:	d102      	bne.n	800b4ea <_sbrk_r+0x1a>
 800b4e4:	682b      	ldr	r3, [r5, #0]
 800b4e6:	b103      	cbz	r3, 800b4ea <_sbrk_r+0x1a>
 800b4e8:	6023      	str	r3, [r4, #0]
 800b4ea:	bd38      	pop	{r3, r4, r5, pc}
 800b4ec:	240004f0 	.word	0x240004f0

0800b4f0 <memcpy>:
 800b4f0:	440a      	add	r2, r1
 800b4f2:	4291      	cmp	r1, r2
 800b4f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b4f8:	d100      	bne.n	800b4fc <memcpy+0xc>
 800b4fa:	4770      	bx	lr
 800b4fc:	b510      	push	{r4, lr}
 800b4fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b502:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b506:	4291      	cmp	r1, r2
 800b508:	d1f9      	bne.n	800b4fe <memcpy+0xe>
 800b50a:	bd10      	pop	{r4, pc}
 800b50c:	0000      	movs	r0, r0
	...

0800b510 <nan>:
 800b510:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b518 <nan+0x8>
 800b514:	4770      	bx	lr
 800b516:	bf00      	nop
 800b518:	00000000 	.word	0x00000000
 800b51c:	7ff80000 	.word	0x7ff80000

0800b520 <__assert_func>:
 800b520:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b522:	4614      	mov	r4, r2
 800b524:	461a      	mov	r2, r3
 800b526:	4b09      	ldr	r3, [pc, #36]	@ (800b54c <__assert_func+0x2c>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	4605      	mov	r5, r0
 800b52c:	68d8      	ldr	r0, [r3, #12]
 800b52e:	b14c      	cbz	r4, 800b544 <__assert_func+0x24>
 800b530:	4b07      	ldr	r3, [pc, #28]	@ (800b550 <__assert_func+0x30>)
 800b532:	9100      	str	r1, [sp, #0]
 800b534:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b538:	4906      	ldr	r1, [pc, #24]	@ (800b554 <__assert_func+0x34>)
 800b53a:	462b      	mov	r3, r5
 800b53c:	f000 fba8 	bl	800bc90 <fiprintf>
 800b540:	f000 fbb8 	bl	800bcb4 <abort>
 800b544:	4b04      	ldr	r3, [pc, #16]	@ (800b558 <__assert_func+0x38>)
 800b546:	461c      	mov	r4, r3
 800b548:	e7f3      	b.n	800b532 <__assert_func+0x12>
 800b54a:	bf00      	nop
 800b54c:	2400001c 	.word	0x2400001c
 800b550:	0800c3f2 	.word	0x0800c3f2
 800b554:	0800c3ff 	.word	0x0800c3ff
 800b558:	0800c42d 	.word	0x0800c42d

0800b55c <_calloc_r>:
 800b55c:	b570      	push	{r4, r5, r6, lr}
 800b55e:	fba1 5402 	umull	r5, r4, r1, r2
 800b562:	b934      	cbnz	r4, 800b572 <_calloc_r+0x16>
 800b564:	4629      	mov	r1, r5
 800b566:	f7fe fa19 	bl	800999c <_malloc_r>
 800b56a:	4606      	mov	r6, r0
 800b56c:	b928      	cbnz	r0, 800b57a <_calloc_r+0x1e>
 800b56e:	4630      	mov	r0, r6
 800b570:	bd70      	pop	{r4, r5, r6, pc}
 800b572:	220c      	movs	r2, #12
 800b574:	6002      	str	r2, [r0, #0]
 800b576:	2600      	movs	r6, #0
 800b578:	e7f9      	b.n	800b56e <_calloc_r+0x12>
 800b57a:	462a      	mov	r2, r5
 800b57c:	4621      	mov	r1, r4
 800b57e:	f7fd fb2a 	bl	8008bd6 <memset>
 800b582:	e7f4      	b.n	800b56e <_calloc_r+0x12>

0800b584 <rshift>:
 800b584:	6903      	ldr	r3, [r0, #16]
 800b586:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b58a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b58e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b592:	f100 0414 	add.w	r4, r0, #20
 800b596:	dd45      	ble.n	800b624 <rshift+0xa0>
 800b598:	f011 011f 	ands.w	r1, r1, #31
 800b59c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b5a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b5a4:	d10c      	bne.n	800b5c0 <rshift+0x3c>
 800b5a6:	f100 0710 	add.w	r7, r0, #16
 800b5aa:	4629      	mov	r1, r5
 800b5ac:	42b1      	cmp	r1, r6
 800b5ae:	d334      	bcc.n	800b61a <rshift+0x96>
 800b5b0:	1a9b      	subs	r3, r3, r2
 800b5b2:	009b      	lsls	r3, r3, #2
 800b5b4:	1eea      	subs	r2, r5, #3
 800b5b6:	4296      	cmp	r6, r2
 800b5b8:	bf38      	it	cc
 800b5ba:	2300      	movcc	r3, #0
 800b5bc:	4423      	add	r3, r4
 800b5be:	e015      	b.n	800b5ec <rshift+0x68>
 800b5c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b5c4:	f1c1 0820 	rsb	r8, r1, #32
 800b5c8:	40cf      	lsrs	r7, r1
 800b5ca:	f105 0e04 	add.w	lr, r5, #4
 800b5ce:	46a1      	mov	r9, r4
 800b5d0:	4576      	cmp	r6, lr
 800b5d2:	46f4      	mov	ip, lr
 800b5d4:	d815      	bhi.n	800b602 <rshift+0x7e>
 800b5d6:	1a9a      	subs	r2, r3, r2
 800b5d8:	0092      	lsls	r2, r2, #2
 800b5da:	3a04      	subs	r2, #4
 800b5dc:	3501      	adds	r5, #1
 800b5de:	42ae      	cmp	r6, r5
 800b5e0:	bf38      	it	cc
 800b5e2:	2200      	movcc	r2, #0
 800b5e4:	18a3      	adds	r3, r4, r2
 800b5e6:	50a7      	str	r7, [r4, r2]
 800b5e8:	b107      	cbz	r7, 800b5ec <rshift+0x68>
 800b5ea:	3304      	adds	r3, #4
 800b5ec:	1b1a      	subs	r2, r3, r4
 800b5ee:	42a3      	cmp	r3, r4
 800b5f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b5f4:	bf08      	it	eq
 800b5f6:	2300      	moveq	r3, #0
 800b5f8:	6102      	str	r2, [r0, #16]
 800b5fa:	bf08      	it	eq
 800b5fc:	6143      	streq	r3, [r0, #20]
 800b5fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b602:	f8dc c000 	ldr.w	ip, [ip]
 800b606:	fa0c fc08 	lsl.w	ip, ip, r8
 800b60a:	ea4c 0707 	orr.w	r7, ip, r7
 800b60e:	f849 7b04 	str.w	r7, [r9], #4
 800b612:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b616:	40cf      	lsrs	r7, r1
 800b618:	e7da      	b.n	800b5d0 <rshift+0x4c>
 800b61a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b61e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b622:	e7c3      	b.n	800b5ac <rshift+0x28>
 800b624:	4623      	mov	r3, r4
 800b626:	e7e1      	b.n	800b5ec <rshift+0x68>

0800b628 <__hexdig_fun>:
 800b628:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b62c:	2b09      	cmp	r3, #9
 800b62e:	d802      	bhi.n	800b636 <__hexdig_fun+0xe>
 800b630:	3820      	subs	r0, #32
 800b632:	b2c0      	uxtb	r0, r0
 800b634:	4770      	bx	lr
 800b636:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b63a:	2b05      	cmp	r3, #5
 800b63c:	d801      	bhi.n	800b642 <__hexdig_fun+0x1a>
 800b63e:	3847      	subs	r0, #71	@ 0x47
 800b640:	e7f7      	b.n	800b632 <__hexdig_fun+0xa>
 800b642:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b646:	2b05      	cmp	r3, #5
 800b648:	d801      	bhi.n	800b64e <__hexdig_fun+0x26>
 800b64a:	3827      	subs	r0, #39	@ 0x27
 800b64c:	e7f1      	b.n	800b632 <__hexdig_fun+0xa>
 800b64e:	2000      	movs	r0, #0
 800b650:	4770      	bx	lr
	...

0800b654 <__gethex>:
 800b654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b658:	b085      	sub	sp, #20
 800b65a:	468a      	mov	sl, r1
 800b65c:	9302      	str	r3, [sp, #8]
 800b65e:	680b      	ldr	r3, [r1, #0]
 800b660:	9001      	str	r0, [sp, #4]
 800b662:	4690      	mov	r8, r2
 800b664:	1c9c      	adds	r4, r3, #2
 800b666:	46a1      	mov	r9, r4
 800b668:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b66c:	2830      	cmp	r0, #48	@ 0x30
 800b66e:	d0fa      	beq.n	800b666 <__gethex+0x12>
 800b670:	eba9 0303 	sub.w	r3, r9, r3
 800b674:	f1a3 0b02 	sub.w	fp, r3, #2
 800b678:	f7ff ffd6 	bl	800b628 <__hexdig_fun>
 800b67c:	4605      	mov	r5, r0
 800b67e:	2800      	cmp	r0, #0
 800b680:	d168      	bne.n	800b754 <__gethex+0x100>
 800b682:	49a0      	ldr	r1, [pc, #640]	@ (800b904 <__gethex+0x2b0>)
 800b684:	2201      	movs	r2, #1
 800b686:	4648      	mov	r0, r9
 800b688:	f7ff ff10 	bl	800b4ac <strncmp>
 800b68c:	4607      	mov	r7, r0
 800b68e:	2800      	cmp	r0, #0
 800b690:	d167      	bne.n	800b762 <__gethex+0x10e>
 800b692:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b696:	4626      	mov	r6, r4
 800b698:	f7ff ffc6 	bl	800b628 <__hexdig_fun>
 800b69c:	2800      	cmp	r0, #0
 800b69e:	d062      	beq.n	800b766 <__gethex+0x112>
 800b6a0:	4623      	mov	r3, r4
 800b6a2:	7818      	ldrb	r0, [r3, #0]
 800b6a4:	2830      	cmp	r0, #48	@ 0x30
 800b6a6:	4699      	mov	r9, r3
 800b6a8:	f103 0301 	add.w	r3, r3, #1
 800b6ac:	d0f9      	beq.n	800b6a2 <__gethex+0x4e>
 800b6ae:	f7ff ffbb 	bl	800b628 <__hexdig_fun>
 800b6b2:	fab0 f580 	clz	r5, r0
 800b6b6:	096d      	lsrs	r5, r5, #5
 800b6b8:	f04f 0b01 	mov.w	fp, #1
 800b6bc:	464a      	mov	r2, r9
 800b6be:	4616      	mov	r6, r2
 800b6c0:	3201      	adds	r2, #1
 800b6c2:	7830      	ldrb	r0, [r6, #0]
 800b6c4:	f7ff ffb0 	bl	800b628 <__hexdig_fun>
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	d1f8      	bne.n	800b6be <__gethex+0x6a>
 800b6cc:	498d      	ldr	r1, [pc, #564]	@ (800b904 <__gethex+0x2b0>)
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	4630      	mov	r0, r6
 800b6d2:	f7ff feeb 	bl	800b4ac <strncmp>
 800b6d6:	2800      	cmp	r0, #0
 800b6d8:	d13f      	bne.n	800b75a <__gethex+0x106>
 800b6da:	b944      	cbnz	r4, 800b6ee <__gethex+0x9a>
 800b6dc:	1c74      	adds	r4, r6, #1
 800b6de:	4622      	mov	r2, r4
 800b6e0:	4616      	mov	r6, r2
 800b6e2:	3201      	adds	r2, #1
 800b6e4:	7830      	ldrb	r0, [r6, #0]
 800b6e6:	f7ff ff9f 	bl	800b628 <__hexdig_fun>
 800b6ea:	2800      	cmp	r0, #0
 800b6ec:	d1f8      	bne.n	800b6e0 <__gethex+0x8c>
 800b6ee:	1ba4      	subs	r4, r4, r6
 800b6f0:	00a7      	lsls	r7, r4, #2
 800b6f2:	7833      	ldrb	r3, [r6, #0]
 800b6f4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b6f8:	2b50      	cmp	r3, #80	@ 0x50
 800b6fa:	d13e      	bne.n	800b77a <__gethex+0x126>
 800b6fc:	7873      	ldrb	r3, [r6, #1]
 800b6fe:	2b2b      	cmp	r3, #43	@ 0x2b
 800b700:	d033      	beq.n	800b76a <__gethex+0x116>
 800b702:	2b2d      	cmp	r3, #45	@ 0x2d
 800b704:	d034      	beq.n	800b770 <__gethex+0x11c>
 800b706:	1c71      	adds	r1, r6, #1
 800b708:	2400      	movs	r4, #0
 800b70a:	7808      	ldrb	r0, [r1, #0]
 800b70c:	f7ff ff8c 	bl	800b628 <__hexdig_fun>
 800b710:	1e43      	subs	r3, r0, #1
 800b712:	b2db      	uxtb	r3, r3
 800b714:	2b18      	cmp	r3, #24
 800b716:	d830      	bhi.n	800b77a <__gethex+0x126>
 800b718:	f1a0 0210 	sub.w	r2, r0, #16
 800b71c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b720:	f7ff ff82 	bl	800b628 <__hexdig_fun>
 800b724:	f100 3cff 	add.w	ip, r0, #4294967295
 800b728:	fa5f fc8c 	uxtb.w	ip, ip
 800b72c:	f1bc 0f18 	cmp.w	ip, #24
 800b730:	f04f 030a 	mov.w	r3, #10
 800b734:	d91e      	bls.n	800b774 <__gethex+0x120>
 800b736:	b104      	cbz	r4, 800b73a <__gethex+0xe6>
 800b738:	4252      	negs	r2, r2
 800b73a:	4417      	add	r7, r2
 800b73c:	f8ca 1000 	str.w	r1, [sl]
 800b740:	b1ed      	cbz	r5, 800b77e <__gethex+0x12a>
 800b742:	f1bb 0f00 	cmp.w	fp, #0
 800b746:	bf0c      	ite	eq
 800b748:	2506      	moveq	r5, #6
 800b74a:	2500      	movne	r5, #0
 800b74c:	4628      	mov	r0, r5
 800b74e:	b005      	add	sp, #20
 800b750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b754:	2500      	movs	r5, #0
 800b756:	462c      	mov	r4, r5
 800b758:	e7b0      	b.n	800b6bc <__gethex+0x68>
 800b75a:	2c00      	cmp	r4, #0
 800b75c:	d1c7      	bne.n	800b6ee <__gethex+0x9a>
 800b75e:	4627      	mov	r7, r4
 800b760:	e7c7      	b.n	800b6f2 <__gethex+0x9e>
 800b762:	464e      	mov	r6, r9
 800b764:	462f      	mov	r7, r5
 800b766:	2501      	movs	r5, #1
 800b768:	e7c3      	b.n	800b6f2 <__gethex+0x9e>
 800b76a:	2400      	movs	r4, #0
 800b76c:	1cb1      	adds	r1, r6, #2
 800b76e:	e7cc      	b.n	800b70a <__gethex+0xb6>
 800b770:	2401      	movs	r4, #1
 800b772:	e7fb      	b.n	800b76c <__gethex+0x118>
 800b774:	fb03 0002 	mla	r0, r3, r2, r0
 800b778:	e7ce      	b.n	800b718 <__gethex+0xc4>
 800b77a:	4631      	mov	r1, r6
 800b77c:	e7de      	b.n	800b73c <__gethex+0xe8>
 800b77e:	eba6 0309 	sub.w	r3, r6, r9
 800b782:	3b01      	subs	r3, #1
 800b784:	4629      	mov	r1, r5
 800b786:	2b07      	cmp	r3, #7
 800b788:	dc0a      	bgt.n	800b7a0 <__gethex+0x14c>
 800b78a:	9801      	ldr	r0, [sp, #4]
 800b78c:	f7fe f992 	bl	8009ab4 <_Balloc>
 800b790:	4604      	mov	r4, r0
 800b792:	b940      	cbnz	r0, 800b7a6 <__gethex+0x152>
 800b794:	4b5c      	ldr	r3, [pc, #368]	@ (800b908 <__gethex+0x2b4>)
 800b796:	4602      	mov	r2, r0
 800b798:	21e4      	movs	r1, #228	@ 0xe4
 800b79a:	485c      	ldr	r0, [pc, #368]	@ (800b90c <__gethex+0x2b8>)
 800b79c:	f7ff fec0 	bl	800b520 <__assert_func>
 800b7a0:	3101      	adds	r1, #1
 800b7a2:	105b      	asrs	r3, r3, #1
 800b7a4:	e7ef      	b.n	800b786 <__gethex+0x132>
 800b7a6:	f100 0a14 	add.w	sl, r0, #20
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	4655      	mov	r5, sl
 800b7ae:	469b      	mov	fp, r3
 800b7b0:	45b1      	cmp	r9, r6
 800b7b2:	d337      	bcc.n	800b824 <__gethex+0x1d0>
 800b7b4:	f845 bb04 	str.w	fp, [r5], #4
 800b7b8:	eba5 050a 	sub.w	r5, r5, sl
 800b7bc:	10ad      	asrs	r5, r5, #2
 800b7be:	6125      	str	r5, [r4, #16]
 800b7c0:	4658      	mov	r0, fp
 800b7c2:	f7fe fa69 	bl	8009c98 <__hi0bits>
 800b7c6:	016d      	lsls	r5, r5, #5
 800b7c8:	f8d8 6000 	ldr.w	r6, [r8]
 800b7cc:	1a2d      	subs	r5, r5, r0
 800b7ce:	42b5      	cmp	r5, r6
 800b7d0:	dd54      	ble.n	800b87c <__gethex+0x228>
 800b7d2:	1bad      	subs	r5, r5, r6
 800b7d4:	4629      	mov	r1, r5
 800b7d6:	4620      	mov	r0, r4
 800b7d8:	f7fe fdf2 	bl	800a3c0 <__any_on>
 800b7dc:	4681      	mov	r9, r0
 800b7de:	b178      	cbz	r0, 800b800 <__gethex+0x1ac>
 800b7e0:	1e6b      	subs	r3, r5, #1
 800b7e2:	1159      	asrs	r1, r3, #5
 800b7e4:	f003 021f 	and.w	r2, r3, #31
 800b7e8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b7ec:	f04f 0901 	mov.w	r9, #1
 800b7f0:	fa09 f202 	lsl.w	r2, r9, r2
 800b7f4:	420a      	tst	r2, r1
 800b7f6:	d003      	beq.n	800b800 <__gethex+0x1ac>
 800b7f8:	454b      	cmp	r3, r9
 800b7fa:	dc36      	bgt.n	800b86a <__gethex+0x216>
 800b7fc:	f04f 0902 	mov.w	r9, #2
 800b800:	4629      	mov	r1, r5
 800b802:	4620      	mov	r0, r4
 800b804:	f7ff febe 	bl	800b584 <rshift>
 800b808:	442f      	add	r7, r5
 800b80a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b80e:	42bb      	cmp	r3, r7
 800b810:	da42      	bge.n	800b898 <__gethex+0x244>
 800b812:	9801      	ldr	r0, [sp, #4]
 800b814:	4621      	mov	r1, r4
 800b816:	f7fe f98d 	bl	8009b34 <_Bfree>
 800b81a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b81c:	2300      	movs	r3, #0
 800b81e:	6013      	str	r3, [r2, #0]
 800b820:	25a3      	movs	r5, #163	@ 0xa3
 800b822:	e793      	b.n	800b74c <__gethex+0xf8>
 800b824:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b828:	2a2e      	cmp	r2, #46	@ 0x2e
 800b82a:	d012      	beq.n	800b852 <__gethex+0x1fe>
 800b82c:	2b20      	cmp	r3, #32
 800b82e:	d104      	bne.n	800b83a <__gethex+0x1e6>
 800b830:	f845 bb04 	str.w	fp, [r5], #4
 800b834:	f04f 0b00 	mov.w	fp, #0
 800b838:	465b      	mov	r3, fp
 800b83a:	7830      	ldrb	r0, [r6, #0]
 800b83c:	9303      	str	r3, [sp, #12]
 800b83e:	f7ff fef3 	bl	800b628 <__hexdig_fun>
 800b842:	9b03      	ldr	r3, [sp, #12]
 800b844:	f000 000f 	and.w	r0, r0, #15
 800b848:	4098      	lsls	r0, r3
 800b84a:	ea4b 0b00 	orr.w	fp, fp, r0
 800b84e:	3304      	adds	r3, #4
 800b850:	e7ae      	b.n	800b7b0 <__gethex+0x15c>
 800b852:	45b1      	cmp	r9, r6
 800b854:	d8ea      	bhi.n	800b82c <__gethex+0x1d8>
 800b856:	492b      	ldr	r1, [pc, #172]	@ (800b904 <__gethex+0x2b0>)
 800b858:	9303      	str	r3, [sp, #12]
 800b85a:	2201      	movs	r2, #1
 800b85c:	4630      	mov	r0, r6
 800b85e:	f7ff fe25 	bl	800b4ac <strncmp>
 800b862:	9b03      	ldr	r3, [sp, #12]
 800b864:	2800      	cmp	r0, #0
 800b866:	d1e1      	bne.n	800b82c <__gethex+0x1d8>
 800b868:	e7a2      	b.n	800b7b0 <__gethex+0x15c>
 800b86a:	1ea9      	subs	r1, r5, #2
 800b86c:	4620      	mov	r0, r4
 800b86e:	f7fe fda7 	bl	800a3c0 <__any_on>
 800b872:	2800      	cmp	r0, #0
 800b874:	d0c2      	beq.n	800b7fc <__gethex+0x1a8>
 800b876:	f04f 0903 	mov.w	r9, #3
 800b87a:	e7c1      	b.n	800b800 <__gethex+0x1ac>
 800b87c:	da09      	bge.n	800b892 <__gethex+0x23e>
 800b87e:	1b75      	subs	r5, r6, r5
 800b880:	4621      	mov	r1, r4
 800b882:	9801      	ldr	r0, [sp, #4]
 800b884:	462a      	mov	r2, r5
 800b886:	f7fe fb65 	bl	8009f54 <__lshift>
 800b88a:	1b7f      	subs	r7, r7, r5
 800b88c:	4604      	mov	r4, r0
 800b88e:	f100 0a14 	add.w	sl, r0, #20
 800b892:	f04f 0900 	mov.w	r9, #0
 800b896:	e7b8      	b.n	800b80a <__gethex+0x1b6>
 800b898:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b89c:	42bd      	cmp	r5, r7
 800b89e:	dd6f      	ble.n	800b980 <__gethex+0x32c>
 800b8a0:	1bed      	subs	r5, r5, r7
 800b8a2:	42ae      	cmp	r6, r5
 800b8a4:	dc34      	bgt.n	800b910 <__gethex+0x2bc>
 800b8a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b8aa:	2b02      	cmp	r3, #2
 800b8ac:	d022      	beq.n	800b8f4 <__gethex+0x2a0>
 800b8ae:	2b03      	cmp	r3, #3
 800b8b0:	d024      	beq.n	800b8fc <__gethex+0x2a8>
 800b8b2:	2b01      	cmp	r3, #1
 800b8b4:	d115      	bne.n	800b8e2 <__gethex+0x28e>
 800b8b6:	42ae      	cmp	r6, r5
 800b8b8:	d113      	bne.n	800b8e2 <__gethex+0x28e>
 800b8ba:	2e01      	cmp	r6, #1
 800b8bc:	d10b      	bne.n	800b8d6 <__gethex+0x282>
 800b8be:	9a02      	ldr	r2, [sp, #8]
 800b8c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b8c4:	6013      	str	r3, [r2, #0]
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	6123      	str	r3, [r4, #16]
 800b8ca:	f8ca 3000 	str.w	r3, [sl]
 800b8ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b8d0:	2562      	movs	r5, #98	@ 0x62
 800b8d2:	601c      	str	r4, [r3, #0]
 800b8d4:	e73a      	b.n	800b74c <__gethex+0xf8>
 800b8d6:	1e71      	subs	r1, r6, #1
 800b8d8:	4620      	mov	r0, r4
 800b8da:	f7fe fd71 	bl	800a3c0 <__any_on>
 800b8de:	2800      	cmp	r0, #0
 800b8e0:	d1ed      	bne.n	800b8be <__gethex+0x26a>
 800b8e2:	9801      	ldr	r0, [sp, #4]
 800b8e4:	4621      	mov	r1, r4
 800b8e6:	f7fe f925 	bl	8009b34 <_Bfree>
 800b8ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	6013      	str	r3, [r2, #0]
 800b8f0:	2550      	movs	r5, #80	@ 0x50
 800b8f2:	e72b      	b.n	800b74c <__gethex+0xf8>
 800b8f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d1f3      	bne.n	800b8e2 <__gethex+0x28e>
 800b8fa:	e7e0      	b.n	800b8be <__gethex+0x26a>
 800b8fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d1dd      	bne.n	800b8be <__gethex+0x26a>
 800b902:	e7ee      	b.n	800b8e2 <__gethex+0x28e>
 800b904:	0800c3d7 	.word	0x0800c3d7
 800b908:	0800c36d 	.word	0x0800c36d
 800b90c:	0800c42e 	.word	0x0800c42e
 800b910:	1e6f      	subs	r7, r5, #1
 800b912:	f1b9 0f00 	cmp.w	r9, #0
 800b916:	d130      	bne.n	800b97a <__gethex+0x326>
 800b918:	b127      	cbz	r7, 800b924 <__gethex+0x2d0>
 800b91a:	4639      	mov	r1, r7
 800b91c:	4620      	mov	r0, r4
 800b91e:	f7fe fd4f 	bl	800a3c0 <__any_on>
 800b922:	4681      	mov	r9, r0
 800b924:	117a      	asrs	r2, r7, #5
 800b926:	2301      	movs	r3, #1
 800b928:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b92c:	f007 071f 	and.w	r7, r7, #31
 800b930:	40bb      	lsls	r3, r7
 800b932:	4213      	tst	r3, r2
 800b934:	4629      	mov	r1, r5
 800b936:	4620      	mov	r0, r4
 800b938:	bf18      	it	ne
 800b93a:	f049 0902 	orrne.w	r9, r9, #2
 800b93e:	f7ff fe21 	bl	800b584 <rshift>
 800b942:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b946:	1b76      	subs	r6, r6, r5
 800b948:	2502      	movs	r5, #2
 800b94a:	f1b9 0f00 	cmp.w	r9, #0
 800b94e:	d047      	beq.n	800b9e0 <__gethex+0x38c>
 800b950:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b954:	2b02      	cmp	r3, #2
 800b956:	d015      	beq.n	800b984 <__gethex+0x330>
 800b958:	2b03      	cmp	r3, #3
 800b95a:	d017      	beq.n	800b98c <__gethex+0x338>
 800b95c:	2b01      	cmp	r3, #1
 800b95e:	d109      	bne.n	800b974 <__gethex+0x320>
 800b960:	f019 0f02 	tst.w	r9, #2
 800b964:	d006      	beq.n	800b974 <__gethex+0x320>
 800b966:	f8da 3000 	ldr.w	r3, [sl]
 800b96a:	ea49 0903 	orr.w	r9, r9, r3
 800b96e:	f019 0f01 	tst.w	r9, #1
 800b972:	d10e      	bne.n	800b992 <__gethex+0x33e>
 800b974:	f045 0510 	orr.w	r5, r5, #16
 800b978:	e032      	b.n	800b9e0 <__gethex+0x38c>
 800b97a:	f04f 0901 	mov.w	r9, #1
 800b97e:	e7d1      	b.n	800b924 <__gethex+0x2d0>
 800b980:	2501      	movs	r5, #1
 800b982:	e7e2      	b.n	800b94a <__gethex+0x2f6>
 800b984:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b986:	f1c3 0301 	rsb	r3, r3, #1
 800b98a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b98c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d0f0      	beq.n	800b974 <__gethex+0x320>
 800b992:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b996:	f104 0314 	add.w	r3, r4, #20
 800b99a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b99e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b9a2:	f04f 0c00 	mov.w	ip, #0
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b9b0:	d01b      	beq.n	800b9ea <__gethex+0x396>
 800b9b2:	3201      	adds	r2, #1
 800b9b4:	6002      	str	r2, [r0, #0]
 800b9b6:	2d02      	cmp	r5, #2
 800b9b8:	f104 0314 	add.w	r3, r4, #20
 800b9bc:	d13c      	bne.n	800ba38 <__gethex+0x3e4>
 800b9be:	f8d8 2000 	ldr.w	r2, [r8]
 800b9c2:	3a01      	subs	r2, #1
 800b9c4:	42b2      	cmp	r2, r6
 800b9c6:	d109      	bne.n	800b9dc <__gethex+0x388>
 800b9c8:	1171      	asrs	r1, r6, #5
 800b9ca:	2201      	movs	r2, #1
 800b9cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b9d0:	f006 061f 	and.w	r6, r6, #31
 800b9d4:	fa02 f606 	lsl.w	r6, r2, r6
 800b9d8:	421e      	tst	r6, r3
 800b9da:	d13a      	bne.n	800ba52 <__gethex+0x3fe>
 800b9dc:	f045 0520 	orr.w	r5, r5, #32
 800b9e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9e2:	601c      	str	r4, [r3, #0]
 800b9e4:	9b02      	ldr	r3, [sp, #8]
 800b9e6:	601f      	str	r7, [r3, #0]
 800b9e8:	e6b0      	b.n	800b74c <__gethex+0xf8>
 800b9ea:	4299      	cmp	r1, r3
 800b9ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800b9f0:	d8d9      	bhi.n	800b9a6 <__gethex+0x352>
 800b9f2:	68a3      	ldr	r3, [r4, #8]
 800b9f4:	459b      	cmp	fp, r3
 800b9f6:	db17      	blt.n	800ba28 <__gethex+0x3d4>
 800b9f8:	6861      	ldr	r1, [r4, #4]
 800b9fa:	9801      	ldr	r0, [sp, #4]
 800b9fc:	3101      	adds	r1, #1
 800b9fe:	f7fe f859 	bl	8009ab4 <_Balloc>
 800ba02:	4681      	mov	r9, r0
 800ba04:	b918      	cbnz	r0, 800ba0e <__gethex+0x3ba>
 800ba06:	4b1a      	ldr	r3, [pc, #104]	@ (800ba70 <__gethex+0x41c>)
 800ba08:	4602      	mov	r2, r0
 800ba0a:	2184      	movs	r1, #132	@ 0x84
 800ba0c:	e6c5      	b.n	800b79a <__gethex+0x146>
 800ba0e:	6922      	ldr	r2, [r4, #16]
 800ba10:	3202      	adds	r2, #2
 800ba12:	f104 010c 	add.w	r1, r4, #12
 800ba16:	0092      	lsls	r2, r2, #2
 800ba18:	300c      	adds	r0, #12
 800ba1a:	f7ff fd69 	bl	800b4f0 <memcpy>
 800ba1e:	4621      	mov	r1, r4
 800ba20:	9801      	ldr	r0, [sp, #4]
 800ba22:	f7fe f887 	bl	8009b34 <_Bfree>
 800ba26:	464c      	mov	r4, r9
 800ba28:	6923      	ldr	r3, [r4, #16]
 800ba2a:	1c5a      	adds	r2, r3, #1
 800ba2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ba30:	6122      	str	r2, [r4, #16]
 800ba32:	2201      	movs	r2, #1
 800ba34:	615a      	str	r2, [r3, #20]
 800ba36:	e7be      	b.n	800b9b6 <__gethex+0x362>
 800ba38:	6922      	ldr	r2, [r4, #16]
 800ba3a:	455a      	cmp	r2, fp
 800ba3c:	dd0b      	ble.n	800ba56 <__gethex+0x402>
 800ba3e:	2101      	movs	r1, #1
 800ba40:	4620      	mov	r0, r4
 800ba42:	f7ff fd9f 	bl	800b584 <rshift>
 800ba46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ba4a:	3701      	adds	r7, #1
 800ba4c:	42bb      	cmp	r3, r7
 800ba4e:	f6ff aee0 	blt.w	800b812 <__gethex+0x1be>
 800ba52:	2501      	movs	r5, #1
 800ba54:	e7c2      	b.n	800b9dc <__gethex+0x388>
 800ba56:	f016 061f 	ands.w	r6, r6, #31
 800ba5a:	d0fa      	beq.n	800ba52 <__gethex+0x3fe>
 800ba5c:	4453      	add	r3, sl
 800ba5e:	f1c6 0620 	rsb	r6, r6, #32
 800ba62:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ba66:	f7fe f917 	bl	8009c98 <__hi0bits>
 800ba6a:	42b0      	cmp	r0, r6
 800ba6c:	dbe7      	blt.n	800ba3e <__gethex+0x3ea>
 800ba6e:	e7f0      	b.n	800ba52 <__gethex+0x3fe>
 800ba70:	0800c36d 	.word	0x0800c36d

0800ba74 <L_shift>:
 800ba74:	f1c2 0208 	rsb	r2, r2, #8
 800ba78:	0092      	lsls	r2, r2, #2
 800ba7a:	b570      	push	{r4, r5, r6, lr}
 800ba7c:	f1c2 0620 	rsb	r6, r2, #32
 800ba80:	6843      	ldr	r3, [r0, #4]
 800ba82:	6804      	ldr	r4, [r0, #0]
 800ba84:	fa03 f506 	lsl.w	r5, r3, r6
 800ba88:	432c      	orrs	r4, r5
 800ba8a:	40d3      	lsrs	r3, r2
 800ba8c:	6004      	str	r4, [r0, #0]
 800ba8e:	f840 3f04 	str.w	r3, [r0, #4]!
 800ba92:	4288      	cmp	r0, r1
 800ba94:	d3f4      	bcc.n	800ba80 <L_shift+0xc>
 800ba96:	bd70      	pop	{r4, r5, r6, pc}

0800ba98 <__match>:
 800ba98:	b530      	push	{r4, r5, lr}
 800ba9a:	6803      	ldr	r3, [r0, #0]
 800ba9c:	3301      	adds	r3, #1
 800ba9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800baa2:	b914      	cbnz	r4, 800baaa <__match+0x12>
 800baa4:	6003      	str	r3, [r0, #0]
 800baa6:	2001      	movs	r0, #1
 800baa8:	bd30      	pop	{r4, r5, pc}
 800baaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800baae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bab2:	2d19      	cmp	r5, #25
 800bab4:	bf98      	it	ls
 800bab6:	3220      	addls	r2, #32
 800bab8:	42a2      	cmp	r2, r4
 800baba:	d0f0      	beq.n	800ba9e <__match+0x6>
 800babc:	2000      	movs	r0, #0
 800babe:	e7f3      	b.n	800baa8 <__match+0x10>

0800bac0 <__hexnan>:
 800bac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bac4:	680b      	ldr	r3, [r1, #0]
 800bac6:	6801      	ldr	r1, [r0, #0]
 800bac8:	115e      	asrs	r6, r3, #5
 800baca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bace:	f013 031f 	ands.w	r3, r3, #31
 800bad2:	b087      	sub	sp, #28
 800bad4:	bf18      	it	ne
 800bad6:	3604      	addne	r6, #4
 800bad8:	2500      	movs	r5, #0
 800bada:	1f37      	subs	r7, r6, #4
 800badc:	4682      	mov	sl, r0
 800bade:	4690      	mov	r8, r2
 800bae0:	9301      	str	r3, [sp, #4]
 800bae2:	f846 5c04 	str.w	r5, [r6, #-4]
 800bae6:	46b9      	mov	r9, r7
 800bae8:	463c      	mov	r4, r7
 800baea:	9502      	str	r5, [sp, #8]
 800baec:	46ab      	mov	fp, r5
 800baee:	784a      	ldrb	r2, [r1, #1]
 800baf0:	1c4b      	adds	r3, r1, #1
 800baf2:	9303      	str	r3, [sp, #12]
 800baf4:	b342      	cbz	r2, 800bb48 <__hexnan+0x88>
 800baf6:	4610      	mov	r0, r2
 800baf8:	9105      	str	r1, [sp, #20]
 800bafa:	9204      	str	r2, [sp, #16]
 800bafc:	f7ff fd94 	bl	800b628 <__hexdig_fun>
 800bb00:	2800      	cmp	r0, #0
 800bb02:	d151      	bne.n	800bba8 <__hexnan+0xe8>
 800bb04:	9a04      	ldr	r2, [sp, #16]
 800bb06:	9905      	ldr	r1, [sp, #20]
 800bb08:	2a20      	cmp	r2, #32
 800bb0a:	d818      	bhi.n	800bb3e <__hexnan+0x7e>
 800bb0c:	9b02      	ldr	r3, [sp, #8]
 800bb0e:	459b      	cmp	fp, r3
 800bb10:	dd13      	ble.n	800bb3a <__hexnan+0x7a>
 800bb12:	454c      	cmp	r4, r9
 800bb14:	d206      	bcs.n	800bb24 <__hexnan+0x64>
 800bb16:	2d07      	cmp	r5, #7
 800bb18:	dc04      	bgt.n	800bb24 <__hexnan+0x64>
 800bb1a:	462a      	mov	r2, r5
 800bb1c:	4649      	mov	r1, r9
 800bb1e:	4620      	mov	r0, r4
 800bb20:	f7ff ffa8 	bl	800ba74 <L_shift>
 800bb24:	4544      	cmp	r4, r8
 800bb26:	d952      	bls.n	800bbce <__hexnan+0x10e>
 800bb28:	2300      	movs	r3, #0
 800bb2a:	f1a4 0904 	sub.w	r9, r4, #4
 800bb2e:	f844 3c04 	str.w	r3, [r4, #-4]
 800bb32:	f8cd b008 	str.w	fp, [sp, #8]
 800bb36:	464c      	mov	r4, r9
 800bb38:	461d      	mov	r5, r3
 800bb3a:	9903      	ldr	r1, [sp, #12]
 800bb3c:	e7d7      	b.n	800baee <__hexnan+0x2e>
 800bb3e:	2a29      	cmp	r2, #41	@ 0x29
 800bb40:	d157      	bne.n	800bbf2 <__hexnan+0x132>
 800bb42:	3102      	adds	r1, #2
 800bb44:	f8ca 1000 	str.w	r1, [sl]
 800bb48:	f1bb 0f00 	cmp.w	fp, #0
 800bb4c:	d051      	beq.n	800bbf2 <__hexnan+0x132>
 800bb4e:	454c      	cmp	r4, r9
 800bb50:	d206      	bcs.n	800bb60 <__hexnan+0xa0>
 800bb52:	2d07      	cmp	r5, #7
 800bb54:	dc04      	bgt.n	800bb60 <__hexnan+0xa0>
 800bb56:	462a      	mov	r2, r5
 800bb58:	4649      	mov	r1, r9
 800bb5a:	4620      	mov	r0, r4
 800bb5c:	f7ff ff8a 	bl	800ba74 <L_shift>
 800bb60:	4544      	cmp	r4, r8
 800bb62:	d936      	bls.n	800bbd2 <__hexnan+0x112>
 800bb64:	f1a8 0204 	sub.w	r2, r8, #4
 800bb68:	4623      	mov	r3, r4
 800bb6a:	f853 1b04 	ldr.w	r1, [r3], #4
 800bb6e:	f842 1f04 	str.w	r1, [r2, #4]!
 800bb72:	429f      	cmp	r7, r3
 800bb74:	d2f9      	bcs.n	800bb6a <__hexnan+0xaa>
 800bb76:	1b3b      	subs	r3, r7, r4
 800bb78:	f023 0303 	bic.w	r3, r3, #3
 800bb7c:	3304      	adds	r3, #4
 800bb7e:	3401      	adds	r4, #1
 800bb80:	3e03      	subs	r6, #3
 800bb82:	42b4      	cmp	r4, r6
 800bb84:	bf88      	it	hi
 800bb86:	2304      	movhi	r3, #4
 800bb88:	4443      	add	r3, r8
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	f843 2b04 	str.w	r2, [r3], #4
 800bb90:	429f      	cmp	r7, r3
 800bb92:	d2fb      	bcs.n	800bb8c <__hexnan+0xcc>
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	b91b      	cbnz	r3, 800bba0 <__hexnan+0xe0>
 800bb98:	4547      	cmp	r7, r8
 800bb9a:	d128      	bne.n	800bbee <__hexnan+0x12e>
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	603b      	str	r3, [r7, #0]
 800bba0:	2005      	movs	r0, #5
 800bba2:	b007      	add	sp, #28
 800bba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bba8:	3501      	adds	r5, #1
 800bbaa:	2d08      	cmp	r5, #8
 800bbac:	f10b 0b01 	add.w	fp, fp, #1
 800bbb0:	dd06      	ble.n	800bbc0 <__hexnan+0x100>
 800bbb2:	4544      	cmp	r4, r8
 800bbb4:	d9c1      	bls.n	800bb3a <__hexnan+0x7a>
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	f844 3c04 	str.w	r3, [r4, #-4]
 800bbbc:	2501      	movs	r5, #1
 800bbbe:	3c04      	subs	r4, #4
 800bbc0:	6822      	ldr	r2, [r4, #0]
 800bbc2:	f000 000f 	and.w	r0, r0, #15
 800bbc6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bbca:	6020      	str	r0, [r4, #0]
 800bbcc:	e7b5      	b.n	800bb3a <__hexnan+0x7a>
 800bbce:	2508      	movs	r5, #8
 800bbd0:	e7b3      	b.n	800bb3a <__hexnan+0x7a>
 800bbd2:	9b01      	ldr	r3, [sp, #4]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d0dd      	beq.n	800bb94 <__hexnan+0xd4>
 800bbd8:	f1c3 0320 	rsb	r3, r3, #32
 800bbdc:	f04f 32ff 	mov.w	r2, #4294967295
 800bbe0:	40da      	lsrs	r2, r3
 800bbe2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bbe6:	4013      	ands	r3, r2
 800bbe8:	f846 3c04 	str.w	r3, [r6, #-4]
 800bbec:	e7d2      	b.n	800bb94 <__hexnan+0xd4>
 800bbee:	3f04      	subs	r7, #4
 800bbf0:	e7d0      	b.n	800bb94 <__hexnan+0xd4>
 800bbf2:	2004      	movs	r0, #4
 800bbf4:	e7d5      	b.n	800bba2 <__hexnan+0xe2>

0800bbf6 <__ascii_mbtowc>:
 800bbf6:	b082      	sub	sp, #8
 800bbf8:	b901      	cbnz	r1, 800bbfc <__ascii_mbtowc+0x6>
 800bbfa:	a901      	add	r1, sp, #4
 800bbfc:	b142      	cbz	r2, 800bc10 <__ascii_mbtowc+0x1a>
 800bbfe:	b14b      	cbz	r3, 800bc14 <__ascii_mbtowc+0x1e>
 800bc00:	7813      	ldrb	r3, [r2, #0]
 800bc02:	600b      	str	r3, [r1, #0]
 800bc04:	7812      	ldrb	r2, [r2, #0]
 800bc06:	1e10      	subs	r0, r2, #0
 800bc08:	bf18      	it	ne
 800bc0a:	2001      	movne	r0, #1
 800bc0c:	b002      	add	sp, #8
 800bc0e:	4770      	bx	lr
 800bc10:	4610      	mov	r0, r2
 800bc12:	e7fb      	b.n	800bc0c <__ascii_mbtowc+0x16>
 800bc14:	f06f 0001 	mvn.w	r0, #1
 800bc18:	e7f8      	b.n	800bc0c <__ascii_mbtowc+0x16>

0800bc1a <_realloc_r>:
 800bc1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc1e:	4607      	mov	r7, r0
 800bc20:	4614      	mov	r4, r2
 800bc22:	460d      	mov	r5, r1
 800bc24:	b921      	cbnz	r1, 800bc30 <_realloc_r+0x16>
 800bc26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc2a:	4611      	mov	r1, r2
 800bc2c:	f7fd beb6 	b.w	800999c <_malloc_r>
 800bc30:	b92a      	cbnz	r2, 800bc3e <_realloc_r+0x24>
 800bc32:	f7fd fe3f 	bl	80098b4 <_free_r>
 800bc36:	4625      	mov	r5, r4
 800bc38:	4628      	mov	r0, r5
 800bc3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc3e:	f000 f840 	bl	800bcc2 <_malloc_usable_size_r>
 800bc42:	4284      	cmp	r4, r0
 800bc44:	4606      	mov	r6, r0
 800bc46:	d802      	bhi.n	800bc4e <_realloc_r+0x34>
 800bc48:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bc4c:	d8f4      	bhi.n	800bc38 <_realloc_r+0x1e>
 800bc4e:	4621      	mov	r1, r4
 800bc50:	4638      	mov	r0, r7
 800bc52:	f7fd fea3 	bl	800999c <_malloc_r>
 800bc56:	4680      	mov	r8, r0
 800bc58:	b908      	cbnz	r0, 800bc5e <_realloc_r+0x44>
 800bc5a:	4645      	mov	r5, r8
 800bc5c:	e7ec      	b.n	800bc38 <_realloc_r+0x1e>
 800bc5e:	42b4      	cmp	r4, r6
 800bc60:	4622      	mov	r2, r4
 800bc62:	4629      	mov	r1, r5
 800bc64:	bf28      	it	cs
 800bc66:	4632      	movcs	r2, r6
 800bc68:	f7ff fc42 	bl	800b4f0 <memcpy>
 800bc6c:	4629      	mov	r1, r5
 800bc6e:	4638      	mov	r0, r7
 800bc70:	f7fd fe20 	bl	80098b4 <_free_r>
 800bc74:	e7f1      	b.n	800bc5a <_realloc_r+0x40>

0800bc76 <__ascii_wctomb>:
 800bc76:	4603      	mov	r3, r0
 800bc78:	4608      	mov	r0, r1
 800bc7a:	b141      	cbz	r1, 800bc8e <__ascii_wctomb+0x18>
 800bc7c:	2aff      	cmp	r2, #255	@ 0xff
 800bc7e:	d904      	bls.n	800bc8a <__ascii_wctomb+0x14>
 800bc80:	228a      	movs	r2, #138	@ 0x8a
 800bc82:	601a      	str	r2, [r3, #0]
 800bc84:	f04f 30ff 	mov.w	r0, #4294967295
 800bc88:	4770      	bx	lr
 800bc8a:	700a      	strb	r2, [r1, #0]
 800bc8c:	2001      	movs	r0, #1
 800bc8e:	4770      	bx	lr

0800bc90 <fiprintf>:
 800bc90:	b40e      	push	{r1, r2, r3}
 800bc92:	b503      	push	{r0, r1, lr}
 800bc94:	4601      	mov	r1, r0
 800bc96:	ab03      	add	r3, sp, #12
 800bc98:	4805      	ldr	r0, [pc, #20]	@ (800bcb0 <fiprintf+0x20>)
 800bc9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc9e:	6800      	ldr	r0, [r0, #0]
 800bca0:	9301      	str	r3, [sp, #4]
 800bca2:	f000 f83f 	bl	800bd24 <_vfiprintf_r>
 800bca6:	b002      	add	sp, #8
 800bca8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcac:	b003      	add	sp, #12
 800bcae:	4770      	bx	lr
 800bcb0:	2400001c 	.word	0x2400001c

0800bcb4 <abort>:
 800bcb4:	b508      	push	{r3, lr}
 800bcb6:	2006      	movs	r0, #6
 800bcb8:	f000 fa08 	bl	800c0cc <raise>
 800bcbc:	2001      	movs	r0, #1
 800bcbe:	f7f5 ffa1 	bl	8001c04 <_exit>

0800bcc2 <_malloc_usable_size_r>:
 800bcc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bcc6:	1f18      	subs	r0, r3, #4
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	bfbc      	itt	lt
 800bccc:	580b      	ldrlt	r3, [r1, r0]
 800bcce:	18c0      	addlt	r0, r0, r3
 800bcd0:	4770      	bx	lr

0800bcd2 <__sfputc_r>:
 800bcd2:	6893      	ldr	r3, [r2, #8]
 800bcd4:	3b01      	subs	r3, #1
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	b410      	push	{r4}
 800bcda:	6093      	str	r3, [r2, #8]
 800bcdc:	da08      	bge.n	800bcf0 <__sfputc_r+0x1e>
 800bcde:	6994      	ldr	r4, [r2, #24]
 800bce0:	42a3      	cmp	r3, r4
 800bce2:	db01      	blt.n	800bce8 <__sfputc_r+0x16>
 800bce4:	290a      	cmp	r1, #10
 800bce6:	d103      	bne.n	800bcf0 <__sfputc_r+0x1e>
 800bce8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcec:	f000 b932 	b.w	800bf54 <__swbuf_r>
 800bcf0:	6813      	ldr	r3, [r2, #0]
 800bcf2:	1c58      	adds	r0, r3, #1
 800bcf4:	6010      	str	r0, [r2, #0]
 800bcf6:	7019      	strb	r1, [r3, #0]
 800bcf8:	4608      	mov	r0, r1
 800bcfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcfe:	4770      	bx	lr

0800bd00 <__sfputs_r>:
 800bd00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd02:	4606      	mov	r6, r0
 800bd04:	460f      	mov	r7, r1
 800bd06:	4614      	mov	r4, r2
 800bd08:	18d5      	adds	r5, r2, r3
 800bd0a:	42ac      	cmp	r4, r5
 800bd0c:	d101      	bne.n	800bd12 <__sfputs_r+0x12>
 800bd0e:	2000      	movs	r0, #0
 800bd10:	e007      	b.n	800bd22 <__sfputs_r+0x22>
 800bd12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd16:	463a      	mov	r2, r7
 800bd18:	4630      	mov	r0, r6
 800bd1a:	f7ff ffda 	bl	800bcd2 <__sfputc_r>
 800bd1e:	1c43      	adds	r3, r0, #1
 800bd20:	d1f3      	bne.n	800bd0a <__sfputs_r+0xa>
 800bd22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bd24 <_vfiprintf_r>:
 800bd24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd28:	460d      	mov	r5, r1
 800bd2a:	b09d      	sub	sp, #116	@ 0x74
 800bd2c:	4614      	mov	r4, r2
 800bd2e:	4698      	mov	r8, r3
 800bd30:	4606      	mov	r6, r0
 800bd32:	b118      	cbz	r0, 800bd3c <_vfiprintf_r+0x18>
 800bd34:	6a03      	ldr	r3, [r0, #32]
 800bd36:	b90b      	cbnz	r3, 800bd3c <_vfiprintf_r+0x18>
 800bd38:	f7fc feb2 	bl	8008aa0 <__sinit>
 800bd3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd3e:	07d9      	lsls	r1, r3, #31
 800bd40:	d405      	bmi.n	800bd4e <_vfiprintf_r+0x2a>
 800bd42:	89ab      	ldrh	r3, [r5, #12]
 800bd44:	059a      	lsls	r2, r3, #22
 800bd46:	d402      	bmi.n	800bd4e <_vfiprintf_r+0x2a>
 800bd48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd4a:	f7fc ffc2 	bl	8008cd2 <__retarget_lock_acquire_recursive>
 800bd4e:	89ab      	ldrh	r3, [r5, #12]
 800bd50:	071b      	lsls	r3, r3, #28
 800bd52:	d501      	bpl.n	800bd58 <_vfiprintf_r+0x34>
 800bd54:	692b      	ldr	r3, [r5, #16]
 800bd56:	b99b      	cbnz	r3, 800bd80 <_vfiprintf_r+0x5c>
 800bd58:	4629      	mov	r1, r5
 800bd5a:	4630      	mov	r0, r6
 800bd5c:	f000 f938 	bl	800bfd0 <__swsetup_r>
 800bd60:	b170      	cbz	r0, 800bd80 <_vfiprintf_r+0x5c>
 800bd62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd64:	07dc      	lsls	r4, r3, #31
 800bd66:	d504      	bpl.n	800bd72 <_vfiprintf_r+0x4e>
 800bd68:	f04f 30ff 	mov.w	r0, #4294967295
 800bd6c:	b01d      	add	sp, #116	@ 0x74
 800bd6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd72:	89ab      	ldrh	r3, [r5, #12]
 800bd74:	0598      	lsls	r0, r3, #22
 800bd76:	d4f7      	bmi.n	800bd68 <_vfiprintf_r+0x44>
 800bd78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd7a:	f7fc ffab 	bl	8008cd4 <__retarget_lock_release_recursive>
 800bd7e:	e7f3      	b.n	800bd68 <_vfiprintf_r+0x44>
 800bd80:	2300      	movs	r3, #0
 800bd82:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd84:	2320      	movs	r3, #32
 800bd86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd8a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd8e:	2330      	movs	r3, #48	@ 0x30
 800bd90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bf40 <_vfiprintf_r+0x21c>
 800bd94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd98:	f04f 0901 	mov.w	r9, #1
 800bd9c:	4623      	mov	r3, r4
 800bd9e:	469a      	mov	sl, r3
 800bda0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bda4:	b10a      	cbz	r2, 800bdaa <_vfiprintf_r+0x86>
 800bda6:	2a25      	cmp	r2, #37	@ 0x25
 800bda8:	d1f9      	bne.n	800bd9e <_vfiprintf_r+0x7a>
 800bdaa:	ebba 0b04 	subs.w	fp, sl, r4
 800bdae:	d00b      	beq.n	800bdc8 <_vfiprintf_r+0xa4>
 800bdb0:	465b      	mov	r3, fp
 800bdb2:	4622      	mov	r2, r4
 800bdb4:	4629      	mov	r1, r5
 800bdb6:	4630      	mov	r0, r6
 800bdb8:	f7ff ffa2 	bl	800bd00 <__sfputs_r>
 800bdbc:	3001      	adds	r0, #1
 800bdbe:	f000 80a7 	beq.w	800bf10 <_vfiprintf_r+0x1ec>
 800bdc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bdc4:	445a      	add	r2, fp
 800bdc6:	9209      	str	r2, [sp, #36]	@ 0x24
 800bdc8:	f89a 3000 	ldrb.w	r3, [sl]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	f000 809f 	beq.w	800bf10 <_vfiprintf_r+0x1ec>
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	f04f 32ff 	mov.w	r2, #4294967295
 800bdd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bddc:	f10a 0a01 	add.w	sl, sl, #1
 800bde0:	9304      	str	r3, [sp, #16]
 800bde2:	9307      	str	r3, [sp, #28]
 800bde4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bde8:	931a      	str	r3, [sp, #104]	@ 0x68
 800bdea:	4654      	mov	r4, sl
 800bdec:	2205      	movs	r2, #5
 800bdee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdf2:	4853      	ldr	r0, [pc, #332]	@ (800bf40 <_vfiprintf_r+0x21c>)
 800bdf4:	f7f4 fa74 	bl	80002e0 <memchr>
 800bdf8:	9a04      	ldr	r2, [sp, #16]
 800bdfa:	b9d8      	cbnz	r0, 800be34 <_vfiprintf_r+0x110>
 800bdfc:	06d1      	lsls	r1, r2, #27
 800bdfe:	bf44      	itt	mi
 800be00:	2320      	movmi	r3, #32
 800be02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be06:	0713      	lsls	r3, r2, #28
 800be08:	bf44      	itt	mi
 800be0a:	232b      	movmi	r3, #43	@ 0x2b
 800be0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be10:	f89a 3000 	ldrb.w	r3, [sl]
 800be14:	2b2a      	cmp	r3, #42	@ 0x2a
 800be16:	d015      	beq.n	800be44 <_vfiprintf_r+0x120>
 800be18:	9a07      	ldr	r2, [sp, #28]
 800be1a:	4654      	mov	r4, sl
 800be1c:	2000      	movs	r0, #0
 800be1e:	f04f 0c0a 	mov.w	ip, #10
 800be22:	4621      	mov	r1, r4
 800be24:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be28:	3b30      	subs	r3, #48	@ 0x30
 800be2a:	2b09      	cmp	r3, #9
 800be2c:	d94b      	bls.n	800bec6 <_vfiprintf_r+0x1a2>
 800be2e:	b1b0      	cbz	r0, 800be5e <_vfiprintf_r+0x13a>
 800be30:	9207      	str	r2, [sp, #28]
 800be32:	e014      	b.n	800be5e <_vfiprintf_r+0x13a>
 800be34:	eba0 0308 	sub.w	r3, r0, r8
 800be38:	fa09 f303 	lsl.w	r3, r9, r3
 800be3c:	4313      	orrs	r3, r2
 800be3e:	9304      	str	r3, [sp, #16]
 800be40:	46a2      	mov	sl, r4
 800be42:	e7d2      	b.n	800bdea <_vfiprintf_r+0xc6>
 800be44:	9b03      	ldr	r3, [sp, #12]
 800be46:	1d19      	adds	r1, r3, #4
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	9103      	str	r1, [sp, #12]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	bfbb      	ittet	lt
 800be50:	425b      	neglt	r3, r3
 800be52:	f042 0202 	orrlt.w	r2, r2, #2
 800be56:	9307      	strge	r3, [sp, #28]
 800be58:	9307      	strlt	r3, [sp, #28]
 800be5a:	bfb8      	it	lt
 800be5c:	9204      	strlt	r2, [sp, #16]
 800be5e:	7823      	ldrb	r3, [r4, #0]
 800be60:	2b2e      	cmp	r3, #46	@ 0x2e
 800be62:	d10a      	bne.n	800be7a <_vfiprintf_r+0x156>
 800be64:	7863      	ldrb	r3, [r4, #1]
 800be66:	2b2a      	cmp	r3, #42	@ 0x2a
 800be68:	d132      	bne.n	800bed0 <_vfiprintf_r+0x1ac>
 800be6a:	9b03      	ldr	r3, [sp, #12]
 800be6c:	1d1a      	adds	r2, r3, #4
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	9203      	str	r2, [sp, #12]
 800be72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be76:	3402      	adds	r4, #2
 800be78:	9305      	str	r3, [sp, #20]
 800be7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bf50 <_vfiprintf_r+0x22c>
 800be7e:	7821      	ldrb	r1, [r4, #0]
 800be80:	2203      	movs	r2, #3
 800be82:	4650      	mov	r0, sl
 800be84:	f7f4 fa2c 	bl	80002e0 <memchr>
 800be88:	b138      	cbz	r0, 800be9a <_vfiprintf_r+0x176>
 800be8a:	9b04      	ldr	r3, [sp, #16]
 800be8c:	eba0 000a 	sub.w	r0, r0, sl
 800be90:	2240      	movs	r2, #64	@ 0x40
 800be92:	4082      	lsls	r2, r0
 800be94:	4313      	orrs	r3, r2
 800be96:	3401      	adds	r4, #1
 800be98:	9304      	str	r3, [sp, #16]
 800be9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be9e:	4829      	ldr	r0, [pc, #164]	@ (800bf44 <_vfiprintf_r+0x220>)
 800bea0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bea4:	2206      	movs	r2, #6
 800bea6:	f7f4 fa1b 	bl	80002e0 <memchr>
 800beaa:	2800      	cmp	r0, #0
 800beac:	d03f      	beq.n	800bf2e <_vfiprintf_r+0x20a>
 800beae:	4b26      	ldr	r3, [pc, #152]	@ (800bf48 <_vfiprintf_r+0x224>)
 800beb0:	bb1b      	cbnz	r3, 800befa <_vfiprintf_r+0x1d6>
 800beb2:	9b03      	ldr	r3, [sp, #12]
 800beb4:	3307      	adds	r3, #7
 800beb6:	f023 0307 	bic.w	r3, r3, #7
 800beba:	3308      	adds	r3, #8
 800bebc:	9303      	str	r3, [sp, #12]
 800bebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bec0:	443b      	add	r3, r7
 800bec2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bec4:	e76a      	b.n	800bd9c <_vfiprintf_r+0x78>
 800bec6:	fb0c 3202 	mla	r2, ip, r2, r3
 800beca:	460c      	mov	r4, r1
 800becc:	2001      	movs	r0, #1
 800bece:	e7a8      	b.n	800be22 <_vfiprintf_r+0xfe>
 800bed0:	2300      	movs	r3, #0
 800bed2:	3401      	adds	r4, #1
 800bed4:	9305      	str	r3, [sp, #20]
 800bed6:	4619      	mov	r1, r3
 800bed8:	f04f 0c0a 	mov.w	ip, #10
 800bedc:	4620      	mov	r0, r4
 800bede:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bee2:	3a30      	subs	r2, #48	@ 0x30
 800bee4:	2a09      	cmp	r2, #9
 800bee6:	d903      	bls.n	800bef0 <_vfiprintf_r+0x1cc>
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d0c6      	beq.n	800be7a <_vfiprintf_r+0x156>
 800beec:	9105      	str	r1, [sp, #20]
 800beee:	e7c4      	b.n	800be7a <_vfiprintf_r+0x156>
 800bef0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bef4:	4604      	mov	r4, r0
 800bef6:	2301      	movs	r3, #1
 800bef8:	e7f0      	b.n	800bedc <_vfiprintf_r+0x1b8>
 800befa:	ab03      	add	r3, sp, #12
 800befc:	9300      	str	r3, [sp, #0]
 800befe:	462a      	mov	r2, r5
 800bf00:	4b12      	ldr	r3, [pc, #72]	@ (800bf4c <_vfiprintf_r+0x228>)
 800bf02:	a904      	add	r1, sp, #16
 800bf04:	4630      	mov	r0, r6
 800bf06:	f7fb ff93 	bl	8007e30 <_printf_float>
 800bf0a:	4607      	mov	r7, r0
 800bf0c:	1c78      	adds	r0, r7, #1
 800bf0e:	d1d6      	bne.n	800bebe <_vfiprintf_r+0x19a>
 800bf10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf12:	07d9      	lsls	r1, r3, #31
 800bf14:	d405      	bmi.n	800bf22 <_vfiprintf_r+0x1fe>
 800bf16:	89ab      	ldrh	r3, [r5, #12]
 800bf18:	059a      	lsls	r2, r3, #22
 800bf1a:	d402      	bmi.n	800bf22 <_vfiprintf_r+0x1fe>
 800bf1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf1e:	f7fc fed9 	bl	8008cd4 <__retarget_lock_release_recursive>
 800bf22:	89ab      	ldrh	r3, [r5, #12]
 800bf24:	065b      	lsls	r3, r3, #25
 800bf26:	f53f af1f 	bmi.w	800bd68 <_vfiprintf_r+0x44>
 800bf2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf2c:	e71e      	b.n	800bd6c <_vfiprintf_r+0x48>
 800bf2e:	ab03      	add	r3, sp, #12
 800bf30:	9300      	str	r3, [sp, #0]
 800bf32:	462a      	mov	r2, r5
 800bf34:	4b05      	ldr	r3, [pc, #20]	@ (800bf4c <_vfiprintf_r+0x228>)
 800bf36:	a904      	add	r1, sp, #16
 800bf38:	4630      	mov	r0, r6
 800bf3a:	f7fc fa01 	bl	8008340 <_printf_i>
 800bf3e:	e7e4      	b.n	800bf0a <_vfiprintf_r+0x1e6>
 800bf40:	0800c3d9 	.word	0x0800c3d9
 800bf44:	0800c3e3 	.word	0x0800c3e3
 800bf48:	08007e31 	.word	0x08007e31
 800bf4c:	0800bd01 	.word	0x0800bd01
 800bf50:	0800c3df 	.word	0x0800c3df

0800bf54 <__swbuf_r>:
 800bf54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf56:	460e      	mov	r6, r1
 800bf58:	4614      	mov	r4, r2
 800bf5a:	4605      	mov	r5, r0
 800bf5c:	b118      	cbz	r0, 800bf66 <__swbuf_r+0x12>
 800bf5e:	6a03      	ldr	r3, [r0, #32]
 800bf60:	b90b      	cbnz	r3, 800bf66 <__swbuf_r+0x12>
 800bf62:	f7fc fd9d 	bl	8008aa0 <__sinit>
 800bf66:	69a3      	ldr	r3, [r4, #24]
 800bf68:	60a3      	str	r3, [r4, #8]
 800bf6a:	89a3      	ldrh	r3, [r4, #12]
 800bf6c:	071a      	lsls	r2, r3, #28
 800bf6e:	d501      	bpl.n	800bf74 <__swbuf_r+0x20>
 800bf70:	6923      	ldr	r3, [r4, #16]
 800bf72:	b943      	cbnz	r3, 800bf86 <__swbuf_r+0x32>
 800bf74:	4621      	mov	r1, r4
 800bf76:	4628      	mov	r0, r5
 800bf78:	f000 f82a 	bl	800bfd0 <__swsetup_r>
 800bf7c:	b118      	cbz	r0, 800bf86 <__swbuf_r+0x32>
 800bf7e:	f04f 37ff 	mov.w	r7, #4294967295
 800bf82:	4638      	mov	r0, r7
 800bf84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf86:	6823      	ldr	r3, [r4, #0]
 800bf88:	6922      	ldr	r2, [r4, #16]
 800bf8a:	1a98      	subs	r0, r3, r2
 800bf8c:	6963      	ldr	r3, [r4, #20]
 800bf8e:	b2f6      	uxtb	r6, r6
 800bf90:	4283      	cmp	r3, r0
 800bf92:	4637      	mov	r7, r6
 800bf94:	dc05      	bgt.n	800bfa2 <__swbuf_r+0x4e>
 800bf96:	4621      	mov	r1, r4
 800bf98:	4628      	mov	r0, r5
 800bf9a:	f7ff fa45 	bl	800b428 <_fflush_r>
 800bf9e:	2800      	cmp	r0, #0
 800bfa0:	d1ed      	bne.n	800bf7e <__swbuf_r+0x2a>
 800bfa2:	68a3      	ldr	r3, [r4, #8]
 800bfa4:	3b01      	subs	r3, #1
 800bfa6:	60a3      	str	r3, [r4, #8]
 800bfa8:	6823      	ldr	r3, [r4, #0]
 800bfaa:	1c5a      	adds	r2, r3, #1
 800bfac:	6022      	str	r2, [r4, #0]
 800bfae:	701e      	strb	r6, [r3, #0]
 800bfb0:	6962      	ldr	r2, [r4, #20]
 800bfb2:	1c43      	adds	r3, r0, #1
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d004      	beq.n	800bfc2 <__swbuf_r+0x6e>
 800bfb8:	89a3      	ldrh	r3, [r4, #12]
 800bfba:	07db      	lsls	r3, r3, #31
 800bfbc:	d5e1      	bpl.n	800bf82 <__swbuf_r+0x2e>
 800bfbe:	2e0a      	cmp	r6, #10
 800bfc0:	d1df      	bne.n	800bf82 <__swbuf_r+0x2e>
 800bfc2:	4621      	mov	r1, r4
 800bfc4:	4628      	mov	r0, r5
 800bfc6:	f7ff fa2f 	bl	800b428 <_fflush_r>
 800bfca:	2800      	cmp	r0, #0
 800bfcc:	d0d9      	beq.n	800bf82 <__swbuf_r+0x2e>
 800bfce:	e7d6      	b.n	800bf7e <__swbuf_r+0x2a>

0800bfd0 <__swsetup_r>:
 800bfd0:	b538      	push	{r3, r4, r5, lr}
 800bfd2:	4b29      	ldr	r3, [pc, #164]	@ (800c078 <__swsetup_r+0xa8>)
 800bfd4:	4605      	mov	r5, r0
 800bfd6:	6818      	ldr	r0, [r3, #0]
 800bfd8:	460c      	mov	r4, r1
 800bfda:	b118      	cbz	r0, 800bfe4 <__swsetup_r+0x14>
 800bfdc:	6a03      	ldr	r3, [r0, #32]
 800bfde:	b90b      	cbnz	r3, 800bfe4 <__swsetup_r+0x14>
 800bfe0:	f7fc fd5e 	bl	8008aa0 <__sinit>
 800bfe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfe8:	0719      	lsls	r1, r3, #28
 800bfea:	d422      	bmi.n	800c032 <__swsetup_r+0x62>
 800bfec:	06da      	lsls	r2, r3, #27
 800bfee:	d407      	bmi.n	800c000 <__swsetup_r+0x30>
 800bff0:	2209      	movs	r2, #9
 800bff2:	602a      	str	r2, [r5, #0]
 800bff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bff8:	81a3      	strh	r3, [r4, #12]
 800bffa:	f04f 30ff 	mov.w	r0, #4294967295
 800bffe:	e033      	b.n	800c068 <__swsetup_r+0x98>
 800c000:	0758      	lsls	r0, r3, #29
 800c002:	d512      	bpl.n	800c02a <__swsetup_r+0x5a>
 800c004:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c006:	b141      	cbz	r1, 800c01a <__swsetup_r+0x4a>
 800c008:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c00c:	4299      	cmp	r1, r3
 800c00e:	d002      	beq.n	800c016 <__swsetup_r+0x46>
 800c010:	4628      	mov	r0, r5
 800c012:	f7fd fc4f 	bl	80098b4 <_free_r>
 800c016:	2300      	movs	r3, #0
 800c018:	6363      	str	r3, [r4, #52]	@ 0x34
 800c01a:	89a3      	ldrh	r3, [r4, #12]
 800c01c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c020:	81a3      	strh	r3, [r4, #12]
 800c022:	2300      	movs	r3, #0
 800c024:	6063      	str	r3, [r4, #4]
 800c026:	6923      	ldr	r3, [r4, #16]
 800c028:	6023      	str	r3, [r4, #0]
 800c02a:	89a3      	ldrh	r3, [r4, #12]
 800c02c:	f043 0308 	orr.w	r3, r3, #8
 800c030:	81a3      	strh	r3, [r4, #12]
 800c032:	6923      	ldr	r3, [r4, #16]
 800c034:	b94b      	cbnz	r3, 800c04a <__swsetup_r+0x7a>
 800c036:	89a3      	ldrh	r3, [r4, #12]
 800c038:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c03c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c040:	d003      	beq.n	800c04a <__swsetup_r+0x7a>
 800c042:	4621      	mov	r1, r4
 800c044:	4628      	mov	r0, r5
 800c046:	f000 f883 	bl	800c150 <__smakebuf_r>
 800c04a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c04e:	f013 0201 	ands.w	r2, r3, #1
 800c052:	d00a      	beq.n	800c06a <__swsetup_r+0x9a>
 800c054:	2200      	movs	r2, #0
 800c056:	60a2      	str	r2, [r4, #8]
 800c058:	6962      	ldr	r2, [r4, #20]
 800c05a:	4252      	negs	r2, r2
 800c05c:	61a2      	str	r2, [r4, #24]
 800c05e:	6922      	ldr	r2, [r4, #16]
 800c060:	b942      	cbnz	r2, 800c074 <__swsetup_r+0xa4>
 800c062:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c066:	d1c5      	bne.n	800bff4 <__swsetup_r+0x24>
 800c068:	bd38      	pop	{r3, r4, r5, pc}
 800c06a:	0799      	lsls	r1, r3, #30
 800c06c:	bf58      	it	pl
 800c06e:	6962      	ldrpl	r2, [r4, #20]
 800c070:	60a2      	str	r2, [r4, #8]
 800c072:	e7f4      	b.n	800c05e <__swsetup_r+0x8e>
 800c074:	2000      	movs	r0, #0
 800c076:	e7f7      	b.n	800c068 <__swsetup_r+0x98>
 800c078:	2400001c 	.word	0x2400001c

0800c07c <_raise_r>:
 800c07c:	291f      	cmp	r1, #31
 800c07e:	b538      	push	{r3, r4, r5, lr}
 800c080:	4605      	mov	r5, r0
 800c082:	460c      	mov	r4, r1
 800c084:	d904      	bls.n	800c090 <_raise_r+0x14>
 800c086:	2316      	movs	r3, #22
 800c088:	6003      	str	r3, [r0, #0]
 800c08a:	f04f 30ff 	mov.w	r0, #4294967295
 800c08e:	bd38      	pop	{r3, r4, r5, pc}
 800c090:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c092:	b112      	cbz	r2, 800c09a <_raise_r+0x1e>
 800c094:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c098:	b94b      	cbnz	r3, 800c0ae <_raise_r+0x32>
 800c09a:	4628      	mov	r0, r5
 800c09c:	f000 f830 	bl	800c100 <_getpid_r>
 800c0a0:	4622      	mov	r2, r4
 800c0a2:	4601      	mov	r1, r0
 800c0a4:	4628      	mov	r0, r5
 800c0a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0aa:	f000 b817 	b.w	800c0dc <_kill_r>
 800c0ae:	2b01      	cmp	r3, #1
 800c0b0:	d00a      	beq.n	800c0c8 <_raise_r+0x4c>
 800c0b2:	1c59      	adds	r1, r3, #1
 800c0b4:	d103      	bne.n	800c0be <_raise_r+0x42>
 800c0b6:	2316      	movs	r3, #22
 800c0b8:	6003      	str	r3, [r0, #0]
 800c0ba:	2001      	movs	r0, #1
 800c0bc:	e7e7      	b.n	800c08e <_raise_r+0x12>
 800c0be:	2100      	movs	r1, #0
 800c0c0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c0c4:	4620      	mov	r0, r4
 800c0c6:	4798      	blx	r3
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	e7e0      	b.n	800c08e <_raise_r+0x12>

0800c0cc <raise>:
 800c0cc:	4b02      	ldr	r3, [pc, #8]	@ (800c0d8 <raise+0xc>)
 800c0ce:	4601      	mov	r1, r0
 800c0d0:	6818      	ldr	r0, [r3, #0]
 800c0d2:	f7ff bfd3 	b.w	800c07c <_raise_r>
 800c0d6:	bf00      	nop
 800c0d8:	2400001c 	.word	0x2400001c

0800c0dc <_kill_r>:
 800c0dc:	b538      	push	{r3, r4, r5, lr}
 800c0de:	4d07      	ldr	r5, [pc, #28]	@ (800c0fc <_kill_r+0x20>)
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	4604      	mov	r4, r0
 800c0e4:	4608      	mov	r0, r1
 800c0e6:	4611      	mov	r1, r2
 800c0e8:	602b      	str	r3, [r5, #0]
 800c0ea:	f7f5 fd7b 	bl	8001be4 <_kill>
 800c0ee:	1c43      	adds	r3, r0, #1
 800c0f0:	d102      	bne.n	800c0f8 <_kill_r+0x1c>
 800c0f2:	682b      	ldr	r3, [r5, #0]
 800c0f4:	b103      	cbz	r3, 800c0f8 <_kill_r+0x1c>
 800c0f6:	6023      	str	r3, [r4, #0]
 800c0f8:	bd38      	pop	{r3, r4, r5, pc}
 800c0fa:	bf00      	nop
 800c0fc:	240004f0 	.word	0x240004f0

0800c100 <_getpid_r>:
 800c100:	f7f5 bd68 	b.w	8001bd4 <_getpid>

0800c104 <__swhatbuf_r>:
 800c104:	b570      	push	{r4, r5, r6, lr}
 800c106:	460c      	mov	r4, r1
 800c108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c10c:	2900      	cmp	r1, #0
 800c10e:	b096      	sub	sp, #88	@ 0x58
 800c110:	4615      	mov	r5, r2
 800c112:	461e      	mov	r6, r3
 800c114:	da0d      	bge.n	800c132 <__swhatbuf_r+0x2e>
 800c116:	89a3      	ldrh	r3, [r4, #12]
 800c118:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c11c:	f04f 0100 	mov.w	r1, #0
 800c120:	bf14      	ite	ne
 800c122:	2340      	movne	r3, #64	@ 0x40
 800c124:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c128:	2000      	movs	r0, #0
 800c12a:	6031      	str	r1, [r6, #0]
 800c12c:	602b      	str	r3, [r5, #0]
 800c12e:	b016      	add	sp, #88	@ 0x58
 800c130:	bd70      	pop	{r4, r5, r6, pc}
 800c132:	466a      	mov	r2, sp
 800c134:	f000 f848 	bl	800c1c8 <_fstat_r>
 800c138:	2800      	cmp	r0, #0
 800c13a:	dbec      	blt.n	800c116 <__swhatbuf_r+0x12>
 800c13c:	9901      	ldr	r1, [sp, #4]
 800c13e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c142:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c146:	4259      	negs	r1, r3
 800c148:	4159      	adcs	r1, r3
 800c14a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c14e:	e7eb      	b.n	800c128 <__swhatbuf_r+0x24>

0800c150 <__smakebuf_r>:
 800c150:	898b      	ldrh	r3, [r1, #12]
 800c152:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c154:	079d      	lsls	r5, r3, #30
 800c156:	4606      	mov	r6, r0
 800c158:	460c      	mov	r4, r1
 800c15a:	d507      	bpl.n	800c16c <__smakebuf_r+0x1c>
 800c15c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c160:	6023      	str	r3, [r4, #0]
 800c162:	6123      	str	r3, [r4, #16]
 800c164:	2301      	movs	r3, #1
 800c166:	6163      	str	r3, [r4, #20]
 800c168:	b003      	add	sp, #12
 800c16a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c16c:	ab01      	add	r3, sp, #4
 800c16e:	466a      	mov	r2, sp
 800c170:	f7ff ffc8 	bl	800c104 <__swhatbuf_r>
 800c174:	9f00      	ldr	r7, [sp, #0]
 800c176:	4605      	mov	r5, r0
 800c178:	4639      	mov	r1, r7
 800c17a:	4630      	mov	r0, r6
 800c17c:	f7fd fc0e 	bl	800999c <_malloc_r>
 800c180:	b948      	cbnz	r0, 800c196 <__smakebuf_r+0x46>
 800c182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c186:	059a      	lsls	r2, r3, #22
 800c188:	d4ee      	bmi.n	800c168 <__smakebuf_r+0x18>
 800c18a:	f023 0303 	bic.w	r3, r3, #3
 800c18e:	f043 0302 	orr.w	r3, r3, #2
 800c192:	81a3      	strh	r3, [r4, #12]
 800c194:	e7e2      	b.n	800c15c <__smakebuf_r+0xc>
 800c196:	89a3      	ldrh	r3, [r4, #12]
 800c198:	6020      	str	r0, [r4, #0]
 800c19a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c19e:	81a3      	strh	r3, [r4, #12]
 800c1a0:	9b01      	ldr	r3, [sp, #4]
 800c1a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c1a6:	b15b      	cbz	r3, 800c1c0 <__smakebuf_r+0x70>
 800c1a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1ac:	4630      	mov	r0, r6
 800c1ae:	f000 f81d 	bl	800c1ec <_isatty_r>
 800c1b2:	b128      	cbz	r0, 800c1c0 <__smakebuf_r+0x70>
 800c1b4:	89a3      	ldrh	r3, [r4, #12]
 800c1b6:	f023 0303 	bic.w	r3, r3, #3
 800c1ba:	f043 0301 	orr.w	r3, r3, #1
 800c1be:	81a3      	strh	r3, [r4, #12]
 800c1c0:	89a3      	ldrh	r3, [r4, #12]
 800c1c2:	431d      	orrs	r5, r3
 800c1c4:	81a5      	strh	r5, [r4, #12]
 800c1c6:	e7cf      	b.n	800c168 <__smakebuf_r+0x18>

0800c1c8 <_fstat_r>:
 800c1c8:	b538      	push	{r3, r4, r5, lr}
 800c1ca:	4d07      	ldr	r5, [pc, #28]	@ (800c1e8 <_fstat_r+0x20>)
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	4604      	mov	r4, r0
 800c1d0:	4608      	mov	r0, r1
 800c1d2:	4611      	mov	r1, r2
 800c1d4:	602b      	str	r3, [r5, #0]
 800c1d6:	f7f5 fd65 	bl	8001ca4 <_fstat>
 800c1da:	1c43      	adds	r3, r0, #1
 800c1dc:	d102      	bne.n	800c1e4 <_fstat_r+0x1c>
 800c1de:	682b      	ldr	r3, [r5, #0]
 800c1e0:	b103      	cbz	r3, 800c1e4 <_fstat_r+0x1c>
 800c1e2:	6023      	str	r3, [r4, #0]
 800c1e4:	bd38      	pop	{r3, r4, r5, pc}
 800c1e6:	bf00      	nop
 800c1e8:	240004f0 	.word	0x240004f0

0800c1ec <_isatty_r>:
 800c1ec:	b538      	push	{r3, r4, r5, lr}
 800c1ee:	4d06      	ldr	r5, [pc, #24]	@ (800c208 <_isatty_r+0x1c>)
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	4604      	mov	r4, r0
 800c1f4:	4608      	mov	r0, r1
 800c1f6:	602b      	str	r3, [r5, #0]
 800c1f8:	f7f5 fd64 	bl	8001cc4 <_isatty>
 800c1fc:	1c43      	adds	r3, r0, #1
 800c1fe:	d102      	bne.n	800c206 <_isatty_r+0x1a>
 800c200:	682b      	ldr	r3, [r5, #0]
 800c202:	b103      	cbz	r3, 800c206 <_isatty_r+0x1a>
 800c204:	6023      	str	r3, [r4, #0]
 800c206:	bd38      	pop	{r3, r4, r5, pc}
 800c208:	240004f0 	.word	0x240004f0

0800c20c <_init>:
 800c20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c20e:	bf00      	nop
 800c210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c212:	bc08      	pop	{r3}
 800c214:	469e      	mov	lr, r3
 800c216:	4770      	bx	lr

0800c218 <_fini>:
 800c218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c21a:	bf00      	nop
 800c21c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c21e:	bc08      	pop	{r3}
 800c220:	469e      	mov	lr, r3
 800c222:	4770      	bx	lr
