Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Oct 17 10:34:57 2025
| Host         : DESKTOP-HPA0FNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.065        0.000                      0                15014        0.049        0.000                      0                15014        9.146        0.000                       0                  5249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.065        0.000                      0                13408        0.049        0.000                      0                13408        9.146        0.000                       0                  5249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.552        0.000                      0                 1606        0.980        0.000                      0                 1606  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[502]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.283ns  (logic 0.484ns (4.290%)  route 10.799ns (95.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.632     3.480    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.105     3.585 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=3038, routed)       10.167    13.752    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/Reset1
    SLICE_X52Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[502]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.380    22.362    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X52Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[502]/C
                         clock pessimism              0.109    22.471    
                         clock uncertainty           -0.302    22.169    
    SLICE_X52Y147        FDRE (Setup_fdre_C_R)       -0.352    21.817    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[502]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[758]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.283ns  (logic 0.484ns (4.290%)  route 10.799ns (95.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.632     3.480    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.105     3.585 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=3038, routed)       10.167    13.752    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/Reset1
    SLICE_X52Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[758]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.380    22.362    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X52Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[758]/C
                         clock pessimism              0.109    22.471    
                         clock uncertainty           -0.302    22.169    
    SLICE_X52Y147        FDRE (Setup_fdre_C_R)       -0.352    21.817    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[758]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.068ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[12][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 0.484ns (4.291%)  route 10.795ns (95.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.632     3.480    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.105     3.585 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=3038, routed)       10.164    13.748    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/Reset1
    SLICE_X53Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[12][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.380    22.362    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X53Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[12][22]/C
                         clock pessimism              0.109    22.471    
                         clock uncertainty           -0.302    22.169    
    SLICE_X53Y147        FDRE (Setup_fdre_C_R)       -0.352    21.817    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[12][22]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  8.068    

Slack (MET) :             8.068ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[26][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 0.484ns (4.291%)  route 10.795ns (95.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.632     3.480    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.105     3.585 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=3038, routed)       10.164    13.748    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/Reset1
    SLICE_X53Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[26][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.380    22.362    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X53Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[26][22]/C
                         clock pessimism              0.109    22.471    
                         clock uncertainty           -0.302    22.169    
    SLICE_X53Y147        FDRE (Setup_fdre_C_R)       -0.352    21.817    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[26][22]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  8.068    

Slack (MET) :             8.068ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[27][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 0.484ns (4.291%)  route 10.795ns (95.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.632     3.480    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.105     3.585 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=3038, routed)       10.164    13.748    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/Reset1
    SLICE_X53Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[27][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.380    22.362    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X53Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[27][21]/C
                         clock pessimism              0.109    22.471    
                         clock uncertainty           -0.302    22.169    
    SLICE_X53Y147        FDRE (Setup_fdre_C_R)       -0.352    21.817    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[27][21]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  8.068    

Slack (MET) :             8.068ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[33][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 0.484ns (4.291%)  route 10.795ns (95.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.632     3.480    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.105     3.585 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=3038, routed)       10.164    13.748    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/Reset1
    SLICE_X53Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[33][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.380    22.362    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X53Y147        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[33][21]/C
                         clock pessimism              0.109    22.471    
                         clock uncertainty           -0.302    22.169    
    SLICE_X53Y147        FDRE (Setup_fdre_C_R)       -0.352    21.817    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[33][21]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  8.068    

Slack (MET) :             8.086ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1173]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 0.978ns (8.442%)  route 10.607ns (91.558%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.600     2.679    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X29Y107        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.379     3.058 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[1]/Q
                         net (fo=138, routed)         0.713     3.771    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/mode_reg[1]
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.105     3.876 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_12/O
                         net (fo=1825, routed)        8.671    12.547    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_12_n_0
    SLICE_X56Y146        LUT2 (Prop_lut2_I0_O)        0.121    12.668 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1173]_i_6/O
                         net (fo=1, routed)           0.742    13.410    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1173]_i_6_n_0
    SLICE_X38Y146        LUT6 (Prop_lut6_I3_O)        0.268    13.678 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1173]_i_2/O
                         net (fo=1, routed)           0.481    14.159    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1173]_i_2_n_0
    SLICE_X38Y141        LUT6 (Prop_lut6_I1_O)        0.105    14.264 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1173]_i_1/O
                         net (fo=1, routed)           0.000    14.264    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1173]_i_1_n_0
    SLICE_X38Y141        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390    22.372    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X38Y141        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1173]/C
                         clock pessimism              0.208    22.580    
                         clock uncertainty           -0.302    22.278    
    SLICE_X38Y141        FDCE (Setup_fdce_C_D)        0.072    22.350    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1173]
  -------------------------------------------------------------------
                         required time                         22.350    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  8.086    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1078]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 0.974ns (8.636%)  route 10.305ns (91.364%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 22.367 - 20.000 ) 
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.600     2.679    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X28Y106        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.379     3.058 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__0/Q
                         net (fo=116, routed)         7.034    10.092    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[334]_0
    SLICE_X67Y131        LUT3 (Prop_lut3_I2_O)        0.121    10.213 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1532]_i_4/O
                         net (fo=17, routed)          3.270    13.484    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1532]_i_4_n_0
    SLICE_X32Y133        LUT6 (Prop_lut6_I5_O)        0.268    13.752 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1078]_i_3/O
                         net (fo=1, routed)           0.000    13.752    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/keccak_state_in[1038]
    SLICE_X32Y133        MUXF7 (Prop_muxf7_I1_O)      0.206    13.958 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1078]_i_1/O
                         net (fo=1, routed)           0.000    13.958    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1078]_i_1_n_0
    SLICE_X32Y133        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1078]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.385    22.367    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X32Y133        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1078]/C
                         clock pessimism              0.208    22.575    
                         clock uncertainty           -0.302    22.273    
    SLICE_X32Y133        FDCE (Setup_fdce_C_D)        0.104    22.377    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1078]
  -------------------------------------------------------------------
                         required time                         22.377    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[641]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.000ns  (logic 0.589ns (5.355%)  route 10.411ns (94.645%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.600     2.679    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X28Y106        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.379     3.058 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__0/Q
                         net (fo=116, routed)         5.679     8.737    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[334]_0
    SLICE_X66Y147        LUT3 (Prop_lut3_I0_O)        0.105     8.842 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf[762]_i_2/O
                         net (fo=88, routed)          4.732    13.574    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf[762]_i_2_n_0
    SLICE_X53Y105        LUT4 (Prop_lut4_I1_O)        0.105    13.679 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf[641]_i_1/O
                         net (fo=1, routed)           0.000    13.679    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top_n_1259
    SLICE_X53Y105        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[641]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.380    22.362    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X53Y105        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[641]/C
                         clock pessimism              0.124    22.486    
                         clock uncertainty           -0.302    22.184    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)        0.030    22.214    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[641]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                         -13.679    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[609]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 0.589ns (5.313%)  route 10.496ns (94.687%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 22.370 - 20.000 ) 
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.600     2.679    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X28Y106        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.379     3.058 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__0/Q
                         net (fo=116, routed)         5.679     8.737    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[334]_0
    SLICE_X66Y147        LUT3 (Prop_lut3_I0_O)        0.105     8.842 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf[762]_i_2/O
                         net (fo=88, routed)          4.817    13.659    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf[762]_i_2_n_0
    SLICE_X47Y108        LUT4 (Prop_lut4_I1_O)        0.105    13.764 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf[609]_i_1/O
                         net (fo=1, routed)           0.000    13.764    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top_n_1232
    SLICE_X47Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[609]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.388    22.370    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X47Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[609]/C
                         clock pessimism              0.208    22.578    
                         clock uncertainty           -0.302    22.276    
    SLICE_X47Y108        FDRE (Setup_fdre_C_D)        0.030    22.306    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[609]
  -------------------------------------------------------------------
                         required time                         22.306    
                         arrival time                         -13.764    
  -------------------------------------------------------------------
                         slack                                  8.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.388%)  route 0.200ns (58.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.656     0.992    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.200     1.333    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.844     1.210    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.399%)  route 0.200ns (58.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.656     0.992    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.200     1.333    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.844     1.210    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.937%)  route 0.201ns (55.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.640     0.976    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X34Y103        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.201     1.341    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y95         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.825     1.191    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.271    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[354]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[418]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.337%)  route 0.223ns (51.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.633     0.969    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X50Y107        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[354]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[354]/Q
                         net (fo=7, routed)           0.223     1.356    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[418]
    SLICE_X48Y109        LUT6 (Prop_lut6_I5_O)        0.045     1.401 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf[418]_i_1/O
                         net (fo=1, routed)           0.000     1.401    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top_n_291
    SLICE_X48Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[418]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.909     1.275    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X48Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[418]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.092     1.328    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[418]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.779%)  route 0.232ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.639     0.975    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X44Y100        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.232     1.348    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X42Y96         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.824     1.190    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y96         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.270    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.260%)  route 0.237ns (62.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.639     0.975    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X39Y101        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.237     1.353    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X38Y96         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.824     1.190    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.264    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.453ns (78.459%)  route 0.124ns (21.541%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.557     0.893    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X36Y97         FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[6]/Q
                         net (fo=2, routed)           0.124     1.180    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg_n_0_[6]
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.336 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[4]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.376 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.376    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[8]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.416 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.417    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[12]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.470 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[16]_i_1_n_7
    SLICE_X36Y100        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.911     1.277    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X36Y100        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/cycle_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.189%)  route 0.234ns (58.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.640     0.976    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X32Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.234     1.374    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X32Y98         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.826     1.192    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.982%)  route 0.236ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.639     0.975    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X42Y102        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.236     1.375    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X42Y96         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.824     1.190    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y96         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg_cycle_count_high_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.250ns (42.299%)  route 0.341ns (57.701%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.557     0.893    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X37Y99         FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg_cycle_count_high_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg_cycle_count_high_reg[11]/Q
                         net (fo=1, routed)           0.341     1.375    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg_cycle_count_high[11]
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.420 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata[11]_i_3/O
                         net (fo=1, routed)           0.000     1.420    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata[11]_i_3_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.064     1.484 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.484    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/reg_data_out[11]
    SLICE_X34Y100        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.912     1.278    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X34Y100        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y148   cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y147   cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y138   cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y147   cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y145   cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X57Y149   cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][17]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y148   cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][18]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X51Y149   cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][19]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X55Y105   cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X32Y94    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X32Y94    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y95    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y96    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y96    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y96    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y96    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y95    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y96    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y96    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X32Y94    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X32Y94    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X32Y94    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X32Y94    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y95    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y95    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y96    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y96    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y96    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y96    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.552ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[869]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.484ns (6.145%)  route 7.393ns (93.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 22.422 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.399     4.247    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aresetn
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.105     4.352 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        5.994    10.346    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X65Y136        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[869]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.440    22.422    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X65Y136        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[869]/C
                         clock pessimism              0.109    22.531    
                         clock uncertainty           -0.302    22.229    
    SLICE_X65Y136        FDCE (Recov_fdce_C_CLR)     -0.331    21.898    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[869]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                 11.552    

Slack (MET) :             11.552ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[998]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.484ns (6.145%)  route 7.393ns (93.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 22.422 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.399     4.247    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aresetn
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.105     4.352 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        5.994    10.346    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X65Y136        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[998]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.440    22.422    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X65Y136        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[998]/C
                         clock pessimism              0.109    22.531    
                         clock uncertainty           -0.302    22.229    
    SLICE_X65Y136        FDCE (Recov_fdce_C_CLR)     -0.331    21.898    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[998]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                 11.552    

Slack (MET) :             11.564ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[77]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 0.484ns (6.154%)  route 7.381ns (93.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 22.422 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.399     4.247    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aresetn
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.105     4.352 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        5.983    10.334    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X60Y140        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.440    22.422    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X60Y140        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[77]/C
                         clock pessimism              0.109    22.531    
                         clock uncertainty           -0.302    22.229    
    SLICE_X60Y140        FDCE (Recov_fdce_C_CLR)     -0.331    21.898    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[77]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                 11.564    

Slack (MET) :             11.590ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[521]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 0.484ns (6.171%)  route 7.359ns (93.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 22.426 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.399     4.247    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aresetn
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.105     4.352 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        5.960    10.312    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X65Y143        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[521]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.444    22.426    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X65Y143        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[521]/C
                         clock pessimism              0.109    22.535    
                         clock uncertainty           -0.302    22.233    
    SLICE_X65Y143        FDCE (Recov_fdce_C_CLR)     -0.331    21.902    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[521]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 11.590    

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1036]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 0.484ns (6.182%)  route 7.345ns (93.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 22.422 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.399     4.247    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aresetn
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.105     4.352 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        5.946    10.298    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X61Y141        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1036]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.440    22.422    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X61Y141        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1036]/C
                         clock pessimism              0.109    22.531    
                         clock uncertainty           -0.302    22.229    
    SLICE_X61Y141        FDCE (Recov_fdce_C_CLR)     -0.331    21.898    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1036]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                 11.600    

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1548]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 0.484ns (6.182%)  route 7.345ns (93.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 22.422 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.399     4.247    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aresetn
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.105     4.352 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        5.946    10.298    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X61Y141        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1548]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.440    22.422    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X61Y141        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1548]/C
                         clock pessimism              0.109    22.531    
                         clock uncertainty           -0.302    22.229    
    SLICE_X61Y141        FDCE (Recov_fdce_C_CLR)     -0.331    21.898    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1548]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                 11.600    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1148]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 0.484ns (6.244%)  route 7.267ns (93.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 22.361 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.399     4.247    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aresetn
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.105     4.352 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        5.868    10.220    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X52Y109        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1148]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.379    22.361    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X52Y109        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1148]/C
                         clock pessimism              0.109    22.470    
                         clock uncertainty           -0.302    22.168    
    SLICE_X52Y109        FDCE (Recov_fdce_C_CLR)     -0.331    21.837    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1148]
  -------------------------------------------------------------------
                         required time                         21.837    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1500]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 0.484ns (6.244%)  route 7.267ns (93.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 22.361 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.399     4.247    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aresetn
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.105     4.352 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        5.868    10.220    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X52Y109        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1500]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.379    22.361    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X52Y109        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1500]/C
                         clock pessimism              0.109    22.470    
                         clock uncertainty           -0.302    22.168    
    SLICE_X52Y109        FDCE (Recov_fdce_C_CLR)     -0.331    21.837    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1500]
  -------------------------------------------------------------------
                         required time                         21.837    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.621ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[540]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 0.484ns (6.247%)  route 7.263ns (93.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 22.361 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.399     4.247    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aresetn
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.105     4.352 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        5.865    10.216    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X53Y109        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[540]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.379    22.361    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X53Y109        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[540]/C
                         clock pessimism              0.109    22.470    
                         clock uncertainty           -0.302    22.168    
    SLICE_X53Y109        FDCE (Recov_fdce_C_CLR)     -0.331    21.837    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[540]
  -------------------------------------------------------------------
                         required time                         21.837    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 11.621    

Slack (MET) :             11.621ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[796]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 0.484ns (6.247%)  route 7.263ns (93.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 22.361 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y95         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.399     4.247    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aresetn
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.105     4.352 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        5.865    10.216    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X53Y109        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[796]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        1.379    22.361    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X53Y109        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[796]/C
                         clock pessimism              0.109    22.470    
                         clock uncertainty           -0.302    22.168    
    SLICE_X53Y109        FDCE (Recov_fdce_C_CLR)     -0.331    21.837    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[796]
  -------------------------------------------------------------------
                         required time                         21.837    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 11.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.239%)  route 0.690ns (76.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.658     0.994    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=44, routed)          0.312     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1343][0]
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.515 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.379     1.893    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X28Y110        FDPE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.928     1.294    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X28Y110        FDPE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg/C
                         clock pessimism             -0.286     1.008    
    SLICE_X28Y110        FDPE (Remov_fdpe_C_PRE)     -0.095     0.913    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.209ns (19.637%)  route 0.855ns (80.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.658     0.994    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=44, routed)          0.312     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1343][0]
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.515 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.544     2.058    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X26Y114        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.924     1.290    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X26Y114        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[0]/C
                         clock pessimism             -0.268     1.022    
    SLICE_X26Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.955    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1287]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.894%)  route 0.842ns (80.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.658     0.994    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=44, routed)          0.312     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1343][0]
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.515 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.530     2.045    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X35Y110        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1287]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.909     1.275    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X35Y110        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1287]/C
                         clock pessimism             -0.268     1.007    
    SLICE_X35Y110        FDCE (Remov_fdce_C_CLR)     -0.092     0.915    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1287]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1490]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.209ns (18.908%)  route 0.896ns (81.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.658     0.994    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=44, routed)          0.312     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1343][0]
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.515 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.585     2.099    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X32Y119        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1490]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.901     1.267    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X32Y119        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1490]/C
                         clock pessimism             -0.268     0.999    
    SLICE_X32Y119        FDCE (Remov_fdce_C_CLR)     -0.067     0.932    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1490]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.209ns (18.908%)  route 0.896ns (81.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.658     0.994    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=44, routed)          0.312     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1343][0]
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.515 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.585     2.099    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X32Y119        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.901     1.267    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X32Y119        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[19]/C
                         clock pessimism             -0.268     0.999    
    SLICE_X32Y119        FDCE (Remov_fdce_C_CLR)     -0.067     0.932    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[278]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.209ns (18.908%)  route 0.896ns (81.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.658     0.994    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=44, routed)          0.312     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1343][0]
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.515 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.585     2.099    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X32Y119        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[278]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.901     1.267    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X32Y119        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[278]/C
                         clock pessimism             -0.268     0.999    
    SLICE_X32Y119        FDCE (Remov_fdce_C_CLR)     -0.067     0.932    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[278]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1202]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.209ns (19.179%)  route 0.881ns (80.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.658     0.994    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=44, routed)          0.312     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1343][0]
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.515 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.569     2.084    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X29Y118        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1202]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.921     1.287    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X29Y118        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1202]/C
                         clock pessimism             -0.286     1.001    
    SLICE_X29Y118        FDCE (Remov_fdce_C_CLR)     -0.092     0.909    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1202]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1522]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.209ns (19.179%)  route 0.881ns (80.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.658     0.994    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=44, routed)          0.312     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1343][0]
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.515 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.569     2.084    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X29Y118        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1522]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.921     1.287    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X29Y118        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1522]/C
                         clock pessimism             -0.286     1.001    
    SLICE_X29Y118        FDCE (Remov_fdce_C_CLR)     -0.092     0.909    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1522]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1080]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.209ns (15.501%)  route 1.139ns (84.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.658     0.994    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=44, routed)          0.312     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1343][0]
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.515 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.828     2.342    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X50Y113        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1080]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.901     1.267    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X50Y113        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1080]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.161    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1080]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[954]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.209ns (15.501%)  route 1.139ns (84.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.658     0.994    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X30Y104        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.158 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=44, routed)          0.312     1.470    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1343][0]
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.045     1.515 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.828     2.342    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/slv_reg0_reg[3]
    SLICE_X50Y113        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[954]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5249, routed)        0.901     1.267    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X50Y113        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[954]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.161    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[954]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  1.181    





