{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1597428261340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1597428261340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sno_16MHz 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"sno_16MHz\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1597428261420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597428261453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597428261453 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[0\] 1 8 0 0 " "Implementing clock multiplication of 1, clock division of 8, and phase shift of 0 degrees (0 ps) for xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1597428261511 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[2\] 3 1000 0 0 " "Implementing clock multiplication of 3, clock division of 1000, and phase shift of 0 degrees (0 ps) for xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1597428261511 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[4\] 63 4 0 0 " "Implementing clock multiplication of 63, clock division of 4, and phase shift of 0 degrees (0 ps) for xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1597428261511 ""}  } { { "db/pll16_altpll.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1597428261511 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1597428261706 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1597428261718 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1597428262090 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1597428262109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1597428262109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1597428262109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1597428262109 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_JTAGEN~ E5 " "Pin ~ALTERA_JTAGEN~ is reserved at location E5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_JTAGEN~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262131 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1597428262131 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1597428262131 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1597428262131 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1597428262131 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1597428262131 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ D1 " "Pin ~ALTERA_ADC1IN1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ C2 " "Pin ~ALTERA_ADC1IN2~ is reserved at location C2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ E3 " "Pin ~ALTERA_ADC1IN3~ is reserved at location E3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ E4 " "Pin ~ALTERA_ADC1IN4~ is reserved at location E4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ C1 " "Pin ~ALTERA_ADC1IN5~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ B1 " "Pin ~ALTERA_ADC1IN6~ is reserved at location B1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ F1 " "Pin ~ALTERA_ADC1IN7~ is reserved at location F1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ E1 " "Pin ~ALTERA_ADC1IN8~ is reserved at location E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597428262133 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1597428262133 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1597428262139 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1597428262430 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 65 " "No exact pin location assignment(s) for 14 pins of 65 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1597428262842 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597428264338 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1597428264338 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1597428264338 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1597428264383 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1597428264392 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1597428264553 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/sno_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/sno_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1597428264557 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1597428264561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1597428264561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1597428264561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 63 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 63 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1597428264561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1597428264561 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1597428264561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1597428264565 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1597428264583 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1597428264594 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U2\|out " "Node: openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U2\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|cx\[0\] openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U2\|out " "Register openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|cx\[0\] is being clocked by openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U2\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1597428264626 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1597428264626 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|CLKDivider:U2|out"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597428264633 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1597428264633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1597428264734 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1597428264734 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1597428264737 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500     clk_scki " "  62.500     clk_scki" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500  clk_virtual " "  62.500  clk_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500        Clock " "  62.500        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 500.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20833.333 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "20833.333 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.968 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   3.968 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 flash_se_neg_reg " " 125.000 flash_se_neg_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.620  int_osc_clk " "   8.620  int_osc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 181.818 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " " 181.818 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 undefined_altera_flash_read_state_clock " " 125.000 undefined_altera_flash_read_state_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1597428264737 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1597428264737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JT1~output " "Destination node JT1~output" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 5997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 8315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 8321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 8316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 8397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 8332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 8037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|spcr.mstr " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|spcr.mstr" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 18521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1597428265772 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1597428265772 ""}  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265772 ""}  } { { "db/pll16_altpll.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265776 ""}  } { { "db/pll16_altpll.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U2\|out  " "Automatically promoted node openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U2\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U2\|out~0 " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U2\|out~0" {  } { { "../rtl/kamami_hdmi-test/CLKDivider.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/kamami_hdmi-test/CLKDivider.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 3484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1597428265776 ""}  } { { "../rtl/kamami_hdmi-test/CLKDivider.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/kamami_hdmi-test/CLKDivider.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265776 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 8037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|clk_scki_buffer  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|clk_scki_buffer " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265776 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 11652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\|wire_clkout  " "Automatically promoted node xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\|wire_clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265776 ""}  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265776 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 8042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|nrst_cp2  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|nrst_cp2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|rst_ss_n " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|rst_ss_n" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 18509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 18794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JT7~output " "Destination node JT7~output" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1597428265776 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|RstDelayB  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|RstDelayB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~2 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~2" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 15681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~30 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~30" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 15682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~31 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~31" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 15683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~33 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~33" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 15685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 15686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~35 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~35" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 15687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|write_operation~1 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|write_operation~1" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 15712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~2 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~2" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 15713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~39 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~39" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 16577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~40 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~40" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 16583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1597428265776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1597428265776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1597428265776 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597428265777 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 16843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597428265777 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1597428266991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1597428267308 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1597428267318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1597428267320 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597428267334 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597428267353 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1597428267377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1597428267950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Embedded multiplier block " "Packed 18 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1597428267962 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 I/O Output Buffer " "Packed 8 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1597428267962 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1597428267962 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1597428267962 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 0 2 12 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 12 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL, 3.3 V Schmitt Trigger. " "I/O standards used: 3.3-V LVTTL, 3.3 V Schmitt Trigger." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1597428268025 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1597428268025 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1597428268025 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 8 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597428268025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 3.3V 7 3 " "I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597428268025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 7 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597428268025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 20 10 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597428268025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 1 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597428268025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 10 12 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597428268025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 19 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597428268025 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1597428268025 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1597428268025 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597428268383 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1597428268412 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1597428269855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1597428270169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597428272996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1597428273090 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1597428292399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597428292399 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1597428294335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1597428294631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.7% " "1e+03 ns of routing delay (approximately 2.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1597428302744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1597428304445 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1597428304445 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1597428402283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1597428444910 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1597428444910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:29 " "Fitter routing operations ending: elapsed time is 00:02:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597428444913 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.32 " "Total time spent on timing analysis during the Fitter is 12.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1597428445447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1597428445519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1597428449169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1597428449177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1597428453606 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1597428454039 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597428457012 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1597428457605 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "70 MAX 10 " "70 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3 V Schmitt Trigger H3 " "Pin SCL uses I/O standard 3.3 V Schmitt Trigger at H3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SCL } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3 V Schmitt Trigger H4 " "Pin SDA uses I/O standard 3.3 V Schmitt Trigger at H4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SDA } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D13 3.3-V LVTTL B4 " "Pin D13 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D13 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D12 3.3-V LVTTL B3 " "Pin D12 uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D12 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D12" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D11 3.3-V LVTTL B2 " "Pin D11 uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D11 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D11" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D10 3.3-V LVTTL A2 " "Pin D10 uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D10 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D10" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D9 3.3-V LVTTL A12 " "Pin D9 uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D9 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D8 3.3-V LVTTL B13 " "Pin D8 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D8 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D7 3.3-V LVTTL C11 " "Pin D7 uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D7 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D6 3.3-V LVTTL C12 " "Pin D6 uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D6 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5 3.3-V LVTTL B11 " "Pin D5 uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D5 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D4 3.3-V LVTTL B12 " "Pin D4 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D4 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D3 3.3-V LVTTL F12 " "Pin D3 uses I/O standard 3.3-V LVTTL at F12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D3 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D2 3.3-V LVTTL E13 " "Pin D2 uses I/O standard 3.3-V LVTTL at E13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D1 3.3-V LVTTL F13 " "Pin D1 uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D0 3.3-V LVTTL G10 " "Pin D0 uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX 3.3-V LVTTL N3 " "Pin RX uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RX } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX 3.3-V LVTTL N2 " "Pin TX uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TX } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D22 3.3-V LVTTL M11 " "Pin D22 uses I/O standard 3.3-V LVTTL at M11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D22 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D22" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D23 3.3-V LVTTL L10 " "Pin D23 uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D23 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D23" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D24 3.3-V LVTTL M7 " "Pin D24 uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D24 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D24" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D25 3.3-V LVTTL K5 " "Pin D25 uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D25 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D25" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D26 3.3-V LVTTL N5 " "Pin D26 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D26 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D26" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D27 3.3-V LVTTL N4 " "Pin D27 uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D27 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D27" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D28 3.3-V LVTTL M12 " "Pin D28 uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D28 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D28" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D29 3.3-V LVTTL M10 " "Pin D29 uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D29 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D29" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D30 3.3-V LVTTL K6 " "Pin D30 uses I/O standard 3.3-V LVTTL at K6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D30 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D30" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D31 3.3-V LVTTL J5 " "Pin D31 uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D31 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D31" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D32 3.3-V LVTTL M4 " "Pin D32 uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D32 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D32" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D33 3.3-V LVTTL N8 " "Pin D33 uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D33 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D33" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D34 3.3-V LVTTL M13 " "Pin D34 uses I/O standard 3.3-V LVTTL at M13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D34 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D34" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D35 3.3-V LVTTL L11 " "Pin D35 uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D35 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D35" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D36 3.3-V LVTTL J6 " "Pin D36 uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D36 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D36" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D37 3.3-V LVTTL N6 " "Pin D37 uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D37 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D37" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D38 3.3-V LVTTL M5 " "Pin D38 uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D38 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D38" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D39 3.3-V LVTTL N7 " "Pin D39 uses I/O standard 3.3-V LVTTL at N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D39 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D39" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A5 3.3-V LVTTL H2 " "Pin A5 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A5 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A4 3.3-V LVTTL M2 " "Pin A4 uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A4 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A4" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A3 3.3-V LVTTL M1 " "Pin A3 uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A3 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A2 3.3-V LVTTL H5 " "Pin A2 uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL K2 " "Pin A1 uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A0 3.3-V LVTTL K1 " "Pin A0 uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[0\] 3.3-V LVTTL E10 " "Pin DIG_IO_OE\[0\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[1\] 3.3-V LVTTL M9 " "Pin DIG_IO_OE\[1\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[2\] 3.3-V LVTTL B6 " "Pin DIG_IO_OE\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[3\] 3.3-V LVTTL H9 " "Pin DIG_IO_OE\[3\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[4\] 3.3-V LVTTL D6 " "Pin DIG_IO_OE\[4\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[5\] 3.3-V LVTTL E8 " "Pin DIG_IO_OE\[5\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC7 3.3 V Schmitt Trigger E6 " "Pin SOIC7 uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC7 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC6 3.3 V Schmitt Trigger N11 " "Pin SOIC6 uses I/O standard 3.3 V Schmitt Trigger at N11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC6 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC5 3.3 V Schmitt Trigger A4 " "Pin SOIC5 uses I/O standard 3.3 V Schmitt Trigger at A4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC5 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC3 3.3 V Schmitt Trigger A11 " "Pin SOIC3 uses I/O standard 3.3 V Schmitt Trigger at A11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC3 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC2 3.3 V Schmitt Trigger F9 " "Pin SOIC2 uses I/O standard 3.3 V Schmitt Trigger at F9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC1 3.3 V Schmitt Trigger D9 " "Pin SOIC1 uses I/O standard 3.3 V Schmitt Trigger at D9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT9 3.3 V Schmitt Trigger F5 " "Pin JT9 uses I/O standard 3.3 V Schmitt Trigger at F5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT9 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT7 3.3 V Schmitt Trigger L5 " "Pin JT7 uses I/O standard 3.3 V Schmitt Trigger at L5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT7 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT6 3.3 V Schmitt Trigger L4 " "Pin JT6 uses I/O standard 3.3 V Schmitt Trigger at L4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT6 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT5 3.3 V Schmitt Trigger G1 " "Pin JT5 uses I/O standard 3.3 V Schmitt Trigger at G1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT5 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT3 3.3 V Schmitt Trigger F6 " "Pin JT3 uses I/O standard 3.3 V Schmitt Trigger at F6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT3 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT1 3.3 V Schmitt Trigger G2 " "Pin JT1 uses I/O standard 3.3 V Schmitt Trigger at G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clock 3.3-V LVTTL H6 " "Pin Clock uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Clock } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_N 3.3 V Schmitt Trigger B9 " "Pin RESET_N uses I/O standard 3.3 V Schmitt Trigger at B9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RESET_N } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN1~ 3.3-V LVTTL D1 " "Pin ~ALTERA_ADC1IN1~ uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN2~ 3.3-V LVTTL C2 " "Pin ~ALTERA_ADC1IN2~ uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN3~ 3.3-V LVTTL E3 " "Pin ~ALTERA_ADC1IN3~ uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN4~ 3.3-V LVTTL E4 " "Pin ~ALTERA_ADC1IN4~ uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN5~ 3.3-V LVTTL C1 " "Pin ~ALTERA_ADC1IN5~ uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN6~ 3.3-V LVTTL B1 " "Pin ~ALTERA_ADC1IN6~ uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN7~ 3.3-V LVTTL F1 " "Pin ~ALTERA_ADC1IN7~ uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN8~ 3.3-V LVTTL E1 " "Pin ~ALTERA_ADC1IN8~ uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 19803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1597428457847 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1597428457847 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A5 " "Pin A5 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A5 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "RX " "Pin RX is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RX } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "TX " "Pin TX is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TX } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A4 " "Pin A4 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A4 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A4" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A3 " "Pin A3 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A3 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A1 " "Pin A1 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A0 " "Pin A0 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A0 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Clock " "Pin Clock is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Clock } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "I2C_ENABLE " "Pin I2C_ENABLE is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { I2C_ENABLE } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "D13 " "Pin D13 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D13 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "D12 " "Pin D12 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D12 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D12" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "D11 " "Pin D11 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D11 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D11" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "D10 " "Pin D10 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D10 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D10" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457852 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[2\] " "Pin DIG_IO_OE\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457853 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[4\] " "Pin DIG_IO_OE\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457853 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[5\] " "Pin DIG_IO_OE\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1597428457853 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "29 " "Following 29 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D13 a permanently enabled " "Pin D13 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D13 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX a permanently disabled " "Pin RX has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RX } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX a permanently enabled " "Pin TX has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { TX } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D22 a permanently enabled " "Pin D22 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D22 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D22" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D23 a permanently enabled " "Pin D23 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D23 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D23" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D28 a permanently enabled " "Pin D28 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D28 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D28" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D29 a permanently enabled " "Pin D29 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D29 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D29" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D30 a permanently enabled " "Pin D30 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D30 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D30" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D34 a permanently enabled " "Pin D34 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D34 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D34" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D35 a permanently enabled " "Pin D35 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D35 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D35" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D36 a permanently enabled " "Pin D36 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D36 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D36" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[0\] a permanently disabled " "Pin DIG_IO_OE\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[1\] a permanently disabled " "Pin DIG_IO_OE\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[2\] a permanently disabled " "Pin DIG_IO_OE\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[3\] a permanently disabled " "Pin DIG_IO_OE\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[4\] a permanently disabled " "Pin DIG_IO_OE\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[5\] a permanently disabled " "Pin DIG_IO_OE\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC7 a permanently disabled " "Pin SOIC7 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC7 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC6 a permanently disabled " "Pin SOIC6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC6 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC5 a permanently disabled " "Pin SOIC5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC5 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC3 a permanently disabled " "Pin SOIC3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC3 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC2 a permanently disabled " "Pin SOIC2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC1 a permanently disabled " "Pin SOIC1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SOIC1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT9 a permanently enabled " "Pin JT9 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT9 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT7 a permanently enabled " "Pin JT7 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT7 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT6 a permanently enabled " "Pin JT6 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT6 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT5 a permanently enabled " "Pin JT5 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT5 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT3 a permanently enabled " "Pin JT3 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT3 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT1 a permanently enabled " "Pin JT1 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { JT1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1597428457853 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1597428457853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/sno_16MHz.fit.smsg " "Generated suppressed messages file C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/sno_16MHz.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1597428458534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5798 " "Peak virtual memory: 5798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597428461325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 14 19:07:41 2020 " "Processing ended: Fri Aug 14 19:07:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597428461325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:21 " "Elapsed time: 00:03:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597428461325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:12 " "Total CPU time (on all processors): 00:04:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597428461325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1597428461325 ""}
