ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.main,"ax",%progbits
  21              		.align	2
  22              		.global	main
  23              		.thumb
  24              		.thumb_func
  25              		.type	main, %function
  26              	main:
  27              	.LFB741:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /*******************************************************************************
   2:main_cm4.c    **** * File name : main_cm4.c
   3:main_cm4.c    **** *
   4:main_cm4.c    **** * Description : 
   5:main_cm4.c    **** *
   6:main_cm4.c    **** * Authors : 
   7:main_cm4.c    **** * Date of creation : 24 mars 2021
   8:main_cm4.c    **** *
   9:main_cm4.c    **** ********************************************************************************/
  10:main_cm4.c    **** 
  11:main_cm4.c    **** #include "project.h"
  12:main_cm4.c    **** 
  13:main_cm4.c    **** #include "Traitement.h"
  14:main_cm4.c    **** #include "Interface.h"
  15:main_cm4.c    **** #include "Communication.h"
  16:main_cm4.c    **** 
  17:main_cm4.c    **** #include <arm_math.h>
  18:main_cm4.c    **** #include <core_cm4.h>
  19:main_cm4.c    **** 
  20:main_cm4.c    **** 
  21:main_cm4.c    **** int main(void)
  22:main_cm4.c    **** {
  29              		.loc 1 22 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 504
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 2


  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 ADF5007D 		sub	sp, sp, #512
  40              		.cfi_def_cfa_offset 528
  41              	.LBB25:
  42              	.LBB26:
  43              		.file 2 ".\\CIMSIS_M4\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 3


  50:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 4


 107:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  44              		.loc 2 131 0
  45              		.syntax unified
  46              	@ 131 ".\CIMSIS_M4\CMSIS\Core\Include/cmsis_gcc.h" 1
  47 0006 62B6     		cpsie i
  48              	@ 0 "" 2
  49              		.thumb
  50              		.syntax unified
  51              	.LBE26:
  52              	.LBE25:
  23:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
  24:main_cm4.c    ****     SystemInit();
  53              		.loc 1 24 0
  54 0008 FFF7FEFF 		bl	SystemInit
  55              	.LVL0:
  25:main_cm4.c    ****     SystemCoreClockUpdate();
  56              		.loc 1 25 0
  57 000c FFF7FEFF 		bl	SystemCoreClockUpdate
  58              	.LVL1:
  26:main_cm4.c    ****     
  27:main_cm4.c    ****     
  28:main_cm4.c    ****     interfaceSetup();
  59              		.loc 1 28 0
  60 0010 FFF7FEFF 		bl	interfaceSetup
  61              	.LVL2:
  29:main_cm4.c    ****     bouton_semph = xSemaphoreCreateBinary();
  62              		.loc 1 29 0
  63 0014 0322     		movs	r2, #3
  64 0016 0021     		movs	r1, #0
  65 0018 0120     		movs	r0, #1
  66 001a FFF7FEFF 		bl	xQueueGenericCreate
  67              	.LVL3:
  68 001e 414B     		ldr	r3, .L8
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 5


  69 0020 1860     		str	r0, [r3]
  30:main_cm4.c    ****     
  31:main_cm4.c    ****     // Initialize emWin Graphics 
  32:main_cm4.c    ****     GUI_Init();
  70              		.loc 1 32 0
  71 0022 FFF7FEFF 		bl	GUI_Init
  72              	.LVL4:
  33:main_cm4.c    **** 
  34:main_cm4.c    ****     // Start the eInk display interface and turn on the display power 
  35:main_cm4.c    ****     Cy_EINK_Start(20);
  73              		.loc 1 35 0
  74 0026 1420     		movs	r0, #20
  75 0028 FFF7FEFF 		bl	Cy_EINK_Start
  76              	.LVL5:
  36:main_cm4.c    ****     Cy_EINK_Power(1);
  77              		.loc 1 36 0
  78 002c 0120     		movs	r0, #1
  79 002e FFF7FEFF 		bl	Cy_EINK_Power
  80              	.LVL6:
  37:main_cm4.c    **** 
  38:main_cm4.c    ****     
  39:main_cm4.c    ****     GUI_SetPenSize(1);
  81              		.loc 1 39 0
  82 0032 0120     		movs	r0, #1
  83 0034 FFF7FEFF 		bl	GUI_SetPenSize
  84              	.LVL7:
  40:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
  85              		.loc 1 40 0
  86 0038 0020     		movs	r0, #0
  87 003a FFF7FEFF 		bl	GUI_SetColor
  88              	.LVL8:
  41:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
  89              		.loc 1 41 0
  90 003e 6FF07F40 		mvn	r0, #-16777216
  91 0042 FFF7FEFF 		bl	GUI_SetBkColor
  92              	.LVL9:
  42:main_cm4.c    ****     GUI_Clear();
  93              		.loc 1 42 0
  94 0046 FFF7FEFF 		bl	GUI_Clear
  95              	.LVL10:
  43:main_cm4.c    ****     
  44:main_cm4.c    ****     Cy_SysInt_Init(&Bouton_ISR_cfg, isr_bouton);
  96              		.loc 1 44 0
  97 004a 374C     		ldr	r4, .L8+4
  98 004c 3749     		ldr	r1, .L8+8
  99 004e 2046     		mov	r0, r4
 100 0050 FFF7FEFF 		bl	Cy_SysInt_Init
 101              	.LVL11:
  45:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
 102              		.loc 1 45 0
 103 0054 B4F90030 		ldrsh	r3, [r4]
 104              	.LVL12:
 105              	.LBB27:
 106              	.LBB28:
 107              		.file 3 ".\\CIMSIS_M4\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 6


   3:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 7


  60:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 8


 117:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 9


 174:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 10


 231:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 11


 288:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 12


 345:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 13


 402:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 14


 459:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 15


 516:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 16


 573:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 17


 630:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 18


 687:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 19


 744:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 20


 801:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 21


 858:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 22


 915:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 23


 972:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 24


1029:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 25


1086:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 26


1143:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 27


1200:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 28


1257:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 29


1314:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 30


1371:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 31


1428:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 32


1485:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 33


1542:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 34


1599:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 35


1656:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 36


1713:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1724:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1726:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     __DSB();
1727:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     __ISB();
1728:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   }
1729:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
1730:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1731:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1732:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1733:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1734:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1735:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1736:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1737:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1738:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1739:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1740:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1741:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1742:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1743:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
1744:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1745:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   }
1746:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   else
1747:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
1748:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1749:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   }
1750:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
1751:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1752:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1753:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1754:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1755:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1756:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1759:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1760:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1761:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
1763:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1764:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   }
1765:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
1766:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1767:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1768:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1769:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 37


1770:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1771:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1773:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1774:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1775:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1776:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 108              		.loc 3 1776 0
 109 0058 002B     		cmp	r3, #0
 110 005a 08DB     		blt	.L2
1777:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
1778:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 111              		.loc 3 1778 0
 112 005c 5A09     		lsrs	r2, r3, #5
 113 005e 03F01F00 		and	r0, r3, #31
 114 0062 0121     		movs	r1, #1
 115 0064 8140     		lsls	r1, r1, r0
 116 0066 6032     		adds	r2, r2, #96
 117 0068 3148     		ldr	r0, .L8+12
 118 006a 40F82210 		str	r1, [r0, r2, lsl #2]
 119              	.L2:
 120              	.LVL13:
 121              	.LBE28:
 122              	.LBE27:
 123              	.LBB29:
 124              	.LBB30:
1687:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 125              		.loc 3 1687 0
 126 006e 002B     		cmp	r3, #0
 127 0070 08DB     		blt	.L3
1689:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   }
 128              		.loc 3 1689 0
 129 0072 5909     		lsrs	r1, r3, #5
 130 0074 03F01F03 		and	r3, r3, #31
 131              	.LVL14:
 132 0078 0122     		movs	r2, #1
 133 007a 02FA03F3 		lsl	r3, r2, r3
 134 007e 2C4A     		ldr	r2, .L8+12
 135 0080 42F82130 		str	r3, [r2, r1, lsl #2]
 136              	.L3:
 137              	.LVL15:
 138              	.LBE30:
 139              	.LBE29:
  46:main_cm4.c    ****     NVIC_EnableIRQ(Bouton_ISR_cfg.intrSrc);
  47:main_cm4.c    ****     
  48:main_cm4.c    ****     float vecteurTest[125] = {0};
 140              		.loc 1 48 0
 141 0084 4FF4FA72 		mov	r2, #500
 142 0088 0021     		movs	r1, #0
 143 008a 03A8     		add	r0, sp, #12
 144 008c FFF7FEFF 		bl	memset
 145              	.LVL16:
 146              	.LBB31:
  49:main_cm4.c    ****     
  50:main_cm4.c    ****     for(int i =0; i<125; i++){
 147              		.loc 1 50 0
 148 0090 0022     		movs	r2, #0
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 38


 149 0092 11E0     		b	.L4
 150              	.LVL17:
 151              	.L5:
  51:main_cm4.c    ****         vecteurTest[i] = 1-vectorR[i]/215000;
 152              		.loc 1 51 0 discriminator 3
 153 0094 9300     		lsls	r3, r2, #2
 154 0096 2749     		ldr	r1, .L8+16
 155 0098 1944     		add	r1, r1, r3
 156 009a D1ED006A 		vldr.32	s13, [r1]
 157 009e DFED267A 		vldr.32	s15, .L8+20
 158 00a2 86EEA77A 		vdiv.f32	s14, s13, s15
 159 00a6 F7EE007A 		vmov.f32	s15, #1.0e+0
 160 00aa 77EEC77A 		vsub.f32	s15, s15, s14
 161 00ae 03A9     		add	r1, sp, #12
 162 00b0 0B44     		add	r3, r3, r1
 163 00b2 C3ED007A 		vstr.32	s15, [r3]
  50:main_cm4.c    ****         vecteurTest[i] = 1-vectorR[i]/215000;
 164              		.loc 1 50 0 discriminator 3
 165 00b6 0132     		adds	r2, r2, #1
 166              	.LVL18:
 167              	.L4:
  50:main_cm4.c    ****         vecteurTest[i] = 1-vectorR[i]/215000;
 168              		.loc 1 50 0 is_stmt 0 discriminator 1
 169 00b8 7C2A     		cmp	r2, #124
 170 00ba EBDD     		ble	.L5
 171              	.LBE31:
  52:main_cm4.c    ****     
  53:main_cm4.c    ****     }
  54:main_cm4.c    ****     
  55:main_cm4.c    ****     drawGraph(vecteurTest,125);
 172              		.loc 1 55 0 is_stmt 1
 173 00bc 7D21     		movs	r1, #125
 174 00be 03A8     		add	r0, sp, #12
 175 00c0 FFF7FEFF 		bl	drawGraph
 176              	.LVL19:
  56:main_cm4.c    ****     
  57:main_cm4.c    ****     xTaskCreate(Affichage_task, "Affichage", 500, NULL, 1, NULL); 
 177              		.loc 1 57 0
 178 00c4 0023     		movs	r3, #0
 179 00c6 0193     		str	r3, [sp, #4]
 180 00c8 0125     		movs	r5, #1
 181 00ca 0095     		str	r5, [sp]
 182 00cc 4FF4FA72 		mov	r2, #500
 183 00d0 1A49     		ldr	r1, .L8+24
 184 00d2 1B48     		ldr	r0, .L8+28
 185 00d4 FFF7FEFF 		bl	xTaskCreate
 186              	.LVL20:
  58:main_cm4.c    ****     
  59:main_cm4.c    ****     
  60:main_cm4.c    ****   
  61:main_cm4.c    ****     
  62:main_cm4.c    ****     //xTaskCreate(DesactiverAlarme_task, "BOUTON", 500, NULL, 1, NULL);
  63:main_cm4.c    ****     //xTaskCreate(SelectionPage_task, "SelectionPage", 500, NULL, 0, NULL);
  64:main_cm4.c    ****     vTaskStartScheduler();
 187              		.loc 1 64 0
 188 00d8 FFF7FEFF 		bl	vTaskStartScheduler
 189              	.LVL21:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 39


  65:main_cm4.c    ****     
  66:main_cm4.c    ****     
  67:main_cm4.c    ****     //PWM : On start le PWM et son clock
  68:main_cm4.c    ****     PWM_Start();
 190              		.loc 1 68 0
 191 00dc FFF7FEFF 		bl	PWM_Start
 192              	.LVL22:
 193              	.LBB32:
 194              	.LBB33:
 195              	.LBB34:
 196              		.file 4 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysclk/cy_sysclk.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \file cy_sysclk.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \version 2.0
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Provides an API declaration of the sysclk driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Copyright 2016-2020, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The System Clock (SysClk) driver contains the API for configuring system and
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * peripheral clocks. 
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The functions and other declarations used in this driver are in cy_sysclk.h. 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * and declarations in the PDL. 
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Firmware uses the API to configure , enable, or disable a clock.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * 
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The clock system includes a variety of resources that can vary per device, including:
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * - Internal clock sources such as internal oscillators
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * - External clock sources such as crystal oscillators or a signal on an I/O pin
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * - Generated clocks such as an FLL, a PLL, and peripheral clocks
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Consult the Technical Reference Manual for your device for details of the 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clock system.
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The PDL defines clock system capabilities in:\n
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * devices\<family\>/<series\>/include\<series\>_config.h. (E.g.
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * devices/psoc6/include/psoc6_01_config.h).
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * User-configurable clock speeds are defined in the file system_<series>.h.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * As an illustration of the clocking system, the following diagram shows the
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * PSoC 63 series clock tree. The actual tree may vary depending on the device series.
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Consult the Technical Reference Manual for your device for details.
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * ![](sysclk_tree.png)
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The sysclk driver supports multiple peripheral clocks, as well as the fast 
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clock, slow clock, backup domain clock, timer clock, and pump clock. The API
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 40


  47:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for any given clock contains the functions to manage that clock. Functions
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for clock measurement and trimming are also provided.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_configuration Configuration Considerations
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The availability of clock functions depend on the availability of the chip
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * resources that support those functions. Consult the device TRM before
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * attempting to use these functions.
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * LPActive and LPSleep power modes limit the maximum clock frequency allowed
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * on the device. Refer to the SysPm driver and the TRM for details.
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_more_information More Information
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_MISRA MISRA-C Compliance
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * <table class="doxtable">
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>MISRA Rule</th>
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>Rule Class (Required/Advisory)</th>
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>Rule Description</th>
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>Description of Deviation(s)</th>
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>10.3</td>
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>A composite expression of the "essentially unsigned" type is being
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         cast to a different type category.</td>
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The value got from the bitfield physically cannot exceed the enumeration
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         that describes this bitfield. So, the code is safe by design.</td>
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>10.4</td>
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>A composite floating point expression is being cast to double, or unsigned.</td>
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Casting a floating-point calculation result to an integer.</td>
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>13.4</td>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The controlling expression of a for statement shall not contain any objects of floating t
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Scanning through a list of floating point values: only greater_than/less_then checks are 
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         with floating point numbers, the loop counter is integer. </td>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>16.7</td>
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The object addressed by the pointer parameter is not modified and so the pointer could be
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         type 'pointer to const'.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The callback function for system power management (SysPm) must be of generic callback typ
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         contains non-const pointer parameter.</td>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * </table>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_changelog Changelog
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * <table class="doxtable">
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 41


 104:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>2.0</td>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated the ECO trimming values calculation algorithm in the \ref Cy_SysClk_EcoConfigure 
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         This change may invalidate the already used crystals, in cases: \n
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * The crystal frequency is less than 16 MHz (the supported crystal frequency range was ch
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * The maximum amplitude (internal calculation value) is less than 0.65 V. \n
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         Also the second parameter cSum takes into account both C0 (the crystal itself shunt capac
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         For detail, refer the \ref Cy_SysClk_EcoConfigure documentation and the ECO Trimming sect
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Enhanced the ECO performance for high-noise conditions that result from simultaneous swit
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td rowspan="4">1.20</td>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Flattened the organization of the driver source code into the single 
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         source directory and the single include directory.
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     </td>
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Driver library directory-structure simplification.</td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated \ref Cy_SysClk_FllLocked function description</td>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The SRSS_ver1 HW details clarification</td>
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Removed the following functions:
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         - Cy_SysClk_FllLostLock
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         - Cy_SysClk_WcoConfigureCsv
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         - Cy_SysClk_ClkHfConfigureCsv
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     </td>
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>No hardware support for the removed functions.</td>
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Added register access layer. Use register access macros instead
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         of direct register access using dereferenced pointers.</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Makes register access device-independent, so that the PDL does 
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         not need to be recompiled for each supported part number.</td>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>1.11</td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated the following functions. Now they use a semaphore when 
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         try to read the status or configure the SysClk measurement counters:
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * Cy_SysClk_StartClkMeasurementCounters()
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * Cy_SysClk_ClkMeasurementCountersGetFreq()
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         Now Cy_SysClk_ClkMeasurementCountersGetFreq() returns zero value,
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         if during measurement device was in the Deep Sleep or partially
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         blocking flash operation occurred </td>
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Added arbiter mechanism for correct usage of the SysClk measurement 
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         counters</td>
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>1.10.1</td>
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Renamed Power Management section to Low Power Callback section</td>
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Documentation update and clarification</td>
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td rowspan="5">1.10</td>
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated FLL parameter calculation</td>
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Support low frequency sources</td>
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 42


 161:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Added Cy_SysClk_PiloSetTrim() and Cy_SysclkPiloGetTrim() functions</td>
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Support PILO manual trims</td>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Made Cy_SysClk_FllLostLock() function dependent on SRSS v1</td>
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Feature is not supported in SRSS v1</td>
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated Cy_SysClk_DeepSleepCallback() to save/restore both FLL and PLL settings</td>
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The function should return when the lock is established or a timeout has occurred</td>
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>General documentation updates</td>
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td></td>
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>1.0</td>
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Initial version</td>
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td></td>
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * </table>
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_macros           Macros
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_enums           General Enumerated Types
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_returns         Function return values
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_eco             External Crystal Oscillator (ECO)
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The External Crystal Oscillator (ECO) is a clock source that consists
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   of an oscillator circuit that drives an external crystal through its
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   dedicated ECO pins. The ECO is a source clock that can be used to
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   source one or more clock paths (Refer to \ref group_sysclk_path_src).
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   These clock paths can then source the processors and peripherals in
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the device.
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The ECO relies on the presence of an external crystal. The pins
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   connected to this crystal must be configured to operate in analog
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   drive mode with HSIOM connection set to GPIO control (HSIOM_SEL_GPIO).
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_eco_funcs       Functions
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_path_src           Clock Path Source
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Clock paths are a series of multiplexers that allow a source clock
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   to drive multiple clocking resources down the chain. These paths are
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   used for active domain clocks that are not operational during chip 
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   deep-sleep, hibernate and off modes. Illustrated below is a diagram
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   of the clock paths for the PSoC 63 series, showing the first three
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   clock paths. The source clocks for these paths are highlighted in
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the red box.
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - IMO: 8 MHz Internal Main Oscillator (Default)
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 43


 218:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - EXTCLK: External clock (signal brought in through dedicated pins)
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - ECO: External Crystal Oscillator (requires external crystal on dedicated pins)
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - ALTHF: Select on-chip signals (e.g. BLE ECO)
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - Digital Signal (DSI): Digital signal from a UDB source
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Some clock paths such as path 0 and path 1 have additional resources
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   that can be utilized to provide a higher frequency clock. For example, 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   path 0 source clock can be used as the reference clock for the FLL and 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   path 1 source clock can be used as the reference clock for the PLL.
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_path_source.png)
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note The PDL driver cannot configure a clock path to use Digital Signal
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Interconnect (DSI) outputs as sources. This must be done through DSI
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   configuration tool such as PSoC Creator.
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_path_src_funcs     Functions
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_path_src_enums     Enumerated Types
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_fll             Frequency Locked Loop (FLL)
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The FLL is a clock generation circuit that can be used to produce a
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   higher frequency clock from a reference clock. The output clock exhibits
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   some characteristics of the reference clock such as the accuracy of the
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   source. However other attributes such as the clock phase are not preserved.
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The FLL is similar in purpose to a (Phase locked loop) PLL but they are
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   not equivalent.
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - They may have different frequency ranges.
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The FLL starts up (locks) faster and consumes less current than the PLL.
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The FLL accepts a source clock with lower frequency than PLL, such as the WCO (32 KHz). 
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The FLL does not lock phase. The hardware consist of a counter with a
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     current-controlled oscillator (CCO). The counter counts the number of output
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     clock edges in a reference clock period and adjusts the CCO until the
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     expected ratio is achieved (locked). After initial lock, the CCO is
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     adjusted dynamically to keep the ratio within tolerance. The lock tolerance
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     is user-adjustable.
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_fll.png)
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The SysClk driver supports two models for configuring the FLL. The first
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   model is to call the Cy_SysClk_FllConfigure() function, which calculates the 
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   necessary parameters for the FLL at run-time. This may be necessary for dynamic
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   run-time changes to the FLL. However this method is slow as it needs to perform 
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the calculation before configuring the FLL. The other model is to call 
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysClk_FllManualConfigure() function with pre-calculated parameter values. 
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This method is faster but requires prior knowledge of the necessary parameters.
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Consult the device TRM for the FLL calculation equations.
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_fll_funcs       Functions
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_fll_structs     Data Structures
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_fll_enums       Enumerated Types
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_pll             Phase Locked Loop (PLL)
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The PLL is a clock generation circuit that can be used to produce a
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   higher frequency clock from a reference clock. The output clock exhibits
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   characteristics of the reference clock such as the accuracy of the source
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 44


 275:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and its phase. The PLL is similar in purpose to a (Frequency locked loop) FLL
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   but they are not equivalent.
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - They may have different frequency ranges.
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The PLL starts up more slowly and consumes more current than the FLL.
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The PLL requires a higher frequency source clock than PLL. 
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_pll.png)
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The SysClk driver supports two models for configuring the PLL. The first
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   model is to call the Cy_SysClk_PllConfigure() function, which calculates the 
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   necessary parameters for the PLL at run-time. This may be necessary for dynamic
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   run-time changes to the PLL. However this method is slow as it needs to perform 
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the calculation before configuring the PLL. The other model is to call 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysClk_PllManualConfigure() function with pre-calculated parameter values. 
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This method is faster but requires prior knowledge of the necessary parameters.
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Consult the device TRM for the PLL calculation equations.
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pll_funcs       Functions
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pll_structs     Data Structures
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_ilo             Internal Low-Speed Oscillator (ILO)
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The ILO operates with no external components and outputs a stable clock at
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   32.768 kHz nominal. The ILO is relatively low power and low accuracy. It is 
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   available in all power modes and can be used as a source for the Backup domain clock.
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_backup.png)
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   To ensure the ILO remains active in Hibernate mode, and across power-on-reset
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   (POR) or brown out detect (BOD), firmware must call Cy_SysClk_IloHibernateOn(). 
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Additionally, the ILO clock can be trimmed to +/- 1.5% of nominal frequency using
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a higher precision clock source. Use the \ref group_sysclk_calclk API to measure 
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the current ILO frequency before trimming.
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note The ILO is always the source clock for the \ref group_wdt. Therefore:
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The WDT must be unlocked when making an ILO function call in the PDL
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - It is recommended to always have the ILO enabled
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_ilo_funcs       Functions
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_pilo            Precision Internal Low-Speed Oscillator (PILO)
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   PILO provides a higher accuracy 32.768 kHz clock than the \ref group_sysclk_ilo "ILO".
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   When periodically calibrated using a high-accuracy clock such as the
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_eco "ECO", the PILO can achieve 250 ppm accuracy of nominal frequency.
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The PILO is capable of operating in device Active, Sleep and Deep-Sleep power modes. 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   It is not available in Hibernate mode.
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The PILO can be used as a source for the \ref group_sysclk_clk_lf. However,
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   because PILO is disabled in Hibernate mode, RTC timers cannot operate in this mode
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   when clocked using the PILO. Instead, either the \ref group_sysclk_ilo "ILO" or
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_wco "WCO" should be used when hibernate operation is required. 
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_backup.png)
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Periodic calibration to a high-accuracy clock (such as ECO) is required to
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   maintain accuracy. The application should use the functions described in the 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 45


 332:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_calclk API to measure the current PILO frequency before trimming.
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pilo_funcs      Functions
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_calclk          Clock Measurement
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   These functions measure the frequency of a specified clock relative to a
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   reference clock. They are typically called in the following order:
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   1. Specify the measured clock, the count, and the reference clock
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   2. Start the counters
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   3. Wait for the measurement counter to finish counting
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   4. Retrieve the measured frequency
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note These functions may also be used as part of a clock trimming
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   process. Refer to the \ref group_sysclk_trim "Clock Trim" API.
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_calclk_funcs    Functions
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_calclk_enums    Enumerated Types
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_trim            Clock Trim (ILO, PILO)
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   These functions perform a single trim operation on the ILO or PILO. Each
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   function's parameter is the actual frequency of the clock. To measure the
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   frequency, use the functions described in the \ref group_sysclk_calclk API.
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   To trim the clock as close as possible to the target frequency, multiple
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   calls to the trim function may be needed. A typical usage example is to:
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   1. Call the clock measurement functions to get the actual frequency of the clock
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   2. Call the trim function, passing in the measured frequency
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   3. Repeat the above until the trim function reports that the clock is trimmed to within limits.
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_trim_funcs      Functions
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_pm              Low Power Callback
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Entering and exiting low power modes require compatible clock configurations
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   to be set before entering low power and restored upon wake-up and exit. The
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   SysClk driver provides a Cy_SysClk_DeepSleepCallback() function to support
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   deep-sleep mode entry. 
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This function can be called either by itself before initiating low-power mode
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   entry or it can be used in conjunction with the SysPm driver as a registered 
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   callback. To do so, register this function as a callback before calling 
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysPm_DeepSleep(). Specify \ref CY_SYSPM_DEEPSLEEP as the callback type, 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and call Cy_SysPm_RegisterCallback().
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note If the FLL or PLL source is the ECO, this function must be called.
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pm_funcs        Functions
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_wco             Watch Crystal Oscillator (WCO)
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The WCO is a highly accurate 32.768 kHz clock source capable of operating
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   in all power modes (excluding the Off mode). It is the primary clock source for
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the backup domain clock, which is used by the real-time clock (RTC). The 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   WCO can also be used as a source for the low-frequency clock to support other
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 46


 389:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   low power mode peripherals.
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_backup.png)
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The WCO requires the configuration of the dedicated WCO pins (SRSS_WCO_IN_PIN,
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   SRSS_WCO_OUT_PIN). These must be configured as Analog Hi-Z drive modes and the
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   HSIOM selection set to GPIO. The WCO can also be used in bypass mode, where
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   an external 32.768 kHz square wave is brought in directly through the 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   SRSS_WCO_OUT_PIN pin.
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Some devices support a built-in clock supervisor (CSV) in the WCO. The clock
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   supervisor detects if the WCO has been lost; that is, the WCO is no longer 
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   producing clock pulses. The CSV does this by checking to ensure there is at 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   least one WCO clock pulse within a certain time window. The ILO or PILO can be
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the supervising clock. Firmware can configure the CSV to trigger a fault,
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a reset, or both after specified cycles of the supervising clock.
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_wco_funcs       Functions
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_wco_structs     Data Structures
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_wco_enums       Enumerated Types
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_hf          High-Frequency Clocks
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Multiple high frequency clocks (CLK_HF) are available in the device. For example,
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   PSoC 63 series has five high-frequency root clocks. Each CLK_HF has a particular
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   connection and chip-specific destination on the device.
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |Name     |Description                                             |
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |:--------|:-------------------------------------------------------|
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[0]| Root clock for CPUs, PERI, and AHB infrastructure      |
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[1]| Root clock for the PDM/PCM and I2S audio subsystem     |
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[2]| Root clock for the Serial Memory Interface subsystem   |
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[3]| Root clock for USB communications                      |
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[4]| Clock output on clk_ext pin (when used as an output)   |
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_hf.png)
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Note this is a particular example. The actual tree may vary depending on the device series.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Consult the Technical Reference Manual for your device for details.
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   High frequency clocks are sourced by path clocks, which should be configured
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   first. An exception to this rule is CLK_HF[0], which cannot be disabled. 
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This divided clock drives the core processors and the peripherals in the system.
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   In order to update its clock source, CLK_HF[0] source must be selected without
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   disabling the clock.
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_hf_dist.png)
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Some devices support a clock supervisor (CSV) for each root clock. These
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   can detect frequency loss, or monitor that the clock frequency stays within
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a specified range. The possible supervising clocks are IMO, ECO, or ALTHF. 
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Loss detection and frequency monitoring can be enabled or disabled independently.
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Each has its own programmable action that occurs on detection of an error.
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_hf_funcs    Functions
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_hf_structs  Data Structures
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_hf_enums    Enumerated Types
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 47


 446:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_fast        Fast Clock
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The fast clock drives the "fast" processor (e.g. Cortex-M4 processor in PSoC 6).
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This clock is sourced by CLK_HF[0] (\ref group_sysclk_clk_hf "HF Clocks").
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   A divider value of 1~256 can be used to further divide the CLK_HF[0] to a
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   desired clock speed for the processor.
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_fast.png)
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_fast_funcs  Functions
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_peri        Peripheral Clock
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The peripheral clock is a divided clock of CLK_HF0 (\ref group_sysclk_clk_hf "HF Clocks").
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   It is the source clock for the \ref group_sysclk_clk_slow, and most active domain
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   peripheral clocks (\ref group_sysclk_clk_peripheral). A divider value of 1~256 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   can be used to further divide the CLK_HF[0] to a desired clock speed for the peripherals.
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_peri.png)
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_peri_funcs  Functions
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_peripheral  Peripherals Clock Dividers
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   There are multiple peripheral clock dividers that, in effect, create 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   multiple separate peripheral clocks. The available dividers vary per device 
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   series. As an example, for the PSoC 63 series there are 29 dividers:
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - eight 8-bit dividers
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - sixteen 16-bit dividers
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - four fractional 16.5-bit dividers (16 integer bits, 5 fractional bits)
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - one fractional 24.5-bit divider (24 integer bits, 5 fractional bits)
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The 8-bit and 16-bit dividers are integer dividers. A divider value of 1 
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   means the output frequency matches the input frequency (that is, there is
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   no change). Otherwise the frequency is divided by the value of the divider.
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   For example, if the input frequency is 50 MHz, and the divider is value 10,
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the output frequency is 5 MHz.
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The five fractional bits supports further precision in 1/32nd increments. For
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   example, a divider with an integer value of 3 and a fractional value of
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   4 (4/32) results in a divider of 3.125. Fractional dividers are useful when
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a high-precision clock is required, for example, for a UART/SPI serial
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   interface.
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_peri_divs.png)
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Each peripheral can connect to any one of the programmable dividers. A
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   particular peripheral clock divider can drive multiple peripherals.
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The SysClk driver also supports phase aligning two peripheral clock dividers using
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysClk_PeriphEnablePhaseAlignDivider(). Alignment works for both integer
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and fractional dividers. The divider to which a second divider is aligned
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   must already be enabled.
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 48


 503:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_peripheral_funcs Functions
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_peripheral_enums Enumerated Types
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_slow        Slow Clock
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The slow clock is the source clock for the "slow" processor (e.g. Cortex-M0+ in PSoC 6).
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This clock is a divided version of the \ref group_sysclk_clk_peri, which in turn is 
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a divided version of CLK_HF[0] (\ref group_sysclk_clk_hf "HF Clocks"). A divider 
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   value of 1~256 can be used to further divide the Peri clock to a desired clock speed
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   for the processor.
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_slow.png)
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_slow_funcs  Functions
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_lf          Low-Frequency Clock
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The low-frequency clock is the source clock for the \ref group_mcwdt
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and can be the source clock for \ref group_sysclk_clk_bak, which drives the
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_rtc.
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The low-frequency clock has three possible source clocks:
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_ilo "ILO", \ref group_sysclk_pilo "PILO", and
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_wco "WCO".
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_lf.png)
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_lf_funcs    Functions
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_lf_enums    Enumerated Types
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_timer       Timer Clock
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The timer clock can be a source for the alternative clock driving 
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the \ref group_arm_system_timer. It can also be used as a reference clock 
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   for a counter in the \ref group_energy_profiler "Energy Profiler".
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The timer clock is a divided clock of either the IMO or CLK_HF[0]
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   (\ref group_sysclk_clk_hf "HF Clocks").
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_timer_funcs Functions
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_timer_enums Enumerated Types
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_pump        Pump Clock
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The pump clock is a clock source used to provide analog precision in low voltage
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   applications. Depending on the usage scenario, it may be required to drive the
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   internal voltage pump for the Continuous Time Block mini (CTBm) in the analog 
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   subsystem. The pump clock is a divided clock of one of the clock paths 
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   (\ref group_sysclk_path_src).
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_pump_funcs  Functions
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_pump_enums  Enumerated Types
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_bak         Backup Domain Clock
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The backup domain clock drives the \ref group_rtc.
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This clock has two possible source clocks: \ref group_sysclk_wco "WCO"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 49


 560:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   or the \ref group_sysclk_clk_lf. In turn the low frequency clock is sourced by
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_ilo "ILO", \ref group_sysclk_pilo "PILO", or
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_wco "WCO". Typically the ILO is not suitable as an RTC source,
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   because of its low accuracy. However the ILO does operate in hibernate mode and
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   may be used as an alternative to the WCO with a tradeoff in precision.
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_bak_funcs   Functions
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_bak_enums   Enumerated Types
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #if !defined(CY_SYSCLK_H)
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_H
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include <stdbool.h>
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_device.h"
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_device_headers.h"
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_syslib.h"
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_syspm.h"
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #if defined(__cplusplus)
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** extern "C" {
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #endif /* __cplusplus */
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_macros
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Driver major version */
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define  CY_SYSCLK_DRV_VERSION_MAJOR   2
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Driver minor version */
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define  CY_SYSCLK_DRV_VERSION_MINOR   0
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Sysclk driver identifier */
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ID   CY_PDL_DRV_ID(0x12U)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_macros */
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_returns
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Defines general-purpose function return values. */
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_SUCCESS       = 0u, /**< Command completed with no errors */
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_BAD_PARAM     = (CY_SYSCLK_ID | CY_PDL_STATUS_ERROR | 1U), /**< Invalid function inpu
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_TIMEOUT       = (CY_SYSCLK_ID | CY_PDL_STATUS_ERROR | 2U), /**< Timeout occurred */
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_INVALID_STATE = (CY_SYSCLK_ID | CY_PDL_STATUS_ERROR | 3U)  /**< Clock is in an invali
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_sysclk_status_t;
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_returns */
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \cond INTERNAL */
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* Calculate a / b with rounding to the nearest integer. a and b must have the same sign. */
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_DIV_ROUND(a, b) (((a) + ((b) / 2u)) / (b))
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* Calculate a / b with rounding up if remainder != 0. a and b must both be positive. */
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_DIV_ROUNDUP(a, b) ((((a) - 1U) / (b)) + 1U)
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 50


 617:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \endcond */
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    ECO SECTION    ============================ */
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_macros
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_ecostatus ECO status
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Constants used for expressing ECO status.
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ECOSTAT_AMPLITUDE  0UL /**< \brief ECO does not have sufficient amplitude */
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ECOSTAT_INACCURATE 1UL /**< \brief ECO may not be meeting accuracy and duty cycle
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ECOSTAT_STABLE     2UL /**< \brief ECO has fully stabilized */
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} */
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_macros */
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_eco_funcs
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_EcoConfigure(uint32_t freq, uint32_t cLoad, uint32_t esr, uint32_t 
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_EcoEnable(uint32_t timeoutus);
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_EcoDisable(void);
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_EcoGetStatus(void);
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_EcoDisable
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the external crystal oscillator (ECO). This function should not be
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * called if the ECO is sourcing clkHf[0].
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_EcoDisable
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_EcoDisable(void)
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_ECO_CONFIG &= (uint32_t)~_VAL2FLD(SRSS_CLK_ECO_CONFIG_ECO_EN, 1U); /* 0 = disable */
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_EcoGetStatus
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the current status of the external crystal oscillator (ECO).
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 51


 674:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_ECOSTAT_AMPLITUDE = ECO does not have sufficient amplitude<br>
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_ECOSTAT_INACCURATE = ECO has sufficient amplitude but may not be meeting accuracy and d
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_ECOSTAT_STABLE = ECO has fully stabilized
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_EcoGetStatus
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_EcoGetStatus(void)
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t retVal = (SRSS_CLK_ECO_STATUS & (SRSS_CLK_ECO_STATUS_ECO_OK_Msk | SRSS_CLK_ECO_STATUS_
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* if ECO is not ready, just report the ECO_OK bit. Otherwise report 2 = ECO ready */
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return ((0UL == (retVal & SRSS_CLK_ECO_STATUS_ECO_READY_Msk)) ? retVal : CY_SYSCLK_ECOSTAT_STAB
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_eco_funcs */
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ====================    INPUT MULTIPLEXER SECTION    ===================== */
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_path_src_enums
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Input multiplexer clock sources
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_IMO    =     0U, /**< Select the IMO as the output of the path mux */
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_EXT    =     1U, /**< Select the EXT as the output of the path mux */
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ECO    =     2U, /**< Select the ECO as the output of the path mux */
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ALTHF  =     3U, /**< Select the ALTHF as the output of the path mux.
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the ALTHF clock source is available on use
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_DSIMUX =     4U, /**< Select the DSI MUX output as the output of the path 
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_DSI    = 0x100U, /**< Select a DSI signal (0 - 15) as the output of the DS
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the DSI clock sources are available on use
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ILO    = 0x110U, /**< Select the ILO (16) as the output of the DSI mux and
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_WCO    = 0x111U, /**< Select the WCO (17) as the output of the DSI mux and
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ALTLF  = 0x112U, /**< Select the ALTLF (18) as the output of the DSI mux a
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the ALTLF clock sources in available on us
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_PILO   = 0x113U  /**< Select the PILO (19) as the output of the DSI mux an
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the PILO clock sources in available on use
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkpath_in_sources_t;
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_path_src_enums */
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_path_src_funcs
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_ClkPathSetSource(uint32_t clkPath, cy_en_clkpath_in_sources_t sourc
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_clkpath_in_sources_t Cy_SysClk_ClkPathGetSource(uint32_t clkPath);
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_path_src_funcs */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 52


 731:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    FLL SECTION    ============================ */
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_fll_enums
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** FLL and PLL output mode.
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See registers CLK_FLL_CONFIG3 and CLK_PLL_CONFIG0, bits BYPASS_SEL.
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_AUTO   = 0U, /**< Output FLL/PLL input source when not locked, and FLL/
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_AUTO1  = 1U, /**< Same as AUTO */
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_INPUT  = 2U, /**< Output FLL/PLL input source regardless of lock status
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT = 3U  /**< Output FLL/PLL output regardless of lock status. This
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_fll_pll_output_mode_t;
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** FLL current-controlled oscillator (CCO) frequency ranges.
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See register CLK_FLL_CONFIG4, bits CCO_RANGE.
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE0, /**< Target frequency is in range  48 -  64 MHz. */
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE1, /**< Target frequency is in range  64 -  85 MHz. */
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE2, /**< Target frequency is in range  85 - 113 MHz. */
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE3, /**< Target frequency is in range 113 - 150 MHz. */
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE4  /**< Target frequency is in range 150 - 200 MHz. */
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_fll_cco_ranges_t;
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_fll_enums */
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_fll_structs
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Structure containing information for manual configuration of FLL.
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t                    fllMult;         /**< CLK_FLL_CONFIG  register, FLL_MULT bits */
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    refDiv;          /**< CLK_FLL_CONFIG2 register, FLL_REF_DIV bits */
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_cco_ranges_t      ccoRange;        /**< CLK_FLL_CONFIG4 register, CCO_RANGE bits */
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool                        enableOutputDiv; /**< CLK_FLL_CONFIG  register, FLL_OUTPUT_DIV bit 
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    lockTolerance;   /**< CLK_FLL_CONFIG2 register, LOCK_TOL bits */
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     igain;           /**< CLK_FLL_CONFIG3 register, FLL_LF_IGAIN bits *
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     pgain;           /**< CLK_FLL_CONFIG3 register, FLL_LF_PGAIN bits *
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    settlingCount;   /**< CLK_FLL_CONFIG3 register, SETTLING_COUNT bits
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_pll_output_mode_t outputMode;      /**< CLK_FLL_CONFIG3 register, BYPASS_SEL bits */
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    cco_Freq;        /**< CLK_FLL_CONFIG4 register, CCO_FREQ bits */
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_fll_manual_config_t;
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_fll_structs */
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_fll_funcs
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 53


 788:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_FllConfigure(uint32_t inputFreq, uint32_t outputFreq, cy_en_fll_pll
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_FllManualConfigure(const cy_stc_fll_manual_config_t *config);
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** void Cy_SysClk_FllGetConfiguration(cy_stc_fll_manual_config_t *config);
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_FllEnable(uint32_t timeoutus);
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_FllLocked(void);
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_FllDisable(void);
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_FllLocked
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports whether the FLL is locked first time during FLL starting.
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Intended to be used with \ref Cy_SysClk_FllEnable with zero timeout.
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not locked<br>
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = locked
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The unlock occurrence may appear during FLL normal operation, so this function 
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * is not recommended to check the FLL normal operation stability.
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_FllLocked
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_FllLocked(void)
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(SRSS_CLK_FLL_STATUS_LOCKED, SRSS_CLK_FLL_STATUS));
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_FllDisable
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the FLL and the CCO.
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the FLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_FllDisable
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_FllDisable(void)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_FLL_CONFIG  &= ~SRSS_CLK_FLL_CONFIG_FLL_ENABLE_Msk;
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 54


 845:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_FLL_CONFIG4 &= ~SRSS_CLK_FLL_CONFIG4_CCO_ENABLE_Msk;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return CY_SYSCLK_SUCCESS;
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_fll_funcs */
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    PLL SECTION    ============================ */
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pll_structs
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Structure containing information for configuration of a PLL.
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t                    inputFreq;  /**< frequency of PLL source, in Hz */
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t                    outputFreq; /**< frequency of PLL output, in Hz */
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool                        lfMode;     /**< CLK_PLL_CONFIG register, PLL_LF_MODE bit */
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_pll_output_mode_t outputMode; /**< CLK_PLL_CONFIG register, BYPASS_SEL bits */
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_pll_config_t;
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Structure containing information for manual configuration of a PLL.
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     feedbackDiv;  /**< CLK_PLL_CONFIG register, FEEDBACK_DIV (P) bits *
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     referenceDiv; /**< CLK_PLL_CONFIG register, REFERENCE_DIV (Q) bits 
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     outputDiv;    /**< CLK_PLL_CONFIG register, OUTPUT_DIV bits */
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool                        lfMode;       /**< CLK_PLL_CONFIG register, PLL_LF_MODE bit */
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_pll_output_mode_t outputMode;   /**< CLK_PLL_CONFIG register, BYPASS_SEL bits */
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_pll_manual_config_t;
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pll_structs */
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pll_funcs
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllConfigure(uint32_t clkPath, const cy_stc_pll_config_t *config);
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllManualConfigure(uint32_t clkPath, const cy_stc_pll_manual_config
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllGetConfiguration(uint32_t clkPath, cy_stc_pll_manual_config_t *c
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllEnable(uint32_t clkPath, uint32_t timeoutus);
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLocked(uint32_t clkPath);
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLostLock(uint32_t clkPath);
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PllDisable(uint32_t clkPath);
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PllLocked
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports whether or not the selected PLL is locked.
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkPath Selects which PLL to check. 1 is the first PLL; 0 is invalid.
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not locked<br>
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 55


 902:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = locked
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PllLocked
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLocked(uint32_t clkPath)
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     clkPath--; /* to correctly access PLL config and status registers structures */
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkPath < CY_SRSS_NUM_PLL);
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(SRSS_CLK_PLL_STATUS_LOCKED, SRSS_CLK_PLL_STATUS[clkPath]));
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PllLostLock
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports whether or not the selected PLL lost its lock since the last time this
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * function was called. Clears the lost lock indicator.
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkPath Selects which PLL to check. 1 is the first PLL; 0 is invalid.
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = did not lose lock<br>
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = lost lock
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PllLostLock
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLostLock(uint32_t clkPath)
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     clkPath--; /* to correctly access PLL config and status registers structures */
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkPath < CY_SRSS_NUM_PLL);
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool retVal = _FLD2BOOL(SRSS_CLK_PLL_STATUS_UNLOCK_OCCURRED, SRSS_CLK_PLL_STATUS[clkPath]);
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* write a 1 to clear the unlock occurred bit */
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PLL_STATUS[clkPath] = SRSS_CLK_PLL_STATUS_UNLOCK_OCCURRED_Msk;
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PllDisable
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the selected PLL.
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkPath Selects which PLL to disable. 1 is the first PLL; 0 is invalid.
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Error / status code:<br>
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_SUCCESS - PLL successfully disabled<br>
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_BAD_PARAM - invalid clock path number
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 56


 959:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is increasing.
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PllDisable
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PllDisable(uint32_t clkPath)
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     clkPath--; /* to correctly access PLL config and status registers structures */
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (clkPath < CY_SRSS_NUM_PLL)
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         /* First bypass PLL */
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[clkPath], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, CY_SYSCLK_FL
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         /* Wait at least 6 PLL clock cycles */
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         Cy_SysLib_DelayUs(1U);
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         /* And now disable the PLL itself */
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_PLL_CONFIG[clkPath] &= ~SRSS_CLK_PLL_CONFIG_ENABLE_Msk;
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pll_funcs */
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    ILO SECTION    ============================ */
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_ilo_funcs
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloEnable(void);
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_IloDisable(void);
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloHibernateOn(bool on);
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_IloEnable
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the ILO.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note The watchdog timer (WDT) must be unlocked before calling this function.
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_IloEnable
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloEnable(void)
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_ILO_CONFIG |= SRSS_CLK_ILO_CONFIG_ENABLE_Msk;
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 57


1016:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_IloDisable
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the ILO. ILO can't be disabled if WDT is enabled.
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Error / status code:<br>
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_SUCCESS - ILO successfully disabled<br>
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_INVALID_STATE - Cannot disable the ILO if the WDT is enabled.
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note The watchdog timer (WDT) must be unlocked before calling this function.
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Do not call this function if the WDT is enabled, because the WDT is clocked by
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the ILO.
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_IloDisable
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_IloDisable(void)
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_INVALID_STATE;
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (!_FLD2BOOL(SRSS_WDT_CTL_WDT_EN, SRSS_WDT_CTL)) /* if disabled */
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_ILO_CONFIG &= ~SRSS_CLK_ILO_CONFIG_ENABLE_Msk;
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return retVal;
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_IloHibernateOn
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Controls whether the ILO stays on during a hibernate, or through an XRES or
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * brown-out detect (BOD) event.
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param on
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = ILO stays on during hibernate or across XRES/BOD.<br> 
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = ILO turns off for hibernate or XRES/BOD.
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note Writes to the register/bit are ignored if the watchdog (WDT) is locked.
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_IloHibernateOn
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloHibernateOn(bool on)
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(SRSS_CLK_ILO_CONFIG, SRSS_CLK_ILO_CONFIG_ILO_BACKUP, (uint32_t)on);
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_ilo_funcs */
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    PILO SECTION    =========================== */
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 58


1073:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pilo_funcs
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloEnable(void);
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloDisable(void);
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloSetTrim(uint32_t trimVal);
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PiloGetTrim(void);
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloEnable
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the PILO. 
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note This function blocks for 1 millisecond between enabling the PILO and 
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * releasing the PILO reset.
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PiloEnable
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloEnable(void)
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PILO_CONFIG |= _VAL2FLD(SRSS_CLK_PILO_CONFIG_PILO_EN, 1U); /* 1 = enable */
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     Cy_SysLib_Delay(1U/*msec*/);
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* release the reset and enable clock output */
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PILO_CONFIG |= SRSS_CLK_PILO_CONFIG_PILO_RESET_N_Msk |
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                             SRSS_CLK_PILO_CONFIG_PILO_CLK_EN_Msk;
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloDisable
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the PILO.
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PiloDisable
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloDisable(void)
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* Clear PILO_EN, PILO_RESET_N, and PILO_CLK_EN bitfields. This disables the
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****        PILO and holds the PILO in a reset state. */
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PILO_CONFIG &= (uint32_t)~(SRSS_CLK_PILO_CONFIG_PILO_EN_Msk      |
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                         SRSS_CLK_PILO_CONFIG_PILO_RESET_N_Msk |
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                         SRSS_CLK_PILO_CONFIG_PILO_CLK_EN_Msk);
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloSetTrim
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the PILO trim bits, which adjusts the PILO frequency. This is typically
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * done after measuring the PILO frequency; see \ref Cy_SysClk_StartClkMeasurementCounters().
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 59


1130:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PiloSetTrim
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloSetTrim(uint32_t trimVal)
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(SRSS_CLK_PILO_CONFIG, SRSS_CLK_PILO_CONFIG_PILO_FFREQ, trimVal);
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloGetTrim
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the current PILO trim bits value.
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Refer to the Cy_SysClk_PiloSetTrim() function usage.
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PiloGetTrim(void)
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2VAL(SRSS_CLK_PILO_CONFIG_PILO_FFREQ, SRSS_CLK_PILO_CONFIG));
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pilo_funcs */
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ====================    CLOCK MEASUREMENT SECTION    ===================== */
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_calclk_enums
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Defines all possible clock sources. */
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_NC =            0U,
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ILO =           1U,
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_WCO =           2U,
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_BAK =           3U,
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ALTLF =         4U,
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_LFCLK =         5U,
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_IMO =           6U,
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PILO =          8U,
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_FAST_CLKS =     0x100U,
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ECO =           0x101U,
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_EXT =           0x102U,
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ALTHF =         0x103U,
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_TIMERCLK =      0x104U,
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH_CLKS =     0x500U,
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH0 =         0x500U,
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH1 =         0x501U,
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH2 =         0x502U,
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH3 =         0x503U,
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH4 =         0x504U,
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH5 =         0x505U,
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH6 =         0x506U,
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 60


1187:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH7 =         0x507U,
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH8 =         0x508U,
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH9 =         0x509U,
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH10 =        0x50AU,
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH11 =        0x50BU,
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH12 =        0x50CU,
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH13 =        0x50DU,
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH14 =        0x50EU,
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH15 =        0x50FU,
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHFS =        0x600U,
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF0 =        0x600U,
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF1 =        0x601U,
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF2 =        0x602U,
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF3 =        0x603U,
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF4 =        0x604U,
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF5 =        0x605U,
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF6 =        0x606U,
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF7 =        0x607U,
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF8 =        0x608U,
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF9 =        0x609U,
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF10 =       0x60AU,
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF11 =       0x60BU,
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF12 =       0x60CU,
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF13 =       0x60DU,
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF14 =       0x60EU,
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF15 =       0x60FU,
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_LAST_CLK =      0x610U
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_meas_clks_t;
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_calclk_enums */
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_calclk_funcs
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_StartClkMeasurementCounters(cy_en_meas_clks_t clock1, uint32_t coun
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_ClkMeasurementCountersDone(void);
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** uint32_t Cy_SysClk_ClkMeasurementCountersGetFreq(bool measuredClock, uint32_t refClkFreq);
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkMeasurementCountersDone
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Checks if clock measurement counting is done, that is, counter1 has counted down
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * to zero. Call \ref Cy_SysClk_StartClkMeasurementCounters() before calling this function.
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Status of calibration counters:<br>
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = done<br>
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not done
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Refer to the Cy_SysClk_StartClkMeasurementCounters() function usage.
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_ClkMeasurementCountersDone(void)
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE, SRSS_CLK_CAL_CNT1));
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 61


1244:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_calclk_funcs */
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ==========================    TRIM SECTION    ============================ */
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_trim_funcs
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** int32_t Cy_SysClk_IloTrim(uint32_t iloFreq);
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** int32_t Cy_SysClk_PiloTrim(uint32_t piloFreq);
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_trim_funcs */
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ======================    POWER MANAGEMENT SECTION    ==================== */
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pm_funcs
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_syspm_status_t Cy_SysClk_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams, cy
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pm_funcs */
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    WCO SECTION    ============================ */
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_wco_enums
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** WCO bypass modes */
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_NOT_BYPASSED = 0u, /**< WCO is not bypassed crystal is used */
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_BYPASSED = 1U      /**< WCO is bypassed external clock must be supplied  on XTAL 
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_wco_bypass_modes_t;
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** WCO CSV supervisor clock selections */
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_CSV_SUPERVISOR_ILO,   /**< WCO CSV supervisor clock source is the ILO */
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_CSV_SUPERVISOR_ALTLF, /**< WCO CSV supervisor clock source is the alternate low-f
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_CSV_SUPERVISOR_PILO   /**< WCO CSV supervisor clock source is the PILO */
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_wco_csv_supervisor_clock_t;
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Clock supervisor clock loss window. There must be one clock of the supervised
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clock within this many clocks of the supervising clock.
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See registers CLK_CSV_HF_CTL and CLK_CSV_WCO_CTL, bitfield CSV_LOSS_WINDOW.
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_4_CYCLES =   0u, /**< 1 clock must be seen within 4 cycles of the supervisin
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_8_CYCLES =   1U, /**< 1 clock must be seen within 8 cycles of the supervisin
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 62


1301:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_16_CYCLES =  2u, /**< 1 clock must be seen within 16 cycles of the supervisi
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_32_CYCLES =  3u, /**< 1 clock must be seen within 32 cycles of the supervisi
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_64_CYCLES =  4u, /**< 1 clock must be seen within 64 cycles of the supervisi
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_128_CYCLES = 5u, /**< 1 clock must be seen within 128 cycles of the supervis
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_256_CYCLES = 6u, /**< 1 clock must be seen within 256 cycles of the supervis
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_512_CYCLES = 7u  /**< 1 clock must be seen within 512 cycles of the supervis
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_csv_loss_window_t;
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Clock supervisor error actions. See register CLK_CSV_HF_CTL[CSV_FREQ_ACTION and CSV_LOSS_ACTION].
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_IGNORE = 0u,     /**< Ignore the error reported by the clock supervisor. */
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_FAULT = 1U,      /**< Trigger a fault when an error is reported by the cloc
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_RESET = 2u,      /**< Trigger a reset when an error is reported by the cloc
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_FAULT_RESET = 3u /**< Trigger a fault then reset when an error is reported 
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_csv_error_actions_t;
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_wco_enums */
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_wco_structs
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * This structure is used to configure the clock supervisor for the WCO.
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_wco_csv_supervisor_clock_t supervisorClock; /**< supervisor clock selection */
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool enableLossDetection;                         /**< 1= enabled, 0= disabled. Note that if lo
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_loss_window_t lossWindow;               /**< \ref cy_en_csv_loss_window_t */
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_error_actions_t lossAction;             /**< \ref cy_en_csv_error_actions_t */
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_wco_csv_config_t;
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_wco_structs */
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_wco_funcs
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_WcoEnable(uint32_t timeoutus);
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_WcoOkay(void);
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoDisable(void);
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoBypass(cy_en_wco_bypass_modes_t bypass);
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoEnable
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the WCO.
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param timeoutus amount of time in microseconds to wait for the WCO to be ready.
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * If WCO is not ready, WCO is stopped. To avoid waiting for WCO ready set this to 0,
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * and manually check if WCO is okay using \ref Cy_SysClk_WcoOkay.
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Error / status code:<br>
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 63


1358:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_SUCCESS - WCO successfully enabled<br>
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_TIMEOUT - Timeout waiting for WCO to stabilize
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoEnable
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_WcoEnable(uint32_t timeoutus)
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t rtnval = CY_SYSCLK_TIMEOUT;
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* first set the WCO enable bit */
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     BACKUP_CTL |= BACKUP_CTL_WCO_EN_Msk;
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* now do the timeout wait for STATUS, bit WCO_OK */
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     for (; (Cy_SysClk_WcoOkay() == false) && (0UL != timeoutus); timeoutus--)
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         Cy_SysLib_DelayUs(1U);
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (0UL != timeoutus)
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         rtnval = CY_SYSCLK_SUCCESS;
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (rtnval);
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoOkay
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the status of the WCO_OK bit.
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = okay<br>
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not okay
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoOkay
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_WcoOkay(void)
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(BACKUP_STATUS_WCO_OK, BACKUP_STATUS));
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoDisable
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the WCO.
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoDisable
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoDisable(void)
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 64


1415:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     BACKUP_CTL &= (uint32_t)~BACKUP_CTL_WCO_EN_Msk;
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoBypass
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets whether the WCO is bypassed or not. If it is bypassed, then a 32-kHz clock
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * must be provided on the wco_out pin.
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param bypass \ref cy_en_wco_bypass_modes_t
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoBypass
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoBypass(cy_en_wco_bypass_modes_t bypass)
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(BACKUP_CTL, BACKUP_CTL_WCO_BYPASS, bypass);
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_wco_funcs */
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* =========================    clkHf[n] SECTION    ========================= */
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_hf_enums
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Selects which clkHf input, or root mux, to configure.
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See CLK_ROOT_SELECT registers, bits ROOT_MUX.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Used with functions \ref Cy_SysClk_ClkHfSetSource and \ref Cy_SysClk_ClkHfGetSource.
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH0  = 0U,  /**< clkHf input is Clock Path 0 */
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH1  = 1U,  /**< clkHf input is Clock Path 1 */
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH2  = 2U,  /**< clkHf input is Clock Path 2 */
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH3  = 3U,  /**< clkHf input is Clock Path 3 */
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH4  = 4U,  /**< clkHf input is Clock Path 4 */
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH5  = 5U,  /**< clkHf input is Clock Path 5 */
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH6  = 6U,  /**< clkHf input is Clock Path 6 */
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH7  = 7U,  /**< clkHf input is Clock Path 7 */
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH8  = 8U,  /**< clkHf input is Clock Path 8 */
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH9  = 9U,  /**< clkHf input is Clock Path 9 */
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH10 = 10U, /**< clkHf input is Clock Path 10 */
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH11 = 11U, /**< clkHf input is Clock Path 11 */
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH12 = 12U, /**< clkHf input is Clock Path 12 */
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH13 = 13U, /**< clkHf input is Clock Path 13 */
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH14 = 14U, /**< clkHf input is Clock Path 14 */
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH15 = 15U, /**< clkHf input is Clock Path 15 */
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkhf_in_sources_t;
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 65


1472:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clkHf divider values. See CLK_ROOT_SELECT registers, bits ROOT_DIV.
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Used with functions \ref Cy_SysClk_ClkHfSetDivider and \ref Cy_SysClk_ClkHfGetDivider.
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_NO_DIVIDE   = 0U,    /**< don't divide clkHf. */
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_DIVIDE_BY_2 = 1U,    /**< divide clkHf by 2 */
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_DIVIDE_BY_4 = 2U,    /**< divide clkHf by 4 */
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_DIVIDE_BY_8 = 3U     /**< divide clkHf by 8 */
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkhf_dividers_t;
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clkHf clock supervisor input sources. See register CLK_CSV_HF_CTL[CSV_MUX].
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_CSV_SUPERVISOR_IMO   = 0U,  /**< Supervising clock is the IMO. */
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_CSV_SUPERVISOR_EXT   = 1U,  /**< Supervising clock is the external clock */
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_CSV_SUPERVISOR_ALTHF = 2U   /**< Supervising clock is clk_althf */
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkhf_csv_supervisor_clock_t;
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_hf_enums */
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_hf_structs
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{SupervisingWindow
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * This structure is used to configure the clock supervisor for clkHf.
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_clkhf_csv_supervisor_clock_t supervisorClock; /**< \ref cy_en_clkhf_csv_supervisor_clock_
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t supervisingWindow;                         /**< Number of supervising clock cycles */
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool enableFrequencyFaultDetection;                 /**< 1= enabled, 0= disabled */
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t frequencyLowerLimit;                       /**< Lowest frequency in kHz that supervise
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t frequencyUpperLimit;                       /**< Highest frequency in kHz that supervis
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_error_actions_t frequencyAction;          /**< \ref cy_en_csv_error_actions_t */
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool enableLossDetection;                           /**< 1= enabled, 0= disabled */
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_loss_window_t lossWindow;                 /**< \ref cy_en_csv_loss_window_t */
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_error_actions_t lossAction;               /**< \ref cy_en_csv_error_actions_t */
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_clkhf_csv_config_t;
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_hf_structs */
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_hf_funcs
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfEnable(uint32_t clkHf);
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfDisable(uint32_t clkHf);
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetSource(uint32_t clkHf, cy_en_clkhf_in_sourc
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_in_sources_t Cy_SysClk_ClkHfGetSource(uint32_t clkHf);
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetDivider(uint32_t clkHf, cy_en_clkhf_divider
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_dividers_t Cy_SysClk_ClkHfGetDivider(uint32_t clkHf);
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 66


1529:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfEnable
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the selected clkHf.
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf Selects which clkHf to enable.
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfEnable
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfEnable(uint32_t clkHf)
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (clkHf < CY_SRSS_NUM_HFROOT)
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_ROOT_SELECT[clkHf] |= SRSS_CLK_ROOT_SELECT_ENABLE_Msk;
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfDisable
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the selected clkHf.
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf Selects which clkHf to enable.
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note clkHf[0] cannot be disabled.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfDisable
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfDisable(uint32_t clkHf)
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((0UL < clkHf) /* prevent CLK_HF0 disabling */
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****            && (clkHf < CY_SRSS_NUM_HFROOT))
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_ROOT_SELECT[clkHf] &= ~SRSS_CLK_ROOT_SELECT_ENABLE_Msk;
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfSetSource
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Selects the source of the selected clkHf.
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 67


1586:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf mux to configure.
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param source \ref cy_en_clkhf_in_sources_t
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is increasing.
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is decreasing.
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetSource
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1609:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetSource(uint32_t clkHf, cy_en_clkhf_in_sourc
1610:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1611:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1612:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((clkHf < CY_SRSS_NUM_HFROOT) && (source <= CY_SYSCLK_CLKHF_IN_CLKPATH15))
1613:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1614:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_REG32_CLR_SET(SRSS_CLK_ROOT_SELECT[clkHf], SRSS_CLK_ROOT_SELECT_ROOT_MUX, source);
1615:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1616:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1617:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1618:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1619:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1620:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1621:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfGetSource
1622:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1623:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1624:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the source of the selected clkHf.
1625:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1626:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf to get the source of.
1627:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1628:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_clkhf_in_sources_t
1629:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1630:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1631:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetSource
1632:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1633:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1634:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_in_sources_t Cy_SysClk_ClkHfGetSource(uint32_t clkHf)
1635:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1636:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkHf < CY_SRSS_NUM_HFROOT);
1637:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (cy_en_clkhf_in_sources_t)(_FLD2VAL(SRSS_CLK_ROOT_SELECT_ROOT_MUX, SRSS_CLK_ROOT_SELECT[
1638:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1639:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1640:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1641:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfSetDivider
1642:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 68


1643:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1644:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the pre-divider for a clkHf.
1645:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1646:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf divider to configure.
1647:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1648:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param divider \ref cy_en_clkhf_dividers_t
1649:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1650:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1651:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1652:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note Also call \ref Cy_SysClk_ClkHfSetSource to set the clkHf source.
1653:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1654:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1655:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
1656:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
1657:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1658:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1659:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
1660:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is increasing.
1661:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1662:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
1663:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
1664:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is decreasing.
1665:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1666:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1667:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetDivider
1668:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1669:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1670:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetDivider(uint32_t clkHf, cy_en_clkhf_divider
1671:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1672:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1673:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((clkHf < CY_SRSS_NUM_HFROOT) && (divider <= CY_SYSCLK_CLKHF_DIVIDE_BY_8))
1674:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1675:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_REG32_CLR_SET(SRSS_CLK_ROOT_SELECT[clkHf], SRSS_CLK_ROOT_SELECT_ROOT_DIV, divider);
1676:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1677:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1678:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1679:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1680:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1681:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1682:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfGetDivider
1683:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1684:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1685:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the pre-divider value for a clkHf.
1686:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1687:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf to check divider of.
1688:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1689:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_clkhf_dividers_t
1690:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1691:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1692:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetDivider
1693:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1694:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1695:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_dividers_t Cy_SysClk_ClkHfGetDivider(uint32_t clkHf)
1696:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1697:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkHf < CY_SRSS_NUM_HFROOT);
1698:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (cy_en_clkhf_dividers_t)(_FLD2VAL(SRSS_CLK_ROOT_SELECT_ROOT_DIV, SRSS_CLK_ROOT_SELECT[cl
1699:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 69


1700:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_hf_funcs */
1701:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1702:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1703:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1704:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* =========================    clk_fast SECTION    ========================= */
1705:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1706:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1707:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_fast_funcs
1708:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1709:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1710:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkFastSetDivider(uint8_t divider);
1711:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkFastGetDivider(void);
1712:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1713:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1714:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkFastSetDivider
1715:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1716:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1717:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the clock divider for the fast clock, which sources the main processor.
1718:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The source of this divider is clkHf[0].
1719:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1720:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param divider divider value between 0 and 255.
1721:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Causes integer division of (divider value + 1), or division by 1 to 256.
1722:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1723:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1724:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling.
1725:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1726:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1727:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
1728:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_FAST frequency is increasing.
1729:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1730:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
1731:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
1732:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_FAST frequency is decreasing.
1733:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1734:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1735:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkFastSetDivider
1736:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1737:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1738:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkFastSetDivider(uint8_t divider)
1739:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1740:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(CPUSS_CM4_CLOCK_CTL, CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV, divider);
1741:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1742:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1743:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1744:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkFastGetDivider
1745:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1746:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1747:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Returns the clock divider for the fast clock.
1748:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1749:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider value for the fast clock.
1750:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The integer division done is by (divider value + 1), or division by 1 to 256.
1751:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1752:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1753:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkFastSetDivider
1754:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1755:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1756:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkFastGetDivider(void)
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 70


1757:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1758:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return ((uint8_t)_FLD2VAL(CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV, CPUSS_CM4_CLOCK_CTL));
1759:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1760:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_fast_funcs */
1761:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1762:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1763:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1764:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================    clk_peri SECTION    ========================== */
1765:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1766:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1767:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_peri_funcs
1768:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1769:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1770:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkPeriSetDivider(uint8_t divider);
1771:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkPeriGetDivider(void);
1772:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1773:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1774:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkPeriSetDivider
1775:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1776:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1777:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the clock divider for the peripheral clock tree. All peripheral clock
1778:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * dividers are sourced from this clock. Also the Cortex M0+ clock divider is
1779:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * sourced from this clock. The source of this divider is clkHf[0]
1780:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1781:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param divider divider value between 0 and 255
1782:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Causes integer division of (divider value + 1), or division by 1 to 256.
1783:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1784:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1785:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling.
1786:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1787:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1788:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkPeriSetDivider
1789:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1790:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1791:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkPeriSetDivider(uint8_t divider)
1792:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1793:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(CPUSS_CM0_CLOCK_CTL, CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV, divider);
1794:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1795:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1796:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1797:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkPeriGetDivider
1798:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1799:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1800:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Returns the clock divider of the peripheral (peri) clock.
1801:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1802:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider value.
1803:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The integer division done is by (divider value + 1), or division by 1 to 256.
1804:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1805:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1806:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkPeriSetDivider
1807:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1808:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1809:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkPeriGetDivider(void)
1810:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1811:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return ((uint8_t)_FLD2VAL(CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV, CPUSS_CM0_CLOCK_CTL));
1812:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1813:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_peri_funcs */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 71


1814:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1815:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1816:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1817:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* =====================    clk_peripherals SECTION    ====================== */
1818:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1819:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1820:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_peripheral_enums
1821:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1822:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1823:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Programmable clock divider types */
1824:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1825:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1826:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_8_BIT    = 0U, /**< Divider Type is an 8 bit divider */
1827:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_16_BIT   = 1U, /**< Divider Type is a 16 bit divider */
1828:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_16_5_BIT = 2U, /**< Divider Type is a 16.5 bit fractional divider */
1829:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_24_5_BIT = 3U  /**< Divider Type is a 24.5 bit fractional divider */
1830:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_divider_types_t;
1831:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_peripheral_enums */
1832:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1833:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1834:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_peripheral_funcs
1835:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1836:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1837:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphSetDivider(cy_en_divider_types_t dividerType,
1838:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetDivider(cy_en_divider_types_t dividerType, uint32_t div
1839:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphSetFracDivider(cy_en_divider_types_t dividerT
1840:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PeriphGetFracDivider(cy_en_divider_types_t dividerType, uint32_t div
1841:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphAssignDivider(en_clk_dst_t ipBlock, cy_en_div
1842:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetAssignedDivider(en_clk_dst_t ipBlock);
1843:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphEnableDivider(cy_en_divider_types_t dividerTy
1844:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphDisableDivider(cy_en_divider_types_t dividerT
1845:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphEnablePhaseAlignDivider(cy_en_divider_types_t
1846:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PeriphGetDividerEnabled(cy_en_divider_types_t dividerType, uint32_t 
1847:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** uint32_t Cy_SysClk_PeriphGetFrequency(cy_en_divider_types_t dividerType, uint32_t dividerNum);
1848:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1849:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1850:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphSetDivider
1851:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1852:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1853:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets one of the programmable clock dividers. This is only used for integer
1854:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * dividers. Use \ref Cy_SysClk_PeriphSetFracDivider for setting factional dividers.
1855:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1856:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \pre If the specified clock divider is already enabled - it should be disabled
1857:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * prior to use this function by \ref Cy_SysClk_PeriphDisableDivider.
1858:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1859:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
1860:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1861:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum the divider number.
1862:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1863:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerValue divider value
1864:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Causes integer division of (divider value + 1), or division by 1 to 256
1865:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * (8-bit divider) or 1 to 65536 (16-bit divider).
1866:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1867:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1868:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1869:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1870:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetDivider
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 72


1871:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1872:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1873:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
1874:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphSetDivider(cy_en_divider_types_t dividerType,
1875:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            uint32_t dividerNum, uint32_t dividerValue)
1876:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1877:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1878:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_8_BIT)
1879:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1880:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_8_NR) &&
1881:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerValue <= (PERI_DIV_8_CTL_INT8_DIV_Msk >> PERI_DIV_8_CTL_INT8_DIV_Pos)))
1882:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1883:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_8_CTL[dividerNum], PERI_DIV_8_CTL_INT8_DIV, dividerValue);
1884:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1885:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1886:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1887:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else if (dividerType == CY_SYSCLK_DIV_16_BIT)
1888:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1889:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_16_NR) &&
1890:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerValue <= (PERI_DIV_16_CTL_INT16_DIV_Msk >> PERI_DIV_16_CTL_INT16_DIV_Pos)))
1891:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1892:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_16_CTL[dividerNum], PERI_DIV_16_CTL_INT16_DIV, dividerValue);
1893:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1894:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1895:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1896:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
1897:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* return bad parameter */
1898:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1899:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1900:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1901:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1902:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1903:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphGetDivider
1904:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1905:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1906:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Returns the integer divider value for the specified divider. One works for
1907:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * integer dividers. Use \ref Cy_SysClk_PeriphGetFracDivider to get the fractional
1908:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * divider value
1909:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1910:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
1911:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1912:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
1913:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1914:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider value.
1915:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The integer division done is by (divider value + 1), or division by 1 to 256
1916:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * (8-bit divider) or 1 to 65536 (16-bit divider).
1917:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1918:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1919:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetDivider
1920:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1921:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1922:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetDivider(cy_en_divider_types_t dividerType, uint32_t div
1923:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1924:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t retVal;
1925:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1926:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(dividerType <= CY_SYSCLK_DIV_16_BIT);
1927:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 73


1928:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_8_BIT)
1929:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1930:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_8_NR);
1931:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = _FLD2VAL(PERI_DIV_8_CTL_INT8_DIV, PERI_DIV_8_CTL[dividerNum]);
1932:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1933:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
1934:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* 16-bit divider */
1935:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_16_NR);
1936:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = _FLD2VAL(PERI_DIV_16_CTL_INT16_DIV, PERI_DIV_16_CTL[dividerNum]);
1937:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1938:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1939:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1940:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1941:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1942:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphSetFracDivider
1943:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1944:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1945:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets one of the programmable clock dividers. This function should only be used
1946:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for fractional clock dividers.
1947:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1948:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \pre If the specified clock divider is already enabled - it should be disabled
1949:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * prior to use this function by \ref Cy_SysClk_PeriphDisableDivider.
1950:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1951:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
1952:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1953:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
1954:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1955:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerIntValue the integer divider value
1956:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The source of the divider is peri_clk, which is a divided version of hf_clk[0].
1957:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The divider value causes integer division of (divider value + 1), or division
1958:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * by 1 to 65536 (16-bit divider) or 1 to 16777216 (24-bit divider).
1959:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1960:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerFracValue the fraction part of the divider
1961:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The fractional divider can be 1-32, thus it divides the clock by 1/32 for each
1962:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * count. To divide the clock by 11/32nds set this value to 11.
1963:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1964:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1965:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1966:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1967:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetFracDivider
1968:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1969:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1970:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
1971:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphSetFracDivider(cy_en_divider_types_t dividerType, uint32_t dividerN
1972:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                                uint32_t dividerIntValue, uint32_t dividerFracValue)
1973:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1974:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1975:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
1976:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1977:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_16_5_NR) &&
1978:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerIntValue <= (PERI_DIV_16_5_CTL_INT16_DIV_Msk >> PERI_DIV_16_5_CTL_INT16_DIV_Pos
1979:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerFracValue <= (PERI_DIV_16_5_CTL_FRAC5_DIV_Msk >> PERI_DIV_16_5_CTL_FRAC5_DIV_Po
1980:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1981:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_16_5_CTL[dividerNum], PERI_DIV_16_5_CTL_INT16_DIV, dividerInt
1982:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_16_5_CTL[dividerNum], PERI_DIV_16_5_CTL_FRAC5_DIV, dividerFra
1983:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1984:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 74


1985:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1986:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else if (dividerType == CY_SYSCLK_DIV_24_5_BIT)
1987:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1988:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_24_5_NR) &&
1989:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerIntValue <= (PERI_DIV_24_5_CTL_INT24_DIV_Msk >> PERI_DIV_24_5_CTL_INT24_DIV_Pos
1990:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerFracValue <= (PERI_DIV_24_5_CTL_FRAC5_DIV_Msk >> PERI_DIV_24_5_CTL_FRAC5_DIV_Po
1991:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1992:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_24_5_CTL[dividerNum], PERI_DIV_24_5_CTL_INT24_DIV, dividerInt
1993:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_24_5_CTL[dividerNum], PERI_DIV_24_5_CTL_FRAC5_DIV, dividerFra
1994:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1995:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1996:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1997:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
1998:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* return bad parameter */
1999:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2000:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
2001:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2002:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2003:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2004:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphGetFracDivider
2005:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2006:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2007:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the integer and fractional parts of the divider
2008:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2009:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
2010:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2011:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
2012:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2013:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param *dividerIntValue pointer to return integer divider value
2014:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2015:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param *dividerFracValue pointer to return fractional divider value
2016:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2017:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return None. Loads pointed-to variables.
2018:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2019:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2020:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetFracDivider
2021:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2022:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2023:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PeriphGetFracDivider(cy_en_divider_types_t dividerType, uint32_t div
2024:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                                     uint32_t *dividerIntValue, uint32_t *dividerFra
2025:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2026:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(((dividerType == CY_SYSCLK_DIV_16_5_BIT) || (dividerType == CY_SYSCLK_DIV_24_5_BIT
2027:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                  (dividerIntValue != NULL) && (dividerFracValue != NULL));
2028:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2029:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
2030:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
2031:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_16_5_NR);
2032:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerIntValue  = _FLD2VAL(PERI_DIV_16_5_CTL_INT16_DIV, PERI_DIV_16_5_CTL[dividerNum]);
2033:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerFracValue = _FLD2VAL(PERI_DIV_16_5_CTL_FRAC5_DIV, PERI_DIV_16_5_CTL[dividerNum]);
2034:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2035:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
2036:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* 24.5-bit divider */
2037:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_24_5_NR);
2038:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerIntValue  = _FLD2VAL(PERI_DIV_24_5_CTL_INT24_DIV, PERI_DIV_24_5_CTL[dividerNum]);
2039:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerFracValue = _FLD2VAL(PERI_DIV_24_5_CTL_FRAC5_DIV, PERI_DIV_24_5_CTL[dividerNum]);
2040:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2041:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 75


2042:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2043:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2044:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphAssignDivider
2045:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2046:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2047:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Assigns a programmable divider to a selected IP block, such as a TCPWM or SCB.
2048:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2049:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param ipBlock specifies ip block to connect the clock divider to.
2050:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2051:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
2052:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2053:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
2054:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2055:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
2056:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2057:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2058:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphAssignDivider
2059:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2060:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2061:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
2062:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphAssignDivider(en_clk_dst_t ipBlock,
2063:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                               cy_en_divider_types_t dividerType, uint32_t dividerNu
2064:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2065:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
2066:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((CY_PERI_CLOCK_NR > (uint32_t)ipBlock) && (CY_SYSCLK_DIV_24_5_BIT >= dividerType))
2067:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
2068:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
2069:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
2070:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
2071:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_24_5_BIT) && (dividerNum < PERI_DIV_24_5_NR)))
2072:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
2073:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             PERI_CLOCK_CTL[ipBlock] = _VAL2FLD(CY_PERI_CLOCK_CTL_TYPE_SEL, dividerType) |
2074:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                       _VAL2FLD(CY_PERI_CLOCK_CTL_DIV_SEL, dividerNum);
2075:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
2076:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
2077:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2078:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
2079:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2080:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2081:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2082:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphGetAssignedDivider
2083:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2084:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2085:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports which clock divider is assigned to a selected IP block.
2086:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2087:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param ipBlock specifies ip block to connect the clock divider to.
2088:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2089:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider type and number, where bits [7:6] = type, bits[5:0] = divider
2090:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * number within that type
2091:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2092:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2093:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphAssignDivider
2094:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2095:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2096:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetAssignedDivider(en_clk_dst_t ipBlock)
2097:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2098:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(CY_PERI_CLOCK_NR > (uint32_t)ipBlock);
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 76


2099:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (PERI_CLOCK_CTL[ipBlock] & (CY_PERI_CLOCK_CTL_DIV_SEL_Msk | CY_PERI_CLOCK_CTL_TYPE_SEL_M
2100:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2101:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2102:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2103:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphEnableDivider
2104:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2105:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2106:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the selected divider.
2107:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2108:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
2109:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2110:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
2111:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2112:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note This function also sets the phase alignment bits such that the enabled
2113:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * divider is aligned to clk_peri. See \ref Cy_SysClk_PeriphDisableDivider()
2114:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for information on how to phase-align a divider after it is enabled.
2115:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2116:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2117:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphEnableDivider
2118:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2119:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2120:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
2121:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphEnableDivider(cy_en_divider_types_t dividerType, uint32_t dividerNu
2122:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2123:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
2124:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType <= CY_SYSCLK_DIV_24_5_BIT)
2125:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
2126:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
2127:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
2128:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
2129:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_24_5_BIT) && (dividerNum < PERI_DIV_24_5_NR)))
2130:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
2131:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             /* specify the divider, make the reference = clk_peri, and enable the divider */
2132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk                         |
 197              		.loc 4 2132 0
 198 00e0 184B     		ldr	r3, .L8+32
 199 00e2 1968     		ldr	r1, [r3]
 200 00e4 8C68     		ldr	r4, [r1, #8]
2133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
 201              		.loc 4 2133 0
 202 00e6 91F87300 		ldrb	r0, [r1, #115]	@ zero_extendqisi2
 203 00ea 0323     		movs	r3, #3
 204 00ec 03FA00F0 		lsl	r0, r3, r0
2134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
 205              		.loc 4 2134 0
 206 00f0 91F87020 		ldrb	r2, [r1, #112]	@ zero_extendqisi2
 207 00f4 91F87260 		ldrb	r6, [r1, #114]	@ zero_extendqisi2
 208 00f8 B240     		lsls	r2, r2, r6
2133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
 209              		.loc 4 2133 0
 210 00fa 1043     		orrs	r0, r0, r2
2135:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
 211              		.loc 4 2135 0
 212 00fc 91F87120 		ldrb	r2, [r1, #113]	@ zero_extendqisi2
 213 0100 9540     		lsls	r5, r5, r2
 214 0102 03FA02F2 		lsl	r2, r3, r2
 215 0106 05EA0203 		and	r3, r5, r2
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 77


2134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
 216              		.loc 4 2134 0
 217 010a 0343     		orrs	r3, r3, r0
 218              		.loc 4 2135 0
 219 010c 43F00043 		orr	r3, r3, #-2147483648
2132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
 220              		.loc 4 2132 0
 221 0110 C4F80034 		str	r3, [r4, #1024]
2136:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            _VAL2FLD(CY_PERI_DIV_CMD_DIV_SEL,  dividerNum);
2137:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (void)PERI_DIV_CMD; /* dummy read to handle buffered writes */
 222              		.loc 4 2137 0
 223 0114 8B68     		ldr	r3, [r1, #8]
 224 0116 D3F80034 		ldr	r3, [r3, #1024]
 225              	.LVL23:
 226              	.LBE34:
 227              	.LBE33:
 228              	.LBE32:
  69:main_cm4.c    ****     PWM_CLOCK_Enable();
  70:main_cm4.c    ****     
  71:main_cm4.c    ****     //ADC : On start l'ADC, ses conversions
  72:main_cm4.c    ****     ADC_Start();
 229              		.loc 1 72 0
 230 011a FFF7FEFF 		bl	ADC_Start
 231              	.LVL24:
  73:main_cm4.c    ****     ADC_StartConvert();
 232              		.loc 1 73 0
 233 011e FFF7FEFF 		bl	ADC_StartConvert
 234              	.LVL25:
 235              	.L6:
 236 0122 FEE7     		b	.L6
 237              	.L9:
 238              		.align	2
 239              	.L8:
 240 0124 00000000 		.word	bouton_semph
 241 0128 00000000 		.word	Bouton_ISR_cfg
 242 012c 00000000 		.word	isr_bouton
 243 0130 00E100E0 		.word	-536813312
 244 0134 00000000 		.word	vectorR
 245 0138 00F65148 		.word	1213330944
 246 013c 00000000 		.word	.LC0
 247 0140 00000000 		.word	Affichage_task
 248 0144 00000000 		.word	cy_device
 249              		.cfi_endproc
 250              	.LFE741:
 251              		.size	main, .-main
 252              		.comm	vectorR,26500,4
 253              		.comm	AlarmeOff,1,1
 254              		.comm	estAppuye,1,1
 255              		.comm	bouton_semph,4,4
 256              		.comm	OldNumPage,4,4
 257              		.comm	NumPage,4,4
 258              		.comm	SpO2,2,2
 259              		.comm	BPM,2,2
 260              		.section	.rodata.str1.4,"aMS",%progbits,1
 261              		.align	2
 262              	.LC0:
 263 0000 41666669 		.ascii	"Affichage\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 78


 263      63686167 
 263      6500
 264              		.text
 265              	.Letext0:
 266              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 267              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 268              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 269              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_peri.h"
 270              		.file 9 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 271              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 272              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sar/cy_sar.h"
 273              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 274              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 275              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 276              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 277              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_pwm.h"
 278              		.file 17 "Generated_Source\\PSoC6/ADC.h"
 279              		.file 18 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 280              		.file 19 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 281              		.file 20 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 282              		.file 21 "Generated_Source\\PSoC6/PWM_CLOCK.h"
 283              		.file 22 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 284              		.file 23 "Generated_Source\\PSoC6/PWM.h"
 285              		.file 24 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 286              		.file 25 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 287              		.file 26 "Generated_Source\\PSoC6/I2C_1.h"
 288              		.file 27 "Generated_Source\\PSoC6/UART_1.h"
 289              		.file 28 "Traitement.h"
 290              		.file 29 "Interface.h"
 291              		.file 30 "./system_psoc6.h"
 292              		.file 31 "Generated_Source\\PSoC6\\pdl\\middleware/emWin/code/include/GUI.h"
 293              		.file 32 "eInk Library\\cy_eink_library.h"
 294              		.file 33 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 295              		.section	.debug_info,"",%progbits
 296              	.Ldebug_info0:
 297 0000 ED190000 		.4byte	0x19ed
 298 0004 0400     		.2byte	0x4
 299 0006 00000000 		.4byte	.Ldebug_abbrev0
 300 000a 04       		.byte	0x4
 301 000b 01       		.uleb128 0x1
 302 000c 68050000 		.4byte	.LASF479
 303 0010 0C       		.byte	0xc
 304 0011 AF000000 		.4byte	.LASF480
 305 0015 5E110000 		.4byte	.LASF481
 306 0019 00000000 		.4byte	.Ldebug_ranges0+0
 307 001d 00000000 		.4byte	0
 308 0021 00000000 		.4byte	.Ldebug_line0
 309 0025 02       		.uleb128 0x2
 310 0026 02       		.byte	0x2
 311 0027 E6030000 		.4byte	0x3e6
 312 002b 05       		.byte	0x5
 313 002c 24       		.byte	0x24
 314 002d E6030000 		.4byte	0x3e6
 315 0031 03       		.uleb128 0x3
 316 0032 D11E0000 		.4byte	.LASF0
 317 0036 71       		.sleb128 -15
 318 0037 03       		.uleb128 0x3
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 79


 319 0038 DF180000 		.4byte	.LASF1
 320 003c 72       		.sleb128 -14
 321 003d 03       		.uleb128 0x3
 322 003e 511F0000 		.4byte	.LASF2
 323 0042 73       		.sleb128 -13
 324 0043 03       		.uleb128 0x3
 325 0044 EB060000 		.4byte	.LASF3
 326 0048 74       		.sleb128 -12
 327 0049 03       		.uleb128 0x3
 328 004a 3D130000 		.4byte	.LASF4
 329 004e 75       		.sleb128 -11
 330 004f 03       		.uleb128 0x3
 331 0050 F31C0000 		.4byte	.LASF5
 332 0054 76       		.sleb128 -10
 333 0055 03       		.uleb128 0x3
 334 0056 7B1D0000 		.4byte	.LASF6
 335 005a 7B       		.sleb128 -5
 336 005b 03       		.uleb128 0x3
 337 005c E11C0000 		.4byte	.LASF7
 338 0060 7C       		.sleb128 -4
 339 0061 03       		.uleb128 0x3
 340 0062 C3130000 		.4byte	.LASF8
 341 0066 7E       		.sleb128 -2
 342 0067 03       		.uleb128 0x3
 343 0068 A41B0000 		.4byte	.LASF9
 344 006c 7F       		.sleb128 -1
 345 006d 04       		.uleb128 0x4
 346 006e CD200000 		.4byte	.LASF10
 347 0072 00       		.byte	0
 348 0073 04       		.uleb128 0x4
 349 0074 16080000 		.4byte	.LASF11
 350 0078 01       		.byte	0x1
 351 0079 04       		.uleb128 0x4
 352 007a C7030000 		.4byte	.LASF12
 353 007e 02       		.byte	0x2
 354 007f 04       		.uleb128 0x4
 355 0080 9C1A0000 		.4byte	.LASF13
 356 0084 03       		.byte	0x3
 357 0085 04       		.uleb128 0x4
 358 0086 090E0000 		.4byte	.LASF14
 359 008a 04       		.byte	0x4
 360 008b 04       		.uleb128 0x4
 361 008c F1190000 		.4byte	.LASF15
 362 0090 05       		.byte	0x5
 363 0091 04       		.uleb128 0x4
 364 0092 0F090000 		.4byte	.LASF16
 365 0096 06       		.byte	0x6
 366 0097 04       		.uleb128 0x4
 367 0098 82070000 		.4byte	.LASF17
 368 009c 07       		.byte	0x7
 369 009d 04       		.uleb128 0x4
 370 009e 371A0000 		.4byte	.LASF18
 371 00a2 08       		.byte	0x8
 372 00a3 04       		.uleb128 0x4
 373 00a4 520D0000 		.4byte	.LASF19
 374 00a8 09       		.byte	0x9
 375 00a9 04       		.uleb128 0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 80


 376 00aa 250E0000 		.4byte	.LASF20
 377 00ae 0A       		.byte	0xa
 378 00af 04       		.uleb128 0x4
 379 00b0 9F0A0000 		.4byte	.LASF21
 380 00b4 0B       		.byte	0xb
 381 00b5 04       		.uleb128 0x4
 382 00b6 F3170000 		.4byte	.LASF22
 383 00ba 0C       		.byte	0xc
 384 00bb 04       		.uleb128 0x4
 385 00bc 9E070000 		.4byte	.LASF23
 386 00c0 0D       		.byte	0xd
 387 00c1 04       		.uleb128 0x4
 388 00c2 C6190000 		.4byte	.LASF24
 389 00c6 0E       		.byte	0xe
 390 00c7 04       		.uleb128 0x4
 391 00c8 32000000 		.4byte	.LASF25
 392 00cc 0F       		.byte	0xf
 393 00cd 04       		.uleb128 0x4
 394 00ce 9C1E0000 		.4byte	.LASF26
 395 00d2 10       		.byte	0x10
 396 00d3 04       		.uleb128 0x4
 397 00d4 53040000 		.4byte	.LASF27
 398 00d8 11       		.byte	0x11
 399 00d9 04       		.uleb128 0x4
 400 00da D6060000 		.4byte	.LASF28
 401 00de 12       		.byte	0x12
 402 00df 04       		.uleb128 0x4
 403 00e0 B2100000 		.4byte	.LASF29
 404 00e4 13       		.byte	0x13
 405 00e5 04       		.uleb128 0x4
 406 00e6 A0030000 		.4byte	.LASF30
 407 00ea 14       		.byte	0x14
 408 00eb 04       		.uleb128 0x4
 409 00ec 7C210000 		.4byte	.LASF31
 410 00f0 15       		.byte	0x15
 411 00f1 04       		.uleb128 0x4
 412 00f2 510E0000 		.4byte	.LASF32
 413 00f6 16       		.byte	0x16
 414 00f7 04       		.uleb128 0x4
 415 00f8 27030000 		.4byte	.LASF33
 416 00fc 17       		.byte	0x17
 417 00fd 04       		.uleb128 0x4
 418 00fe 10180000 		.4byte	.LASF34
 419 0102 18       		.byte	0x18
 420 0103 04       		.uleb128 0x4
 421 0104 36120000 		.4byte	.LASF35
 422 0108 19       		.byte	0x19
 423 0109 04       		.uleb128 0x4
 424 010a 94160000 		.4byte	.LASF36
 425 010e 1A       		.byte	0x1a
 426 010f 04       		.uleb128 0x4
 427 0110 A70B0000 		.4byte	.LASF37
 428 0114 1B       		.byte	0x1b
 429 0115 04       		.uleb128 0x4
 430 0116 23220000 		.4byte	.LASF38
 431 011a 1C       		.byte	0x1c
 432 011b 04       		.uleb128 0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 81


 433 011c FD010000 		.4byte	.LASF39
 434 0120 1D       		.byte	0x1d
 435 0121 04       		.uleb128 0x4
 436 0122 05110000 		.4byte	.LASF40
 437 0126 1E       		.byte	0x1e
 438 0127 04       		.uleb128 0x4
 439 0128 D70E0000 		.4byte	.LASF41
 440 012c 1F       		.byte	0x1f
 441 012d 04       		.uleb128 0x4
 442 012e 0B120000 		.4byte	.LASF42
 443 0132 20       		.byte	0x20
 444 0133 04       		.uleb128 0x4
 445 0134 BA060000 		.4byte	.LASF43
 446 0138 21       		.byte	0x21
 447 0139 04       		.uleb128 0x4
 448 013a 43200000 		.4byte	.LASF44
 449 013e 22       		.byte	0x22
 450 013f 04       		.uleb128 0x4
 451 0140 9D0F0000 		.4byte	.LASF45
 452 0144 23       		.byte	0x23
 453 0145 04       		.uleb128 0x4
 454 0146 51020000 		.4byte	.LASF46
 455 014a 24       		.byte	0x24
 456 014b 04       		.uleb128 0x4
 457 014c A9190000 		.4byte	.LASF47
 458 0150 25       		.byte	0x25
 459 0151 04       		.uleb128 0x4
 460 0152 F1140000 		.4byte	.LASF48
 461 0156 26       		.byte	0x26
 462 0157 04       		.uleb128 0x4
 463 0158 B41E0000 		.4byte	.LASF49
 464 015c 27       		.byte	0x27
 465 015d 04       		.uleb128 0x4
 466 015e E0120000 		.4byte	.LASF50
 467 0162 28       		.byte	0x28
 468 0163 04       		.uleb128 0x4
 469 0164 CF130000 		.4byte	.LASF51
 470 0168 29       		.byte	0x29
 471 0169 04       		.uleb128 0x4
 472 016a EF130000 		.4byte	.LASF52
 473 016e 2A       		.byte	0x2a
 474 016f 04       		.uleb128 0x4
 475 0170 721A0000 		.4byte	.LASF53
 476 0174 2B       		.byte	0x2b
 477 0175 04       		.uleb128 0x4
 478 0176 25010000 		.4byte	.LASF54
 479 017a 2C       		.byte	0x2c
 480 017b 04       		.uleb128 0x4
 481 017c 74080000 		.4byte	.LASF55
 482 0180 2D       		.byte	0x2d
 483 0181 04       		.uleb128 0x4
 484 0182 83120000 		.4byte	.LASF56
 485 0186 2E       		.byte	0x2e
 486 0187 04       		.uleb128 0x4
 487 0188 3C190000 		.4byte	.LASF57
 488 018c 2F       		.byte	0x2f
 489 018d 04       		.uleb128 0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 82


 490 018e 58220000 		.4byte	.LASF58
 491 0192 30       		.byte	0x30
 492 0193 04       		.uleb128 0x4
 493 0194 78200000 		.4byte	.LASF59
 494 0198 31       		.byte	0x31
 495 0199 04       		.uleb128 0x4
 496 019a 4A1B0000 		.4byte	.LASF60
 497 019e 32       		.byte	0x32
 498 019f 04       		.uleb128 0x4
 499 01a0 D80C0000 		.4byte	.LASF61
 500 01a4 33       		.byte	0x33
 501 01a5 04       		.uleb128 0x4
 502 01a6 81220000 		.4byte	.LASF62
 503 01aa 34       		.byte	0x34
 504 01ab 04       		.uleb128 0x4
 505 01ac A0140000 		.4byte	.LASF63
 506 01b0 35       		.byte	0x35
 507 01b1 04       		.uleb128 0x4
 508 01b2 32080000 		.4byte	.LASF64
 509 01b6 36       		.byte	0x36
 510 01b7 04       		.uleb128 0x4
 511 01b8 131E0000 		.4byte	.LASF65
 512 01bc 37       		.byte	0x37
 513 01bd 04       		.uleb128 0x4
 514 01be E10D0000 		.4byte	.LASF66
 515 01c2 38       		.byte	0x38
 516 01c3 04       		.uleb128 0x4
 517 01c4 F2000000 		.4byte	.LASF67
 518 01c8 39       		.byte	0x39
 519 01c9 04       		.uleb128 0x4
 520 01ca 351F0000 		.4byte	.LASF68
 521 01ce 3A       		.byte	0x3a
 522 01cf 04       		.uleb128 0x4
 523 01d0 B61D0000 		.4byte	.LASF69
 524 01d4 3B       		.byte	0x3b
 525 01d5 04       		.uleb128 0x4
 526 01d6 1A0D0000 		.4byte	.LASF70
 527 01da 3C       		.byte	0x3c
 528 01db 04       		.uleb128 0x4
 529 01dc 9F120000 		.4byte	.LASF71
 530 01e0 3D       		.byte	0x3d
 531 01e1 04       		.uleb128 0x4
 532 01e2 4B000000 		.4byte	.LASF72
 533 01e6 3E       		.byte	0x3e
 534 01e7 04       		.uleb128 0x4
 535 01e8 EA030000 		.4byte	.LASF73
 536 01ec 3F       		.byte	0x3f
 537 01ed 04       		.uleb128 0x4
 538 01ee B81A0000 		.4byte	.LASF74
 539 01f2 40       		.byte	0x40
 540 01f3 04       		.uleb128 0x4
 541 01f4 05160000 		.4byte	.LASF75
 542 01f8 41       		.byte	0x41
 543 01f9 04       		.uleb128 0x4
 544 01fa 01030000 		.4byte	.LASF76
 545 01fe 42       		.byte	0x42
 546 01ff 04       		.uleb128 0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 83


 547 0200 BE1B0000 		.4byte	.LASF77
 548 0204 43       		.byte	0x43
 549 0205 04       		.uleb128 0x4
 550 0206 100F0000 		.4byte	.LASF78
 551 020a 44       		.byte	0x44
 552 020b 04       		.uleb128 0x4
 553 020c 38210000 		.4byte	.LASF79
 554 0210 45       		.byte	0x45
 555 0211 04       		.uleb128 0x4
 556 0212 0E150000 		.4byte	.LASF80
 557 0216 46       		.byte	0x46
 558 0217 04       		.uleb128 0x4
 559 0218 191F0000 		.4byte	.LASF81
 560 021c 47       		.byte	0x47
 561 021d 04       		.uleb128 0x4
 562 021e FC210000 		.4byte	.LASF82
 563 0222 48       		.byte	0x48
 564 0223 04       		.uleb128 0x4
 565 0224 830E0000 		.4byte	.LASF83
 566 0228 49       		.byte	0x49
 567 0229 04       		.uleb128 0x4
 568 022a 62010000 		.4byte	.LASF84
 569 022e 4A       		.byte	0x4a
 570 022f 04       		.uleb128 0x4
 571 0230 63140000 		.4byte	.LASF85
 572 0234 4B       		.byte	0x4b
 573 0235 04       		.uleb128 0x4
 574 0236 2A150000 		.4byte	.LASF86
 575 023a 4C       		.byte	0x4c
 576 023b 04       		.uleb128 0x4
 577 023c DB080000 		.4byte	.LASF87
 578 0240 4D       		.byte	0x4d
 579 0241 04       		.uleb128 0x4
 580 0242 0D1A0000 		.4byte	.LASF88
 581 0246 4E       		.byte	0x4e
 582 0247 04       		.uleb128 0x4
 583 0248 990D0000 		.4byte	.LASF89
 584 024c 4F       		.byte	0x4f
 585 024d 04       		.uleb128 0x4
 586 024e C8010000 		.4byte	.LASF90
 587 0252 50       		.byte	0x50
 588 0253 04       		.uleb128 0x4
 589 0254 73180000 		.4byte	.LASF91
 590 0258 51       		.byte	0x51
 591 0259 04       		.uleb128 0x4
 592 025a DD1D0000 		.4byte	.LASF92
 593 025e 52       		.byte	0x52
 594 025f 04       		.uleb128 0x4
 595 0260 93200000 		.4byte	.LASF93
 596 0264 53       		.byte	0x53
 597 0265 04       		.uleb128 0x4
 598 0266 C6210000 		.4byte	.LASF94
 599 026a 54       		.byte	0x54
 600 026b 04       		.uleb128 0x4
 601 026c BA0F0000 		.4byte	.LASF95
 602 0270 55       		.byte	0x55
 603 0271 04       		.uleb128 0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 84


 604 0272 43140000 		.4byte	.LASF96
 605 0276 56       		.byte	0x56
 606 0277 04       		.uleb128 0x4
 607 0278 E5070000 		.4byte	.LASF97
 608 027c 57       		.byte	0x57
 609 027d 04       		.uleb128 0x4
 610 027e 9D220000 		.4byte	.LASF98
 611 0282 58       		.byte	0x58
 612 0283 04       		.uleb128 0x4
 613 0284 74160000 		.4byte	.LASF99
 614 0288 59       		.byte	0x59
 615 0289 04       		.uleb128 0x4
 616 028a E2210000 		.4byte	.LASF100
 617 028e 5A       		.byte	0x5a
 618 028f 04       		.uleb128 0x4
 619 0290 69120000 		.4byte	.LASF101
 620 0294 5B       		.byte	0x5b
 621 0295 04       		.uleb128 0x4
 622 0296 16050000 		.4byte	.LASF102
 623 029a 5C       		.byte	0x5c
 624 029b 04       		.uleb128 0x4
 625 029c F31B0000 		.4byte	.LASF103
 626 02a0 5D       		.byte	0x5d
 627 02a1 04       		.uleb128 0x4
 628 02a2 E60B0000 		.4byte	.LASF104
 629 02a6 5E       		.byte	0x5e
 630 02a7 04       		.uleb128 0x4
 631 02a8 62210000 		.4byte	.LASF105
 632 02ac 5F       		.byte	0x5f
 633 02ad 04       		.uleb128 0x4
 634 02ae 47150000 		.4byte	.LASF106
 635 02b2 60       		.byte	0x60
 636 02b3 04       		.uleb128 0x4
 637 02b4 76040000 		.4byte	.LASF107
 638 02b8 61       		.byte	0x61
 639 02b9 04       		.uleb128 0x4
 640 02ba 031D0000 		.4byte	.LASF108
 641 02be 62       		.byte	0x62
 642 02bf 04       		.uleb128 0x4
 643 02c0 A80C0000 		.4byte	.LASF109
 644 02c4 63       		.byte	0x63
 645 02c5 04       		.uleb128 0x4
 646 02c6 C7220000 		.4byte	.LASF110
 647 02ca 64       		.byte	0x64
 648 02cb 04       		.uleb128 0x4
 649 02cc B0160000 		.4byte	.LASF111
 650 02d0 65       		.byte	0x65
 651 02d1 04       		.uleb128 0x4
 652 02d2 0E0A0000 		.4byte	.LASF112
 653 02d6 66       		.byte	0x66
 654 02d7 04       		.uleb128 0x4
 655 02d8 5C1C0000 		.4byte	.LASF113
 656 02dc 67       		.byte	0x67
 657 02dd 04       		.uleb128 0x4
 658 02de F50F0000 		.4byte	.LASF114
 659 02e2 68       		.byte	0x68
 660 02e3 04       		.uleb128 0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 85


 661 02e4 B0020000 		.4byte	.LASF115
 662 02e8 69       		.byte	0x69
 663 02e9 04       		.uleb128 0x4
 664 02ea C2150000 		.4byte	.LASF116
 665 02ee 6A       		.byte	0x6a
 666 02ef 04       		.uleb128 0x4
 667 02f0 25100000 		.4byte	.LASF117
 668 02f4 6B       		.byte	0x6b
 669 02f5 04       		.uleb128 0x4
 670 02f6 03200000 		.4byte	.LASF118
 671 02fa 6C       		.byte	0x6c
 672 02fb 04       		.uleb128 0x4
 673 02fc 04140000 		.4byte	.LASF119
 674 0300 6D       		.byte	0x6d
 675 0301 04       		.uleb128 0x4
 676 0302 BC0A0000 		.4byte	.LASF120
 677 0306 6E       		.byte	0x6e
 678 0307 04       		.uleb128 0x4
 679 0308 601D0000 		.4byte	.LASF121
 680 030c 6F       		.byte	0x6f
 681 030d 04       		.uleb128 0x4
 682 030e 370D0000 		.4byte	.LASF122
 683 0312 70       		.byte	0x70
 684 0313 04       		.uleb128 0x4
 685 0314 86000000 		.4byte	.LASF123
 686 0318 71       		.byte	0x71
 687 0319 04       		.uleb128 0x4
 688 031a 3D170000 		.4byte	.LASF124
 689 031e 72       		.byte	0x72
 690 031f 04       		.uleb128 0x4
 691 0320 0F070000 		.4byte	.LASF125
 692 0324 73       		.byte	0x73
 693 0325 04       		.uleb128 0x4
 694 0326 C61C0000 		.4byte	.LASF126
 695 032a 74       		.byte	0x74
 696 032b 04       		.uleb128 0x4
 697 032c 65100000 		.4byte	.LASF127
 698 0330 75       		.byte	0x75
 699 0331 04       		.uleb128 0x4
 700 0332 FE1E0000 		.4byte	.LASF128
 701 0336 76       		.byte	0x76
 702 0337 04       		.uleb128 0x4
 703 0338 38040000 		.4byte	.LASF129
 704 033c 77       		.byte	0x77
 705 033d 04       		.uleb128 0x4
 706 033e 181B0000 		.4byte	.LASF130
 707 0342 78       		.byte	0x78
 708 0343 04       		.uleb128 0x4
 709 0344 1D0B0000 		.4byte	.LASF131
 710 0348 79       		.byte	0x79
 711 0349 04       		.uleb128 0x4
 712 034a 601E0000 		.4byte	.LASF132
 713 034e 7A       		.byte	0x7a
 714 034f 04       		.uleb128 0x4
 715 0350 9D130000 		.4byte	.LASF133
 716 0354 7B       		.byte	0x7b
 717 0355 04       		.uleb128 0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 86


 718 0356 2A070000 		.4byte	.LASF134
 719 035a 7C       		.byte	0x7c
 720 035b 04       		.uleb128 0x4
 721 035c 1D1D0000 		.4byte	.LASF135
 722 0360 7D       		.byte	0x7d
 723 0361 04       		.uleb128 0x4
 724 0362 C20C0000 		.4byte	.LASF136
 725 0366 7E       		.byte	0x7e
 726 0367 04       		.uleb128 0x4
 727 0368 00000000 		.4byte	.LASF137
 728 036c 7F       		.byte	0x7f
 729 036d 04       		.uleb128 0x4
 730 036e CA160000 		.4byte	.LASF138
 731 0372 80       		.byte	0x80
 732 0373 04       		.uleb128 0x4
 733 0374 A4060000 		.4byte	.LASF139
 734 0378 81       		.byte	0x81
 735 0379 04       		.uleb128 0x4
 736 037a E0020000 		.4byte	.LASF140
 737 037e 82       		.byte	0x82
 738 037f 04       		.uleb128 0x4
 739 0380 0F100000 		.4byte	.LASF141
 740 0384 83       		.byte	0x83
 741 0385 04       		.uleb128 0x4
 742 0386 C4000000 		.4byte	.LASF142
 743 038a 84       		.byte	0x84
 744 038b 04       		.uleb128 0x4
 745 038c 900B0000 		.4byte	.LASF143
 746 0390 85       		.byte	0x85
 747 0391 04       		.uleb128 0x4
 748 0392 92190000 		.4byte	.LASF144
 749 0396 86       		.byte	0x86
 750 0397 04       		.uleb128 0x4
 751 0398 3F100000 		.4byte	.LASF145
 752 039c 87       		.byte	0x87
 753 039d 04       		.uleb128 0x4
 754 039e 1B060000 		.4byte	.LASF146
 755 03a2 88       		.byte	0x88
 756 03a3 04       		.uleb128 0x4
 757 03a4 58170000 		.4byte	.LASF147
 758 03a8 89       		.byte	0x89
 759 03a9 04       		.uleb128 0x4
 760 03aa 731F0000 		.4byte	.LASF148
 761 03ae 8A       		.byte	0x8a
 762 03af 04       		.uleb128 0x4
 763 03b0 6B0C0000 		.4byte	.LASF149
 764 03b4 8B       		.byte	0x8b
 765 03b5 04       		.uleb128 0x4
 766 03b6 FF0C0000 		.4byte	.LASF150
 767 03ba 8C       		.byte	0x8c
 768 03bb 04       		.uleb128 0x4
 769 03bc 5E0A0000 		.4byte	.LASF151
 770 03c0 8D       		.byte	0x8d
 771 03c1 04       		.uleb128 0x4
 772 03c2 60190000 		.4byte	.LASF152
 773 03c6 8E       		.byte	0x8e
 774 03c7 04       		.uleb128 0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 87


 775 03c8 C9180000 		.4byte	.LASF153
 776 03cc 8F       		.byte	0x8f
 777 03cd 04       		.uleb128 0x4
 778 03ce F8080000 		.4byte	.LASF154
 779 03d2 90       		.byte	0x90
 780 03d3 04       		.uleb128 0x4
 781 03d4 DB140000 		.4byte	.LASF155
 782 03d8 91       		.byte	0x91
 783 03d9 04       		.uleb128 0x4
 784 03da 8F0C0000 		.4byte	.LASF156
 785 03de 92       		.byte	0x92
 786 03df 04       		.uleb128 0x4
 787 03e0 F30E0000 		.4byte	.LASF157
 788 03e4 F0       		.byte	0xf0
 789 03e5 00       		.byte	0
 790 03e6 05       		.uleb128 0x5
 791 03e7 02       		.byte	0x2
 792 03e8 05       		.byte	0x5
 793 03e9 39140000 		.4byte	.LASF158
 794 03ed 06       		.uleb128 0x6
 795 03ee 640B0000 		.4byte	.LASF160
 796 03f2 05       		.byte	0x5
 797 03f3 F4       		.byte	0xf4
 798 03f4 25000000 		.4byte	0x25
 799 03f8 05       		.uleb128 0x5
 800 03f9 01       		.byte	0x1
 801 03fa 06       		.byte	0x6
 802 03fb 601F0000 		.4byte	.LASF159
 803 03ff 06       		.uleb128 0x6
 804 0400 681A0000 		.4byte	.LASF161
 805 0404 06       		.byte	0x6
 806 0405 1D       		.byte	0x1d
 807 0406 0A040000 		.4byte	0x40a
 808 040a 05       		.uleb128 0x5
 809 040b 01       		.byte	0x1
 810 040c 08       		.byte	0x8
 811 040d 331D0000 		.4byte	.LASF162
 812 0411 06       		.uleb128 0x6
 813 0412 FD120000 		.4byte	.LASF163
 814 0416 06       		.byte	0x6
 815 0417 29       		.byte	0x29
 816 0418 E6030000 		.4byte	0x3e6
 817 041c 06       		.uleb128 0x6
 818 041d C70D0000 		.4byte	.LASF164
 819 0421 06       		.byte	0x6
 820 0422 2B       		.byte	0x2b
 821 0423 27040000 		.4byte	0x427
 822 0427 05       		.uleb128 0x5
 823 0428 02       		.byte	0x2
 824 0429 07       		.byte	0x7
 825 042a DC150000 		.4byte	.LASF165
 826 042e 06       		.uleb128 0x6
 827 042f 1D030000 		.4byte	.LASF166
 828 0433 06       		.byte	0x6
 829 0434 3F       		.byte	0x3f
 830 0435 39040000 		.4byte	0x439
 831 0439 05       		.uleb128 0x5
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 88


 832 043a 04       		.byte	0x4
 833 043b 05       		.byte	0x5
 834 043c 6A180000 		.4byte	.LASF167
 835 0440 06       		.uleb128 0x6
 836 0441 411D0000 		.4byte	.LASF168
 837 0445 06       		.byte	0x6
 838 0446 41       		.byte	0x41
 839 0447 4B040000 		.4byte	0x44b
 840 044b 05       		.uleb128 0x5
 841 044c 04       		.byte	0x4
 842 044d 07       		.byte	0x7
 843 044e DA1B0000 		.4byte	.LASF169
 844 0452 05       		.uleb128 0x5
 845 0453 08       		.byte	0x8
 846 0454 05       		.byte	0x5
 847 0455 D5110000 		.4byte	.LASF170
 848 0459 05       		.uleb128 0x5
 849 045a 08       		.byte	0x8
 850 045b 07       		.byte	0x7
 851 045c 3B090000 		.4byte	.LASF171
 852 0460 07       		.uleb128 0x7
 853 0461 04       		.byte	0x4
 854 0462 05       		.byte	0x5
 855 0463 696E7400 		.ascii	"int\000"
 856 0467 05       		.uleb128 0x5
 857 0468 04       		.byte	0x4
 858 0469 07       		.byte	0x7
 859 046a 26020000 		.4byte	.LASF172
 860 046e 06       		.uleb128 0x6
 861 046f 56100000 		.4byte	.LASF173
 862 0473 07       		.byte	0x7
 863 0474 18       		.byte	0x18
 864 0475 FF030000 		.4byte	0x3ff
 865 0479 06       		.uleb128 0x6
 866 047a C0080000 		.4byte	.LASF174
 867 047e 07       		.byte	0x7
 868 047f 20       		.byte	0x20
 869 0480 11040000 		.4byte	0x411
 870 0484 06       		.uleb128 0x6
 871 0485 22160000 		.4byte	.LASF175
 872 0489 07       		.byte	0x7
 873 048a 24       		.byte	0x24
 874 048b 1C040000 		.4byte	0x41c
 875 048f 06       		.uleb128 0x6
 876 0490 87030000 		.4byte	.LASF176
 877 0494 07       		.byte	0x7
 878 0495 2C       		.byte	0x2c
 879 0496 2E040000 		.4byte	0x42e
 880 049a 06       		.uleb128 0x6
 881 049b 6E020000 		.4byte	.LASF177
 882 049f 07       		.byte	0x7
 883 04a0 30       		.byte	0x30
 884 04a1 40040000 		.4byte	0x440
 885 04a5 08       		.uleb128 0x8
 886 04a6 040E     		.2byte	0xe04
 887 04a8 03       		.byte	0x3
 888 04a9 9601     		.2byte	0x196
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 89


 889 04ab 61050000 		.4byte	0x561
 890 04af 09       		.uleb128 0x9
 891 04b0 E0070000 		.4byte	.LASF178
 892 04b4 03       		.byte	0x3
 893 04b5 9801     		.2byte	0x198
 894 04b7 7D050000 		.4byte	0x57d
 895 04bb 00       		.byte	0
 896 04bc 09       		.uleb128 0x9
 897 04bd AF170000 		.4byte	.LASF179
 898 04c1 03       		.byte	0x3
 899 04c2 9901     		.2byte	0x199
 900 04c4 82050000 		.4byte	0x582
 901 04c8 20       		.byte	0x20
 902 04c9 09       		.uleb128 0x9
 903 04ca 3F1E0000 		.4byte	.LASF180
 904 04ce 03       		.byte	0x3
 905 04cf 9A01     		.2byte	0x19a
 906 04d1 92050000 		.4byte	0x592
 907 04d5 80       		.byte	0x80
 908 04d6 09       		.uleb128 0x9
 909 04d7 0D1C0000 		.4byte	.LASF181
 910 04db 03       		.byte	0x3
 911 04dc 9B01     		.2byte	0x19b
 912 04de 82050000 		.4byte	0x582
 913 04e2 A0       		.byte	0xa0
 914 04e3 0A       		.uleb128 0xa
 915 04e4 2F1E0000 		.4byte	.LASF182
 916 04e8 03       		.byte	0x3
 917 04e9 9C01     		.2byte	0x19c
 918 04eb 97050000 		.4byte	0x597
 919 04ef 0001     		.2byte	0x100
 920 04f1 0A       		.uleb128 0xa
 921 04f2 CB170000 		.4byte	.LASF183
 922 04f6 03       		.byte	0x3
 923 04f7 9D01     		.2byte	0x19d
 924 04f9 82050000 		.4byte	0x582
 925 04fd 2001     		.2byte	0x120
 926 04ff 0A       		.uleb128 0xa
 927 0500 D6140000 		.4byte	.LASF184
 928 0504 03       		.byte	0x3
 929 0505 9E01     		.2byte	0x19e
 930 0507 9C050000 		.4byte	0x59c
 931 050b 8001     		.2byte	0x180
 932 050d 0A       		.uleb128 0xa
 933 050e D5170000 		.4byte	.LASF185
 934 0512 03       		.byte	0x3
 935 0513 9F01     		.2byte	0x19f
 936 0515 82050000 		.4byte	0x582
 937 0519 A001     		.2byte	0x1a0
 938 051b 0A       		.uleb128 0xa
 939 051c 761E0000 		.4byte	.LASF186
 940 0520 03       		.byte	0x3
 941 0521 A001     		.2byte	0x1a0
 942 0523 A1050000 		.4byte	0x5a1
 943 0527 0002     		.2byte	0x200
 944 0529 0A       		.uleb128 0xa
 945 052a DF170000 		.4byte	.LASF187
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 90


 946 052e 03       		.byte	0x3
 947 052f A101     		.2byte	0x1a1
 948 0531 A6050000 		.4byte	0x5a6
 949 0535 2002     		.2byte	0x220
 950 0537 0B       		.uleb128 0xb
 951 0538 495000   		.ascii	"IP\000"
 952 053b 03       		.byte	0x3
 953 053c A201     		.2byte	0x1a2
 954 053e CB050000 		.4byte	0x5cb
 955 0542 0003     		.2byte	0x300
 956 0544 0A       		.uleb128 0xa
 957 0545 E9170000 		.4byte	.LASF188
 958 0549 03       		.byte	0x3
 959 054a A301     		.2byte	0x1a3
 960 054c D0050000 		.4byte	0x5d0
 961 0550 F003     		.2byte	0x3f0
 962 0552 0A       		.uleb128 0xa
 963 0553 E0160000 		.4byte	.LASF189
 964 0557 03       		.byte	0x3
 965 0558 A401     		.2byte	0x1a4
 966 055a 78050000 		.4byte	0x578
 967 055e 000E     		.2byte	0xe00
 968 0560 00       		.byte	0
 969 0561 0C       		.uleb128 0xc
 970 0562 78050000 		.4byte	0x578
 971 0566 71050000 		.4byte	0x571
 972 056a 0D       		.uleb128 0xd
 973 056b 71050000 		.4byte	0x571
 974 056f 07       		.byte	0x7
 975 0570 00       		.byte	0
 976 0571 05       		.uleb128 0x5
 977 0572 04       		.byte	0x4
 978 0573 07       		.byte	0x7
 979 0574 6F170000 		.4byte	.LASF190
 980 0578 0E       		.uleb128 0xe
 981 0579 9A040000 		.4byte	0x49a
 982 057d 0E       		.uleb128 0xe
 983 057e 61050000 		.4byte	0x561
 984 0582 0C       		.uleb128 0xc
 985 0583 9A040000 		.4byte	0x49a
 986 0587 92050000 		.4byte	0x592
 987 058b 0D       		.uleb128 0xd
 988 058c 71050000 		.4byte	0x571
 989 0590 17       		.byte	0x17
 990 0591 00       		.byte	0
 991 0592 0E       		.uleb128 0xe
 992 0593 61050000 		.4byte	0x561
 993 0597 0E       		.uleb128 0xe
 994 0598 61050000 		.4byte	0x561
 995 059c 0E       		.uleb128 0xe
 996 059d 61050000 		.4byte	0x561
 997 05a1 0E       		.uleb128 0xe
 998 05a2 61050000 		.4byte	0x561
 999 05a6 0C       		.uleb128 0xc
 1000 05a7 9A040000 		.4byte	0x49a
 1001 05ab B6050000 		.4byte	0x5b6
 1002 05af 0D       		.uleb128 0xd
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 91


 1003 05b0 71050000 		.4byte	0x571
 1004 05b4 37       		.byte	0x37
 1005 05b5 00       		.byte	0
 1006 05b6 0C       		.uleb128 0xc
 1007 05b7 C6050000 		.4byte	0x5c6
 1008 05bb C6050000 		.4byte	0x5c6
 1009 05bf 0D       		.uleb128 0xd
 1010 05c0 71050000 		.4byte	0x571
 1011 05c4 EF       		.byte	0xef
 1012 05c5 00       		.byte	0
 1013 05c6 0E       		.uleb128 0xe
 1014 05c7 6E040000 		.4byte	0x46e
 1015 05cb 0E       		.uleb128 0xe
 1016 05cc B6050000 		.4byte	0x5b6
 1017 05d0 0C       		.uleb128 0xc
 1018 05d1 9A040000 		.4byte	0x49a
 1019 05d5 E1050000 		.4byte	0x5e1
 1020 05d9 0F       		.uleb128 0xf
 1021 05da 71050000 		.4byte	0x571
 1022 05de 8302     		.2byte	0x283
 1023 05e0 00       		.byte	0
 1024 05e1 10       		.uleb128 0x10
 1025 05e2 871A0000 		.4byte	.LASF191
 1026 05e6 03       		.byte	0x3
 1027 05e7 A501     		.2byte	0x1a5
 1028 05e9 A5040000 		.4byte	0x4a5
 1029 05ed 11       		.uleb128 0x11
 1030 05ee 78050000 		.4byte	0x578
 1031 05f2 0C       		.uleb128 0xc
 1032 05f3 78050000 		.4byte	0x578
 1033 05f7 02060000 		.4byte	0x602
 1034 05fb 0D       		.uleb128 0xd
 1035 05fc 71050000 		.4byte	0x571
 1036 0600 7F       		.byte	0x7f
 1037 0601 00       		.byte	0
 1038 0602 0C       		.uleb128 0xc
 1039 0603 ED050000 		.4byte	0x5ed
 1040 0607 12060000 		.4byte	0x612
 1041 060b 0D       		.uleb128 0xd
 1042 060c 71050000 		.4byte	0x571
 1043 0610 06       		.byte	0x6
 1044 0611 00       		.byte	0
 1045 0612 12       		.uleb128 0x12
 1046 0613 40       		.byte	0x40
 1047 0614 08       		.byte	0x8
 1048 0615 27       		.byte	0x27
 1049 0616 57060000 		.4byte	0x657
 1050 061a 13       		.uleb128 0x13
 1051 061b 281C0000 		.4byte	.LASF192
 1052 061f 08       		.byte	0x8
 1053 0620 28       		.byte	0x28
 1054 0621 78050000 		.4byte	0x578
 1055 0625 00       		.byte	0
 1056 0626 13       		.uleb128 0x13
 1057 0627 29000000 		.4byte	.LASF193
 1058 062b 08       		.byte	0x8
 1059 062c 29       		.byte	0x29
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 92


 1060 062d 5C060000 		.4byte	0x65c
 1061 0631 04       		.byte	0x4
 1062 0632 13       		.uleb128 0x13
 1063 0633 AD080000 		.4byte	.LASF194
 1064 0637 08       		.byte	0x8
 1065 0638 2A       		.byte	0x2a
 1066 0639 78050000 		.4byte	0x578
 1067 063d 20       		.byte	0x20
 1068 063e 13       		.uleb128 0x13
 1069 063f BA210000 		.4byte	.LASF195
 1070 0643 08       		.byte	0x8
 1071 0644 2B       		.byte	0x2b
 1072 0645 78050000 		.4byte	0x578
 1073 0649 24       		.byte	0x24
 1074 064a 13       		.uleb128 0x13
 1075 064b E9200000 		.4byte	.LASF196
 1076 064f 08       		.byte	0x8
 1077 0650 2C       		.byte	0x2c
 1078 0651 76060000 		.4byte	0x676
 1079 0655 28       		.byte	0x28
 1080 0656 00       		.byte	0
 1081 0657 0E       		.uleb128 0xe
 1082 0658 02060000 		.4byte	0x602
 1083 065c 11       		.uleb128 0x11
 1084 065d 57060000 		.4byte	0x657
 1085 0661 0C       		.uleb128 0xc
 1086 0662 ED050000 		.4byte	0x5ed
 1087 0666 71060000 		.4byte	0x671
 1088 066a 0D       		.uleb128 0xd
 1089 066b 71050000 		.4byte	0x571
 1090 066f 05       		.byte	0x5
 1091 0670 00       		.byte	0
 1092 0671 0E       		.uleb128 0xe
 1093 0672 61060000 		.4byte	0x661
 1094 0676 11       		.uleb128 0x11
 1095 0677 71060000 		.4byte	0x671
 1096 067b 06       		.uleb128 0x6
 1097 067c 14210000 		.4byte	.LASF197
 1098 0680 08       		.byte	0x8
 1099 0681 2D       		.byte	0x2d
 1100 0682 12060000 		.4byte	0x612
 1101 0686 14       		.uleb128 0x14
 1102 0687 0002     		.2byte	0x200
 1103 0689 08       		.byte	0x8
 1104 068a 32       		.byte	0x32
 1105 068b 9C060000 		.4byte	0x69c
 1106 068f 13       		.uleb128 0x13
 1107 0690 D21D0000 		.4byte	.LASF198
 1108 0694 08       		.byte	0x8
 1109 0695 33       		.byte	0x33
 1110 0696 9C060000 		.4byte	0x69c
 1111 069a 00       		.byte	0
 1112 069b 00       		.byte	0
 1113 069c 0E       		.uleb128 0xe
 1114 069d F2050000 		.4byte	0x5f2
 1115 06a1 06       		.uleb128 0x6
 1116 06a2 16000000 		.4byte	.LASF199
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 93


 1117 06a6 08       		.byte	0x8
 1118 06a7 34       		.byte	0x34
 1119 06a8 86060000 		.4byte	0x686
 1120 06ac 12       		.uleb128 0x12
 1121 06ad 40       		.byte	0x40
 1122 06ae 08       		.byte	0x8
 1123 06af 39       		.byte	0x39
 1124 06b0 FD060000 		.4byte	0x6fd
 1125 06b4 13       		.uleb128 0x13
 1126 06b5 6C200000 		.4byte	.LASF200
 1127 06b9 08       		.byte	0x8
 1128 06ba 3A       		.byte	0x3a
 1129 06bb 78050000 		.4byte	0x578
 1130 06bf 00       		.byte	0
 1131 06c0 13       		.uleb128 0x13
 1132 06c1 C8200000 		.4byte	.LASF201
 1133 06c5 08       		.byte	0x8
 1134 06c6 3B       		.byte	0x3b
 1135 06c7 78050000 		.4byte	0x578
 1136 06cb 04       		.byte	0x4
 1137 06cc 13       		.uleb128 0x13
 1138 06cd 29000000 		.4byte	.LASF193
 1139 06d1 08       		.byte	0x8
 1140 06d2 3C       		.byte	0x3c
 1141 06d3 02070000 		.4byte	0x702
 1142 06d7 08       		.byte	0x8
 1143 06d8 13       		.uleb128 0x13
 1144 06d9 72200000 		.4byte	.LASF202
 1145 06dd 08       		.byte	0x8
 1146 06de 3D       		.byte	0x3d
 1147 06df ED050000 		.4byte	0x5ed
 1148 06e3 20       		.byte	0x20
 1149 06e4 13       		.uleb128 0x13
 1150 06e5 F0090000 		.4byte	.LASF203
 1151 06e9 08       		.byte	0x8
 1152 06ea 3E       		.byte	0x3e
 1153 06eb 78050000 		.4byte	0x578
 1154 06ef 24       		.byte	0x24
 1155 06f0 13       		.uleb128 0x13
 1156 06f1 E9200000 		.4byte	.LASF196
 1157 06f5 08       		.byte	0x8
 1158 06f6 3F       		.byte	0x3f
 1159 06f7 0C070000 		.4byte	0x70c
 1160 06fb 28       		.byte	0x28
 1161 06fc 00       		.byte	0
 1162 06fd 0E       		.uleb128 0xe
 1163 06fe 61060000 		.4byte	0x661
 1164 0702 11       		.uleb128 0x11
 1165 0703 FD060000 		.4byte	0x6fd
 1166 0707 0E       		.uleb128 0xe
 1167 0708 61060000 		.4byte	0x661
 1168 070c 11       		.uleb128 0x11
 1169 070d 07070000 		.4byte	0x707
 1170 0711 06       		.uleb128 0x6
 1171 0712 51070000 		.4byte	.LASF204
 1172 0716 08       		.byte	0x8
 1173 0717 40       		.byte	0x40
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 94


 1174 0718 AC060000 		.4byte	0x6ac
 1175 071c 12       		.uleb128 0x12
 1176 071d 40       		.byte	0x40
 1177 071e 08       		.byte	0x8
 1178 071f 45       		.byte	0x45
 1179 0720 6D070000 		.4byte	0x76d
 1180 0724 13       		.uleb128 0x13
 1181 0725 6C200000 		.4byte	.LASF200
 1182 0729 08       		.byte	0x8
 1183 072a 46       		.byte	0x46
 1184 072b ED050000 		.4byte	0x5ed
 1185 072f 00       		.byte	0
 1186 0730 13       		.uleb128 0x13
 1187 0731 C8200000 		.4byte	.LASF201
 1188 0735 08       		.byte	0x8
 1189 0736 47       		.byte	0x47
 1190 0737 78050000 		.4byte	0x578
 1191 073b 04       		.byte	0x4
 1192 073c 13       		.uleb128 0x13
 1193 073d 29000000 		.4byte	.LASF193
 1194 0741 08       		.byte	0x8
 1195 0742 48       		.byte	0x48
 1196 0743 72070000 		.4byte	0x772
 1197 0747 08       		.byte	0x8
 1198 0748 13       		.uleb128 0x13
 1199 0749 72200000 		.4byte	.LASF202
 1200 074d 08       		.byte	0x8
 1201 074e 49       		.byte	0x49
 1202 074f ED050000 		.4byte	0x5ed
 1203 0753 20       		.byte	0x20
 1204 0754 13       		.uleb128 0x13
 1205 0755 F0090000 		.4byte	.LASF203
 1206 0759 08       		.byte	0x8
 1207 075a 4A       		.byte	0x4a
 1208 075b 78050000 		.4byte	0x578
 1209 075f 24       		.byte	0x24
 1210 0760 13       		.uleb128 0x13
 1211 0761 E9200000 		.4byte	.LASF196
 1212 0765 08       		.byte	0x8
 1213 0766 4B       		.byte	0x4b
 1214 0767 7C070000 		.4byte	0x77c
 1215 076b 28       		.byte	0x28
 1216 076c 00       		.byte	0
 1217 076d 0E       		.uleb128 0xe
 1218 076e 61060000 		.4byte	0x661
 1219 0772 11       		.uleb128 0x11
 1220 0773 6D070000 		.4byte	0x76d
 1221 0777 0E       		.uleb128 0xe
 1222 0778 61060000 		.4byte	0x661
 1223 077c 11       		.uleb128 0x11
 1224 077d 77070000 		.4byte	0x777
 1225 0781 06       		.uleb128 0x6
 1226 0782 4E010000 		.4byte	.LASF205
 1227 0786 08       		.byte	0x8
 1228 0787 4C       		.byte	0x4c
 1229 0788 1C070000 		.4byte	0x71c
 1230 078c 14       		.uleb128 0x14
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 95


 1231 078d 0054     		.2byte	0x5400
 1232 078f 08       		.byte	0x8
 1233 0790 69       		.byte	0x69
 1234 0791 64080000 		.4byte	0x864
 1235 0795 15       		.uleb128 0x15
 1236 0796 475200   		.ascii	"GR\000"
 1237 0799 08       		.byte	0x8
 1238 079a 6A       		.byte	0x6a
 1239 079b 64080000 		.4byte	0x864
 1240 079f 00       		.byte	0
 1241 07a0 16       		.uleb128 0x16
 1242 07a1 CC040000 		.4byte	.LASF206
 1243 07a5 08       		.byte	0x8
 1244 07a6 6B       		.byte	0x6b
 1245 07a7 78050000 		.4byte	0x578
 1246 07ab 0004     		.2byte	0x400
 1247 07ad 16       		.uleb128 0x16
 1248 07ae 29000000 		.4byte	.LASF193
 1249 07b2 08       		.byte	0x8
 1250 07b3 6C       		.byte	0x6c
 1251 07b4 89080000 		.4byte	0x889
 1252 07b8 0404     		.2byte	0x404
 1253 07ba 16       		.uleb128 0x16
 1254 07bb 1B010000 		.4byte	.LASF207
 1255 07bf 08       		.byte	0x8
 1256 07c0 6D       		.byte	0x6d
 1257 07c1 9E080000 		.4byte	0x89e
 1258 07c5 0008     		.2byte	0x800
 1259 07c7 16       		.uleb128 0x16
 1260 07c8 F40C0000 		.4byte	.LASF208
 1261 07cc 08       		.byte	0x8
 1262 07cd 6E       		.byte	0x6e
 1263 07ce A3080000 		.4byte	0x8a3
 1264 07d2 0009     		.2byte	0x900
 1265 07d4 16       		.uleb128 0x16
 1266 07d5 59030000 		.4byte	.LASF209
 1267 07d9 08       		.byte	0x8
 1268 07da 6F       		.byte	0x6f
 1269 07db A8080000 		.4byte	0x8a8
 1270 07df 000A     		.2byte	0xa00
 1271 07e1 16       		.uleb128 0x16
 1272 07e2 19020000 		.4byte	.LASF210
 1273 07e6 08       		.byte	0x8
 1274 07e7 70       		.byte	0x70
 1275 07e8 BD080000 		.4byte	0x8bd
 1276 07ec 000B     		.2byte	0xb00
 1277 07ee 16       		.uleb128 0x16
 1278 07ef E9200000 		.4byte	.LASF196
 1279 07f3 08       		.byte	0x8
 1280 07f4 71       		.byte	0x71
 1281 07f5 ED050000 		.4byte	0x5ed
 1282 07f9 FC0B     		.2byte	0xbfc
 1283 07fb 16       		.uleb128 0x16
 1284 07fc 281C0000 		.4byte	.LASF192
 1285 0800 08       		.byte	0x8
 1286 0801 72       		.byte	0x72
 1287 0802 C2080000 		.4byte	0x8c2
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 96


 1288 0806 000C     		.2byte	0xc00
 1289 0808 16       		.uleb128 0x16
 1290 0809 CB170000 		.4byte	.LASF183
 1291 080d 08       		.byte	0x8
 1292 080e 73       		.byte	0x73
 1293 080f DC080000 		.4byte	0x8dc
 1294 0813 000E     		.2byte	0xe00
 1295 0815 16       		.uleb128 0x16
 1296 0816 890B0000 		.4byte	.LASF211
 1297 081a 08       		.byte	0x8
 1298 081b 74       		.byte	0x74
 1299 081c 78050000 		.4byte	0x578
 1300 0820 0010     		.2byte	0x1000
 1301 0822 16       		.uleb128 0x16
 1302 0823 D5170000 		.4byte	.LASF185
 1303 0827 08       		.byte	0x8
 1304 0828 75       		.byte	0x75
 1305 0829 F7080000 		.4byte	0x8f7
 1306 082d 0410     		.2byte	0x1004
 1307 082f 16       		.uleb128 0x16
 1308 0830 9F0E0000 		.4byte	.LASF212
 1309 0834 08       		.byte	0x8
 1310 0835 76       		.byte	0x76
 1311 0836 FC080000 		.4byte	0x8fc
 1312 083a 0020     		.2byte	0x2000
 1313 083c 16       		.uleb128 0x16
 1314 083d 80030000 		.4byte	.LASF213
 1315 0841 08       		.byte	0x8
 1316 0842 77       		.byte	0x77
 1317 0843 0C090000 		.4byte	0x90c
 1318 0847 0040     		.2byte	0x4000
 1319 0849 16       		.uleb128 0x16
 1320 084a DF170000 		.4byte	.LASF187
 1321 084e 08       		.byte	0x8
 1322 084f 78       		.byte	0x78
 1323 0850 32090000 		.4byte	0x932
 1324 0854 0048     		.2byte	0x4800
 1325 0856 16       		.uleb128 0x16
 1326 0857 98120000 		.4byte	.LASF214
 1327 085b 08       		.byte	0x8
 1328 085c 79       		.byte	0x79
 1329 085d 37090000 		.4byte	0x937
 1330 0861 0050     		.2byte	0x5000
 1331 0863 00       		.byte	0
 1332 0864 0C       		.uleb128 0xc
 1333 0865 7B060000 		.4byte	0x67b
 1334 0869 74080000 		.4byte	0x874
 1335 086d 0D       		.uleb128 0xd
 1336 086e 71050000 		.4byte	0x571
 1337 0872 0F       		.byte	0xf
 1338 0873 00       		.byte	0
 1339 0874 0C       		.uleb128 0xc
 1340 0875 ED050000 		.4byte	0x5ed
 1341 0879 84080000 		.4byte	0x884
 1342 087d 0D       		.uleb128 0xd
 1343 087e 71050000 		.4byte	0x571
 1344 0882 FE       		.byte	0xfe
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 97


 1345 0883 00       		.byte	0
 1346 0884 0E       		.uleb128 0xe
 1347 0885 74080000 		.4byte	0x874
 1348 0889 11       		.uleb128 0x11
 1349 088a 84080000 		.4byte	0x884
 1350 088e 0C       		.uleb128 0xc
 1351 088f 78050000 		.4byte	0x578
 1352 0893 9E080000 		.4byte	0x89e
 1353 0897 0D       		.uleb128 0xd
 1354 0898 71050000 		.4byte	0x571
 1355 089c 3F       		.byte	0x3f
 1356 089d 00       		.byte	0
 1357 089e 0E       		.uleb128 0xe
 1358 089f 8E080000 		.4byte	0x88e
 1359 08a3 0E       		.uleb128 0xe
 1360 08a4 8E080000 		.4byte	0x88e
 1361 08a8 0E       		.uleb128 0xe
 1362 08a9 8E080000 		.4byte	0x88e
 1363 08ad 0C       		.uleb128 0xc
 1364 08ae 78050000 		.4byte	0x578
 1365 08b2 BD080000 		.4byte	0x8bd
 1366 08b6 0D       		.uleb128 0xd
 1367 08b7 71050000 		.4byte	0x571
 1368 08bb 3E       		.byte	0x3e
 1369 08bc 00       		.byte	0
 1370 08bd 0E       		.uleb128 0xe
 1371 08be AD080000 		.4byte	0x8ad
 1372 08c2 0E       		.uleb128 0xe
 1373 08c3 F2050000 		.4byte	0x5f2
 1374 08c7 0C       		.uleb128 0xc
 1375 08c8 ED050000 		.4byte	0x5ed
 1376 08cc D7080000 		.4byte	0x8d7
 1377 08d0 0D       		.uleb128 0xd
 1378 08d1 71050000 		.4byte	0x571
 1379 08d5 7F       		.byte	0x7f
 1380 08d6 00       		.byte	0
 1381 08d7 0E       		.uleb128 0xe
 1382 08d8 C7080000 		.4byte	0x8c7
 1383 08dc 11       		.uleb128 0x11
 1384 08dd D7080000 		.4byte	0x8d7
 1385 08e1 0C       		.uleb128 0xc
 1386 08e2 ED050000 		.4byte	0x5ed
 1387 08e6 F2080000 		.4byte	0x8f2
 1388 08ea 0F       		.uleb128 0xf
 1389 08eb 71050000 		.4byte	0x571
 1390 08ef FE03     		.2byte	0x3fe
 1391 08f1 00       		.byte	0
 1392 08f2 0E       		.uleb128 0xe
 1393 08f3 E1080000 		.4byte	0x8e1
 1394 08f7 11       		.uleb128 0x11
 1395 08f8 F2080000 		.4byte	0x8f2
 1396 08fc 0C       		.uleb128 0xc
 1397 08fd A1060000 		.4byte	0x6a1
 1398 0901 0C090000 		.4byte	0x90c
 1399 0905 0D       		.uleb128 0xd
 1400 0906 71050000 		.4byte	0x571
 1401 090a 0F       		.byte	0xf
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 98


 1402 090b 00       		.byte	0
 1403 090c 0C       		.uleb128 0xc
 1404 090d 11070000 		.4byte	0x711
 1405 0911 1C090000 		.4byte	0x91c
 1406 0915 0D       		.uleb128 0xd
 1407 0916 71050000 		.4byte	0x571
 1408 091a 1F       		.byte	0x1f
 1409 091b 00       		.byte	0
 1410 091c 0C       		.uleb128 0xc
 1411 091d ED050000 		.4byte	0x5ed
 1412 0921 2D090000 		.4byte	0x92d
 1413 0925 0F       		.uleb128 0xf
 1414 0926 71050000 		.4byte	0x571
 1415 092a FF01     		.2byte	0x1ff
 1416 092c 00       		.byte	0
 1417 092d 0E       		.uleb128 0xe
 1418 092e 1C090000 		.4byte	0x91c
 1419 0932 11       		.uleb128 0x11
 1420 0933 2D090000 		.4byte	0x92d
 1421 0937 0C       		.uleb128 0xc
 1422 0938 81070000 		.4byte	0x781
 1423 093c 47090000 		.4byte	0x947
 1424 0940 0D       		.uleb128 0xd
 1425 0941 71050000 		.4byte	0x571
 1426 0945 0F       		.byte	0xf
 1427 0946 00       		.byte	0
 1428 0947 06       		.uleb128 0x6
 1429 0948 3D180000 		.4byte	.LASF215
 1430 094c 08       		.byte	0x8
 1431 094d 7B       		.byte	0x7b
 1432 094e 8C070000 		.4byte	0x78c
 1433 0952 05       		.uleb128 0x5
 1434 0953 08       		.byte	0x8
 1435 0954 04       		.byte	0x4
 1436 0955 F9150000 		.4byte	.LASF216
 1437 0959 12       		.uleb128 0x12
 1438 095a B8       		.byte	0xb8
 1439 095b 09       		.byte	0x9
 1440 095c 34       		.byte	0x34
 1441 095d 6A0D0000 		.4byte	0xd6a
 1442 0961 13       		.uleb128 0x13
 1443 0962 4F030000 		.4byte	.LASF217
 1444 0966 09       		.byte	0x9
 1445 0967 37       		.byte	0x37
 1446 0968 9A040000 		.4byte	0x49a
 1447 096c 00       		.byte	0
 1448 096d 13       		.uleb128 0x13
 1449 096e B0010000 		.4byte	.LASF218
 1450 0972 09       		.byte	0x9
 1451 0973 38       		.byte	0x38
 1452 0974 9A040000 		.4byte	0x49a
 1453 0978 04       		.byte	0x4
 1454 0979 13       		.uleb128 0x13
 1455 097a 360F0000 		.4byte	.LASF219
 1456 097e 09       		.byte	0x9
 1457 097f 39       		.byte	0x39
 1458 0980 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 99


 1459 0984 08       		.byte	0x8
 1460 0985 13       		.uleb128 0x13
 1461 0986 D6090000 		.4byte	.LASF220
 1462 098a 09       		.byte	0x9
 1463 098b 3A       		.byte	0x3a
 1464 098c 9A040000 		.4byte	0x49a
 1465 0990 0C       		.byte	0xc
 1466 0991 13       		.uleb128 0x13
 1467 0992 33190000 		.4byte	.LASF221
 1468 0996 09       		.byte	0x9
 1469 0997 3B       		.byte	0x3b
 1470 0998 9A040000 		.4byte	0x49a
 1471 099c 10       		.byte	0x10
 1472 099d 13       		.uleb128 0x13
 1473 099e 27130000 		.4byte	.LASF222
 1474 09a2 09       		.byte	0x9
 1475 09a3 3C       		.byte	0x3c
 1476 09a4 9A040000 		.4byte	0x49a
 1477 09a8 14       		.byte	0x14
 1478 09a9 13       		.uleb128 0x13
 1479 09aa 860C0000 		.4byte	.LASF223
 1480 09ae 09       		.byte	0x9
 1481 09af 3D       		.byte	0x3d
 1482 09b0 9A040000 		.4byte	0x49a
 1483 09b4 18       		.byte	0x18
 1484 09b5 13       		.uleb128 0x13
 1485 09b6 BF200000 		.4byte	.LASF224
 1486 09ba 09       		.byte	0x9
 1487 09bb 3E       		.byte	0x3e
 1488 09bc 9A040000 		.4byte	0x49a
 1489 09c0 1C       		.byte	0x1c
 1490 09c1 13       		.uleb128 0x13
 1491 09c2 E3110000 		.4byte	.LASF225
 1492 09c6 09       		.byte	0x9
 1493 09c7 3F       		.byte	0x3f
 1494 09c8 9A040000 		.4byte	0x49a
 1495 09cc 20       		.byte	0x20
 1496 09cd 13       		.uleb128 0x13
 1497 09ce D70A0000 		.4byte	.LASF226
 1498 09d2 09       		.byte	0x9
 1499 09d3 40       		.byte	0x40
 1500 09d4 9A040000 		.4byte	0x49a
 1501 09d8 24       		.byte	0x24
 1502 09d9 13       		.uleb128 0x13
 1503 09da EC0A0000 		.4byte	.LASF227
 1504 09de 09       		.byte	0x9
 1505 09df 43       		.byte	0x43
 1506 09e0 6E040000 		.4byte	0x46e
 1507 09e4 28       		.byte	0x28
 1508 09e5 13       		.uleb128 0x13
 1509 09e6 5C180000 		.4byte	.LASF228
 1510 09ea 09       		.byte	0x9
 1511 09eb 44       		.byte	0x44
 1512 09ec 6E040000 		.4byte	0x46e
 1513 09f0 29       		.byte	0x29
 1514 09f1 13       		.uleb128 0x13
 1515 09f2 6E0D0000 		.4byte	.LASF229
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 100


 1516 09f6 09       		.byte	0x9
 1517 09f7 45       		.byte	0x45
 1518 09f8 6E040000 		.4byte	0x46e
 1519 09fc 2A       		.byte	0x2a
 1520 09fd 13       		.uleb128 0x13
 1521 09fe 13190000 		.4byte	.LASF230
 1522 0a02 09       		.byte	0x9
 1523 0a03 46       		.byte	0x46
 1524 0a04 6E040000 		.4byte	0x46e
 1525 0a08 2B       		.byte	0x2b
 1526 0a09 13       		.uleb128 0x13
 1527 0a0a BD180000 		.4byte	.LASF231
 1528 0a0e 09       		.byte	0x9
 1529 0a0f 47       		.byte	0x47
 1530 0a10 6E040000 		.4byte	0x46e
 1531 0a14 2C       		.byte	0x2c
 1532 0a15 13       		.uleb128 0x13
 1533 0a16 B11B0000 		.4byte	.LASF232
 1534 0a1a 09       		.byte	0x9
 1535 0a1b 48       		.byte	0x48
 1536 0a1c 6E040000 		.4byte	0x46e
 1537 0a20 2D       		.byte	0x2d
 1538 0a21 13       		.uleb128 0x13
 1539 0a22 18220000 		.4byte	.LASF233
 1540 0a26 09       		.byte	0x9
 1541 0a27 49       		.byte	0x49
 1542 0a28 6E040000 		.4byte	0x46e
 1543 0a2c 2E       		.byte	0x2e
 1544 0a2d 13       		.uleb128 0x13
 1545 0a2e 94030000 		.4byte	.LASF234
 1546 0a32 09       		.byte	0x9
 1547 0a33 4A       		.byte	0x4a
 1548 0a34 6E040000 		.4byte	0x46e
 1549 0a38 2F       		.byte	0x2f
 1550 0a39 13       		.uleb128 0x13
 1551 0a3a F51A0000 		.4byte	.LASF235
 1552 0a3e 09       		.byte	0x9
 1553 0a3f 4B       		.byte	0x4b
 1554 0a40 6E040000 		.4byte	0x46e
 1555 0a44 30       		.byte	0x30
 1556 0a45 13       		.uleb128 0x13
 1557 0a46 2E140000 		.4byte	.LASF236
 1558 0a4a 09       		.byte	0x9
 1559 0a4b 4E       		.byte	0x4e
 1560 0a4c 6E040000 		.4byte	0x46e
 1561 0a50 31       		.byte	0x31
 1562 0a51 13       		.uleb128 0x13
 1563 0a52 961F0000 		.4byte	.LASF237
 1564 0a56 09       		.byte	0x9
 1565 0a57 4F       		.byte	0x4f
 1566 0a58 6E040000 		.4byte	0x46e
 1567 0a5c 32       		.byte	0x32
 1568 0a5d 13       		.uleb128 0x13
 1569 0a5e 08210000 		.4byte	.LASF238
 1570 0a62 09       		.byte	0x9
 1571 0a63 50       		.byte	0x50
 1572 0a64 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 101


 1573 0a68 33       		.byte	0x33
 1574 0a69 13       		.uleb128 0x13
 1575 0a6a 650E0000 		.4byte	.LASF239
 1576 0a6e 09       		.byte	0x9
 1577 0a6f 51       		.byte	0x51
 1578 0a70 6E040000 		.4byte	0x46e
 1579 0a74 34       		.byte	0x34
 1580 0a75 13       		.uleb128 0x13
 1581 0a76 A5100000 		.4byte	.LASF240
 1582 0a7a 09       		.byte	0x9
 1583 0a7b 52       		.byte	0x52
 1584 0a7c 79040000 		.4byte	0x479
 1585 0a80 36       		.byte	0x36
 1586 0a81 13       		.uleb128 0x13
 1587 0a82 0B050000 		.4byte	.LASF241
 1588 0a86 09       		.byte	0x9
 1589 0a87 53       		.byte	0x53
 1590 0a88 79040000 		.4byte	0x479
 1591 0a8c 38       		.byte	0x38
 1592 0a8d 13       		.uleb128 0x13
 1593 0a8e 61130000 		.4byte	.LASF242
 1594 0a92 09       		.byte	0x9
 1595 0a93 54       		.byte	0x54
 1596 0a94 79040000 		.4byte	0x479
 1597 0a98 3A       		.byte	0x3a
 1598 0a99 13       		.uleb128 0x13
 1599 0a9a 40030000 		.4byte	.LASF243
 1600 0a9e 09       		.byte	0x9
 1601 0a9f 55       		.byte	0x55
 1602 0aa0 6E040000 		.4byte	0x46e
 1603 0aa4 3C       		.byte	0x3c
 1604 0aa5 13       		.uleb128 0x13
 1605 0aa6 6E0B0000 		.4byte	.LASF244
 1606 0aaa 09       		.byte	0x9
 1607 0aab 56       		.byte	0x56
 1608 0aac 6E040000 		.4byte	0x46e
 1609 0ab0 3D       		.byte	0x3d
 1610 0ab1 13       		.uleb128 0x13
 1611 0ab2 F2160000 		.4byte	.LASF245
 1612 0ab6 09       		.byte	0x9
 1613 0ab7 57       		.byte	0x57
 1614 0ab8 6E040000 		.4byte	0x46e
 1615 0abc 3E       		.byte	0x3e
 1616 0abd 13       		.uleb128 0x13
 1617 0abe 07130000 		.4byte	.LASF246
 1618 0ac2 09       		.byte	0x9
 1619 0ac3 58       		.byte	0x58
 1620 0ac4 6E040000 		.4byte	0x46e
 1621 0ac8 3F       		.byte	0x3f
 1622 0ac9 13       		.uleb128 0x13
 1623 0aca 77020000 		.4byte	.LASF247
 1624 0ace 09       		.byte	0x9
 1625 0acf 59       		.byte	0x59
 1626 0ad0 6E040000 		.4byte	0x46e
 1627 0ad4 40       		.byte	0x40
 1628 0ad5 13       		.uleb128 0x13
 1629 0ad6 7F140000 		.4byte	.LASF248
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 102


 1630 0ada 09       		.byte	0x9
 1631 0adb 5A       		.byte	0x5a
 1632 0adc 6E040000 		.4byte	0x46e
 1633 0ae0 41       		.byte	0x41
 1634 0ae1 13       		.uleb128 0x13
 1635 0ae2 68080000 		.4byte	.LASF249
 1636 0ae6 09       		.byte	0x9
 1637 0ae7 5B       		.byte	0x5b
 1638 0ae8 6E040000 		.4byte	0x46e
 1639 0aec 42       		.byte	0x42
 1640 0aed 13       		.uleb128 0x13
 1641 0aee 8E0D0000 		.4byte	.LASF250
 1642 0af2 09       		.byte	0x9
 1643 0af3 5C       		.byte	0x5c
 1644 0af4 6E040000 		.4byte	0x46e
 1645 0af8 43       		.byte	0x43
 1646 0af9 13       		.uleb128 0x13
 1647 0afa 3F0F0000 		.4byte	.LASF251
 1648 0afe 09       		.byte	0x9
 1649 0aff 5D       		.byte	0x5d
 1650 0b00 6E040000 		.4byte	0x46e
 1651 0b04 44       		.byte	0x44
 1652 0b05 13       		.uleb128 0x13
 1653 0b06 21190000 		.4byte	.LASF252
 1654 0b0a 09       		.byte	0x9
 1655 0b0b 5E       		.byte	0x5e
 1656 0b0c 9A040000 		.4byte	0x49a
 1657 0b10 48       		.byte	0x48
 1658 0b11 13       		.uleb128 0x13
 1659 0b12 610F0000 		.4byte	.LASF253
 1660 0b16 09       		.byte	0x9
 1661 0b17 5F       		.byte	0x5f
 1662 0b18 9A040000 		.4byte	0x49a
 1663 0b1c 4C       		.byte	0x4c
 1664 0b1d 13       		.uleb128 0x13
 1665 0b1e DC1E0000 		.4byte	.LASF254
 1666 0b22 09       		.byte	0x9
 1667 0b23 60       		.byte	0x60
 1668 0b24 6E040000 		.4byte	0x46e
 1669 0b28 50       		.byte	0x50
 1670 0b29 13       		.uleb128 0x13
 1671 0b2a 000C0000 		.4byte	.LASF255
 1672 0b2e 09       		.byte	0x9
 1673 0b2f 61       		.byte	0x61
 1674 0b30 6E040000 		.4byte	0x46e
 1675 0b34 51       		.byte	0x51
 1676 0b35 13       		.uleb128 0x13
 1677 0b36 2B090000 		.4byte	.LASF256
 1678 0b3a 09       		.byte	0x9
 1679 0b3b 62       		.byte	0x62
 1680 0b3c 6E040000 		.4byte	0x46e
 1681 0b40 52       		.byte	0x52
 1682 0b41 13       		.uleb128 0x13
 1683 0b42 7E150000 		.4byte	.LASF257
 1684 0b46 09       		.byte	0x9
 1685 0b47 63       		.byte	0x63
 1686 0b48 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 103


 1687 0b4c 53       		.byte	0x53
 1688 0b4d 13       		.uleb128 0x13
 1689 0b4e 031E0000 		.4byte	.LASF258
 1690 0b52 09       		.byte	0x9
 1691 0b53 64       		.byte	0x64
 1692 0b54 6E040000 		.4byte	0x46e
 1693 0b58 54       		.byte	0x54
 1694 0b59 13       		.uleb128 0x13
 1695 0b5a 320C0000 		.4byte	.LASF259
 1696 0b5e 09       		.byte	0x9
 1697 0b5f 65       		.byte	0x65
 1698 0b60 6E040000 		.4byte	0x46e
 1699 0b64 55       		.byte	0x55
 1700 0b65 13       		.uleb128 0x13
 1701 0b66 481C0000 		.4byte	.LASF260
 1702 0b6a 09       		.byte	0x9
 1703 0b6b 66       		.byte	0x66
 1704 0b6c 6E040000 		.4byte	0x46e
 1705 0b70 56       		.byte	0x56
 1706 0b71 13       		.uleb128 0x13
 1707 0b72 13130000 		.4byte	.LASF261
 1708 0b76 09       		.byte	0x9
 1709 0b77 67       		.byte	0x67
 1710 0b78 6E040000 		.4byte	0x46e
 1711 0b7c 57       		.byte	0x57
 1712 0b7d 13       		.uleb128 0x13
 1713 0b7e 380B0000 		.4byte	.LASF262
 1714 0b82 09       		.byte	0x9
 1715 0b83 68       		.byte	0x68
 1716 0b84 6E040000 		.4byte	0x46e
 1717 0b88 58       		.byte	0x58
 1718 0b89 13       		.uleb128 0x13
 1719 0b8a 24210000 		.4byte	.LASF263
 1720 0b8e 09       		.byte	0x9
 1721 0b8f 69       		.byte	0x69
 1722 0b90 6E040000 		.4byte	0x46e
 1723 0b94 59       		.byte	0x59
 1724 0b95 13       		.uleb128 0x13
 1725 0b96 8B1F0000 		.4byte	.LASF264
 1726 0b9a 09       		.byte	0x9
 1727 0b9b 6E       		.byte	0x6e
 1728 0b9c 84040000 		.4byte	0x484
 1729 0ba0 5A       		.byte	0x5a
 1730 0ba1 13       		.uleb128 0x13
 1731 0ba2 E5010000 		.4byte	.LASF265
 1732 0ba6 09       		.byte	0x9
 1733 0ba7 6F       		.byte	0x6f
 1734 0ba8 84040000 		.4byte	0x484
 1735 0bac 5C       		.byte	0x5c
 1736 0bad 13       		.uleb128 0x13
 1737 0bae EB110000 		.4byte	.LASF266
 1738 0bb2 09       		.byte	0x9
 1739 0bb3 70       		.byte	0x70
 1740 0bb4 6E040000 		.4byte	0x46e
 1741 0bb8 5E       		.byte	0x5e
 1742 0bb9 13       		.uleb128 0x13
 1743 0bba C01F0000 		.4byte	.LASF267
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 104


 1744 0bbe 09       		.byte	0x9
 1745 0bbf 71       		.byte	0x71
 1746 0bc0 6E040000 		.4byte	0x46e
 1747 0bc4 5F       		.byte	0x5f
 1748 0bc5 13       		.uleb128 0x13
 1749 0bc6 B60D0000 		.4byte	.LASF268
 1750 0bca 09       		.byte	0x9
 1751 0bcb 72       		.byte	0x72
 1752 0bcc 6E040000 		.4byte	0x46e
 1753 0bd0 60       		.byte	0x60
 1754 0bd1 13       		.uleb128 0x13
 1755 0bd2 5A0C0000 		.4byte	.LASF269
 1756 0bd6 09       		.byte	0x9
 1757 0bd7 73       		.byte	0x73
 1758 0bd8 9A040000 		.4byte	0x49a
 1759 0bdc 64       		.byte	0x64
 1760 0bdd 13       		.uleb128 0x13
 1761 0bde 48220000 		.4byte	.LASF270
 1762 0be2 09       		.byte	0x9
 1763 0be3 76       		.byte	0x76
 1764 0be4 84040000 		.4byte	0x484
 1765 0be8 68       		.byte	0x68
 1766 0be9 13       		.uleb128 0x13
 1767 0bea 62160000 		.4byte	.LASF271
 1768 0bee 09       		.byte	0x9
 1769 0bef 77       		.byte	0x77
 1770 0bf0 84040000 		.4byte	0x484
 1771 0bf4 6A       		.byte	0x6a
 1772 0bf5 13       		.uleb128 0x13
 1773 0bf6 52130000 		.4byte	.LASF272
 1774 0bfa 09       		.byte	0x9
 1775 0bfb 78       		.byte	0x78
 1776 0bfc 84040000 		.4byte	0x484
 1777 0c00 6C       		.byte	0x6c
 1778 0c01 13       		.uleb128 0x13
 1779 0c02 69040000 		.4byte	.LASF273
 1780 0c06 09       		.byte	0x9
 1781 0c07 79       		.byte	0x79
 1782 0c08 84040000 		.4byte	0x484
 1783 0c0c 6E       		.byte	0x6e
 1784 0c0d 13       		.uleb128 0x13
 1785 0c0e 91100000 		.4byte	.LASF274
 1786 0c12 09       		.byte	0x9
 1787 0c13 7B       		.byte	0x7b
 1788 0c14 6E040000 		.4byte	0x46e
 1789 0c18 70       		.byte	0x70
 1790 0c19 13       		.uleb128 0x13
 1791 0c1a 79060000 		.4byte	.LASF275
 1792 0c1e 09       		.byte	0x9
 1793 0c1f 7C       		.byte	0x7c
 1794 0c20 6E040000 		.4byte	0x46e
 1795 0c24 71       		.byte	0x71
 1796 0c25 13       		.uleb128 0x13
 1797 0c26 A0040000 		.4byte	.LASF276
 1798 0c2a 09       		.byte	0x9
 1799 0c2b 7D       		.byte	0x7d
 1800 0c2c 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 105


 1801 0c30 72       		.byte	0x72
 1802 0c31 13       		.uleb128 0x13
 1803 0c32 8A090000 		.4byte	.LASF277
 1804 0c36 09       		.byte	0x9
 1805 0c37 7E       		.byte	0x7e
 1806 0c38 6E040000 		.4byte	0x46e
 1807 0c3c 73       		.byte	0x73
 1808 0c3d 13       		.uleb128 0x13
 1809 0c3e B9170000 		.4byte	.LASF278
 1810 0c42 09       		.byte	0x9
 1811 0c43 80       		.byte	0x80
 1812 0c44 84040000 		.4byte	0x484
 1813 0c48 74       		.byte	0x74
 1814 0c49 13       		.uleb128 0x13
 1815 0c4a 90150000 		.4byte	.LASF279
 1816 0c4e 09       		.byte	0x9
 1817 0c4f 81       		.byte	0x81
 1818 0c50 84040000 		.4byte	0x484
 1819 0c54 76       		.byte	0x76
 1820 0c55 13       		.uleb128 0x13
 1821 0c56 F3200000 		.4byte	.LASF280
 1822 0c5a 09       		.byte	0x9
 1823 0c5b 82       		.byte	0x82
 1824 0c5c 84040000 		.4byte	0x484
 1825 0c60 78       		.byte	0x78
 1826 0c61 13       		.uleb128 0x13
 1827 0c62 52090000 		.4byte	.LASF281
 1828 0c66 09       		.byte	0x9
 1829 0c67 83       		.byte	0x83
 1830 0c68 84040000 		.4byte	0x484
 1831 0c6c 7A       		.byte	0x7a
 1832 0c6d 13       		.uleb128 0x13
 1833 0c6e E0100000 		.4byte	.LASF282
 1834 0c72 09       		.byte	0x9
 1835 0c73 86       		.byte	0x86
 1836 0c74 6E040000 		.4byte	0x46e
 1837 0c78 7C       		.byte	0x7c
 1838 0c79 13       		.uleb128 0x13
 1839 0c7a ED1E0000 		.4byte	.LASF283
 1840 0c7e 09       		.byte	0x9
 1841 0c7f 87       		.byte	0x87
 1842 0c80 6E040000 		.4byte	0x46e
 1843 0c84 7D       		.byte	0x7d
 1844 0c85 13       		.uleb128 0x13
 1845 0c86 C8080000 		.4byte	.LASF284
 1846 0c8a 09       		.byte	0x9
 1847 0c8b 88       		.byte	0x88
 1848 0c8c 6E040000 		.4byte	0x46e
 1849 0c90 7E       		.byte	0x7e
 1850 0c91 13       		.uleb128 0x13
 1851 0c92 CC070000 		.4byte	.LASF285
 1852 0c96 09       		.byte	0x9
 1853 0c97 89       		.byte	0x89
 1854 0c98 6E040000 		.4byte	0x46e
 1855 0c9c 7F       		.byte	0x7f
 1856 0c9d 13       		.uleb128 0x13
 1857 0c9e 67090000 		.4byte	.LASF286
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 106


 1858 0ca2 09       		.byte	0x9
 1859 0ca3 8A       		.byte	0x8a
 1860 0ca4 6E040000 		.4byte	0x46e
 1861 0ca8 80       		.byte	0x80
 1862 0ca9 13       		.uleb128 0x13
 1863 0caa DB000000 		.4byte	.LASF287
 1864 0cae 09       		.byte	0x9
 1865 0caf 8D       		.byte	0x8d
 1866 0cb0 9A040000 		.4byte	0x49a
 1867 0cb4 84       		.byte	0x84
 1868 0cb5 13       		.uleb128 0x13
 1869 0cb6 011B0000 		.4byte	.LASF288
 1870 0cba 09       		.byte	0x9
 1871 0cbb 8E       		.byte	0x8e
 1872 0cbc 9A040000 		.4byte	0x49a
 1873 0cc0 88       		.byte	0x88
 1874 0cc1 13       		.uleb128 0x13
 1875 0cc2 45160000 		.4byte	.LASF289
 1876 0cc6 09       		.byte	0x9
 1877 0cc7 8F       		.byte	0x8f
 1878 0cc8 9A040000 		.4byte	0x49a
 1879 0ccc 8C       		.byte	0x8c
 1880 0ccd 13       		.uleb128 0x13
 1881 0cce 951C0000 		.4byte	.LASF290
 1882 0cd2 09       		.byte	0x9
 1883 0cd3 90       		.byte	0x90
 1884 0cd4 9A040000 		.4byte	0x49a
 1885 0cd8 90       		.byte	0x90
 1886 0cd9 13       		.uleb128 0x13
 1887 0cda 531A0000 		.4byte	.LASF291
 1888 0cde 09       		.byte	0x9
 1889 0cdf 91       		.byte	0x91
 1890 0ce0 9A040000 		.4byte	0x49a
 1891 0ce4 94       		.byte	0x94
 1892 0ce5 13       		.uleb128 0x13
 1893 0ce6 8E060000 		.4byte	.LASF292
 1894 0cea 09       		.byte	0x9
 1895 0ceb 92       		.byte	0x92
 1896 0cec 9A040000 		.4byte	0x49a
 1897 0cf0 98       		.byte	0x98
 1898 0cf1 13       		.uleb128 0x13
 1899 0cf2 661B0000 		.4byte	.LASF293
 1900 0cf6 09       		.byte	0x9
 1901 0cf7 93       		.byte	0x93
 1902 0cf8 9A040000 		.4byte	0x49a
 1903 0cfc 9C       		.byte	0x9c
 1904 0cfd 13       		.uleb128 0x13
 1905 0cfe 780D0000 		.4byte	.LASF294
 1906 0d02 09       		.byte	0x9
 1907 0d03 94       		.byte	0x94
 1908 0d04 9A040000 		.4byte	0x49a
 1909 0d08 A0       		.byte	0xa0
 1910 0d09 13       		.uleb128 0x13
 1911 0d0a E01A0000 		.4byte	.LASF295
 1912 0d0e 09       		.byte	0x9
 1913 0d0f 95       		.byte	0x95
 1914 0d10 84040000 		.4byte	0x484
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 107


 1915 0d14 A4       		.byte	0xa4
 1916 0d15 13       		.uleb128 0x13
 1917 0d16 9A170000 		.4byte	.LASF296
 1918 0d1a 09       		.byte	0x9
 1919 0d1b 96       		.byte	0x96
 1920 0d1c 84040000 		.4byte	0x484
 1921 0d20 A6       		.byte	0xa6
 1922 0d21 13       		.uleb128 0x13
 1923 0d22 161C0000 		.4byte	.LASF297
 1924 0d26 09       		.byte	0x9
 1925 0d27 97       		.byte	0x97
 1926 0d28 84040000 		.4byte	0x484
 1927 0d2c A8       		.byte	0xa8
 1928 0d2d 13       		.uleb128 0x13
 1929 0d2e C7110000 		.4byte	.LASF298
 1930 0d32 09       		.byte	0x9
 1931 0d33 98       		.byte	0x98
 1932 0d34 84040000 		.4byte	0x484
 1933 0d38 AA       		.byte	0xaa
 1934 0d39 13       		.uleb128 0x13
 1935 0d3a E0040000 		.4byte	.LASF299
 1936 0d3e 09       		.byte	0x9
 1937 0d3f 99       		.byte	0x99
 1938 0d40 84040000 		.4byte	0x484
 1939 0d44 AC       		.byte	0xac
 1940 0d45 13       		.uleb128 0x13
 1941 0d46 BC140000 		.4byte	.LASF300
 1942 0d4a 09       		.byte	0x9
 1943 0d4b 9A       		.byte	0x9a
 1944 0d4c 84040000 		.4byte	0x484
 1945 0d50 AE       		.byte	0xae
 1946 0d51 13       		.uleb128 0x13
 1947 0d52 EE040000 		.4byte	.LASF301
 1948 0d56 09       		.byte	0x9
 1949 0d57 9D       		.byte	0x9d
 1950 0d58 84040000 		.4byte	0x484
 1951 0d5c B0       		.byte	0xb0
 1952 0d5d 13       		.uleb128 0x13
 1953 0d5e 4C1D0000 		.4byte	.LASF302
 1954 0d62 09       		.byte	0x9
 1955 0d63 9E       		.byte	0x9e
 1956 0d64 9A040000 		.4byte	0x49a
 1957 0d68 B4       		.byte	0xb4
 1958 0d69 00       		.byte	0
 1959 0d6a 06       		.uleb128 0x6
 1960 0d6b 1E200000 		.4byte	.LASF303
 1961 0d6f 09       		.byte	0x9
 1962 0d70 9F       		.byte	0x9f
 1963 0d71 59090000 		.4byte	0x959
 1964 0d75 05       		.uleb128 0x5
 1965 0d76 01       		.byte	0x1
 1966 0d77 08       		.byte	0x8
 1967 0d78 BD0E0000 		.4byte	.LASF304
 1968 0d7c 05       		.uleb128 0x5
 1969 0d7d 04       		.byte	0x4
 1970 0d7e 04       		.byte	0x4
 1971 0d7f 221C0000 		.4byte	.LASF305
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 108


 1972 0d83 05       		.uleb128 0x5
 1973 0d84 08       		.byte	0x8
 1974 0d85 04       		.byte	0x4
 1975 0d86 1B0C0000 		.4byte	.LASF306
 1976 0d8a 17       		.uleb128 0x17
 1977 0d8b 08       		.byte	0x8
 1978 0d8c 0A       		.byte	0xa
 1979 0d8d 2D01     		.2byte	0x12d
 1980 0d8f AE0D0000 		.4byte	0xdae
 1981 0d93 09       		.uleb128 0x9
 1982 0d94 6D220000 		.4byte	.LASF307
 1983 0d98 0A       		.byte	0xa
 1984 0d99 2E01     		.2byte	0x12e
 1985 0d9b ED030000 		.4byte	0x3ed
 1986 0d9f 00       		.byte	0
 1987 0da0 09       		.uleb128 0x9
 1988 0da1 891B0000 		.4byte	.LASF308
 1989 0da5 0A       		.byte	0xa
 1990 0da6 3201     		.2byte	0x132
 1991 0da8 9A040000 		.4byte	0x49a
 1992 0dac 04       		.byte	0x4
 1993 0dad 00       		.byte	0
 1994 0dae 10       		.uleb128 0x10
 1995 0daf A0010000 		.4byte	.LASF309
 1996 0db3 0A       		.byte	0xa
 1997 0db4 3301     		.2byte	0x133
 1998 0db6 8A0D0000 		.4byte	0xd8a
 1999 0dba 18       		.uleb128 0x18
 2000 0dbb 04       		.byte	0x4
 2001 0dbc 05       		.uleb128 0x5
 2002 0dbd 01       		.byte	0x1
 2003 0dbe 02       		.byte	0x2
 2004 0dbf 220C0000 		.4byte	.LASF310
 2005 0dc3 19       		.uleb128 0x19
 2006 0dc4 01       		.byte	0x1
 2007 0dc5 0A040000 		.4byte	0x40a
 2008 0dc9 0B       		.byte	0xb
 2009 0dca 1304     		.2byte	0x413
 2010 0dcc E90D0000 		.4byte	0xde9
 2011 0dd0 04       		.uleb128 0x4
 2012 0dd1 49060000 		.4byte	.LASF311
 2013 0dd5 00       		.byte	0
 2014 0dd6 04       		.uleb128 0x4
 2015 0dd7 F5090000 		.4byte	.LASF312
 2016 0ddb 01       		.byte	0x1
 2017 0ddc 04       		.uleb128 0x4
 2018 0ddd A50E0000 		.4byte	.LASF313
 2019 0de1 02       		.byte	0x2
 2020 0de2 04       		.uleb128 0x4
 2021 0de3 84020000 		.4byte	.LASF314
 2022 0de7 03       		.byte	0x3
 2023 0de8 00       		.byte	0
 2024 0de9 10       		.uleb128 0x10
 2025 0dea 97210000 		.4byte	.LASF315
 2026 0dee 0B       		.byte	0xb
 2027 0def 1804     		.2byte	0x418
 2028 0df1 C30D0000 		.4byte	0xdc3
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 109


 2029 0df5 17       		.uleb128 0x17
 2030 0df6 78       		.byte	0x78
 2031 0df7 0B       		.byte	0xb
 2032 0df8 0205     		.2byte	0x502
 2033 0dfa C20E0000 		.4byte	0xec2
 2034 0dfe 09       		.uleb128 0x9
 2035 0dff 4A0A0000 		.4byte	.LASF316
 2036 0e03 0B       		.byte	0xb
 2037 0e04 0405     		.2byte	0x504
 2038 0e06 9A040000 		.4byte	0x49a
 2039 0e0a 00       		.byte	0
 2040 0e0b 09       		.uleb128 0x9
 2041 0e0c AA1C0000 		.4byte	.LASF317
 2042 0e10 0B       		.byte	0xb
 2043 0e11 0505     		.2byte	0x505
 2044 0e13 9A040000 		.4byte	0x49a
 2045 0e17 04       		.byte	0x4
 2046 0e18 09       		.uleb128 0x9
 2047 0e19 BB010000 		.4byte	.LASF318
 2048 0e1d 0B       		.byte	0xb
 2049 0e1e 0605     		.2byte	0x506
 2050 0e20 9A040000 		.4byte	0x49a
 2051 0e24 08       		.byte	0x8
 2052 0e25 09       		.uleb128 0x9
 2053 0e26 7C1B0000 		.4byte	.LASF319
 2054 0e2a 0B       		.byte	0xb
 2055 0e2b 0705     		.2byte	0x507
 2056 0e2d 9A040000 		.4byte	0x49a
 2057 0e31 0C       		.byte	0xc
 2058 0e32 09       		.uleb128 0x9
 2059 0e33 CB090000 		.4byte	.LASF320
 2060 0e37 0B       		.byte	0xb
 2061 0e38 0805     		.2byte	0x508
 2062 0e3a 9A040000 		.4byte	0x49a
 2063 0e3e 10       		.byte	0x10
 2064 0e3f 09       		.uleb128 0x9
 2065 0e40 54110000 		.4byte	.LASF321
 2066 0e44 0B       		.byte	0xb
 2067 0e45 0905     		.2byte	0x509
 2068 0e47 E90D0000 		.4byte	0xde9
 2069 0e4b 14       		.byte	0x14
 2070 0e4c 09       		.uleb128 0x9
 2071 0e4d C20E0000 		.4byte	.LASF322
 2072 0e51 0B       		.byte	0xb
 2073 0e52 0A05     		.2byte	0x50a
 2074 0e54 9A040000 		.4byte	0x49a
 2075 0e58 18       		.byte	0x18
 2076 0e59 09       		.uleb128 0x9
 2077 0e5a E4130000 		.4byte	.LASF323
 2078 0e5e 0B       		.byte	0xb
 2079 0e5f 0B05     		.2byte	0x50b
 2080 0e61 C20E0000 		.4byte	0xec2
 2081 0e65 1C       		.byte	0x1c
 2082 0e66 09       		.uleb128 0x9
 2083 0e67 3F220000 		.4byte	.LASF324
 2084 0e6b 0B       		.byte	0xb
 2085 0e6c 0C05     		.2byte	0x50c
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 110


 2086 0e6e 9A040000 		.4byte	0x49a
 2087 0e72 5C       		.byte	0x5c
 2088 0e73 09       		.uleb128 0x9
 2089 0e74 D4040000 		.4byte	.LASF325
 2090 0e78 0B       		.byte	0xb
 2091 0e79 0D05     		.2byte	0x50d
 2092 0e7b 9A040000 		.4byte	0x49a
 2093 0e7f 60       		.byte	0x60
 2094 0e80 09       		.uleb128 0x9
 2095 0e81 54210000 		.4byte	.LASF326
 2096 0e85 0B       		.byte	0xb
 2097 0e86 0E05     		.2byte	0x50e
 2098 0e88 9A040000 		.4byte	0x49a
 2099 0e8c 64       		.byte	0x64
 2100 0e8d 09       		.uleb128 0x9
 2101 0e8e 33170000 		.4byte	.LASF327
 2102 0e92 0B       		.byte	0xb
 2103 0e93 0F05     		.2byte	0x50f
 2104 0e95 9A040000 		.4byte	0x49a
 2105 0e99 68       		.byte	0x68
 2106 0e9a 09       		.uleb128 0x9
 2107 0e9b F5100000 		.4byte	.LASF328
 2108 0e9f 0B       		.byte	0xb
 2109 0ea0 1005     		.2byte	0x510
 2110 0ea2 9A040000 		.4byte	0x49a
 2111 0ea6 6C       		.byte	0x6c
 2112 0ea7 09       		.uleb128 0x9
 2113 0ea8 B1200000 		.4byte	.LASF329
 2114 0eac 0B       		.byte	0xb
 2115 0ead 1105     		.2byte	0x511
 2116 0eaf BC0D0000 		.4byte	0xdbc
 2117 0eb3 70       		.byte	0x70
 2118 0eb4 09       		.uleb128 0x9
 2119 0eb5 FD0D0000 		.4byte	.LASF330
 2120 0eb9 0B       		.byte	0xb
 2121 0eba 1205     		.2byte	0x512
 2122 0ebc 9A040000 		.4byte	0x49a
 2123 0ec0 74       		.byte	0x74
 2124 0ec1 00       		.byte	0
 2125 0ec2 0C       		.uleb128 0xc
 2126 0ec3 9A040000 		.4byte	0x49a
 2127 0ec7 D20E0000 		.4byte	0xed2
 2128 0ecb 0D       		.uleb128 0xd
 2129 0ecc 71050000 		.4byte	0x571
 2130 0ed0 0F       		.byte	0xf
 2131 0ed1 00       		.byte	0
 2132 0ed2 10       		.uleb128 0x10
 2133 0ed3 280A0000 		.4byte	.LASF331
 2134 0ed7 0B       		.byte	0xb
 2135 0ed8 1305     		.2byte	0x513
 2136 0eda F50D0000 		.4byte	0xdf5
 2137 0ede 19       		.uleb128 0x19
 2138 0edf 01       		.byte	0x1
 2139 0ee0 0A040000 		.4byte	0x40a
 2140 0ee4 0C       		.byte	0xc
 2141 0ee5 2402     		.2byte	0x224
 2142 0ee7 F80E0000 		.4byte	0xef8
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 111


 2143 0eeb 04       		.uleb128 0x4
 2144 0eec 07040000 		.4byte	.LASF332
 2145 0ef0 00       		.byte	0
 2146 0ef1 04       		.uleb128 0x4
 2147 0ef2 FC040000 		.4byte	.LASF333
 2148 0ef6 01       		.byte	0x1
 2149 0ef7 00       		.byte	0
 2150 0ef8 10       		.uleb128 0x10
 2151 0ef9 4C0B0000 		.4byte	.LASF334
 2152 0efd 0C       		.byte	0xc
 2153 0efe 2702     		.2byte	0x227
 2154 0f00 DE0E0000 		.4byte	0xede
 2155 0f04 10       		.uleb128 0x10
 2156 0f05 33020000 		.4byte	.LASF335
 2157 0f09 0C       		.byte	0xc
 2158 0f0a 3902     		.2byte	0x239
 2159 0f0c 100F0000 		.4byte	0xf10
 2160 0f10 1A       		.uleb128 0x1a
 2161 0f11 04       		.byte	0x4
 2162 0f12 160F0000 		.4byte	0xf16
 2163 0f16 1B       		.uleb128 0x1b
 2164 0f17 210F0000 		.4byte	0xf21
 2165 0f1b 1C       		.uleb128 0x1c
 2166 0f1c 9A040000 		.4byte	0x49a
 2167 0f20 00       		.byte	0
 2168 0f21 10       		.uleb128 0x10
 2169 0f22 30050000 		.4byte	.LASF336
 2170 0f26 0C       		.byte	0xc
 2171 0f27 4402     		.2byte	0x244
 2172 0f29 2D0F0000 		.4byte	0xf2d
 2173 0f2d 1A       		.uleb128 0x1a
 2174 0f2e 04       		.byte	0x4
 2175 0f2f 330F0000 		.4byte	0xf33
 2176 0f33 1D       		.uleb128 0x1d
 2177 0f34 F80E0000 		.4byte	0xef8
 2178 0f38 420F0000 		.4byte	0xf42
 2179 0f3c 1C       		.uleb128 0x1c
 2180 0f3d 9A040000 		.4byte	0x49a
 2181 0f41 00       		.byte	0
 2182 0f42 1E       		.uleb128 0x1e
 2183 0f43 32060000 		.4byte	.LASF360
 2184 0f47 4C       		.byte	0x4c
 2185 0f48 0C       		.byte	0xc
 2186 0f49 C302     		.2byte	0x2c3
 2187 0f4b 61100000 		.4byte	0x1061
 2188 0f4f 09       		.uleb128 0x9
 2189 0f50 500C0000 		.4byte	.LASF337
 2190 0f54 0C       		.byte	0xc
 2191 0f55 C602     		.2byte	0x2c6
 2192 0f57 BC0D0000 		.4byte	0xdbc
 2193 0f5b 00       		.byte	0
 2194 0f5c 09       		.uleb128 0x9
 2195 0f5d C4120000 		.4byte	.LASF338
 2196 0f61 0C       		.byte	0xc
 2197 0f62 C702     		.2byte	0x2c7
 2198 0f64 BC0D0000 		.4byte	0xdbc
 2199 0f68 01       		.byte	0x1
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 112


 2200 0f69 09       		.uleb128 0x9
 2201 0f6a 5A1E0000 		.4byte	.LASF339
 2202 0f6e 0C       		.byte	0xc
 2203 0f6f C902     		.2byte	0x2c9
 2204 0f71 78050000 		.4byte	0x578
 2205 0f75 04       		.byte	0x4
 2206 0f76 09       		.uleb128 0x9
 2207 0f77 0E010000 		.4byte	.LASF340
 2208 0f7b 0C       		.byte	0xc
 2209 0f7c CB02     		.2byte	0x2cb
 2210 0f7e 78050000 		.4byte	0x578
 2211 0f82 08       		.byte	0x8
 2212 0f83 09       		.uleb128 0x9
 2213 0f84 CA140000 		.4byte	.LASF341
 2214 0f88 0C       		.byte	0xc
 2215 0f89 CC02     		.2byte	0x2cc
 2216 0f8b BC0D0000 		.4byte	0xdbc
 2217 0f8f 0C       		.byte	0xc
 2218 0f90 09       		.uleb128 0x9
 2219 0f91 31130000 		.4byte	.LASF342
 2220 0f95 0C       		.byte	0xc
 2221 0f96 CD02     		.2byte	0x2cd
 2222 0f98 BC0D0000 		.4byte	0xdbc
 2223 0f9c 0D       		.byte	0xd
 2224 0f9d 09       		.uleb128 0x9
 2225 0f9e CA020000 		.4byte	.LASF343
 2226 0fa2 0C       		.byte	0xc
 2227 0fa3 CF02     		.2byte	0x2cf
 2228 0fa5 61100000 		.4byte	0x1061
 2229 0fa9 10       		.byte	0x10
 2230 0faa 09       		.uleb128 0x9
 2231 0fab 500F0000 		.4byte	.LASF344
 2232 0faf 0C       		.byte	0xc
 2233 0fb0 D002     		.2byte	0x2d0
 2234 0fb2 9A040000 		.4byte	0x49a
 2235 0fb6 14       		.byte	0x14
 2236 0fb7 09       		.uleb128 0x9
 2237 0fb8 790B0000 		.4byte	.LASF345
 2238 0fbc 0C       		.byte	0xc
 2239 0fbd D102     		.2byte	0x2d1
 2240 0fbf 78050000 		.4byte	0x578
 2241 0fc3 18       		.byte	0x18
 2242 0fc4 09       		.uleb128 0x9
 2243 0fc5 420E0000 		.4byte	.LASF346
 2244 0fc9 0C       		.byte	0xc
 2245 0fca D202     		.2byte	0x2d2
 2246 0fcc 78050000 		.4byte	0x578
 2247 0fd0 1C       		.byte	0x1c
 2248 0fd1 09       		.uleb128 0x9
 2249 0fd2 75220000 		.4byte	.LASF347
 2250 0fd6 0C       		.byte	0xc
 2251 0fd7 D402     		.2byte	0x2d4
 2252 0fd9 78050000 		.4byte	0x578
 2253 0fdd 20       		.byte	0x20
 2254 0fde 09       		.uleb128 0x9
 2255 0fdf 90040000 		.4byte	.LASF348
 2256 0fe3 0C       		.byte	0xc
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 113


 2257 0fe4 D502     		.2byte	0x2d5
 2258 0fe6 67100000 		.4byte	0x1067
 2259 0fea 24       		.byte	0x24
 2260 0feb 09       		.uleb128 0x9
 2261 0fec 01070000 		.4byte	.LASF349
 2262 0ff0 0C       		.byte	0xc
 2263 0ff1 D702     		.2byte	0x2d7
 2264 0ff3 61100000 		.4byte	0x1061
 2265 0ff7 28       		.byte	0x28
 2266 0ff8 09       		.uleb128 0x9
 2267 0ff9 DE090000 		.4byte	.LASF350
 2268 0ffd 0C       		.byte	0xc
 2269 0ffe D802     		.2byte	0x2d8
 2270 1000 9A040000 		.4byte	0x49a
 2271 1004 2C       		.byte	0x2c
 2272 1005 09       		.uleb128 0x9
 2273 1006 40070000 		.4byte	.LASF351
 2274 100a 0C       		.byte	0xc
 2275 100b D902     		.2byte	0x2d9
 2276 100d 78050000 		.4byte	0x578
 2277 1011 30       		.byte	0x30
 2278 1012 09       		.uleb128 0x9
 2279 1013 80100000 		.4byte	.LASF352
 2280 1017 0C       		.byte	0xc
 2281 1018 DA02     		.2byte	0x2da
 2282 101a 78050000 		.4byte	0x578
 2283 101e 34       		.byte	0x34
 2284 101f 09       		.uleb128 0x9
 2285 1020 72030000 		.4byte	.LASF353
 2286 1024 0C       		.byte	0xc
 2287 1025 DC02     		.2byte	0x2dc
 2288 1027 61100000 		.4byte	0x1061
 2289 102b 38       		.byte	0x38
 2290 102c 09       		.uleb128 0x9
 2291 102d B0150000 		.4byte	.LASF354
 2292 1031 0C       		.byte	0xc
 2293 1032 DD02     		.2byte	0x2dd
 2294 1034 9A040000 		.4byte	0x49a
 2295 1038 3C       		.byte	0x3c
 2296 1039 09       		.uleb128 0x9
 2297 103a 8F140000 		.4byte	.LASF355
 2298 103e 0C       		.byte	0xc
 2299 103f DE02     		.2byte	0x2de
 2300 1041 78050000 		.4byte	0x578
 2301 1045 40       		.byte	0x40
 2302 1046 09       		.uleb128 0x9
 2303 1047 120C0000 		.4byte	.LASF356
 2304 104b 0C       		.byte	0xc
 2305 104c E402     		.2byte	0x2e4
 2306 104e 040F0000 		.4byte	0xf04
 2307 1052 44       		.byte	0x44
 2308 1053 09       		.uleb128 0x9
 2309 1054 E3030000 		.4byte	.LASF357
 2310 1058 0C       		.byte	0xc
 2311 1059 EB02     		.2byte	0x2eb
 2312 105b 210F0000 		.4byte	0xf21
 2313 105f 48       		.byte	0x48
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 114


 2314 1060 00       		.byte	0
 2315 1061 1A       		.uleb128 0x1a
 2316 1062 04       		.byte	0x4
 2317 1063 6E040000 		.4byte	0x46e
 2318 1067 0E       		.uleb128 0xe
 2319 1068 BC0D0000 		.4byte	0xdbc
 2320 106c 10       		.uleb128 0x10
 2321 106d 860A0000 		.4byte	.LASF358
 2322 1071 0C       		.byte	0xc
 2323 1072 EE02     		.2byte	0x2ee
 2324 1074 420F0000 		.4byte	0xf42
 2325 1078 10       		.uleb128 0x10
 2326 1079 68000000 		.4byte	.LASF359
 2327 107d 0D       		.byte	0xd
 2328 107e F201     		.2byte	0x1f2
 2329 1080 100F0000 		.4byte	0xf10
 2330 1084 1E       		.uleb128 0x1e
 2331 1085 331B0000 		.4byte	.LASF361
 2332 1089 24       		.byte	0x24
 2333 108a 0D       		.byte	0xd
 2334 108b 7402     		.2byte	0x274
 2335 108d 07110000 		.4byte	0x1107
 2336 1091 09       		.uleb128 0x9
 2337 1092 5E100000 		.4byte	.LASF362
 2338 1096 0D       		.byte	0xd
 2339 1097 7702     		.2byte	0x277
 2340 1099 78050000 		.4byte	0x578
 2341 109d 00       		.byte	0
 2342 109e 09       		.uleb128 0x9
 2343 109f 020B0000 		.4byte	.LASF363
 2344 10a3 0D       		.byte	0xd
 2345 10a4 7902     		.2byte	0x279
 2346 10a6 BA0D0000 		.4byte	0xdba
 2347 10aa 04       		.byte	0x4
 2348 10ab 09       		.uleb128 0x9
 2349 10ac 2E040000 		.4byte	.LASF364
 2350 10b0 0D       		.byte	0xd
 2351 10b1 7A02     		.2byte	0x27a
 2352 10b3 9A040000 		.4byte	0x49a
 2353 10b7 08       		.byte	0x8
 2354 10b8 09       		.uleb128 0x9
 2355 10b9 D20F0000 		.4byte	.LASF365
 2356 10bd 0D       		.byte	0xd
 2357 10be 7B02     		.2byte	0x27b
 2358 10c0 78050000 		.4byte	0x578
 2359 10c4 0C       		.byte	0xc
 2360 10c5 09       		.uleb128 0x9
 2361 10c6 61150000 		.4byte	.LASF366
 2362 10ca 0D       		.byte	0xd
 2363 10cb 7D02     		.2byte	0x27d
 2364 10cd BA0D0000 		.4byte	0xdba
 2365 10d1 10       		.byte	0x10
 2366 10d2 09       		.uleb128 0x9
 2367 10d3 280C0000 		.4byte	.LASF367
 2368 10d7 0D       		.byte	0xd
 2369 10d8 7E02     		.2byte	0x27e
 2370 10da 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 115


 2371 10de 14       		.byte	0x14
 2372 10df 09       		.uleb128 0x9
 2373 10e0 D7020000 		.4byte	.LASF368
 2374 10e4 0D       		.byte	0xd
 2375 10e5 7F02     		.2byte	0x27f
 2376 10e7 78050000 		.4byte	0x578
 2377 10eb 18       		.byte	0x18
 2378 10ec 09       		.uleb128 0x9
 2379 10ed 120C0000 		.4byte	.LASF356
 2380 10f1 0D       		.byte	0xd
 2381 10f2 8502     		.2byte	0x285
 2382 10f4 78100000 		.4byte	0x1078
 2383 10f8 1C       		.byte	0x1c
 2384 10f9 09       		.uleb128 0x9
 2385 10fa 8B200000 		.4byte	.LASF369
 2386 10fe 0D       		.byte	0xd
 2387 10ff 8802     		.2byte	0x288
 2388 1101 9A040000 		.4byte	0x49a
 2389 1105 20       		.byte	0x20
 2390 1106 00       		.byte	0
 2391 1107 10       		.uleb128 0x10
 2392 1108 76130000 		.4byte	.LASF370
 2393 110c 0D       		.byte	0xd
 2394 110d 8B02     		.2byte	0x28b
 2395 110f 84100000 		.4byte	0x1084
 2396 1113 10       		.uleb128 0x10
 2397 1114 21110000 		.4byte	.LASF371
 2398 1118 0E       		.byte	0xe
 2399 1119 D901     		.2byte	0x1d9
 2400 111b 100F0000 		.4byte	0xf10
 2401 111f 1E       		.uleb128 0x1e
 2402 1120 95080000 		.4byte	.LASF372
 2403 1124 38       		.byte	0x38
 2404 1125 0E       		.byte	0xe
 2405 1126 7502     		.2byte	0x275
 2406 1128 E3110000 		.4byte	0x11e3
 2407 112c 09       		.uleb128 0x9
 2408 112d 88010000 		.4byte	.LASF373
 2409 1131 0E       		.byte	0xe
 2410 1132 7802     		.2byte	0x278
 2411 1134 78050000 		.4byte	0x578
 2412 1138 00       		.byte	0
 2413 1139 09       		.uleb128 0x9
 2414 113a F90A0000 		.4byte	.LASF374
 2415 113e 0E       		.byte	0xe
 2416 113f 7902     		.2byte	0x279
 2417 1141 78050000 		.4byte	0x578
 2418 1145 04       		.byte	0x4
 2419 1146 09       		.uleb128 0x9
 2420 1147 EF150000 		.4byte	.LASF375
 2421 114b 0E       		.byte	0xe
 2422 114c 7B02     		.2byte	0x27b
 2423 114e BA0D0000 		.4byte	0xdba
 2424 1152 08       		.byte	0x8
 2425 1153 09       		.uleb128 0x9
 2426 1154 20040000 		.4byte	.LASF376
 2427 1158 0E       		.byte	0xe
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 116


 2428 1159 7C02     		.2byte	0x27c
 2429 115b 9A040000 		.4byte	0x49a
 2430 115f 0C       		.byte	0xc
 2431 1160 09       		.uleb128 0x9
 2432 1161 8F130000 		.4byte	.LASF377
 2433 1165 0E       		.byte	0xe
 2434 1166 7D02     		.2byte	0x27d
 2435 1168 78050000 		.4byte	0x578
 2436 116c 10       		.byte	0x10
 2437 116d 09       		.uleb128 0x9
 2438 116e C90E0000 		.4byte	.LASF378
 2439 1172 0E       		.byte	0xe
 2440 1173 7E02     		.2byte	0x27e
 2441 1175 78050000 		.4byte	0x578
 2442 1179 14       		.byte	0x14
 2443 117a 09       		.uleb128 0x9
 2444 117b 020B0000 		.4byte	.LASF363
 2445 117f 0E       		.byte	0xe
 2446 1180 8002     		.2byte	0x280
 2447 1182 BA0D0000 		.4byte	0xdba
 2448 1186 18       		.byte	0x18
 2449 1187 09       		.uleb128 0x9
 2450 1188 2E040000 		.4byte	.LASF364
 2451 118c 0E       		.byte	0xe
 2452 118d 8102     		.2byte	0x281
 2453 118f 9A040000 		.4byte	0x49a
 2454 1193 1C       		.byte	0x1c
 2455 1194 09       		.uleb128 0x9
 2456 1195 D20F0000 		.4byte	.LASF365
 2457 1199 0E       		.byte	0xe
 2458 119a 8202     		.2byte	0x282
 2459 119c 78050000 		.4byte	0x578
 2460 11a0 20       		.byte	0x20
 2461 11a1 09       		.uleb128 0x9
 2462 11a2 61150000 		.4byte	.LASF366
 2463 11a6 0E       		.byte	0xe
 2464 11a7 8402     		.2byte	0x284
 2465 11a9 BA0D0000 		.4byte	0xdba
 2466 11ad 24       		.byte	0x24
 2467 11ae 09       		.uleb128 0x9
 2468 11af 280C0000 		.4byte	.LASF367
 2469 11b3 0E       		.byte	0xe
 2470 11b4 8502     		.2byte	0x285
 2471 11b6 9A040000 		.4byte	0x49a
 2472 11ba 28       		.byte	0x28
 2473 11bb 09       		.uleb128 0x9
 2474 11bc 90180000 		.4byte	.LASF379
 2475 11c0 0E       		.byte	0xe
 2476 11c1 8602     		.2byte	0x286
 2477 11c3 78050000 		.4byte	0x578
 2478 11c7 2C       		.byte	0x2c
 2479 11c8 09       		.uleb128 0x9
 2480 11c9 120C0000 		.4byte	.LASF356
 2481 11cd 0E       		.byte	0xe
 2482 11ce 8B02     		.2byte	0x28b
 2483 11d0 13110000 		.4byte	0x1113
 2484 11d4 30       		.byte	0x30
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 117


 2485 11d5 09       		.uleb128 0x9
 2486 11d6 8B200000 		.4byte	.LASF369
 2487 11da 0E       		.byte	0xe
 2488 11db 8E02     		.2byte	0x28e
 2489 11dd 9A040000 		.4byte	0x49a
 2490 11e1 34       		.byte	0x34
 2491 11e2 00       		.byte	0
 2492 11e3 10       		.uleb128 0x10
 2493 11e4 4E080000 		.4byte	.LASF380
 2494 11e8 0E       		.byte	0xe
 2495 11e9 9102     		.2byte	0x291
 2496 11eb 1F110000 		.4byte	0x111f
 2497 11ef 19       		.uleb128 0x19
 2498 11f0 04       		.byte	0x4
 2499 11f1 67040000 		.4byte	0x467
 2500 11f5 04       		.byte	0x4
 2501 11f6 5C02     		.2byte	0x25c
 2502 11f8 1E120000 		.4byte	0x121e
 2503 11fc 04       		.uleb128 0x4
 2504 11fd 9E020000 		.4byte	.LASF381
 2505 1201 00       		.byte	0
 2506 1202 1F       		.uleb128 0x1f
 2507 1203 86170000 		.4byte	.LASF382
 2508 1207 01004A00 		.4byte	0x4a0001
 2509 120b 1F       		.uleb128 0x1f
 2510 120c CE120000 		.4byte	.LASF383
 2511 1210 02004A00 		.4byte	0x4a0002
 2512 1214 1F       		.uleb128 0x1f
 2513 1215 871D0000 		.4byte	.LASF384
 2514 1219 03004A00 		.4byte	0x4a0003
 2515 121d 00       		.byte	0
 2516 121e 10       		.uleb128 0x10
 2517 121f C30B0000 		.4byte	.LASF385
 2518 1223 04       		.byte	0x4
 2519 1224 6102     		.2byte	0x261
 2520 1226 EF110000 		.4byte	0x11ef
 2521 122a 19       		.uleb128 0x19
 2522 122b 01       		.byte	0x1
 2523 122c 0A040000 		.4byte	0x40a
 2524 1230 04       		.byte	0x4
 2525 1231 2107     		.2byte	0x721
 2526 1233 50120000 		.4byte	0x1250
 2527 1237 04       		.uleb128 0x4
 2528 1238 3A010000 		.4byte	.LASF386
 2529 123c 00       		.byte	0
 2530 123d 04       		.uleb128 0x4
 2531 123e 1E170000 		.4byte	.LASF387
 2532 1242 01       		.byte	0x1
 2533 1243 04       		.uleb128 0x4
 2534 1244 67150000 		.4byte	.LASF388
 2535 1248 02       		.byte	0x2
 2536 1249 04       		.uleb128 0x4
 2537 124a 9F1D0000 		.4byte	.LASF389
 2538 124e 03       		.byte	0x3
 2539 124f 00       		.byte	0
 2540 1250 10       		.uleb128 0x10
 2541 1251 441E0000 		.4byte	.LASF390
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 118


 2542 1255 04       		.byte	0x4
 2543 1256 2607     		.2byte	0x726
 2544 1258 2A120000 		.4byte	0x122a
 2545 125c 20       		.uleb128 0x20
 2546 125d A41F0000 		.4byte	.LASF391
 2547 1261 4C       		.byte	0x4c
 2548 1262 0F       		.byte	0xf
 2549 1263 2F       		.byte	0x2f
 2550 1264 4D130000 		.4byte	0x134d
 2551 1268 13       		.uleb128 0x13
 2552 1269 6C1F0000 		.4byte	.LASF392
 2553 126d 0F       		.byte	0xf
 2554 126e 31       		.byte	0x31
 2555 126f 9A040000 		.4byte	0x49a
 2556 1273 00       		.byte	0
 2557 1274 13       		.uleb128 0x13
 2558 1275 820F0000 		.4byte	.LASF393
 2559 1279 0F       		.byte	0xf
 2560 127a 33       		.byte	0x33
 2561 127b 9A040000 		.4byte	0x49a
 2562 127f 04       		.byte	0x4
 2563 1280 13       		.uleb128 0x13
 2564 1281 5A160000 		.4byte	.LASF394
 2565 1285 0F       		.byte	0xf
 2566 1286 34       		.byte	0x34
 2567 1287 9A040000 		.4byte	0x49a
 2568 128b 08       		.byte	0x8
 2569 128c 13       		.uleb128 0x13
 2570 128d 51190000 		.4byte	.LASF395
 2571 1291 0F       		.byte	0xf
 2572 1292 35       		.byte	0x35
 2573 1293 9A040000 		.4byte	0x49a
 2574 1297 0C       		.byte	0xc
 2575 1298 13       		.uleb128 0x13
 2576 1299 71070000 		.4byte	.LASF396
 2577 129d 0F       		.byte	0xf
 2578 129e 37       		.byte	0x37
 2579 129f 9A040000 		.4byte	0x49a
 2580 12a3 10       		.byte	0x10
 2581 12a4 13       		.uleb128 0x13
 2582 12a5 4C050000 		.4byte	.LASF397
 2583 12a9 0F       		.byte	0xf
 2584 12aa 38       		.byte	0x38
 2585 12ab 9A040000 		.4byte	0x49a
 2586 12af 14       		.byte	0x14
 2587 12b0 13       		.uleb128 0x13
 2588 12b1 55050000 		.4byte	.LASF398
 2589 12b5 0F       		.byte	0xf
 2590 12b6 39       		.byte	0x39
 2591 12b7 9A040000 		.4byte	0x49a
 2592 12bb 18       		.byte	0x18
 2593 12bc 13       		.uleb128 0x13
 2594 12bd 4A180000 		.4byte	.LASF399
 2595 12c1 0F       		.byte	0xf
 2596 12c2 3A       		.byte	0x3a
 2597 12c3 BC0D0000 		.4byte	0xdbc
 2598 12c7 1C       		.byte	0x1c
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 119


 2599 12c8 13       		.uleb128 0x13
 2600 12c9 D61F0000 		.4byte	.LASF400
 2601 12cd 0F       		.byte	0xf
 2602 12ce 3C       		.byte	0x3c
 2603 12cf 9A040000 		.4byte	0x49a
 2604 12d3 20       		.byte	0x20
 2605 12d4 13       		.uleb128 0x13
 2606 12d5 750A0000 		.4byte	.LASF401
 2607 12d9 0F       		.byte	0xf
 2608 12da 3D       		.byte	0x3d
 2609 12db 9A040000 		.4byte	0x49a
 2610 12df 24       		.byte	0x24
 2611 12e0 13       		.uleb128 0x13
 2612 12e1 760E0000 		.4byte	.LASF402
 2613 12e5 0F       		.byte	0xf
 2614 12e6 3F       		.byte	0x3f
 2615 12e7 9A040000 		.4byte	0x49a
 2616 12eb 28       		.byte	0x28
 2617 12ec 13       		.uleb128 0x13
 2618 12ed B3130000 		.4byte	.LASF403
 2619 12f1 0F       		.byte	0xf
 2620 12f2 40       		.byte	0x40
 2621 12f3 9A040000 		.4byte	0x49a
 2622 12f7 2C       		.byte	0x2c
 2623 12f8 13       		.uleb128 0x13
 2624 12f9 B4080000 		.4byte	.LASF404
 2625 12fd 0F       		.byte	0xf
 2626 12fe 42       		.byte	0x42
 2627 12ff 9A040000 		.4byte	0x49a
 2628 1303 30       		.byte	0x30
 2629 1304 13       		.uleb128 0x13
 2630 1305 4F0A0000 		.4byte	.LASF405
 2631 1309 0F       		.byte	0xf
 2632 130a 43       		.byte	0x43
 2633 130b 9A040000 		.4byte	0x49a
 2634 130f 34       		.byte	0x34
 2635 1310 13       		.uleb128 0x13
 2636 1311 F6020000 		.4byte	.LASF406
 2637 1315 0F       		.byte	0xf
 2638 1316 45       		.byte	0x45
 2639 1317 9A040000 		.4byte	0x49a
 2640 131b 38       		.byte	0x38
 2641 131c 13       		.uleb128 0x13
 2642 131d A1000000 		.4byte	.LASF407
 2643 1321 0F       		.byte	0xf
 2644 1322 46       		.byte	0x46
 2645 1323 9A040000 		.4byte	0x49a
 2646 1327 3C       		.byte	0x3c
 2647 1328 13       		.uleb128 0x13
 2648 1329 16040000 		.4byte	.LASF408
 2649 132d 0F       		.byte	0xf
 2650 132e 48       		.byte	0x48
 2651 132f 9A040000 		.4byte	0x49a
 2652 1333 40       		.byte	0x40
 2653 1334 13       		.uleb128 0x13
 2654 1335 AE180000 		.4byte	.LASF409
 2655 1339 0F       		.byte	0xf
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 120


 2656 133a 49       		.byte	0x49
 2657 133b 9A040000 		.4byte	0x49a
 2658 133f 44       		.byte	0x44
 2659 1340 13       		.uleb128 0x13
 2660 1341 6F0F0000 		.4byte	.LASF410
 2661 1345 0F       		.byte	0xf
 2662 1346 4B       		.byte	0x4b
 2663 1347 9A040000 		.4byte	0x49a
 2664 134b 48       		.byte	0x48
 2665 134c 00       		.byte	0
 2666 134d 06       		.uleb128 0x6
 2667 134e 00170000 		.4byte	.LASF411
 2668 1352 0F       		.byte	0xf
 2669 1353 4C       		.byte	0x4c
 2670 1354 5C120000 		.4byte	0x125c
 2671 1358 20       		.uleb128 0x20
 2672 1359 61060000 		.4byte	.LASF412
 2673 135d 64       		.byte	0x64
 2674 135e 10       		.byte	0x10
 2675 135f 2F       		.byte	0x2f
 2676 1360 91140000 		.4byte	0x1491
 2677 1364 13       		.uleb128 0x13
 2678 1365 FB1D0000 		.4byte	.LASF413
 2679 1369 10       		.byte	0x10
 2680 136a 31       		.byte	0x31
 2681 136b 9A040000 		.4byte	0x49a
 2682 136f 00       		.byte	0
 2683 1370 13       		.uleb128 0x13
 2684 1371 820F0000 		.4byte	.LASF393
 2685 1375 10       		.byte	0x10
 2686 1376 33       		.byte	0x33
 2687 1377 9A040000 		.4byte	0x49a
 2688 137b 04       		.byte	0x4
 2689 137c 13       		.uleb128 0x13
 2690 137d 2A1A0000 		.4byte	.LASF414
 2691 1381 10       		.byte	0x10
 2692 1382 34       		.byte	0x34
 2693 1383 9A040000 		.4byte	0x49a
 2694 1387 08       		.byte	0x8
 2695 1388 13       		.uleb128 0x13
 2696 1389 27120000 		.4byte	.LASF415
 2697 138d 10       		.byte	0x10
 2698 138e 35       		.byte	0x35
 2699 138f 9A040000 		.4byte	0x49a
 2700 1393 0C       		.byte	0xc
 2701 1394 13       		.uleb128 0x13
 2702 1395 5A160000 		.4byte	.LASF394
 2703 1399 10       		.byte	0x10
 2704 139a 36       		.byte	0x36
 2705 139b 9A040000 		.4byte	0x49a
 2706 139f 10       		.byte	0x10
 2707 13a0 13       		.uleb128 0x13
 2708 13a1 BC120000 		.4byte	.LASF416
 2709 13a5 10       		.byte	0x10
 2710 13a6 37       		.byte	0x37
 2711 13a7 9A040000 		.4byte	0x49a
 2712 13ab 14       		.byte	0x14
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 121


 2713 13ac 13       		.uleb128 0x13
 2714 13ad B8090000 		.4byte	.LASF417
 2715 13b1 10       		.byte	0x10
 2716 13b2 38       		.byte	0x38
 2717 13b3 9A040000 		.4byte	0x49a
 2718 13b7 18       		.byte	0x18
 2719 13b8 13       		.uleb128 0x13
 2720 13b9 FA110000 		.4byte	.LASF418
 2721 13bd 10       		.byte	0x10
 2722 13be 39       		.byte	0x39
 2723 13bf BC0D0000 		.4byte	0xdbc
 2724 13c3 1C       		.byte	0x1c
 2725 13c4 13       		.uleb128 0x13
 2726 13c5 4C050000 		.4byte	.LASF397
 2727 13c9 10       		.byte	0x10
 2728 13ca 3A       		.byte	0x3a
 2729 13cb 9A040000 		.4byte	0x49a
 2730 13cf 20       		.byte	0x20
 2731 13d0 13       		.uleb128 0x13
 2732 13d1 55050000 		.4byte	.LASF398
 2733 13d5 10       		.byte	0x10
 2734 13d6 3B       		.byte	0x3b
 2735 13d7 9A040000 		.4byte	0x49a
 2736 13db 24       		.byte	0x24
 2737 13dc 13       		.uleb128 0x13
 2738 13dd 4A180000 		.4byte	.LASF399
 2739 13e1 10       		.byte	0x10
 2740 13e2 3C       		.byte	0x3c
 2741 13e3 BC0D0000 		.4byte	0xdbc
 2742 13e7 28       		.byte	0x28
 2743 13e8 13       		.uleb128 0x13
 2744 13e9 D61F0000 		.4byte	.LASF400
 2745 13ed 10       		.byte	0x10
 2746 13ee 3E       		.byte	0x3e
 2747 13ef 9A040000 		.4byte	0x49a
 2748 13f3 2C       		.byte	0x2c
 2749 13f4 13       		.uleb128 0x13
 2750 13f5 A3150000 		.4byte	.LASF419
 2751 13f9 10       		.byte	0x10
 2752 13fa 3F       		.byte	0x3f
 2753 13fb 9A040000 		.4byte	0x49a
 2754 13ff 30       		.byte	0x30
 2755 1400 13       		.uleb128 0x13
 2756 1401 3C0A0000 		.4byte	.LASF420
 2757 1405 10       		.byte	0x10
 2758 1406 40       		.byte	0x40
 2759 1407 9A040000 		.4byte	0x49a
 2760 140b 34       		.byte	0x34
 2761 140c 13       		.uleb128 0x13
 2762 140d 34180000 		.4byte	.LASF421
 2763 1411 10       		.byte	0x10
 2764 1412 41       		.byte	0x41
 2765 1413 9A040000 		.4byte	0x49a
 2766 1417 38       		.byte	0x38
 2767 1418 13       		.uleb128 0x13
 2768 1419 52120000 		.4byte	.LASF422
 2769 141d 10       		.byte	0x10
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 122


 2770 141e 42       		.byte	0x42
 2771 141f 9A040000 		.4byte	0x49a
 2772 1423 3C       		.byte	0x3c
 2773 1424 13       		.uleb128 0x13
 2774 1425 460C0000 		.4byte	.LASF423
 2775 1429 10       		.byte	0x10
 2776 142a 44       		.byte	0x44
 2777 142b 9A040000 		.4byte	0x49a
 2778 142f 40       		.byte	0x40
 2779 1430 13       		.uleb128 0x13
 2780 1431 B3130000 		.4byte	.LASF403
 2781 1435 10       		.byte	0x10
 2782 1436 45       		.byte	0x45
 2783 1437 9A040000 		.4byte	0x49a
 2784 143b 44       		.byte	0x44
 2785 143c 13       		.uleb128 0x13
 2786 143d B4080000 		.4byte	.LASF404
 2787 1441 10       		.byte	0x10
 2788 1442 47       		.byte	0x47
 2789 1443 9A040000 		.4byte	0x49a
 2790 1447 48       		.byte	0x48
 2791 1448 13       		.uleb128 0x13
 2792 1449 4F0A0000 		.4byte	.LASF405
 2793 144d 10       		.byte	0x10
 2794 144e 48       		.byte	0x48
 2795 144f 9A040000 		.4byte	0x49a
 2796 1453 4C       		.byte	0x4c
 2797 1454 13       		.uleb128 0x13
 2798 1455 F6020000 		.4byte	.LASF406
 2799 1459 10       		.byte	0x10
 2800 145a 4A       		.byte	0x4a
 2801 145b 9A040000 		.4byte	0x49a
 2802 145f 50       		.byte	0x50
 2803 1460 13       		.uleb128 0x13
 2804 1461 961B0000 		.4byte	.LASF424
 2805 1465 10       		.byte	0x10
 2806 1466 4B       		.byte	0x4b
 2807 1467 9A040000 		.4byte	0x49a
 2808 146b 54       		.byte	0x54
 2809 146c 13       		.uleb128 0x13
 2810 146d 7E010000 		.4byte	.LASF425
 2811 1471 10       		.byte	0x10
 2812 1472 4D       		.byte	0x4d
 2813 1473 9A040000 		.4byte	0x49a
 2814 1477 58       		.byte	0x58
 2815 1478 13       		.uleb128 0x13
 2816 1479 AE180000 		.4byte	.LASF409
 2817 147d 10       		.byte	0x10
 2818 147e 4E       		.byte	0x4e
 2819 147f 9A040000 		.4byte	0x49a
 2820 1483 5C       		.byte	0x5c
 2821 1484 13       		.uleb128 0x13
 2822 1485 6F0F0000 		.4byte	.LASF410
 2823 1489 10       		.byte	0x10
 2824 148a 50       		.byte	0x50
 2825 148b 9A040000 		.4byte	0x49a
 2826 148f 60       		.byte	0x60
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 123


 2827 1490 00       		.byte	0
 2828 1491 06       		.uleb128 0x6
 2829 1492 2B160000 		.4byte	.LASF426
 2830 1496 10       		.byte	0x10
 2831 1497 51       		.byte	0x51
 2832 1498 58130000 		.4byte	0x1358
 2833 149c 12       		.uleb128 0x12
 2834 149d 14       		.byte	0x14
 2835 149e 11       		.byte	0x11
 2836 149f 3B       		.byte	0x3b
 2837 14a0 E1140000 		.4byte	0x14e1
 2838 14a4 13       		.uleb128 0x13
 2839 14a5 66030000 		.4byte	.LASF427
 2840 14a9 11       		.byte	0x11
 2841 14aa 3D       		.byte	0x3d
 2842 14ab 9A040000 		.4byte	0x49a
 2843 14af 00       		.byte	0
 2844 14b0 13       		.uleb128 0x13
 2845 14b1 89080000 		.4byte	.LASF428
 2846 14b5 11       		.byte	0x11
 2847 14b6 3E       		.byte	0x3e
 2848 14b7 9A040000 		.4byte	0x49a
 2849 14bb 04       		.byte	0x4
 2850 14bc 13       		.uleb128 0x13
 2851 14bd 321C0000 		.4byte	.LASF429
 2852 14c1 11       		.byte	0x11
 2853 14c2 3F       		.byte	0x3f
 2854 14c3 E1140000 		.4byte	0x14e1
 2855 14c7 08       		.byte	0x8
 2856 14c8 13       		.uleb128 0x13
 2857 14c9 911A0000 		.4byte	.LASF430
 2858 14cd 11       		.byte	0x11
 2859 14ce 40       		.byte	0x40
 2860 14cf 9A040000 		.4byte	0x49a
 2861 14d3 0C       		.byte	0xc
 2862 14d4 13       		.uleb128 0x13
 2863 14d5 341E0000 		.4byte	.LASF431
 2864 14d9 11       		.byte	0x11
 2865 14da 45       		.byte	0x45
 2866 14db 9A040000 		.4byte	0x49a
 2867 14df 10       		.byte	0x10
 2868 14e0 00       		.byte	0
 2869 14e1 1A       		.uleb128 0x1a
 2870 14e2 04       		.byte	0x4
 2871 14e3 E7140000 		.4byte	0x14e7
 2872 14e7 11       		.uleb128 0x11
 2873 14e8 D20E0000 		.4byte	0xed2
 2874 14ec 06       		.uleb128 0x6
 2875 14ed CE100000 		.4byte	.LASF432
 2876 14f1 11       		.byte	0x11
 2877 14f2 48       		.byte	0x48
 2878 14f3 9C140000 		.4byte	0x149c
 2879 14f7 06       		.uleb128 0x6
 2880 14f8 65070000 		.4byte	.LASF433
 2881 14fc 12       		.byte	0x12
 2882 14fd 39       		.byte	0x39
 2883 14fe 4B040000 		.4byte	0x44b
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 124


 2884 1502 06       		.uleb128 0x6
 2885 1503 DB0F0000 		.4byte	.LASF434
 2886 1507 13       		.byte	0x13
 2887 1508 2E       		.byte	0x2e
 2888 1509 BA0D0000 		.4byte	0xdba
 2889 150d 06       		.uleb128 0x6
 2890 150e F3180000 		.4byte	.LASF435
 2891 1512 14       		.byte	0x14
 2892 1513 25       		.byte	0x25
 2893 1514 02150000 		.4byte	0x1502
 2894 1518 21       		.uleb128 0x21
 2895 1519 5F200000 		.4byte	.LASF439
 2896 151d 02       		.byte	0x2
 2897 151e 81       		.byte	0x81
 2898 151f 03       		.byte	0x3
 2899 1520 22       		.uleb128 0x22
 2900 1521 B51C0000 		.4byte	.LASF436
 2901 1525 03       		.byte	0x3
 2902 1526 9506     		.2byte	0x695
 2903 1528 03       		.byte	0x3
 2904 1529 3A150000 		.4byte	0x153a
 2905 152d 23       		.uleb128 0x23
 2906 152e 7B090000 		.4byte	.LASF438
 2907 1532 03       		.byte	0x3
 2908 1533 9506     		.2byte	0x695
 2909 1535 ED030000 		.4byte	0x3ed
 2910 1539 00       		.byte	0
 2911 153a 22       		.uleb128 0x22
 2912 153b E71F0000 		.4byte	.LASF437
 2913 153f 03       		.byte	0x3
 2914 1540 EE06     		.2byte	0x6ee
 2915 1542 03       		.byte	0x3
 2916 1543 54150000 		.4byte	0x1554
 2917 1547 23       		.uleb128 0x23
 2918 1548 7B090000 		.4byte	.LASF438
 2919 154c 03       		.byte	0x3
 2920 154d EE06     		.2byte	0x6ee
 2921 154f ED030000 		.4byte	0x3ed
 2922 1553 00       		.byte	0
 2923 1554 21       		.uleb128 0x21
 2924 1555 05080000 		.4byte	.LASF440
 2925 1559 15       		.byte	0x15
 2926 155a 3C       		.byte	0x3c
 2927 155b 03       		.byte	0x3
 2928 155c 24       		.uleb128 0x24
 2929 155d 74190000 		.4byte	.LASF482
 2930 1561 04       		.byte	0x4
 2931 1562 4908     		.2byte	0x849
 2932 1564 1E120000 		.4byte	0x121e
 2933 1568 03       		.byte	0x3
 2934 1569 92150000 		.4byte	0x1592
 2935 156d 23       		.uleb128 0x23
 2936 156e 040F0000 		.4byte	.LASF441
 2937 1572 04       		.byte	0x4
 2938 1573 4908     		.2byte	0x849
 2939 1575 50120000 		.4byte	0x1250
 2940 1579 23       		.uleb128 0x23
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 125


 2941 157a C0090000 		.4byte	.LASF442
 2942 157e 04       		.byte	0x4
 2943 157f 4908     		.2byte	0x849
 2944 1581 9A040000 		.4byte	0x49a
 2945 1585 25       		.uleb128 0x25
 2946 1586 EC1B0000 		.4byte	.LASF483
 2947 158a 04       		.byte	0x4
 2948 158b 4B08     		.2byte	0x84b
 2949 158d 1E120000 		.4byte	0x121e
 2950 1591 00       		.byte	0
 2951 1592 26       		.uleb128 0x26
 2952 1593 FE1F0000 		.4byte	.LASF484
 2953 1597 01       		.byte	0x1
 2954 1598 15       		.byte	0x15
 2955 1599 60040000 		.4byte	0x460
 2956 159d 00000000 		.4byte	.LFB741
 2957 15a1 48010000 		.4byte	.LFE741-.LFB741
 2958 15a5 01       		.uleb128 0x1
 2959 15a6 9C       		.byte	0x9c
 2960 15a7 B9170000 		.4byte	0x17b9
 2961 15ab 27       		.uleb128 0x27
 2962 15ac 910F0000 		.4byte	.LASF443
 2963 15b0 01       		.byte	0x1
 2964 15b1 30       		.byte	0x30
 2965 15b2 B9170000 		.4byte	0x17b9
 2966 15b6 03       		.uleb128 0x3
 2967 15b7 91       		.byte	0x91
 2968 15b8 FC7B     		.sleb128 -516
 2969 15ba 28       		.uleb128 0x28
 2970 15bb 18150000 		.4byte	0x1518
 2971 15bf 06000000 		.4byte	.LBB25
 2972 15c3 02000000 		.4byte	.LBE25-.LBB25
 2973 15c7 01       		.byte	0x1
 2974 15c8 17       		.byte	0x17
 2975 15c9 29       		.uleb128 0x29
 2976 15ca 3A150000 		.4byte	0x153a
 2977 15ce 58000000 		.4byte	.LBB27
 2978 15d2 16000000 		.4byte	.LBE27-.LBB27
 2979 15d6 01       		.byte	0x1
 2980 15d7 2D       		.byte	0x2d
 2981 15d8 E6150000 		.4byte	0x15e6
 2982 15dc 2A       		.uleb128 0x2a
 2983 15dd 47150000 		.4byte	0x1547
 2984 15e1 00000000 		.4byte	.LLST0
 2985 15e5 00       		.byte	0
 2986 15e6 29       		.uleb128 0x29
 2987 15e7 20150000 		.4byte	0x1520
 2988 15eb 6E000000 		.4byte	.LBB29
 2989 15ef 16000000 		.4byte	.LBE29-.LBB29
 2990 15f3 01       		.byte	0x1
 2991 15f4 2E       		.byte	0x2e
 2992 15f5 03160000 		.4byte	0x1603
 2993 15f9 2A       		.uleb128 0x2a
 2994 15fa 2D150000 		.4byte	0x152d
 2995 15fe 13000000 		.4byte	.LLST1
 2996 1602 00       		.byte	0
 2997 1603 2B       		.uleb128 0x2b
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 126


 2998 1604 90000000 		.4byte	.LBB31
 2999 1608 2C000000 		.4byte	.LBE31-.LBB31
 3000 160c 1E160000 		.4byte	0x161e
 3001 1610 2C       		.uleb128 0x2c
 3002 1611 6900     		.ascii	"i\000"
 3003 1613 01       		.byte	0x1
 3004 1614 32       		.byte	0x32
 3005 1615 60040000 		.4byte	0x460
 3006 1619 32000000 		.4byte	.LLST2
 3007 161d 00       		.byte	0
 3008 161e 29       		.uleb128 0x29
 3009 161f 54150000 		.4byte	0x1554
 3010 1623 E0000000 		.4byte	.LBB32
 3011 1627 3A000000 		.4byte	.LBE32-.LBB32
 3012 162b 01       		.byte	0x1
 3013 162c 45       		.byte	0x45
 3014 162d 67160000 		.4byte	0x1667
 3015 1631 2D       		.uleb128 0x2d
 3016 1632 5C150000 		.4byte	0x155c
 3017 1636 E0000000 		.4byte	.LBB33
 3018 163a 3A000000 		.4byte	.LBE33-.LBB33
 3019 163e 15       		.byte	0x15
 3020 163f 3E       		.byte	0x3e
 3021 1640 2A       		.uleb128 0x2a
 3022 1641 79150000 		.4byte	0x1579
 3023 1645 51000000 		.4byte	.LLST3
 3024 1649 2A       		.uleb128 0x2a
 3025 164a 6D150000 		.4byte	0x156d
 3026 164e 65000000 		.4byte	.LLST4
 3027 1652 2E       		.uleb128 0x2e
 3028 1653 E0000000 		.4byte	.LBB34
 3029 1657 3A000000 		.4byte	.LBE34-.LBB34
 3030 165b 2F       		.uleb128 0x2f
 3031 165c 85150000 		.4byte	0x1585
 3032 1660 79000000 		.4byte	.LLST5
 3033 1664 00       		.byte	0
 3034 1665 00       		.byte	0
 3035 1666 00       		.byte	0
 3036 1667 30       		.uleb128 0x30
 3037 1668 0C000000 		.4byte	.LVL0
 3038 166c 16190000 		.4byte	0x1916
 3039 1670 30       		.uleb128 0x30
 3040 1671 10000000 		.4byte	.LVL1
 3041 1675 22190000 		.4byte	0x1922
 3042 1679 30       		.uleb128 0x30
 3043 167a 14000000 		.4byte	.LVL2
 3044 167e 2E190000 		.4byte	0x192e
 3045 1682 31       		.uleb128 0x31
 3046 1683 1E000000 		.4byte	.LVL3
 3047 1687 39190000 		.4byte	0x1939
 3048 168b 9F160000 		.4byte	0x169f
 3049 168f 32       		.uleb128 0x32
 3050 1690 01       		.uleb128 0x1
 3051 1691 50       		.byte	0x50
 3052 1692 01       		.uleb128 0x1
 3053 1693 31       		.byte	0x31
 3054 1694 32       		.uleb128 0x32
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 127


 3055 1695 01       		.uleb128 0x1
 3056 1696 51       		.byte	0x51
 3057 1697 01       		.uleb128 0x1
 3058 1698 30       		.byte	0x30
 3059 1699 32       		.uleb128 0x32
 3060 169a 01       		.uleb128 0x1
 3061 169b 52       		.byte	0x52
 3062 169c 01       		.uleb128 0x1
 3063 169d 33       		.byte	0x33
 3064 169e 00       		.byte	0
 3065 169f 30       		.uleb128 0x30
 3066 16a0 26000000 		.4byte	.LVL4
 3067 16a4 45190000 		.4byte	0x1945
 3068 16a8 31       		.uleb128 0x31
 3069 16a9 2C000000 		.4byte	.LVL5
 3070 16ad 51190000 		.4byte	0x1951
 3071 16b1 BB160000 		.4byte	0x16bb
 3072 16b5 32       		.uleb128 0x32
 3073 16b6 01       		.uleb128 0x1
 3074 16b7 50       		.byte	0x50
 3075 16b8 01       		.uleb128 0x1
 3076 16b9 44       		.byte	0x44
 3077 16ba 00       		.byte	0
 3078 16bb 31       		.uleb128 0x31
 3079 16bc 32000000 		.4byte	.LVL6
 3080 16c0 5C190000 		.4byte	0x195c
 3081 16c4 CE160000 		.4byte	0x16ce
 3082 16c8 32       		.uleb128 0x32
 3083 16c9 01       		.uleb128 0x1
 3084 16ca 50       		.byte	0x50
 3085 16cb 01       		.uleb128 0x1
 3086 16cc 31       		.byte	0x31
 3087 16cd 00       		.byte	0
 3088 16ce 31       		.uleb128 0x31
 3089 16cf 38000000 		.4byte	.LVL7
 3090 16d3 67190000 		.4byte	0x1967
 3091 16d7 E1160000 		.4byte	0x16e1
 3092 16db 32       		.uleb128 0x32
 3093 16dc 01       		.uleb128 0x1
 3094 16dd 50       		.byte	0x50
 3095 16de 01       		.uleb128 0x1
 3096 16df 31       		.byte	0x31
 3097 16e0 00       		.byte	0
 3098 16e1 31       		.uleb128 0x31
 3099 16e2 3E000000 		.4byte	.LVL8
 3100 16e6 73190000 		.4byte	0x1973
 3101 16ea F4160000 		.4byte	0x16f4
 3102 16ee 32       		.uleb128 0x32
 3103 16ef 01       		.uleb128 0x1
 3104 16f0 50       		.byte	0x50
 3105 16f1 01       		.uleb128 0x1
 3106 16f2 30       		.byte	0x30
 3107 16f3 00       		.byte	0
 3108 16f4 31       		.uleb128 0x31
 3109 16f5 46000000 		.4byte	.LVL9
 3110 16f9 7F190000 		.4byte	0x197f
 3111 16fd 0B170000 		.4byte	0x170b
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 128


 3112 1701 32       		.uleb128 0x32
 3113 1702 01       		.uleb128 0x1
 3114 1703 50       		.byte	0x50
 3115 1704 05       		.uleb128 0x5
 3116 1705 0C       		.byte	0xc
 3117 1706 FFFFFF00 		.4byte	0xffffff
 3118 170a 00       		.byte	0
 3119 170b 30       		.uleb128 0x30
 3120 170c 4A000000 		.4byte	.LVL10
 3121 1710 8B190000 		.4byte	0x198b
 3122 1714 31       		.uleb128 0x31
 3123 1715 54000000 		.4byte	.LVL11
 3124 1719 97190000 		.4byte	0x1997
 3125 171d 28170000 		.4byte	0x1728
 3126 1721 32       		.uleb128 0x32
 3127 1722 01       		.uleb128 0x1
 3128 1723 50       		.byte	0x50
 3129 1724 02       		.uleb128 0x2
 3130 1725 74       		.byte	0x74
 3131 1726 00       		.sleb128 0
 3132 1727 00       		.byte	0
 3133 1728 31       		.uleb128 0x31
 3134 1729 90000000 		.4byte	.LVL16
 3135 172d A3190000 		.4byte	0x19a3
 3136 1731 49170000 		.4byte	0x1749
 3137 1735 32       		.uleb128 0x32
 3138 1736 01       		.uleb128 0x1
 3139 1737 50       		.byte	0x50
 3140 1738 03       		.uleb128 0x3
 3141 1739 91       		.byte	0x91
 3142 173a FC7B     		.sleb128 -516
 3143 173c 32       		.uleb128 0x32
 3144 173d 01       		.uleb128 0x1
 3145 173e 51       		.byte	0x51
 3146 173f 01       		.uleb128 0x1
 3147 1740 30       		.byte	0x30
 3148 1741 32       		.uleb128 0x32
 3149 1742 01       		.uleb128 0x1
 3150 1743 52       		.byte	0x52
 3151 1744 03       		.uleb128 0x3
 3152 1745 0A       		.byte	0xa
 3153 1746 F401     		.2byte	0x1f4
 3154 1748 00       		.byte	0
 3155 1749 31       		.uleb128 0x31
 3156 174a C4000000 		.4byte	.LVL19
 3157 174e AC190000 		.4byte	0x19ac
 3158 1752 64170000 		.4byte	0x1764
 3159 1756 32       		.uleb128 0x32
 3160 1757 01       		.uleb128 0x1
 3161 1758 50       		.byte	0x50
 3162 1759 03       		.uleb128 0x3
 3163 175a 91       		.byte	0x91
 3164 175b FC7B     		.sleb128 -516
 3165 175d 32       		.uleb128 0x32
 3166 175e 01       		.uleb128 0x1
 3167 175f 51       		.byte	0x51
 3168 1760 02       		.uleb128 0x2
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 129


 3169 1761 08       		.byte	0x8
 3170 1762 7D       		.byte	0x7d
 3171 1763 00       		.byte	0
 3172 1764 31       		.uleb128 0x31
 3173 1765 D8000000 		.4byte	.LVL20
 3174 1769 B7190000 		.4byte	0x19b7
 3175 176d 94170000 		.4byte	0x1794
 3176 1771 32       		.uleb128 0x32
 3177 1772 01       		.uleb128 0x1
 3178 1773 51       		.byte	0x51
 3179 1774 05       		.uleb128 0x5
 3180 1775 03       		.byte	0x3
 3181 1776 00000000 		.4byte	.LC0
 3182 177a 32       		.uleb128 0x32
 3183 177b 01       		.uleb128 0x1
 3184 177c 52       		.byte	0x52
 3185 177d 03       		.uleb128 0x3
 3186 177e 0A       		.byte	0xa
 3187 177f F401     		.2byte	0x1f4
 3188 1781 32       		.uleb128 0x32
 3189 1782 01       		.uleb128 0x1
 3190 1783 53       		.byte	0x53
 3191 1784 01       		.uleb128 0x1
 3192 1785 30       		.byte	0x30
 3193 1786 32       		.uleb128 0x32
 3194 1787 02       		.uleb128 0x2
 3195 1788 7D       		.byte	0x7d
 3196 1789 00       		.sleb128 0
 3197 178a 02       		.uleb128 0x2
 3198 178b 75       		.byte	0x75
 3199 178c 00       		.sleb128 0
 3200 178d 32       		.uleb128 0x32
 3201 178e 02       		.uleb128 0x2
 3202 178f 7D       		.byte	0x7d
 3203 1790 04       		.sleb128 4
 3204 1791 01       		.uleb128 0x1
 3205 1792 30       		.byte	0x30
 3206 1793 00       		.byte	0
 3207 1794 30       		.uleb128 0x30
 3208 1795 DC000000 		.4byte	.LVL21
 3209 1799 C3190000 		.4byte	0x19c3
 3210 179d 30       		.uleb128 0x30
 3211 179e E0000000 		.4byte	.LVL22
 3212 17a2 CF190000 		.4byte	0x19cf
 3213 17a6 30       		.uleb128 0x30
 3214 17a7 1E010000 		.4byte	.LVL24
 3215 17ab DA190000 		.4byte	0x19da
 3216 17af 30       		.uleb128 0x30
 3217 17b0 22010000 		.4byte	.LVL25
 3218 17b4 E5190000 		.4byte	0x19e5
 3219 17b8 00       		.byte	0
 3220 17b9 0C       		.uleb128 0xc
 3221 17ba 7C0D0000 		.4byte	0xd7c
 3222 17be C9170000 		.4byte	0x17c9
 3223 17c2 0D       		.uleb128 0xd
 3224 17c3 71050000 		.4byte	0x571
 3225 17c7 7C       		.byte	0x7c
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 130


 3226 17c8 00       		.byte	0
 3227 17c9 33       		.uleb128 0x33
 3228 17ca A1180000 		.4byte	.LASF444
 3229 17ce 03       		.byte	0x3
 3230 17cf 0108     		.2byte	0x801
 3231 17d1 D5170000 		.4byte	0x17d5
 3232 17d5 0E       		.uleb128 0xe
 3233 17d6 8F040000 		.4byte	0x48f
 3234 17da 34       		.uleb128 0x34
 3235 17db BA000000 		.4byte	.LASF445
 3236 17df 09       		.byte	0x9
 3237 17e0 A7       		.byte	0xa7
 3238 17e1 E5170000 		.4byte	0x17e5
 3239 17e5 1A       		.uleb128 0x1a
 3240 17e6 04       		.byte	0x4
 3241 17e7 EB170000 		.4byte	0x17eb
 3242 17eb 11       		.uleb128 0x11
 3243 17ec 6A0D0000 		.4byte	0xd6a
 3244 17f0 34       		.uleb128 0x34
 3245 17f1 1F140000 		.4byte	.LASF446
 3246 17f5 16       		.byte	0x16
 3247 17f6 19       		.byte	0x19
 3248 17f7 FB170000 		.4byte	0x17fb
 3249 17fb 11       		.uleb128 0x11
 3250 17fc AE0D0000 		.4byte	0xdae
 3251 1800 34       		.uleb128 0x34
 3252 1801 D51A0000 		.4byte	.LASF447
 3253 1805 17       		.byte	0x17
 3254 1806 1F       		.byte	0x1f
 3255 1807 0B180000 		.4byte	0x180b
 3256 180b 11       		.uleb128 0x11
 3257 180c 91140000 		.4byte	0x1491
 3258 1810 34       		.uleb128 0x34
 3259 1811 080B0000 		.4byte	.LASF448
 3260 1815 18       		.byte	0x18
 3261 1816 1F       		.byte	0x1f
 3262 1817 1B180000 		.4byte	0x181b
 3263 181b 11       		.uleb128 0x11
 3264 181c 4D130000 		.4byte	0x134d
 3265 1820 34       		.uleb128 0x34
 3266 1821 2E200000 		.4byte	.LASF449
 3267 1825 19       		.byte	0x19
 3268 1826 5E       		.byte	0x5e
 3269 1827 07110000 		.4byte	0x1107
 3270 182b 33       		.uleb128 0x33
 3271 182c 7B1E0000 		.4byte	.LASF450
 3272 1830 11       		.byte	0x11
 3273 1831 6001     		.2byte	0x160
 3274 1833 9A040000 		.4byte	0x49a
 3275 1837 0C       		.uleb128 0xc
 3276 1838 47180000 		.4byte	0x1847
 3277 183c 47180000 		.4byte	0x1847
 3278 1840 0D       		.uleb128 0xd
 3279 1841 71050000 		.4byte	0x571
 3280 1845 00       		.byte	0
 3281 1846 00       		.byte	0
 3282 1847 11       		.uleb128 0x11
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 131


 3283 1848 EC140000 		.4byte	0x14ec
 3284 184c 33       		.uleb128 0x33
 3285 184d 25180000 		.4byte	.LASF451
 3286 1851 11       		.byte	0x11
 3287 1852 6401     		.2byte	0x164
 3288 1854 58180000 		.4byte	0x1858
 3289 1858 11       		.uleb128 0x11
 3290 1859 37180000 		.4byte	0x1837
 3291 185d 34       		.uleb128 0x34
 3292 185e E3190000 		.4byte	.LASF452
 3293 1862 1A       		.byte	0x1a
 3294 1863 7F       		.byte	0x7f
 3295 1864 6C100000 		.4byte	0x106c
 3296 1868 34       		.uleb128 0x34
 3297 1869 D20D0000 		.4byte	.LASF453
 3298 186d 1B       		.byte	0x1b
 3299 186e 87       		.byte	0x87
 3300 186f E3110000 		.4byte	0x11e3
 3301 1873 35       		.uleb128 0x35
 3302 1874 42504D00 		.ascii	"BPM\000"
 3303 1878 1C       		.byte	0x1c
 3304 1879 11       		.byte	0x11
 3305 187a 84040000 		.4byte	0x484
 3306 187e 05       		.uleb128 0x5
 3307 187f 03       		.byte	0x3
 3308 1880 00000000 		.4byte	BPM
 3309 1884 36       		.uleb128 0x36
 3310 1885 8F030000 		.4byte	.LASF454
 3311 1889 1C       		.byte	0x1c
 3312 188a 12       		.byte	0x12
 3313 188b 84040000 		.4byte	0x484
 3314 188f 05       		.uleb128 0x5
 3315 1890 03       		.byte	0x3
 3316 1891 00000000 		.4byte	SpO2
 3317 1895 36       		.uleb128 0x36
 3318 1896 B0090000 		.4byte	.LASF455
 3319 189a 1D       		.byte	0x1d
 3320 189b 1A       		.byte	0x1a
 3321 189c A6180000 		.4byte	0x18a6
 3322 18a0 05       		.uleb128 0x5
 3323 18a1 03       		.byte	0x3
 3324 18a2 00000000 		.4byte	NumPage
 3325 18a6 0E       		.uleb128 0xe
 3326 18a7 60040000 		.4byte	0x460
 3327 18ab 36       		.uleb128 0x36
 3328 18ac BC030000 		.4byte	.LASF456
 3329 18b0 1D       		.byte	0x1d
 3330 18b1 1B       		.byte	0x1b
 3331 18b2 A6180000 		.4byte	0x18a6
 3332 18b6 05       		.uleb128 0x5
 3333 18b7 03       		.byte	0x3
 3334 18b8 00000000 		.4byte	OldNumPage
 3335 18bc 36       		.uleb128 0x36
 3336 18bd D90B0000 		.4byte	.LASF457
 3337 18c1 1D       		.byte	0x1d
 3338 18c2 1E       		.byte	0x1e
 3339 18c3 CD180000 		.4byte	0x18cd
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 132


 3340 18c7 05       		.uleb128 0x5
 3341 18c8 03       		.byte	0x3
 3342 18c9 00000000 		.4byte	bouton_semph
 3343 18cd 0E       		.uleb128 0xe
 3344 18ce 0D150000 		.4byte	0x150d
 3345 18d2 36       		.uleb128 0x36
 3346 18d3 3E1C0000 		.4byte	.LASF458
 3347 18d7 1D       		.byte	0x1d
 3348 18d8 21       		.byte	0x21
 3349 18d9 67100000 		.4byte	0x1067
 3350 18dd 05       		.uleb128 0x5
 3351 18de 03       		.byte	0x3
 3352 18df 00000000 		.4byte	estAppuye
 3353 18e3 36       		.uleb128 0x36
 3354 18e4 2C0F0000 		.4byte	.LASF459
 3355 18e8 1D       		.byte	0x1d
 3356 18e9 22       		.byte	0x22
 3357 18ea 67100000 		.4byte	0x1067
 3358 18ee 05       		.uleb128 0x5
 3359 18ef 03       		.byte	0x3
 3360 18f0 00000000 		.4byte	AlarmeOff
 3361 18f4 0C       		.uleb128 0xc
 3362 18f5 7C0D0000 		.4byte	0xd7c
 3363 18f9 05190000 		.4byte	0x1905
 3364 18fd 0F       		.uleb128 0xf
 3365 18fe 71050000 		.4byte	0x571
 3366 1902 E019     		.2byte	0x19e0
 3367 1904 00       		.byte	0
 3368 1905 36       		.uleb128 0x36
 3369 1906 7A0F0000 		.4byte	.LASF460
 3370 190a 1D       		.byte	0x1d
 3371 190b 2E       		.byte	0x2e
 3372 190c F4180000 		.4byte	0x18f4
 3373 1910 05       		.uleb128 0x5
 3374 1911 03       		.byte	0x3
 3375 1912 00000000 		.4byte	vectorR
 3376 1916 37       		.uleb128 0x37
 3377 1917 8A1C0000 		.4byte	.LASF461
 3378 191b 8A1C0000 		.4byte	.LASF461
 3379 191f 1E       		.byte	0x1e
 3380 1920 0C02     		.2byte	0x20c
 3381 1922 37       		.uleb128 0x37
 3382 1923 B6040000 		.4byte	.LASF462
 3383 1927 B6040000 		.4byte	.LASF462
 3384 192b 1E       		.byte	0x1e
 3385 192c 0F02     		.2byte	0x20f
 3386 192e 38       		.uleb128 0x38
 3387 192f 91010000 		.4byte	.LASF463
 3388 1933 91010000 		.4byte	.LASF463
 3389 1937 1D       		.byte	0x1d
 3390 1938 24       		.byte	0x24
 3391 1939 37       		.uleb128 0x37
 3392 193a 40110000 		.4byte	.LASF464
 3393 193e 40110000 		.4byte	.LASF464
 3394 1942 13       		.byte	0x13
 3395 1943 D605     		.2byte	0x5d6
 3396 1945 37       		.uleb128 0x37
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 133


 3397 1946 60120000 		.4byte	.LASF465
 3398 194a 60120000 		.4byte	.LASF465
 3399 194e 1F       		.byte	0x1f
 3400 194f 6D01     		.2byte	0x16d
 3401 1951 38       		.uleb128 0x38
 3402 1952 78170000 		.4byte	.LASF466
 3403 1956 78170000 		.4byte	.LASF466
 3404 195a 20       		.byte	0x20
 3405 195b 79       		.byte	0x79
 3406 195c 38       		.uleb128 0x38
 3407 195d 05190000 		.4byte	.LASF467
 3408 1961 05190000 		.4byte	.LASF467
 3409 1965 20       		.byte	0x20
 3410 1966 7A       		.byte	0x7a
 3411 1967 37       		.uleb128 0x37
 3412 1968 8D1E0000 		.4byte	.LASF468
 3413 196c 8D1E0000 		.4byte	.LASF468
 3414 1970 1F       		.byte	0x1f
 3415 1971 C501     		.2byte	0x1c5
 3416 1973 37       		.uleb128 0x37
 3417 1974 E5160000 		.4byte	.LASF469
 3418 1978 E5160000 		.4byte	.LASF469
 3419 197c 1F       		.byte	0x1f
 3420 197d C101     		.2byte	0x1c1
 3421 197f 37       		.uleb128 0x37
 3422 1980 EE010000 		.4byte	.LASF470
 3423 1984 EE010000 		.4byte	.LASF470
 3424 1988 1F       		.byte	0x1f
 3425 1989 C001     		.2byte	0x1c0
 3426 198b 37       		.uleb128 0x37
 3427 198c BD220000 		.4byte	.LASF471
 3428 1990 BD220000 		.4byte	.LASF471
 3429 1994 1F       		.byte	0x1f
 3430 1995 F601     		.2byte	0x1f6
 3431 1997 37       		.uleb128 0x37
 3432 1998 A1090000 		.4byte	.LASF472
 3433 199c A1090000 		.4byte	.LASF472
 3434 19a0 0A       		.byte	0xa
 3435 19a1 6601     		.2byte	0x166
 3436 19a3 39       		.uleb128 0x39
 3437 19a4 4B130000 		.4byte	.LASF485
 3438 19a8 4B130000 		.4byte	.LASF485
 3439 19ac 38       		.uleb128 0x38
 3440 19ad 80090000 		.4byte	.LASF473
 3441 19b1 80090000 		.4byte	.LASF473
 3442 19b5 1D       		.byte	0x1d
 3443 19b6 2B       		.byte	0x2b
 3444 19b7 37       		.uleb128 0x37
 3445 19b8 E90F0000 		.4byte	.LASF474
 3446 19bc E90F0000 		.4byte	.LASF474
 3447 19c0 21       		.byte	0x21
 3448 19c1 4101     		.2byte	0x141
 3449 19c3 37       		.uleb128 0x37
 3450 19c4 761C0000 		.4byte	.LASF475
 3451 19c8 761C0000 		.4byte	.LASF475
 3452 19cc 21       		.byte	0x21
 3453 19cd 8E04     		.2byte	0x48e
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 134


 3454 19cf 38       		.uleb128 0x38
 3455 19d0 5E050000 		.4byte	.LASF476
 3456 19d4 5E050000 		.4byte	.LASF476
 3457 19d8 17       		.byte	0x17
 3458 19d9 2A       		.byte	0x2a
 3459 19da 38       		.uleb128 0x38
 3460 19db E20A0000 		.4byte	.LASF477
 3461 19df E20A0000 		.4byte	.LASF477
 3462 19e3 11       		.byte	0x11
 3463 19e4 57       		.byte	0x57
 3464 19e5 38       		.uleb128 0x38
 3465 19e6 BB070000 		.4byte	.LASF478
 3466 19ea BB070000 		.4byte	.LASF478
 3467 19ee 11       		.byte	0x11
 3468 19ef 5A       		.byte	0x5a
 3469 19f0 00       		.byte	0
 3470              		.section	.debug_abbrev,"",%progbits
 3471              	.Ldebug_abbrev0:
 3472 0000 01       		.uleb128 0x1
 3473 0001 11       		.uleb128 0x11
 3474 0002 01       		.byte	0x1
 3475 0003 25       		.uleb128 0x25
 3476 0004 0E       		.uleb128 0xe
 3477 0005 13       		.uleb128 0x13
 3478 0006 0B       		.uleb128 0xb
 3479 0007 03       		.uleb128 0x3
 3480 0008 0E       		.uleb128 0xe
 3481 0009 1B       		.uleb128 0x1b
 3482 000a 0E       		.uleb128 0xe
 3483 000b 55       		.uleb128 0x55
 3484 000c 17       		.uleb128 0x17
 3485 000d 11       		.uleb128 0x11
 3486 000e 01       		.uleb128 0x1
 3487 000f 10       		.uleb128 0x10
 3488 0010 17       		.uleb128 0x17
 3489 0011 00       		.byte	0
 3490 0012 00       		.byte	0
 3491 0013 02       		.uleb128 0x2
 3492 0014 04       		.uleb128 0x4
 3493 0015 01       		.byte	0x1
 3494 0016 0B       		.uleb128 0xb
 3495 0017 0B       		.uleb128 0xb
 3496 0018 49       		.uleb128 0x49
 3497 0019 13       		.uleb128 0x13
 3498 001a 3A       		.uleb128 0x3a
 3499 001b 0B       		.uleb128 0xb
 3500 001c 3B       		.uleb128 0x3b
 3501 001d 0B       		.uleb128 0xb
 3502 001e 01       		.uleb128 0x1
 3503 001f 13       		.uleb128 0x13
 3504 0020 00       		.byte	0
 3505 0021 00       		.byte	0
 3506 0022 03       		.uleb128 0x3
 3507 0023 28       		.uleb128 0x28
 3508 0024 00       		.byte	0
 3509 0025 03       		.uleb128 0x3
 3510 0026 0E       		.uleb128 0xe
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 135


 3511 0027 1C       		.uleb128 0x1c
 3512 0028 0D       		.uleb128 0xd
 3513 0029 00       		.byte	0
 3514 002a 00       		.byte	0
 3515 002b 04       		.uleb128 0x4
 3516 002c 28       		.uleb128 0x28
 3517 002d 00       		.byte	0
 3518 002e 03       		.uleb128 0x3
 3519 002f 0E       		.uleb128 0xe
 3520 0030 1C       		.uleb128 0x1c
 3521 0031 0B       		.uleb128 0xb
 3522 0032 00       		.byte	0
 3523 0033 00       		.byte	0
 3524 0034 05       		.uleb128 0x5
 3525 0035 24       		.uleb128 0x24
 3526 0036 00       		.byte	0
 3527 0037 0B       		.uleb128 0xb
 3528 0038 0B       		.uleb128 0xb
 3529 0039 3E       		.uleb128 0x3e
 3530 003a 0B       		.uleb128 0xb
 3531 003b 03       		.uleb128 0x3
 3532 003c 0E       		.uleb128 0xe
 3533 003d 00       		.byte	0
 3534 003e 00       		.byte	0
 3535 003f 06       		.uleb128 0x6
 3536 0040 16       		.uleb128 0x16
 3537 0041 00       		.byte	0
 3538 0042 03       		.uleb128 0x3
 3539 0043 0E       		.uleb128 0xe
 3540 0044 3A       		.uleb128 0x3a
 3541 0045 0B       		.uleb128 0xb
 3542 0046 3B       		.uleb128 0x3b
 3543 0047 0B       		.uleb128 0xb
 3544 0048 49       		.uleb128 0x49
 3545 0049 13       		.uleb128 0x13
 3546 004a 00       		.byte	0
 3547 004b 00       		.byte	0
 3548 004c 07       		.uleb128 0x7
 3549 004d 24       		.uleb128 0x24
 3550 004e 00       		.byte	0
 3551 004f 0B       		.uleb128 0xb
 3552 0050 0B       		.uleb128 0xb
 3553 0051 3E       		.uleb128 0x3e
 3554 0052 0B       		.uleb128 0xb
 3555 0053 03       		.uleb128 0x3
 3556 0054 08       		.uleb128 0x8
 3557 0055 00       		.byte	0
 3558 0056 00       		.byte	0
 3559 0057 08       		.uleb128 0x8
 3560 0058 13       		.uleb128 0x13
 3561 0059 01       		.byte	0x1
 3562 005a 0B       		.uleb128 0xb
 3563 005b 05       		.uleb128 0x5
 3564 005c 3A       		.uleb128 0x3a
 3565 005d 0B       		.uleb128 0xb
 3566 005e 3B       		.uleb128 0x3b
 3567 005f 05       		.uleb128 0x5
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 136


 3568 0060 01       		.uleb128 0x1
 3569 0061 13       		.uleb128 0x13
 3570 0062 00       		.byte	0
 3571 0063 00       		.byte	0
 3572 0064 09       		.uleb128 0x9
 3573 0065 0D       		.uleb128 0xd
 3574 0066 00       		.byte	0
 3575 0067 03       		.uleb128 0x3
 3576 0068 0E       		.uleb128 0xe
 3577 0069 3A       		.uleb128 0x3a
 3578 006a 0B       		.uleb128 0xb
 3579 006b 3B       		.uleb128 0x3b
 3580 006c 05       		.uleb128 0x5
 3581 006d 49       		.uleb128 0x49
 3582 006e 13       		.uleb128 0x13
 3583 006f 38       		.uleb128 0x38
 3584 0070 0B       		.uleb128 0xb
 3585 0071 00       		.byte	0
 3586 0072 00       		.byte	0
 3587 0073 0A       		.uleb128 0xa
 3588 0074 0D       		.uleb128 0xd
 3589 0075 00       		.byte	0
 3590 0076 03       		.uleb128 0x3
 3591 0077 0E       		.uleb128 0xe
 3592 0078 3A       		.uleb128 0x3a
 3593 0079 0B       		.uleb128 0xb
 3594 007a 3B       		.uleb128 0x3b
 3595 007b 05       		.uleb128 0x5
 3596 007c 49       		.uleb128 0x49
 3597 007d 13       		.uleb128 0x13
 3598 007e 38       		.uleb128 0x38
 3599 007f 05       		.uleb128 0x5
 3600 0080 00       		.byte	0
 3601 0081 00       		.byte	0
 3602 0082 0B       		.uleb128 0xb
 3603 0083 0D       		.uleb128 0xd
 3604 0084 00       		.byte	0
 3605 0085 03       		.uleb128 0x3
 3606 0086 08       		.uleb128 0x8
 3607 0087 3A       		.uleb128 0x3a
 3608 0088 0B       		.uleb128 0xb
 3609 0089 3B       		.uleb128 0x3b
 3610 008a 05       		.uleb128 0x5
 3611 008b 49       		.uleb128 0x49
 3612 008c 13       		.uleb128 0x13
 3613 008d 38       		.uleb128 0x38
 3614 008e 05       		.uleb128 0x5
 3615 008f 00       		.byte	0
 3616 0090 00       		.byte	0
 3617 0091 0C       		.uleb128 0xc
 3618 0092 01       		.uleb128 0x1
 3619 0093 01       		.byte	0x1
 3620 0094 49       		.uleb128 0x49
 3621 0095 13       		.uleb128 0x13
 3622 0096 01       		.uleb128 0x1
 3623 0097 13       		.uleb128 0x13
 3624 0098 00       		.byte	0
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 137


 3625 0099 00       		.byte	0
 3626 009a 0D       		.uleb128 0xd
 3627 009b 21       		.uleb128 0x21
 3628 009c 00       		.byte	0
 3629 009d 49       		.uleb128 0x49
 3630 009e 13       		.uleb128 0x13
 3631 009f 2F       		.uleb128 0x2f
 3632 00a0 0B       		.uleb128 0xb
 3633 00a1 00       		.byte	0
 3634 00a2 00       		.byte	0
 3635 00a3 0E       		.uleb128 0xe
 3636 00a4 35       		.uleb128 0x35
 3637 00a5 00       		.byte	0
 3638 00a6 49       		.uleb128 0x49
 3639 00a7 13       		.uleb128 0x13
 3640 00a8 00       		.byte	0
 3641 00a9 00       		.byte	0
 3642 00aa 0F       		.uleb128 0xf
 3643 00ab 21       		.uleb128 0x21
 3644 00ac 00       		.byte	0
 3645 00ad 49       		.uleb128 0x49
 3646 00ae 13       		.uleb128 0x13
 3647 00af 2F       		.uleb128 0x2f
 3648 00b0 05       		.uleb128 0x5
 3649 00b1 00       		.byte	0
 3650 00b2 00       		.byte	0
 3651 00b3 10       		.uleb128 0x10
 3652 00b4 16       		.uleb128 0x16
 3653 00b5 00       		.byte	0
 3654 00b6 03       		.uleb128 0x3
 3655 00b7 0E       		.uleb128 0xe
 3656 00b8 3A       		.uleb128 0x3a
 3657 00b9 0B       		.uleb128 0xb
 3658 00ba 3B       		.uleb128 0x3b
 3659 00bb 05       		.uleb128 0x5
 3660 00bc 49       		.uleb128 0x49
 3661 00bd 13       		.uleb128 0x13
 3662 00be 00       		.byte	0
 3663 00bf 00       		.byte	0
 3664 00c0 11       		.uleb128 0x11
 3665 00c1 26       		.uleb128 0x26
 3666 00c2 00       		.byte	0
 3667 00c3 49       		.uleb128 0x49
 3668 00c4 13       		.uleb128 0x13
 3669 00c5 00       		.byte	0
 3670 00c6 00       		.byte	0
 3671 00c7 12       		.uleb128 0x12
 3672 00c8 13       		.uleb128 0x13
 3673 00c9 01       		.byte	0x1
 3674 00ca 0B       		.uleb128 0xb
 3675 00cb 0B       		.uleb128 0xb
 3676 00cc 3A       		.uleb128 0x3a
 3677 00cd 0B       		.uleb128 0xb
 3678 00ce 3B       		.uleb128 0x3b
 3679 00cf 0B       		.uleb128 0xb
 3680 00d0 01       		.uleb128 0x1
 3681 00d1 13       		.uleb128 0x13
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 138


 3682 00d2 00       		.byte	0
 3683 00d3 00       		.byte	0
 3684 00d4 13       		.uleb128 0x13
 3685 00d5 0D       		.uleb128 0xd
 3686 00d6 00       		.byte	0
 3687 00d7 03       		.uleb128 0x3
 3688 00d8 0E       		.uleb128 0xe
 3689 00d9 3A       		.uleb128 0x3a
 3690 00da 0B       		.uleb128 0xb
 3691 00db 3B       		.uleb128 0x3b
 3692 00dc 0B       		.uleb128 0xb
 3693 00dd 49       		.uleb128 0x49
 3694 00de 13       		.uleb128 0x13
 3695 00df 38       		.uleb128 0x38
 3696 00e0 0B       		.uleb128 0xb
 3697 00e1 00       		.byte	0
 3698 00e2 00       		.byte	0
 3699 00e3 14       		.uleb128 0x14
 3700 00e4 13       		.uleb128 0x13
 3701 00e5 01       		.byte	0x1
 3702 00e6 0B       		.uleb128 0xb
 3703 00e7 05       		.uleb128 0x5
 3704 00e8 3A       		.uleb128 0x3a
 3705 00e9 0B       		.uleb128 0xb
 3706 00ea 3B       		.uleb128 0x3b
 3707 00eb 0B       		.uleb128 0xb
 3708 00ec 01       		.uleb128 0x1
 3709 00ed 13       		.uleb128 0x13
 3710 00ee 00       		.byte	0
 3711 00ef 00       		.byte	0
 3712 00f0 15       		.uleb128 0x15
 3713 00f1 0D       		.uleb128 0xd
 3714 00f2 00       		.byte	0
 3715 00f3 03       		.uleb128 0x3
 3716 00f4 08       		.uleb128 0x8
 3717 00f5 3A       		.uleb128 0x3a
 3718 00f6 0B       		.uleb128 0xb
 3719 00f7 3B       		.uleb128 0x3b
 3720 00f8 0B       		.uleb128 0xb
 3721 00f9 49       		.uleb128 0x49
 3722 00fa 13       		.uleb128 0x13
 3723 00fb 38       		.uleb128 0x38
 3724 00fc 0B       		.uleb128 0xb
 3725 00fd 00       		.byte	0
 3726 00fe 00       		.byte	0
 3727 00ff 16       		.uleb128 0x16
 3728 0100 0D       		.uleb128 0xd
 3729 0101 00       		.byte	0
 3730 0102 03       		.uleb128 0x3
 3731 0103 0E       		.uleb128 0xe
 3732 0104 3A       		.uleb128 0x3a
 3733 0105 0B       		.uleb128 0xb
 3734 0106 3B       		.uleb128 0x3b
 3735 0107 0B       		.uleb128 0xb
 3736 0108 49       		.uleb128 0x49
 3737 0109 13       		.uleb128 0x13
 3738 010a 38       		.uleb128 0x38
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 139


 3739 010b 05       		.uleb128 0x5
 3740 010c 00       		.byte	0
 3741 010d 00       		.byte	0
 3742 010e 17       		.uleb128 0x17
 3743 010f 13       		.uleb128 0x13
 3744 0110 01       		.byte	0x1
 3745 0111 0B       		.uleb128 0xb
 3746 0112 0B       		.uleb128 0xb
 3747 0113 3A       		.uleb128 0x3a
 3748 0114 0B       		.uleb128 0xb
 3749 0115 3B       		.uleb128 0x3b
 3750 0116 05       		.uleb128 0x5
 3751 0117 01       		.uleb128 0x1
 3752 0118 13       		.uleb128 0x13
 3753 0119 00       		.byte	0
 3754 011a 00       		.byte	0
 3755 011b 18       		.uleb128 0x18
 3756 011c 0F       		.uleb128 0xf
 3757 011d 00       		.byte	0
 3758 011e 0B       		.uleb128 0xb
 3759 011f 0B       		.uleb128 0xb
 3760 0120 00       		.byte	0
 3761 0121 00       		.byte	0
 3762 0122 19       		.uleb128 0x19
 3763 0123 04       		.uleb128 0x4
 3764 0124 01       		.byte	0x1
 3765 0125 0B       		.uleb128 0xb
 3766 0126 0B       		.uleb128 0xb
 3767 0127 49       		.uleb128 0x49
 3768 0128 13       		.uleb128 0x13
 3769 0129 3A       		.uleb128 0x3a
 3770 012a 0B       		.uleb128 0xb
 3771 012b 3B       		.uleb128 0x3b
 3772 012c 05       		.uleb128 0x5
 3773 012d 01       		.uleb128 0x1
 3774 012e 13       		.uleb128 0x13
 3775 012f 00       		.byte	0
 3776 0130 00       		.byte	0
 3777 0131 1A       		.uleb128 0x1a
 3778 0132 0F       		.uleb128 0xf
 3779 0133 00       		.byte	0
 3780 0134 0B       		.uleb128 0xb
 3781 0135 0B       		.uleb128 0xb
 3782 0136 49       		.uleb128 0x49
 3783 0137 13       		.uleb128 0x13
 3784 0138 00       		.byte	0
 3785 0139 00       		.byte	0
 3786 013a 1B       		.uleb128 0x1b
 3787 013b 15       		.uleb128 0x15
 3788 013c 01       		.byte	0x1
 3789 013d 27       		.uleb128 0x27
 3790 013e 19       		.uleb128 0x19
 3791 013f 01       		.uleb128 0x1
 3792 0140 13       		.uleb128 0x13
 3793 0141 00       		.byte	0
 3794 0142 00       		.byte	0
 3795 0143 1C       		.uleb128 0x1c
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 140


 3796 0144 05       		.uleb128 0x5
 3797 0145 00       		.byte	0
 3798 0146 49       		.uleb128 0x49
 3799 0147 13       		.uleb128 0x13
 3800 0148 00       		.byte	0
 3801 0149 00       		.byte	0
 3802 014a 1D       		.uleb128 0x1d
 3803 014b 15       		.uleb128 0x15
 3804 014c 01       		.byte	0x1
 3805 014d 27       		.uleb128 0x27
 3806 014e 19       		.uleb128 0x19
 3807 014f 49       		.uleb128 0x49
 3808 0150 13       		.uleb128 0x13
 3809 0151 01       		.uleb128 0x1
 3810 0152 13       		.uleb128 0x13
 3811 0153 00       		.byte	0
 3812 0154 00       		.byte	0
 3813 0155 1E       		.uleb128 0x1e
 3814 0156 13       		.uleb128 0x13
 3815 0157 01       		.byte	0x1
 3816 0158 03       		.uleb128 0x3
 3817 0159 0E       		.uleb128 0xe
 3818 015a 0B       		.uleb128 0xb
 3819 015b 0B       		.uleb128 0xb
 3820 015c 3A       		.uleb128 0x3a
 3821 015d 0B       		.uleb128 0xb
 3822 015e 3B       		.uleb128 0x3b
 3823 015f 05       		.uleb128 0x5
 3824 0160 01       		.uleb128 0x1
 3825 0161 13       		.uleb128 0x13
 3826 0162 00       		.byte	0
 3827 0163 00       		.byte	0
 3828 0164 1F       		.uleb128 0x1f
 3829 0165 28       		.uleb128 0x28
 3830 0166 00       		.byte	0
 3831 0167 03       		.uleb128 0x3
 3832 0168 0E       		.uleb128 0xe
 3833 0169 1C       		.uleb128 0x1c
 3834 016a 06       		.uleb128 0x6
 3835 016b 00       		.byte	0
 3836 016c 00       		.byte	0
 3837 016d 20       		.uleb128 0x20
 3838 016e 13       		.uleb128 0x13
 3839 016f 01       		.byte	0x1
 3840 0170 03       		.uleb128 0x3
 3841 0171 0E       		.uleb128 0xe
 3842 0172 0B       		.uleb128 0xb
 3843 0173 0B       		.uleb128 0xb
 3844 0174 3A       		.uleb128 0x3a
 3845 0175 0B       		.uleb128 0xb
 3846 0176 3B       		.uleb128 0x3b
 3847 0177 0B       		.uleb128 0xb
 3848 0178 01       		.uleb128 0x1
 3849 0179 13       		.uleb128 0x13
 3850 017a 00       		.byte	0
 3851 017b 00       		.byte	0
 3852 017c 21       		.uleb128 0x21
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 141


 3853 017d 2E       		.uleb128 0x2e
 3854 017e 00       		.byte	0
 3855 017f 03       		.uleb128 0x3
 3856 0180 0E       		.uleb128 0xe
 3857 0181 3A       		.uleb128 0x3a
 3858 0182 0B       		.uleb128 0xb
 3859 0183 3B       		.uleb128 0x3b
 3860 0184 0B       		.uleb128 0xb
 3861 0185 27       		.uleb128 0x27
 3862 0186 19       		.uleb128 0x19
 3863 0187 20       		.uleb128 0x20
 3864 0188 0B       		.uleb128 0xb
 3865 0189 00       		.byte	0
 3866 018a 00       		.byte	0
 3867 018b 22       		.uleb128 0x22
 3868 018c 2E       		.uleb128 0x2e
 3869 018d 01       		.byte	0x1
 3870 018e 03       		.uleb128 0x3
 3871 018f 0E       		.uleb128 0xe
 3872 0190 3A       		.uleb128 0x3a
 3873 0191 0B       		.uleb128 0xb
 3874 0192 3B       		.uleb128 0x3b
 3875 0193 05       		.uleb128 0x5
 3876 0194 27       		.uleb128 0x27
 3877 0195 19       		.uleb128 0x19
 3878 0196 20       		.uleb128 0x20
 3879 0197 0B       		.uleb128 0xb
 3880 0198 01       		.uleb128 0x1
 3881 0199 13       		.uleb128 0x13
 3882 019a 00       		.byte	0
 3883 019b 00       		.byte	0
 3884 019c 23       		.uleb128 0x23
 3885 019d 05       		.uleb128 0x5
 3886 019e 00       		.byte	0
 3887 019f 03       		.uleb128 0x3
 3888 01a0 0E       		.uleb128 0xe
 3889 01a1 3A       		.uleb128 0x3a
 3890 01a2 0B       		.uleb128 0xb
 3891 01a3 3B       		.uleb128 0x3b
 3892 01a4 05       		.uleb128 0x5
 3893 01a5 49       		.uleb128 0x49
 3894 01a6 13       		.uleb128 0x13
 3895 01a7 00       		.byte	0
 3896 01a8 00       		.byte	0
 3897 01a9 24       		.uleb128 0x24
 3898 01aa 2E       		.uleb128 0x2e
 3899 01ab 01       		.byte	0x1
 3900 01ac 03       		.uleb128 0x3
 3901 01ad 0E       		.uleb128 0xe
 3902 01ae 3A       		.uleb128 0x3a
 3903 01af 0B       		.uleb128 0xb
 3904 01b0 3B       		.uleb128 0x3b
 3905 01b1 05       		.uleb128 0x5
 3906 01b2 27       		.uleb128 0x27
 3907 01b3 19       		.uleb128 0x19
 3908 01b4 49       		.uleb128 0x49
 3909 01b5 13       		.uleb128 0x13
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 142


 3910 01b6 20       		.uleb128 0x20
 3911 01b7 0B       		.uleb128 0xb
 3912 01b8 01       		.uleb128 0x1
 3913 01b9 13       		.uleb128 0x13
 3914 01ba 00       		.byte	0
 3915 01bb 00       		.byte	0
 3916 01bc 25       		.uleb128 0x25
 3917 01bd 34       		.uleb128 0x34
 3918 01be 00       		.byte	0
 3919 01bf 03       		.uleb128 0x3
 3920 01c0 0E       		.uleb128 0xe
 3921 01c1 3A       		.uleb128 0x3a
 3922 01c2 0B       		.uleb128 0xb
 3923 01c3 3B       		.uleb128 0x3b
 3924 01c4 05       		.uleb128 0x5
 3925 01c5 49       		.uleb128 0x49
 3926 01c6 13       		.uleb128 0x13
 3927 01c7 00       		.byte	0
 3928 01c8 00       		.byte	0
 3929 01c9 26       		.uleb128 0x26
 3930 01ca 2E       		.uleb128 0x2e
 3931 01cb 01       		.byte	0x1
 3932 01cc 3F       		.uleb128 0x3f
 3933 01cd 19       		.uleb128 0x19
 3934 01ce 03       		.uleb128 0x3
 3935 01cf 0E       		.uleb128 0xe
 3936 01d0 3A       		.uleb128 0x3a
 3937 01d1 0B       		.uleb128 0xb
 3938 01d2 3B       		.uleb128 0x3b
 3939 01d3 0B       		.uleb128 0xb
 3940 01d4 27       		.uleb128 0x27
 3941 01d5 19       		.uleb128 0x19
 3942 01d6 49       		.uleb128 0x49
 3943 01d7 13       		.uleb128 0x13
 3944 01d8 8701     		.uleb128 0x87
 3945 01da 19       		.uleb128 0x19
 3946 01db 11       		.uleb128 0x11
 3947 01dc 01       		.uleb128 0x1
 3948 01dd 12       		.uleb128 0x12
 3949 01de 06       		.uleb128 0x6
 3950 01df 40       		.uleb128 0x40
 3951 01e0 18       		.uleb128 0x18
 3952 01e1 9742     		.uleb128 0x2117
 3953 01e3 19       		.uleb128 0x19
 3954 01e4 01       		.uleb128 0x1
 3955 01e5 13       		.uleb128 0x13
 3956 01e6 00       		.byte	0
 3957 01e7 00       		.byte	0
 3958 01e8 27       		.uleb128 0x27
 3959 01e9 34       		.uleb128 0x34
 3960 01ea 00       		.byte	0
 3961 01eb 03       		.uleb128 0x3
 3962 01ec 0E       		.uleb128 0xe
 3963 01ed 3A       		.uleb128 0x3a
 3964 01ee 0B       		.uleb128 0xb
 3965 01ef 3B       		.uleb128 0x3b
 3966 01f0 0B       		.uleb128 0xb
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 143


 3967 01f1 49       		.uleb128 0x49
 3968 01f2 13       		.uleb128 0x13
 3969 01f3 02       		.uleb128 0x2
 3970 01f4 18       		.uleb128 0x18
 3971 01f5 00       		.byte	0
 3972 01f6 00       		.byte	0
 3973 01f7 28       		.uleb128 0x28
 3974 01f8 1D       		.uleb128 0x1d
 3975 01f9 00       		.byte	0
 3976 01fa 31       		.uleb128 0x31
 3977 01fb 13       		.uleb128 0x13
 3978 01fc 11       		.uleb128 0x11
 3979 01fd 01       		.uleb128 0x1
 3980 01fe 12       		.uleb128 0x12
 3981 01ff 06       		.uleb128 0x6
 3982 0200 58       		.uleb128 0x58
 3983 0201 0B       		.uleb128 0xb
 3984 0202 59       		.uleb128 0x59
 3985 0203 0B       		.uleb128 0xb
 3986 0204 00       		.byte	0
 3987 0205 00       		.byte	0
 3988 0206 29       		.uleb128 0x29
 3989 0207 1D       		.uleb128 0x1d
 3990 0208 01       		.byte	0x1
 3991 0209 31       		.uleb128 0x31
 3992 020a 13       		.uleb128 0x13
 3993 020b 11       		.uleb128 0x11
 3994 020c 01       		.uleb128 0x1
 3995 020d 12       		.uleb128 0x12
 3996 020e 06       		.uleb128 0x6
 3997 020f 58       		.uleb128 0x58
 3998 0210 0B       		.uleb128 0xb
 3999 0211 59       		.uleb128 0x59
 4000 0212 0B       		.uleb128 0xb
 4001 0213 01       		.uleb128 0x1
 4002 0214 13       		.uleb128 0x13
 4003 0215 00       		.byte	0
 4004 0216 00       		.byte	0
 4005 0217 2A       		.uleb128 0x2a
 4006 0218 05       		.uleb128 0x5
 4007 0219 00       		.byte	0
 4008 021a 31       		.uleb128 0x31
 4009 021b 13       		.uleb128 0x13
 4010 021c 02       		.uleb128 0x2
 4011 021d 17       		.uleb128 0x17
 4012 021e 00       		.byte	0
 4013 021f 00       		.byte	0
 4014 0220 2B       		.uleb128 0x2b
 4015 0221 0B       		.uleb128 0xb
 4016 0222 01       		.byte	0x1
 4017 0223 11       		.uleb128 0x11
 4018 0224 01       		.uleb128 0x1
 4019 0225 12       		.uleb128 0x12
 4020 0226 06       		.uleb128 0x6
 4021 0227 01       		.uleb128 0x1
 4022 0228 13       		.uleb128 0x13
 4023 0229 00       		.byte	0
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 144


 4024 022a 00       		.byte	0
 4025 022b 2C       		.uleb128 0x2c
 4026 022c 34       		.uleb128 0x34
 4027 022d 00       		.byte	0
 4028 022e 03       		.uleb128 0x3
 4029 022f 08       		.uleb128 0x8
 4030 0230 3A       		.uleb128 0x3a
 4031 0231 0B       		.uleb128 0xb
 4032 0232 3B       		.uleb128 0x3b
 4033 0233 0B       		.uleb128 0xb
 4034 0234 49       		.uleb128 0x49
 4035 0235 13       		.uleb128 0x13
 4036 0236 02       		.uleb128 0x2
 4037 0237 17       		.uleb128 0x17
 4038 0238 00       		.byte	0
 4039 0239 00       		.byte	0
 4040 023a 2D       		.uleb128 0x2d
 4041 023b 1D       		.uleb128 0x1d
 4042 023c 01       		.byte	0x1
 4043 023d 31       		.uleb128 0x31
 4044 023e 13       		.uleb128 0x13
 4045 023f 11       		.uleb128 0x11
 4046 0240 01       		.uleb128 0x1
 4047 0241 12       		.uleb128 0x12
 4048 0242 06       		.uleb128 0x6
 4049 0243 58       		.uleb128 0x58
 4050 0244 0B       		.uleb128 0xb
 4051 0245 59       		.uleb128 0x59
 4052 0246 0B       		.uleb128 0xb
 4053 0247 00       		.byte	0
 4054 0248 00       		.byte	0
 4055 0249 2E       		.uleb128 0x2e
 4056 024a 0B       		.uleb128 0xb
 4057 024b 01       		.byte	0x1
 4058 024c 11       		.uleb128 0x11
 4059 024d 01       		.uleb128 0x1
 4060 024e 12       		.uleb128 0x12
 4061 024f 06       		.uleb128 0x6
 4062 0250 00       		.byte	0
 4063 0251 00       		.byte	0
 4064 0252 2F       		.uleb128 0x2f
 4065 0253 34       		.uleb128 0x34
 4066 0254 00       		.byte	0
 4067 0255 31       		.uleb128 0x31
 4068 0256 13       		.uleb128 0x13
 4069 0257 02       		.uleb128 0x2
 4070 0258 17       		.uleb128 0x17
 4071 0259 00       		.byte	0
 4072 025a 00       		.byte	0
 4073 025b 30       		.uleb128 0x30
 4074 025c 898201   		.uleb128 0x4109
 4075 025f 00       		.byte	0
 4076 0260 11       		.uleb128 0x11
 4077 0261 01       		.uleb128 0x1
 4078 0262 31       		.uleb128 0x31
 4079 0263 13       		.uleb128 0x13
 4080 0264 00       		.byte	0
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 145


 4081 0265 00       		.byte	0
 4082 0266 31       		.uleb128 0x31
 4083 0267 898201   		.uleb128 0x4109
 4084 026a 01       		.byte	0x1
 4085 026b 11       		.uleb128 0x11
 4086 026c 01       		.uleb128 0x1
 4087 026d 31       		.uleb128 0x31
 4088 026e 13       		.uleb128 0x13
 4089 026f 01       		.uleb128 0x1
 4090 0270 13       		.uleb128 0x13
 4091 0271 00       		.byte	0
 4092 0272 00       		.byte	0
 4093 0273 32       		.uleb128 0x32
 4094 0274 8A8201   		.uleb128 0x410a
 4095 0277 00       		.byte	0
 4096 0278 02       		.uleb128 0x2
 4097 0279 18       		.uleb128 0x18
 4098 027a 9142     		.uleb128 0x2111
 4099 027c 18       		.uleb128 0x18
 4100 027d 00       		.byte	0
 4101 027e 00       		.byte	0
 4102 027f 33       		.uleb128 0x33
 4103 0280 34       		.uleb128 0x34
 4104 0281 00       		.byte	0
 4105 0282 03       		.uleb128 0x3
 4106 0283 0E       		.uleb128 0xe
 4107 0284 3A       		.uleb128 0x3a
 4108 0285 0B       		.uleb128 0xb
 4109 0286 3B       		.uleb128 0x3b
 4110 0287 05       		.uleb128 0x5
 4111 0288 49       		.uleb128 0x49
 4112 0289 13       		.uleb128 0x13
 4113 028a 3F       		.uleb128 0x3f
 4114 028b 19       		.uleb128 0x19
 4115 028c 3C       		.uleb128 0x3c
 4116 028d 19       		.uleb128 0x19
 4117 028e 00       		.byte	0
 4118 028f 00       		.byte	0
 4119 0290 34       		.uleb128 0x34
 4120 0291 34       		.uleb128 0x34
 4121 0292 00       		.byte	0
 4122 0293 03       		.uleb128 0x3
 4123 0294 0E       		.uleb128 0xe
 4124 0295 3A       		.uleb128 0x3a
 4125 0296 0B       		.uleb128 0xb
 4126 0297 3B       		.uleb128 0x3b
 4127 0298 0B       		.uleb128 0xb
 4128 0299 49       		.uleb128 0x49
 4129 029a 13       		.uleb128 0x13
 4130 029b 3F       		.uleb128 0x3f
 4131 029c 19       		.uleb128 0x19
 4132 029d 3C       		.uleb128 0x3c
 4133 029e 19       		.uleb128 0x19
 4134 029f 00       		.byte	0
 4135 02a0 00       		.byte	0
 4136 02a1 35       		.uleb128 0x35
 4137 02a2 34       		.uleb128 0x34
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 146


 4138 02a3 00       		.byte	0
 4139 02a4 03       		.uleb128 0x3
 4140 02a5 08       		.uleb128 0x8
 4141 02a6 3A       		.uleb128 0x3a
 4142 02a7 0B       		.uleb128 0xb
 4143 02a8 3B       		.uleb128 0x3b
 4144 02a9 0B       		.uleb128 0xb
 4145 02aa 49       		.uleb128 0x49
 4146 02ab 13       		.uleb128 0x13
 4147 02ac 3F       		.uleb128 0x3f
 4148 02ad 19       		.uleb128 0x19
 4149 02ae 02       		.uleb128 0x2
 4150 02af 18       		.uleb128 0x18
 4151 02b0 00       		.byte	0
 4152 02b1 00       		.byte	0
 4153 02b2 36       		.uleb128 0x36
 4154 02b3 34       		.uleb128 0x34
 4155 02b4 00       		.byte	0
 4156 02b5 03       		.uleb128 0x3
 4157 02b6 0E       		.uleb128 0xe
 4158 02b7 3A       		.uleb128 0x3a
 4159 02b8 0B       		.uleb128 0xb
 4160 02b9 3B       		.uleb128 0x3b
 4161 02ba 0B       		.uleb128 0xb
 4162 02bb 49       		.uleb128 0x49
 4163 02bc 13       		.uleb128 0x13
 4164 02bd 3F       		.uleb128 0x3f
 4165 02be 19       		.uleb128 0x19
 4166 02bf 02       		.uleb128 0x2
 4167 02c0 18       		.uleb128 0x18
 4168 02c1 00       		.byte	0
 4169 02c2 00       		.byte	0
 4170 02c3 37       		.uleb128 0x37
 4171 02c4 2E       		.uleb128 0x2e
 4172 02c5 00       		.byte	0
 4173 02c6 3F       		.uleb128 0x3f
 4174 02c7 19       		.uleb128 0x19
 4175 02c8 3C       		.uleb128 0x3c
 4176 02c9 19       		.uleb128 0x19
 4177 02ca 6E       		.uleb128 0x6e
 4178 02cb 0E       		.uleb128 0xe
 4179 02cc 03       		.uleb128 0x3
 4180 02cd 0E       		.uleb128 0xe
 4181 02ce 3A       		.uleb128 0x3a
 4182 02cf 0B       		.uleb128 0xb
 4183 02d0 3B       		.uleb128 0x3b
 4184 02d1 05       		.uleb128 0x5
 4185 02d2 00       		.byte	0
 4186 02d3 00       		.byte	0
 4187 02d4 38       		.uleb128 0x38
 4188 02d5 2E       		.uleb128 0x2e
 4189 02d6 00       		.byte	0
 4190 02d7 3F       		.uleb128 0x3f
 4191 02d8 19       		.uleb128 0x19
 4192 02d9 3C       		.uleb128 0x3c
 4193 02da 19       		.uleb128 0x19
 4194 02db 6E       		.uleb128 0x6e
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 147


 4195 02dc 0E       		.uleb128 0xe
 4196 02dd 03       		.uleb128 0x3
 4197 02de 0E       		.uleb128 0xe
 4198 02df 3A       		.uleb128 0x3a
 4199 02e0 0B       		.uleb128 0xb
 4200 02e1 3B       		.uleb128 0x3b
 4201 02e2 0B       		.uleb128 0xb
 4202 02e3 00       		.byte	0
 4203 02e4 00       		.byte	0
 4204 02e5 39       		.uleb128 0x39
 4205 02e6 2E       		.uleb128 0x2e
 4206 02e7 00       		.byte	0
 4207 02e8 3F       		.uleb128 0x3f
 4208 02e9 19       		.uleb128 0x19
 4209 02ea 3C       		.uleb128 0x3c
 4210 02eb 19       		.uleb128 0x19
 4211 02ec 6E       		.uleb128 0x6e
 4212 02ed 0E       		.uleb128 0xe
 4213 02ee 03       		.uleb128 0x3
 4214 02ef 0E       		.uleb128 0xe
 4215 02f0 00       		.byte	0
 4216 02f1 00       		.byte	0
 4217 02f2 00       		.byte	0
 4218              		.section	.debug_loc,"",%progbits
 4219              	.Ldebug_loc0:
 4220              	.LLST0:
 4221 0000 58000000 		.4byte	.LVL12
 4222 0004 6E000000 		.4byte	.LVL13
 4223 0008 0100     		.2byte	0x1
 4224 000a 53       		.byte	0x53
 4225 000b 00000000 		.4byte	0
 4226 000f 00000000 		.4byte	0
 4227              	.LLST1:
 4228 0013 6E000000 		.4byte	.LVL13
 4229 0017 78000000 		.4byte	.LVL14
 4230 001b 0100     		.2byte	0x1
 4231 001d 53       		.byte	0x53
 4232 001e 78000000 		.4byte	.LVL14
 4233 0022 84000000 		.4byte	.LVL15
 4234 0026 0200     		.2byte	0x2
 4235 0028 74       		.byte	0x74
 4236 0029 00       		.sleb128 0
 4237 002a 00000000 		.4byte	0
 4238 002e 00000000 		.4byte	0
 4239              	.LLST2:
 4240 0032 90000000 		.4byte	.LVL16
 4241 0036 94000000 		.4byte	.LVL17
 4242 003a 0200     		.2byte	0x2
 4243 003c 30       		.byte	0x30
 4244 003d 9F       		.byte	0x9f
 4245 003e 94000000 		.4byte	.LVL17
 4246 0042 C3000000 		.4byte	.LVL19-1
 4247 0046 0100     		.2byte	0x1
 4248 0048 52       		.byte	0x52
 4249 0049 00000000 		.4byte	0
 4250 004d 00000000 		.4byte	0
 4251              	.LLST3:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 148


 4252 0051 E0000000 		.4byte	.LVL22
 4253 0055 1A010000 		.4byte	.LVL23
 4254 0059 0200     		.2byte	0x2
 4255 005b 30       		.byte	0x30
 4256 005c 9F       		.byte	0x9f
 4257 005d 00000000 		.4byte	0
 4258 0061 00000000 		.4byte	0
 4259              	.LLST4:
 4260 0065 E0000000 		.4byte	.LVL22
 4261 0069 1A010000 		.4byte	.LVL23
 4262 006d 0200     		.2byte	0x2
 4263 006f 31       		.byte	0x31
 4264 0070 9F       		.byte	0x9f
 4265 0071 00000000 		.4byte	0
 4266 0075 00000000 		.4byte	0
 4267              	.LLST5:
 4268 0079 E0000000 		.4byte	.LVL22
 4269 007d 1A010000 		.4byte	.LVL23
 4270 0081 0600     		.2byte	0x6
 4271 0083 0C       		.byte	0xc
 4272 0084 01004A00 		.4byte	0x4a0001
 4273 0088 9F       		.byte	0x9f
 4274 0089 00000000 		.4byte	0
 4275 008d 00000000 		.4byte	0
 4276              		.section	.debug_aranges,"",%progbits
 4277 0000 1C000000 		.4byte	0x1c
 4278 0004 0200     		.2byte	0x2
 4279 0006 00000000 		.4byte	.Ldebug_info0
 4280 000a 04       		.byte	0x4
 4281 000b 00       		.byte	0
 4282 000c 0000     		.2byte	0
 4283 000e 0000     		.2byte	0
 4284 0010 00000000 		.4byte	.LFB741
 4285 0014 48010000 		.4byte	.LFE741-.LFB741
 4286 0018 00000000 		.4byte	0
 4287 001c 00000000 		.4byte	0
 4288              		.section	.debug_ranges,"",%progbits
 4289              	.Ldebug_ranges0:
 4290 0000 00000000 		.4byte	.LFB741
 4291 0004 48010000 		.4byte	.LFE741
 4292 0008 00000000 		.4byte	0
 4293 000c 00000000 		.4byte	0
 4294              		.section	.debug_line,"",%progbits
 4295              	.Ldebug_line0:
 4296 0000 F4050000 		.section	.debug_str,"MS",%progbits,1
 4296      02008A05 
 4296      00000201 
 4296      FB0E0D00 
 4296      01010101 
 4297              	.LASF137:
 4298 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4298      696E7465 
 4298      72727570 
 4298      74735F35 
 4298      5F495251 
 4299              	.LASF199:
 4300 0016 50455249 		.ascii	"PERI_TR_GR_V1_Type\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 149


 4300      5F54525F 
 4300      47525F56 
 4300      315F5479 
 4300      706500
 4301              	.LASF193:
 4302 0029 52455345 		.ascii	"RESERVED\000"
 4302      52564544 
 4302      00
 4303              	.LASF25:
 4304 0032 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4304      5F696E74 
 4304      65727275 
 4304      70745F67 
 4304      70696F5F 
 4305              	.LASF72:
 4306 004b 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4306      735F696E 
 4306      74657272 
 4306      75707473 
 4306      5F647730 
 4307              	.LASF359:
 4308 0068 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4308      625F7363 
 4308      625F7370 
 4308      695F6861 
 4308      6E646C65 
 4309              	.LASF123:
 4310 0086 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4310      6D5F315F 
 4310      696E7465 
 4310      72727570 
 4310      74735F31 
 4311              	.LASF407:
 4312 00a1 73746F70 		.ascii	"stopInputMode\000"
 4312      496E7075 
 4312      744D6F64 
 4312      6500
 4313              	.LASF480:
 4314 00af 6D61696E 		.ascii	"main_cm4.c\000"
 4314      5F636D34 
 4314      2E6300
 4315              	.LASF445:
 4316 00ba 63795F64 		.ascii	"cy_device\000"
 4316      65766963 
 4316      6500
 4317              	.LASF142:
 4318 00c4 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4318      696E7465 
 4318      72727570 
 4318      74735F31 
 4318      305F4952 
 4319              	.LASF287:
 4320 00db 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4320      73436D30 
 4320      436C6F63 
 4320      6B43746C 
 4320      4F666673 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 150


 4321              	.LASF67:
 4322 00f2 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4322      735F696E 
 4322      74657272 
 4322      75707473 
 4322      5F647730 
 4323              	.LASF340:
 4324 010e 6D617374 		.ascii	"masterStatus\000"
 4324      65725374 
 4324      61747573 
 4324      00
 4325              	.LASF207:
 4326 011b 4449565F 		.ascii	"DIV_8_CTL\000"
 4326      385F4354 
 4326      4C00
 4327              	.LASF54:
 4328 0125 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4328      335F696E 
 4328      74657272 
 4328      7570745F 
 4328      4952516E 
 4329              	.LASF386:
 4330 013a 43595F53 		.ascii	"CY_SYSCLK_DIV_8_BIT\000"
 4330      5953434C 
 4330      4B5F4449 
 4330      565F385F 
 4330      42495400 
 4331              	.LASF205:
 4332 014e 50455249 		.ascii	"PERI_PPU_GR_V1_Type\000"
 4332      5F505055 
 4332      5F47525F 
 4332      56315F54 
 4332      79706500 
 4333              	.LASF84:
 4334 0162 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4334      735F696E 
 4334      74657272 
 4334      75707473 
 4334      5F647731 
 4335              	.LASF425:
 4336 017e 6B696C6C 		.ascii	"killInput\000"
 4336      496E7075 
 4336      7400
 4337              	.LASF373:
 4338 0188 74785374 		.ascii	"txStatus\000"
 4338      61747573 
 4338      00
 4339              	.LASF463:
 4340 0191 696E7465 		.ascii	"interfaceSetup\000"
 4340      72666163 
 4340      65536574 
 4340      757000
 4341              	.LASF309:
 4342 01a0 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4342      74635F73 
 4342      7973696E 
 4342      745F7400 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 151


 4343              	.LASF218:
 4344 01b0 666C6173 		.ascii	"flashcBase\000"
 4344      68634261 
 4344      736500
 4345              	.LASF318:
 4346 01bb 73616D70 		.ascii	"sampleTime01\000"
 4346      6C655469 
 4346      6D653031 
 4346      00
 4347              	.LASF90:
 4348 01c8 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4348      735F696E 
 4348      74657272 
 4348      75707473 
 4348      5F647731 
 4349              	.LASF265:
 4350 01e5 64774368 		.ascii	"dwChSize\000"
 4350      53697A65 
 4350      00
 4351              	.LASF470:
 4352 01ee 4755495F 		.ascii	"GUI_SetBkColor\000"
 4352      53657442 
 4352      6B436F6C 
 4352      6F7200
 4353              	.LASF39:
 4354 01fd 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4354      735F696E 
 4354      74657272 
 4354      75707473 
 4354      5F697063 
 4355              	.LASF210:
 4356 0219 4449565F 		.ascii	"DIV_24_5_CTL\000"
 4356      32345F35 
 4356      5F43544C 
 4356      00
 4357              	.LASF172:
 4358 0226 756E7369 		.ascii	"unsigned int\000"
 4358      676E6564 
 4358      20696E74 
 4358      00
 4359              	.LASF335:
 4360 0233 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 4360      625F7363 
 4360      625F6932 
 4360      635F6861 
 4360      6E646C65 
 4361              	.LASF46:
 4362 0251 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4362      735F696E 
 4362      74657272 
 4362      75707473 
 4362      5F697063 
 4363              	.LASF177:
 4364 026e 75696E74 		.ascii	"uint32_t\000"
 4364      33325F74 
 4364      00
 4365              	.LASF247:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 152


 4366 0277 736D6966 		.ascii	"smifDeviceNr\000"
 4366      44657669 
 4366      63654E72 
 4366      00
 4367              	.LASF314:
 4368 0284 43595F53 		.ascii	"CY_SAR_RANGE_COND_OUTSIDE\000"
 4368      41525F52 
 4368      414E4745 
 4368      5F434F4E 
 4368      445F4F55 
 4369              	.LASF381:
 4370 029e 43595F53 		.ascii	"CY_SYSCLK_SUCCESS\000"
 4370      5953434C 
 4370      4B5F5355 
 4370      43434553 
 4370      5300
 4371              	.LASF115:
 4372 02b0 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4372      6D5F315F 
 4372      696E7465 
 4372      72727570 
 4372      74735F37 
 4373              	.LASF343:
 4374 02ca 6D617374 		.ascii	"masterBuffer\000"
 4374      65724275 
 4374      66666572 
 4374      00
 4375              	.LASF368:
 4376 02d7 74784275 		.ascii	"txBufIdx\000"
 4376      66496478 
 4376      00
 4377              	.LASF140:
 4378 02e0 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 4378      696E7465 
 4378      72727570 
 4378      74735F38 
 4378      5F495251 
 4379              	.LASF406:
 4380 02f6 73746172 		.ascii	"startInput\000"
 4380      74496E70 
 4380      757400
 4381              	.LASF76:
 4382 0301 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4382      735F696E 
 4382      74657272 
 4382      75707473 
 4382      5F647731 
 4383              	.LASF166:
 4384 031d 5F5F696E 		.ascii	"__int32_t\000"
 4384      7433325F 
 4384      7400
 4385              	.LASF33:
 4386 0327 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4386      5F696E74 
 4386      65727275 
 4386      70745F63 
 4386      7462735F 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 153


 4387              	.LASF243:
 4388 0340 73727373 		.ascii	"srssNumClkpath\000"
 4388      4E756D43 
 4388      6C6B7061 
 4388      746800
 4389              	.LASF217:
 4390 034f 63707573 		.ascii	"cpussBase\000"
 4390      73426173 
 4390      6500
 4391              	.LASF209:
 4392 0359 4449565F 		.ascii	"DIV_16_5_CTL\000"
 4392      31365F35 
 4392      5F43544C 
 4392      00
 4393              	.LASF427:
 4394 0366 6368616E 		.ascii	"channelBase\000"
 4394      6E656C42 
 4394      61736500 
 4395              	.LASF353:
 4396 0372 736C6176 		.ascii	"slaveRxBuffer\000"
 4396      65527842 
 4396      75666665 
 4396      7200
 4397              	.LASF213:
 4398 0380 5050555F 		.ascii	"PPU_PR\000"
 4398      505200
 4399              	.LASF176:
 4400 0387 696E7433 		.ascii	"int32_t\000"
 4400      325F7400 
 4401              	.LASF454:
 4402 038f 53704F32 		.ascii	"SpO2\000"
 4402      00
 4403              	.LASF234:
 4404 0394 70657269 		.ascii	"periVersion\000"
 4404      56657273 
 4404      696F6E00 
 4405              	.LASF30:
 4406 03a0 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4406      5F696E74 
 4406      65727275 
 4406      70745F6D 
 4406      63776474 
 4407              	.LASF456:
 4408 03bc 4F6C644E 		.ascii	"OldNumPage\000"
 4408      756D5061 
 4408      676500
 4409              	.LASF12:
 4410 03c7 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4410      5F696E74 
 4410      65727275 
 4410      7074735F 
 4410      6770696F 
 4411              	.LASF357:
 4412 03e3 63624164 		.ascii	"cbAddr\000"
 4412      647200
 4413              	.LASF73:
 4414 03ea 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 154


 4414      735F696E 
 4414      74657272 
 4414      75707473 
 4414      5F647730 
 4415              	.LASF332:
 4416 0407 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4416      43425F49 
 4416      32435F41 
 4416      434B00
 4417              	.LASF408:
 4418 0416 73746F70 		.ascii	"stopInput\000"
 4418      496E7075 
 4418      7400
 4419              	.LASF376:
 4420 0420 72785269 		.ascii	"rxRingBufSize\000"
 4420      6E674275 
 4420      6653697A 
 4420      6500
 4421              	.LASF364:
 4422 042e 72784275 		.ascii	"rxBufSize\000"
 4422      6653697A 
 4422      6500
 4423              	.LASF129:
 4424 0438 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4424      6D5F315F 
 4424      696E7465 
 4424      72727570 
 4424      74735F32 
 4425              	.LASF27:
 4426 0453 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4426      6D705F69 
 4426      6E746572 
 4426      72757074 
 4426      5F495251 
 4427              	.LASF273:
 4428 0469 70657269 		.ascii	"periTrGrSize\000"
 4428      54724772 
 4428      53697A65 
 4428      00
 4429              	.LASF107:
 4430 0476 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4430      6D5F305F 
 4430      696E7465 
 4430      72727570 
 4430      74735F37 
 4431              	.LASF348:
 4432 0490 736C6176 		.ascii	"slaveRdBufEmpty\000"
 4432      65526442 
 4432      7566456D 
 4432      70747900 
 4433              	.LASF276:
 4434 04a0 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4434      44697643 
 4434      6D645061 
 4434      44697653 
 4434      656C506F 
 4435              	.LASF462:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 155


 4436 04b6 53797374 		.ascii	"SystemCoreClockUpdate\000"
 4436      656D436F 
 4436      7265436C 
 4436      6F636B55 
 4436      70646174 
 4437              	.LASF206:
 4438 04cc 4449565F 		.ascii	"DIV_CMD\000"
 4438      434D4400 
 4439              	.LASF325:
 4440 04d4 73617449 		.ascii	"satIntrMask\000"
 4440      6E74724D 
 4440      61736B00 
 4441              	.LASF299:
 4442 04e0 63707573 		.ascii	"cpussRam1Ctl0\000"
 4442      7352616D 
 4442      3143746C 
 4442      3000
 4443              	.LASF301:
 4444 04ee 69706353 		.ascii	"ipcStructSize\000"
 4444      74727563 
 4444      7453697A 
 4444      6500
 4445              	.LASF333:
 4446 04fc 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 4446      43425F49 
 4446      32435F4E 
 4446      414B00
 4447              	.LASF241:
 4448 050b 63707573 		.ascii	"cpussFmIrq\000"
 4448      73466D49 
 4448      727100
 4449              	.LASF102:
 4450 0516 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4450      6D5F305F 
 4450      696E7465 
 4450      72727570 
 4450      74735F32 
 4451              	.LASF336:
 4452 0530 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 4452      625F7363 
 4452      625F6932 
 4452      635F6861 
 4452      6E646C65 
 4453              	.LASF397:
 4454 054c 636F6D70 		.ascii	"compare0\000"
 4454      61726530 
 4454      00
 4455              	.LASF398:
 4456 0555 636F6D70 		.ascii	"compare1\000"
 4456      61726531 
 4456      00
 4457              	.LASF476:
 4458 055e 50574D5F 		.ascii	"PWM_Start\000"
 4458      53746172 
 4458      7400
 4459              	.LASF479:
 4460 0568 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 156


 4460      43313120 
 4460      352E342E 
 4460      31203230 
 4460      31363036 
 4461 059b 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4461      20726576 
 4461      6973696F 
 4461      6E203233 
 4461      37373135 
 4462 05ce 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4462      70202D6D 
 4462      6670753D 
 4462      66707634 
 4462      2D73702D 
 4463 0601 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4463      6F6E7320 
 4463      2D666661 
 4463      742D6C74 
 4463      6F2D6F62 
 4464              	.LASF146:
 4465 061b 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4465      696E7465 
 4465      72727570 
 4465      74735F31 
 4465      345F4952 
 4466              	.LASF360:
 4467 0632 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4467      74635F73 
 4467      63625F69 
 4467      32635F63 
 4467      6F6E7465 
 4468              	.LASF311:
 4469 0649 43595F53 		.ascii	"CY_SAR_RANGE_COND_BELOW\000"
 4469      41525F52 
 4469      414E4745 
 4469      5F434F4E 
 4469      445F4245 
 4470              	.LASF412:
 4471 0661 63795F73 		.ascii	"cy_stc_tcpwm_pwm_config\000"
 4471      74635F74 
 4471      6370776D 
 4471      5F70776D 
 4471      5F636F6E 
 4472              	.LASF275:
 4473 0679 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4473      44697643 
 4473      6D645479 
 4473      70655365 
 4473      6C506F73 
 4474              	.LASF292:
 4475 068e 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4475      73547269 
 4475      6D52616D 
 4475      43746C4F 
 4475      66667365 
 4476              	.LASF139:
 4477 06a4 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 157


 4477      696E7465 
 4477      72727570 
 4477      74735F37 
 4477      5F495251 
 4478              	.LASF43:
 4479 06ba 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4479      735F696E 
 4479      74657272 
 4479      75707473 
 4479      5F697063 
 4480              	.LASF28:
 4481 06d6 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4481      385F696E 
 4481      74657272 
 4481      7570745F 
 4481      4952516E 
 4482              	.LASF3:
 4483 06eb 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4483      72794D61 
 4483      6E616765 
 4483      6D656E74 
 4483      5F495251 
 4484              	.LASF349:
 4485 0701 736C6176 		.ascii	"slaveTxBuffer\000"
 4485      65547842 
 4485      75666665 
 4485      7200
 4486              	.LASF125:
 4487 070f 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4487      6D5F315F 
 4487      696E7465 
 4487      72727570 
 4487      74735F31 
 4488              	.LASF134:
 4489 072a 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4489      696E7465 
 4489      72727570 
 4489      74735F32 
 4489      5F495251 
 4490              	.LASF351:
 4491 0740 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4491      65547842 
 4491      75666665 
 4491      72496478 
 4491      00
 4492              	.LASF204:
 4493 0751 50455249 		.ascii	"PERI_PPU_PR_V1_Type\000"
 4493      5F505055 
 4493      5F50525F 
 4493      56315F54 
 4493      79706500 
 4494              	.LASF433:
 4495 0765 55426173 		.ascii	"UBaseType_t\000"
 4495      65547970 
 4495      655F7400 
 4496              	.LASF396:
 4497 0771 636F6D70 		.ascii	"compareOrCapture\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 158


 4497      6172654F 
 4497      72436170 
 4497      74757265 
 4497      00
 4498              	.LASF17:
 4499 0782 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4499      5F696E74 
 4499      65727275 
 4499      7074735F 
 4499      6770696F 
 4500              	.LASF23:
 4501 079e 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4501      5F696E74 
 4501      65727275 
 4501      7074735F 
 4501      6770696F 
 4502              	.LASF478:
 4503 07bb 4144435F 		.ascii	"ADC_StartConvert\000"
 4503      53746172 
 4503      74436F6E 
 4503      76657274 
 4503      00
 4504              	.LASF285:
 4505 07cc 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4505      50727443 
 4505      66674F75 
 4505      744F6666 
 4505      73657400 
 4506              	.LASF178:
 4507 07e0 49534552 		.ascii	"ISER\000"
 4507      00
 4508              	.LASF97:
 4509 07e5 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4509      735F696E 
 4509      74657272 
 4509      75707473 
 4509      5F636D30 
 4510              	.LASF440:
 4511 0805 50574D5F 		.ascii	"PWM_CLOCK_Enable\000"
 4511      434C4F43 
 4511      4B5F456E 
 4511      61626C65 
 4511      00
 4512              	.LASF11:
 4513 0816 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4513      5F696E74 
 4513      65727275 
 4513      7074735F 
 4513      6770696F 
 4514              	.LASF64:
 4515 0832 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4515      735F696E 
 4515      74657272 
 4515      75707473 
 4515      5F647730 
 4516              	.LASF380:
 4517 084e 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 159


 4517      74635F73 
 4517      63625F75 
 4517      6172745F 
 4517      636F6E74 
 4518              	.LASF249:
 4519 0868 65704D6F 		.ascii	"epMonitorNr\000"
 4519      6E69746F 
 4519      724E7200 
 4520              	.LASF55:
 4521 0874 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4521      345F696E 
 4521      74657272 
 4521      7570745F 
 4521      4952516E 
 4522              	.LASF428:
 4523 0889 6E756D43 		.ascii	"numChannels\000"
 4523      68616E6E 
 4523      656C7300 
 4524              	.LASF372:
 4525 0895 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4525      74635F73 
 4525      63625F75 
 4525      6172745F 
 4525      636F6E74 
 4526              	.LASF194:
 4527 08ad 534C5F43 		.ascii	"SL_CTL\000"
 4527      544C00
 4528              	.LASF404:
 4529 08b4 72656C6F 		.ascii	"reloadInput\000"
 4529      6164496E 
 4529      70757400 
 4530              	.LASF174:
 4531 08c0 696E7431 		.ascii	"int16_t\000"
 4531      365F7400 
 4532              	.LASF284:
 4533 08c8 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4533      50727443 
 4533      6667496E 
 4533      4F666673 
 4533      657400
 4534              	.LASF87:
 4535 08db 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4535      735F696E 
 4535      74657272 
 4535      75707473 
 4535      5F647731 
 4536              	.LASF154:
 4537 08f8 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4537      696E7465 
 4537      72727570 
 4537      745F6D65 
 4537      645F4952 
 4538              	.LASF16:
 4539 090f 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4539      5F696E74 
 4539      65727275 
 4539      7074735F 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 160


 4539      6770696F 
 4540              	.LASF256:
 4541 092b 666C6173 		.ascii	"flashWriteDelay\000"
 4541      68577269 
 4541      74654465 
 4541      6C617900 
 4542              	.LASF171:
 4543 093b 6C6F6E67 		.ascii	"long long unsigned int\000"
 4543      206C6F6E 
 4543      6720756E 
 4543      7369676E 
 4543      65642069 
 4544              	.LASF281:
 4545 0952 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4545      44697632 
 4545      345F3543 
 4545      746C4F66 
 4545      66736574 
 4546              	.LASF286:
 4547 0967 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4547      50727443 
 4547      66675369 
 4547      6F4F6666 
 4547      73657400 
 4548              	.LASF438:
 4549 097b 4952516E 		.ascii	"IRQn\000"
 4549      00
 4550              	.LASF473:
 4551 0980 64726177 		.ascii	"drawGraph\000"
 4551      47726170 
 4551      6800
 4552              	.LASF277:
 4553 098a 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4553      44697643 
 4553      6D645061 
 4553      54797065 
 4553      53656C50 
 4554              	.LASF472:
 4555 09a1 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4555      7973496E 
 4555      745F496E 
 4555      697400
 4556              	.LASF455:
 4557 09b0 4E756D50 		.ascii	"NumPage\000"
 4557      61676500 
 4558              	.LASF417:
 4559 09b8 70657269 		.ascii	"period1\000"
 4559      6F643100 
 4560              	.LASF442:
 4561 09c0 64697669 		.ascii	"dividerNum\000"
 4561      6465724E 
 4561      756D00
 4562              	.LASF320:
 4563 09cb 72616E67 		.ascii	"rangeThres\000"
 4563      65546872 
 4563      657300
 4564              	.LASF220:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 161


 4565 09d6 75646242 		.ascii	"udbBase\000"
 4565      61736500 
 4566              	.LASF350:
 4567 09de 736C6176 		.ascii	"slaveTxBufferSize\000"
 4567      65547842 
 4567      75666665 
 4567      7253697A 
 4567      6500
 4568              	.LASF203:
 4569 09f0 41545431 		.ascii	"ATT1\000"
 4569      00
 4570              	.LASF312:
 4571 09f5 43595F53 		.ascii	"CY_SAR_RANGE_COND_INSIDE\000"
 4571      41525F52 
 4571      414E4745 
 4571      5F434F4E 
 4571      445F494E 
 4572              	.LASF112:
 4573 0a0e 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4573      6D5F315F 
 4573      696E7465 
 4573      72727570 
 4573      74735F34 
 4574              	.LASF331:
 4575 0a28 63795F73 		.ascii	"cy_stc_sar_config_t\000"
 4575      74635F73 
 4575      61725F63 
 4575      6F6E6669 
 4575      675F7400 
 4576              	.LASF420:
 4577 0a3c 696E7665 		.ascii	"invertPWMOutN\000"
 4577      72745057 
 4577      4D4F7574 
 4577      4E00
 4578              	.LASF316:
 4579 0a4a 6374726C 		.ascii	"ctrl\000"
 4579      00
 4580              	.LASF405:
 4581 0a4f 73746172 		.ascii	"startInputMode\000"
 4581      74496E70 
 4581      75744D6F 
 4581      646500
 4582              	.LASF151:
 4583 0a5e 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4583      696C655F 
 4583      696E7465 
 4583      72727570 
 4583      745F4952 
 4584              	.LASF401:
 4585 0a75 63617074 		.ascii	"captureInputMode\000"
 4585      75726549 
 4585      6E707574 
 4585      4D6F6465 
 4585      00
 4586              	.LASF358:
 4587 0a86 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 4587      74635F73 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 162


 4587      63625F69 
 4587      32635F63 
 4587      6F6E7465 
 4588              	.LASF21:
 4589 0a9f 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4589      5F696E74 
 4589      65727275 
 4589      7074735F 
 4589      6770696F 
 4590              	.LASF120:
 4591 0abc 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4591      6D5F315F 
 4591      696E7465 
 4591      72727570 
 4591      74735F31 
 4592              	.LASF226:
 4593 0ad7 63727970 		.ascii	"cryptoBase\000"
 4593      746F4261 
 4593      736500
 4594              	.LASF477:
 4595 0ae2 4144435F 		.ascii	"ADC_Start\000"
 4595      53746172 
 4595      7400
 4596              	.LASF227:
 4597 0aec 63707573 		.ascii	"cpussVersion\000"
 4597      73566572 
 4597      73696F6E 
 4597      00
 4598              	.LASF374:
 4599 0af9 72785374 		.ascii	"rxStatus\000"
 4599      61747573 
 4599      00
 4600              	.LASF363:
 4601 0b02 72784275 		.ascii	"rxBuf\000"
 4601      6600
 4602              	.LASF448:
 4603 0b08 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 4603      494E4B5F 
 4603      54696D65 
 4603      725F636F 
 4603      6E666967 
 4604              	.LASF131:
 4605 0b1d 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4605      6D5F315F 
 4605      696E7465 
 4605      72727570 
 4605      74735F32 
 4606              	.LASF262:
 4607 0b38 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4607      6843746C 
 4607      4D61696E 
 4607      57733346 
 4607      72657100 
 4608              	.LASF334:
 4609 0b4c 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 4609      6E5F7363 
 4609      625F6932 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 163


 4609      635F636F 
 4609      6D6D616E 
 4610              	.LASF160:
 4611 0b64 4952516E 		.ascii	"IRQn_Type\000"
 4611      5F547970 
 4611      6500
 4612              	.LASF244:
 4613 0b6e 73727373 		.ascii	"srssNumPll\000"
 4613      4E756D50 
 4613      6C6C00
 4614              	.LASF345:
 4615 0b79 6D617374 		.ascii	"masterBufferIdx\000"
 4615      65724275 
 4615      66666572 
 4615      49647800 
 4616              	.LASF211:
 4617 0b89 54525F43 		.ascii	"TR_CMD\000"
 4617      4D4400
 4618              	.LASF143:
 4619 0b90 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4619      696E7465 
 4619      72727570 
 4619      74735F31 
 4619      315F4952 
 4620              	.LASF37:
 4621 0ba7 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4621      735F696E 
 4621      74657272 
 4621      75707473 
 4621      5F697063 
 4622              	.LASF385:
 4623 0bc3 63795F65 		.ascii	"cy_en_sysclk_status_t\000"
 4623      6E5F7379 
 4623      73636C6B 
 4623      5F737461 
 4623      7475735F 
 4624              	.LASF457:
 4625 0bd9 626F7574 		.ascii	"bouton_semph\000"
 4625      6F6E5F73 
 4625      656D7068 
 4625      00
 4626              	.LASF104:
 4627 0be6 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4627      6D5F305F 
 4627      696E7465 
 4627      72727570 
 4627      74735F34 
 4628              	.LASF255:
 4629 0c00 666C6173 		.ascii	"flashPipeRequired\000"
 4629      68506970 
 4629      65526571 
 4629      75697265 
 4629      6400
 4630              	.LASF356:
 4631 0c12 63624576 		.ascii	"cbEvents\000"
 4631      656E7473 
 4631      00
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 164


 4632              	.LASF306:
 4633 0c1b 646F7562 		.ascii	"double\000"
 4633      6C6500
 4634              	.LASF310:
 4635 0c22 5F426F6F 		.ascii	"_Bool\000"
 4635      6C00
 4636              	.LASF367:
 4637 0c28 74784275 		.ascii	"txBufSize\000"
 4637      6653697A 
 4637      6500
 4638              	.LASF259:
 4639 0c32 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4639      6843746C 
 4639      4D61696E 
 4639      57733046 
 4639      72657100 
 4640              	.LASF423:
 4641 0c46 73776170 		.ascii	"swapInput\000"
 4641      496E7075 
 4641      7400
 4642              	.LASF337:
 4643 0c50 75736552 		.ascii	"useRxFifo\000"
 4643      78466966 
 4643      6F00
 4644              	.LASF269:
 4645 0c5a 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4645      61747573 
 4645      43684964 
 4645      784D736B 
 4645      00
 4646              	.LASF149:
 4647 0c6b 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4647      6F73735F 
 4647      696E7465 
 4647      72727570 
 4647      745F6932 
 4648              	.LASF223:
 4649 0c86 6770696F 		.ascii	"gpioBase\000"
 4649      42617365 
 4649      00
 4650              	.LASF156:
 4651 0c8f 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4651      5F696E74 
 4651      65727275 
 4651      70745F64 
 4651      6163735F 
 4652              	.LASF109:
 4653 0ca8 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4653      6D5F315F 
 4653      696E7465 
 4653      72727570 
 4653      74735F31 
 4654              	.LASF136:
 4655 0cc2 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4655      696E7465 
 4655      72727570 
 4655      74735F34 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 165


 4655      5F495251 
 4656              	.LASF61:
 4657 0cd8 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4657      735F696E 
 4657      74657272 
 4657      75707473 
 4657      5F647730 
 4658              	.LASF208:
 4659 0cf4 4449565F 		.ascii	"DIV_16_CTL\000"
 4659      31365F43 
 4659      544C00
 4660              	.LASF150:
 4661 0cff 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4661      6F73735F 
 4661      696E7465 
 4661      72727570 
 4661      745F7064 
 4662              	.LASF70:
 4663 0d1a 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4663      735F696E 
 4663      74657272 
 4663      75707473 
 4663      5F647730 
 4664              	.LASF122:
 4665 0d37 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4665      6D5F315F 
 4665      696E7465 
 4665      72727570 
 4665      74735F31 
 4666              	.LASF19:
 4667 0d52 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4667      5F696E74 
 4667      65727275 
 4667      7074735F 
 4667      6770696F 
 4668              	.LASF229:
 4669 0d6e 64775665 		.ascii	"dwVersion\000"
 4669      7273696F 
 4669      6E00
 4670              	.LASF294:
 4671 0d78 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4671      73537973 
 4671      5469636B 
 4671      43746C4F 
 4671      66667365 
 4672              	.LASF250:
 4673 0d8e 75646250 		.ascii	"udbPresent\000"
 4673      72657365 
 4673      6E7400
 4674              	.LASF89:
 4675 0d99 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4675      735F696E 
 4675      74657272 
 4675      75707473 
 4675      5F647731 
 4676              	.LASF268:
 4677 0db6 64775374 		.ascii	"dwStatusChIdxPos\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 166


 4677      61747573 
 4677      43684964 
 4677      78506F73 
 4677      00
 4678              	.LASF164:
 4679 0dc7 5F5F7569 		.ascii	"__uint16_t\000"
 4679      6E743136 
 4679      5F7400
 4680              	.LASF453:
 4681 0dd2 55415254 		.ascii	"UART_1_context\000"
 4681      5F315F63 
 4681      6F6E7465 
 4681      787400
 4682              	.LASF66:
 4683 0de1 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4683      735F696E 
 4683      74657272 
 4683      75707473 
 4683      5F647730 
 4684              	.LASF330:
 4685 0dfd 76726566 		.ascii	"vrefMvValue\000"
 4685      4D765661 
 4685      6C756500 
 4686              	.LASF14:
 4687 0e09 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4687      5F696E74 
 4687      65727275 
 4687      7074735F 
 4687      6770696F 
 4688              	.LASF20:
 4689 0e25 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4689      5F696E74 
 4689      65727275 
 4689      7074735F 
 4689      6770696F 
 4690              	.LASF346:
 4691 0e42 6D617374 		.ascii	"masterNumBytes\000"
 4691      65724E75 
 4691      6D427974 
 4691      657300
 4692              	.LASF32:
 4693 0e51 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4693      5F696E74 
 4693      65727275 
 4693      70745F49 
 4693      52516E00 
 4694              	.LASF239:
 4695 0e65 63707573 		.ascii	"cpussFlashPaSize\000"
 4695      73466C61 
 4695      73685061 
 4695      53697A65 
 4695      00
 4696              	.LASF402:
 4697 0e76 63617074 		.ascii	"captureInput\000"
 4697      75726549 
 4697      6E707574 
 4697      00
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 167


 4698              	.LASF83:
 4699 0e83 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4699      735F696E 
 4699      74657272 
 4699      75707473 
 4699      5F647731 
 4700              	.LASF212:
 4701 0e9f 54525F47 		.ascii	"TR_GR\000"
 4701      5200
 4702              	.LASF313:
 4703 0ea5 43595F53 		.ascii	"CY_SAR_RANGE_COND_ABOVE\000"
 4703      41525F52 
 4703      414E4745 
 4703      5F434F4E 
 4703      445F4142 
 4704              	.LASF304:
 4705 0ebd 63686172 		.ascii	"char\000"
 4705      00
 4706              	.LASF322:
 4707 0ec2 6368616E 		.ascii	"chanEn\000"
 4707      456E00
 4708              	.LASF378:
 4709 0ec9 72785269 		.ascii	"rxRingBufTail\000"
 4709      6E674275 
 4709      66546169 
 4709      6C00
 4710              	.LASF41:
 4711 0ed7 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4711      735F696E 
 4711      74657272 
 4711      75707473 
 4711      5F697063 
 4712              	.LASF157:
 4713 0ef3 756E636F 		.ascii	"unconnected_IRQn\000"
 4713      6E6E6563 
 4713      7465645F 
 4713      4952516E 
 4713      00
 4714              	.LASF441:
 4715 0f04 64697669 		.ascii	"dividerType\000"
 4715      64657254 
 4715      79706500 
 4716              	.LASF78:
 4717 0f10 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4717      735F696E 
 4717      74657272 
 4717      75707473 
 4717      5F647731 
 4718              	.LASF459:
 4719 0f2c 416C6172 		.ascii	"AlarmeOff\000"
 4719      6D654F66 
 4719      6600
 4720              	.LASF219:
 4721 0f36 70657269 		.ascii	"periBase\000"
 4721      42617365 
 4721      00
 4722              	.LASF251:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 168


 4723 0f3f 73797350 		.ascii	"sysPmSimoPresent\000"
 4723      6D53696D 
 4723      6F507265 
 4723      73656E74 
 4723      00
 4724              	.LASF344:
 4725 0f50 6D617374 		.ascii	"masterBufferSize\000"
 4725      65724275 
 4725      66666572 
 4725      53697A65 
 4725      00
 4726              	.LASF253:
 4727 0f61 63727970 		.ascii	"cryptoMemSize\000"
 4727      746F4D65 
 4727      6D53697A 
 4727      6500
 4728              	.LASF410:
 4729 0f6f 636F756E 		.ascii	"countInput\000"
 4729      74496E70 
 4729      757400
 4730              	.LASF460:
 4731 0f7a 76656374 		.ascii	"vectorR\000"
 4731      6F725200 
 4732              	.LASF393:
 4733 0f82 636C6F63 		.ascii	"clockPrescaler\000"
 4733      6B507265 
 4733      7363616C 
 4733      657200
 4734              	.LASF443:
 4735 0f91 76656374 		.ascii	"vecteurTest\000"
 4735      65757254 
 4735      65737400 
 4736              	.LASF45:
 4737 0f9d 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4737      735F696E 
 4737      74657272 
 4737      75707473 
 4737      5F697063 
 4738              	.LASF95:
 4739 0fba 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4739      735F696E 
 4739      74657272 
 4739      7570745F 
 4739      666D5F49 
 4740              	.LASF365:
 4741 0fd2 72784275 		.ascii	"rxBufIdx\000"
 4741      66496478 
 4741      00
 4742              	.LASF434:
 4743 0fdb 51756575 		.ascii	"QueueHandle_t\000"
 4743      6548616E 
 4743      646C655F 
 4743      7400
 4744              	.LASF474:
 4745 0fe9 78546173 		.ascii	"xTaskCreate\000"
 4745      6B437265 
 4745      61746500 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 169


 4746              	.LASF114:
 4747 0ff5 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4747      6D5F315F 
 4747      696E7465 
 4747      72727570 
 4747      74735F36 
 4748              	.LASF141:
 4749 100f 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4749      696E7465 
 4749      72727570 
 4749      74735F39 
 4749      5F495251 
 4750              	.LASF117:
 4751 1025 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4751      6D5F315F 
 4751      696E7465 
 4751      72727570 
 4751      74735F39 
 4752              	.LASF145:
 4753 103f 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4753      696E7465 
 4753      72727570 
 4753      74735F31 
 4753      335F4952 
 4754              	.LASF173:
 4755 1056 75696E74 		.ascii	"uint8_t\000"
 4755      385F7400 
 4756              	.LASF362:
 4757 105e 73746174 		.ascii	"status\000"
 4757      757300
 4758              	.LASF127:
 4759 1065 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4759      6D5F315F 
 4759      696E7465 
 4759      72727570 
 4759      74735F31 
 4760              	.LASF352:
 4761 1080 736C6176 		.ascii	"slaveTxBufferCnt\000"
 4761      65547842 
 4761      75666665 
 4761      72436E74 
 4761      00
 4762              	.LASF274:
 4763 1091 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4763      44697643 
 4763      6D644469 
 4763      7653656C 
 4763      4D736B00 
 4764              	.LASF240:
 4765 10a5 63707573 		.ascii	"cpussIpc0Irq\000"
 4765      73497063 
 4765      30497271 
 4765      00
 4766              	.LASF29:
 4767 10b2 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4767      5F696E74 
 4767      65727275 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 170


 4767      70745F6D 
 4767      63776474 
 4768              	.LASF432:
 4769 10ce 4144435F 		.ascii	"ADC_CONFIG_STRUCT\000"
 4769      434F4E46 
 4769      49475F53 
 4769      54525543 
 4769      5400
 4770              	.LASF282:
 4771 10e0 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4771      50727449 
 4771      6E747243 
 4771      66674F66 
 4771      66736574 
 4772              	.LASF328:
 4773 10f5 6D757853 		.ascii	"muxSwitchSqCtrl\000"
 4773      77697463 
 4773      68537143 
 4773      74726C00 
 4774              	.LASF40:
 4775 1105 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4775      735F696E 
 4775      74657272 
 4775      75707473 
 4775      5F697063 
 4776              	.LASF371:
 4777 1121 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 4777      625F7363 
 4777      625F7561 
 4777      72745F68 
 4777      616E646C 
 4778              	.LASF464:
 4779 1140 78517565 		.ascii	"xQueueGenericCreate\000"
 4779      75654765 
 4779      6E657269 
 4779      63437265 
 4779      61746500 
 4780              	.LASF321:
 4781 1154 72616E67 		.ascii	"rangeCond\000"
 4781      65436F6E 
 4781      6400
 4782              	.LASF481:
 4783 115e 433A5C55 		.ascii	"C:\\Users\\youss\\OneDrive\\Documents\\Session 6\\G"
 4783      73657273 
 4783      5C796F75 
 4783      73735C4F 
 4783      6E654472 
 4784 118b 424D3231 		.ascii	"BM2100\\PROJET_2\\PROJET_GBM2100\\Prototype\\Labora"
 4784      30305C50 
 4784      524F4A45 
 4784      545F325C 
 4784      50524F4A 
 4785 11ba 746F6972 		.ascii	"toire3.cydsn\000"
 4785      65332E63 
 4785      7964736E 
 4785      00
 4786              	.LASF298:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 171


 4787 11c7 63707573 		.ascii	"cpussRam0Ctl0\000"
 4787      7352616D 
 4787      3043746C 
 4787      3000
 4788              	.LASF170:
 4789 11d5 6C6F6E67 		.ascii	"long long int\000"
 4789      206C6F6E 
 4789      6720696E 
 4789      7400
 4790              	.LASF225:
 4791 11e3 69706342 		.ascii	"ipcBase\000"
 4791      61736500 
 4792              	.LASF266:
 4793 11eb 64774368 		.ascii	"dwChCtlPrioPos\000"
 4793      43746C50 
 4793      72696F50 
 4793      6F7300
 4794              	.LASF418:
 4795 11fa 656E6162 		.ascii	"enablePeriodSwap\000"
 4795      6C655065 
 4795      72696F64 
 4795      53776170 
 4795      00
 4796              	.LASF42:
 4797 120b 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4797      735F696E 
 4797      74657272 
 4797      75707473 
 4797      5F697063 
 4798              	.LASF415:
 4799 1227 64656164 		.ascii	"deadTimeClocks\000"
 4799      54696D65 
 4799      436C6F63 
 4799      6B7300
 4800              	.LASF35:
 4801 1236 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4801      735F696E 
 4801      74657272 
 4801      75707473 
 4801      5F697063 
 4802              	.LASF422:
 4803 1252 73776170 		.ascii	"swapInputMode\000"
 4803      496E7075 
 4803      744D6F64 
 4803      6500
 4804              	.LASF465:
 4805 1260 4755495F 		.ascii	"GUI_Init\000"
 4805      496E6974 
 4805      00
 4806              	.LASF101:
 4807 1269 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4807      6D5F305F 
 4807      696E7465 
 4807      72727570 
 4807      74735F31 
 4808              	.LASF56:
 4809 1283 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 172


 4809      355F696E 
 4809      74657272 
 4809      7570745F 
 4809      4952516E 
 4810              	.LASF214:
 4811 1298 5050555F 		.ascii	"PPU_GR\000"
 4811      475200
 4812              	.LASF71:
 4813 129f 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4813      735F696E 
 4813      74657272 
 4813      75707473 
 4813      5F647730 
 4814              	.LASF416:
 4815 12bc 70657269 		.ascii	"period0\000"
 4815      6F643000 
 4816              	.LASF338:
 4817 12c4 75736554 		.ascii	"useTxFifo\000"
 4817      78466966 
 4817      6F00
 4818              	.LASF383:
 4819 12ce 43595F53 		.ascii	"CY_SYSCLK_TIMEOUT\000"
 4819      5953434C 
 4819      4B5F5449 
 4819      4D454F55 
 4819      5400
 4820              	.LASF50:
 4821 12e0 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4821      735F696E 
 4821      74657272 
 4821      75707473 
 4821      5F697063 
 4822              	.LASF163:
 4823 12fd 5F5F696E 		.ascii	"__int16_t\000"
 4823      7431365F 
 4823      7400
 4824              	.LASF246:
 4825 1307 70657269 		.ascii	"periClockNr\000"
 4825      436C6F63 
 4825      6B4E7200 
 4826              	.LASF261:
 4827 1313 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4827      6843746C 
 4827      4D61696E 
 4827      57733246 
 4827      72657100 
 4828              	.LASF222:
 4829 1327 6873696F 		.ascii	"hsiomBase\000"
 4829      6D426173 
 4829      6500
 4830              	.LASF342:
 4831 1331 6D617374 		.ascii	"masterRdDir\000"
 4831      65725264 
 4831      44697200 
 4832              	.LASF4:
 4833 133d 42757346 		.ascii	"BusFault_IRQn\000"
 4833      61756C74 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 173


 4833      5F495251 
 4833      6E00
 4834              	.LASF485:
 4835 134b 6D656D73 		.ascii	"memset\000"
 4835      657400
 4836              	.LASF272:
 4837 1352 70657269 		.ascii	"periTrGrOffset\000"
 4837      54724772 
 4837      4F666673 
 4837      657400
 4838              	.LASF242:
 4839 1361 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4839      734E6F74 
 4839      436F6E6E 
 4839      65637465 
 4839      64497271 
 4840              	.LASF370:
 4841 1376 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 4841      74635F73 
 4841      63625F73 
 4841      70695F63 
 4841      6F6E7465 
 4842              	.LASF377:
 4843 138f 72785269 		.ascii	"rxRingBufHead\000"
 4843      6E674275 
 4843      66486561 
 4843      6400
 4844              	.LASF133:
 4845 139d 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4845      696E7465 
 4845      72727570 
 4845      74735F31 
 4845      5F495251 
 4846              	.LASF403:
 4847 13b3 72656C6F 		.ascii	"reloadInputMode\000"
 4847      6164496E 
 4847      7075744D 
 4847      6F646500 
 4848              	.LASF8:
 4849 13c3 50656E64 		.ascii	"PendSV_IRQn\000"
 4849      53565F49 
 4849      52516E00 
 4850              	.LASF51:
 4851 13cf 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4851      305F696E 
 4851      74657272 
 4851      7570745F 
 4851      4952516E 
 4852              	.LASF323:
 4853 13e4 6368616E 		.ascii	"chanConfig\000"
 4853      436F6E66 
 4853      696700
 4854              	.LASF52:
 4855 13ef 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4855      315F696E 
 4855      74657272 
 4855      7570745F 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 174


 4855      4952516E 
 4856              	.LASF119:
 4857 1404 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4857      6D5F315F 
 4857      696E7465 
 4857      72727570 
 4857      74735F31 
 4858              	.LASF446:
 4859 141f 426F7574 		.ascii	"Bouton_ISR_cfg\000"
 4859      6F6E5F49 
 4859      53525F63 
 4859      666700
 4860              	.LASF236:
 4861 142e 63707573 		.ascii	"cpussIpcNr\000"
 4861      73497063 
 4861      4E7200
 4862              	.LASF158:
 4863 1439 73686F72 		.ascii	"short int\000"
 4863      7420696E 
 4863      7400
 4864              	.LASF96:
 4865 1443 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4865      735F696E 
 4865      74657272 
 4865      75707473 
 4865      5F636D30 
 4866              	.LASF85:
 4867 1463 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4867      735F696E 
 4867      74657272 
 4867      75707473 
 4867      5F647731 
 4868              	.LASF248:
 4869 147f 70617373 		.ascii	"passSarChannels\000"
 4869      53617243 
 4869      68616E6E 
 4869      656C7300 
 4870              	.LASF355:
 4871 148f 736C6176 		.ascii	"slaveRxBufferIdx\000"
 4871      65527842 
 4871      75666665 
 4871      72496478 
 4871      00
 4872              	.LASF63:
 4873 14a0 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4873      735F696E 
 4873      74657272 
 4873      75707473 
 4873      5F647730 
 4874              	.LASF300:
 4875 14bc 63707573 		.ascii	"cpussRam2Ctl0\000"
 4875      7352616D 
 4875      3243746C 
 4875      3000
 4876              	.LASF341:
 4877 14ca 6D617374 		.ascii	"masterPause\000"
 4877      65725061 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 175


 4877      75736500 
 4878              	.LASF184:
 4879 14d6 49435052 		.ascii	"ICPR\000"
 4879      00
 4880              	.LASF155:
 4881 14db 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4881      696E7465 
 4881      72727570 
 4881      745F6C6F 
 4881      5F495251 
 4882              	.LASF48:
 4883 14f1 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4883      735F696E 
 4883      74657272 
 4883      75707473 
 4883      5F697063 
 4884              	.LASF80:
 4885 150e 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4885      735F696E 
 4885      74657272 
 4885      75707473 
 4885      5F647731 
 4886              	.LASF86:
 4887 152a 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4887      735F696E 
 4887      74657272 
 4887      75707473 
 4887      5F647731 
 4888              	.LASF106:
 4889 1547 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4889      6D5F305F 
 4889      696E7465 
 4889      72727570 
 4889      74735F36 
 4890              	.LASF366:
 4891 1561 74784275 		.ascii	"txBuf\000"
 4891      6600
 4892              	.LASF388:
 4893 1567 43595F53 		.ascii	"CY_SYSCLK_DIV_16_5_BIT\000"
 4893      5953434C 
 4893      4B5F4449 
 4893      565F3136 
 4893      5F355F42 
 4894              	.LASF257:
 4895 157e 666C6173 		.ascii	"flashProgramDelay\000"
 4895      6850726F 
 4895      6772616D 
 4895      44656C61 
 4895      7900
 4896              	.LASF279:
 4897 1590 70657269 		.ascii	"periDiv16CtlOffset\000"
 4897      44697631 
 4897      3643746C 
 4897      4F666673 
 4897      657400
 4898              	.LASF419:
 4899 15a3 696E7665 		.ascii	"invertPWMOut\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 176


 4899      72745057 
 4899      4D4F7574 
 4899      00
 4900              	.LASF354:
 4901 15b0 736C6176 		.ascii	"slaveRxBufferSize\000"
 4901      65527842 
 4901      75666665 
 4901      7253697A 
 4901      6500
 4902              	.LASF116:
 4903 15c2 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4903      6D5F315F 
 4903      696E7465 
 4903      72727570 
 4903      74735F38 
 4904              	.LASF165:
 4905 15dc 73686F72 		.ascii	"short unsigned int\000"
 4905      7420756E 
 4905      7369676E 
 4905      65642069 
 4905      6E7400
 4906              	.LASF375:
 4907 15ef 72785269 		.ascii	"rxRingBuf\000"
 4907      6E674275 
 4907      6600
 4908              	.LASF216:
 4909 15f9 6C6F6E67 		.ascii	"long double\000"
 4909      20646F75 
 4909      626C6500 
 4910              	.LASF75:
 4911 1605 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4911      735F696E 
 4911      74657272 
 4911      75707473 
 4911      5F647730 
 4912              	.LASF175:
 4913 1622 75696E74 		.ascii	"uint16_t\000"
 4913      31365F74 
 4913      00
 4914              	.LASF426:
 4915 162b 63795F73 		.ascii	"cy_stc_tcpwm_pwm_config_t\000"
 4915      74635F74 
 4915      6370776D 
 4915      5F70776D 
 4915      5F636F6E 
 4916              	.LASF289:
 4917 1645 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4917      73436D34 
 4917      53746174 
 4917      75734F66 
 4917      66736574 
 4918              	.LASF394:
 4919 165a 72756E4D 		.ascii	"runMode\000"
 4919      6F646500 
 4920              	.LASF271:
 4921 1662 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4921      5472436D 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 177


 4921      64477253 
 4921      656C4D73 
 4921      6B00
 4922              	.LASF99:
 4923 1674 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4923      735F696E 
 4923      74657272 
 4923      75707473 
 4923      5F636D34 
 4924              	.LASF36:
 4925 1694 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4925      735F696E 
 4925      74657272 
 4925      75707473 
 4925      5F697063 
 4926              	.LASF111:
 4927 16b0 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4927      6D5F315F 
 4927      696E7465 
 4927      72727570 
 4927      74735F33 
 4928              	.LASF138:
 4929 16ca 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4929      696E7465 
 4929      72727570 
 4929      74735F36 
 4929      5F495251 
 4930              	.LASF189:
 4931 16e0 53544952 		.ascii	"STIR\000"
 4931      00
 4932              	.LASF469:
 4933 16e5 4755495F 		.ascii	"GUI_SetColor\000"
 4933      53657443 
 4933      6F6C6F72 
 4933      00
 4934              	.LASF245:
 4935 16f2 73727373 		.ascii	"srssNumHfroot\000"
 4935      4E756D48 
 4935      66726F6F 
 4935      7400
 4936              	.LASF411:
 4937 1700 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 4937      74635F74 
 4937      6370776D 
 4937      5F636F75 
 4937      6E746572 
 4938              	.LASF387:
 4939 171e 43595F53 		.ascii	"CY_SYSCLK_DIV_16_BIT\000"
 4939      5953434C 
 4939      4B5F4449 
 4939      565F3136 
 4939      5F424954 
 4940              	.LASF327:
 4941 1733 6D757853 		.ascii	"muxSwitch\000"
 4941      77697463 
 4941      6800
 4942              	.LASF124:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 178


 4943 173d 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4943      6D5F315F 
 4943      696E7465 
 4943      72727570 
 4943      74735F31 
 4944              	.LASF147:
 4945 1758 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4945      696E7465 
 4945      72727570 
 4945      74735F31 
 4945      355F4952 
 4946              	.LASF190:
 4947 176f 73697A65 		.ascii	"sizetype\000"
 4947      74797065 
 4947      00
 4948              	.LASF466:
 4949 1778 43795F45 		.ascii	"Cy_EINK_Start\000"
 4949      494E4B5F 
 4949      53746172 
 4949      7400
 4950              	.LASF382:
 4951 1786 43595F53 		.ascii	"CY_SYSCLK_BAD_PARAM\000"
 4951      5953434C 
 4951      4B5F4241 
 4951      445F5041 
 4951      52414D00 
 4952              	.LASF296:
 4953 179a 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4953      73436D34 
 4953      4E6D6943 
 4953      746C4F66 
 4953      66736574 
 4954              	.LASF179:
 4955 17af 52455345 		.ascii	"RESERVED0\000"
 4955      52564544 
 4955      3000
 4956              	.LASF278:
 4957 17b9 70657269 		.ascii	"periDiv8CtlOffset\000"
 4957      44697638 
 4957      43746C4F 
 4957      66667365 
 4957      7400
 4958              	.LASF183:
 4959 17cb 52455345 		.ascii	"RESERVED2\000"
 4959      52564544 
 4959      3200
 4960              	.LASF185:
 4961 17d5 52455345 		.ascii	"RESERVED3\000"
 4961      52564544 
 4961      3300
 4962              	.LASF187:
 4963 17df 52455345 		.ascii	"RESERVED4\000"
 4963      52564544 
 4963      3400
 4964              	.LASF188:
 4965 17e9 52455345 		.ascii	"RESERVED5\000"
 4965      52564544 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 179


 4965      3500
 4966              	.LASF22:
 4967 17f3 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4967      5F696E74 
 4967      65727275 
 4967      7074735F 
 4967      6770696F 
 4968              	.LASF34:
 4969 1810 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4969      735F696E 
 4969      74657272 
 4969      7570745F 
 4969      4952516E 
 4970              	.LASF451:
 4971 1825 4144435F 		.ascii	"ADC_allConfigs\000"
 4971      616C6C43 
 4971      6F6E6669 
 4971      677300
 4972              	.LASF421:
 4973 1834 6B696C6C 		.ascii	"killMode\000"
 4973      4D6F6465 
 4973      00
 4974              	.LASF215:
 4975 183d 50455249 		.ascii	"PERI_V1_Type\000"
 4975      5F56315F 
 4975      54797065 
 4975      00
 4976              	.LASF399:
 4977 184a 656E6162 		.ascii	"enableCompareSwap\000"
 4977      6C65436F 
 4977      6D706172 
 4977      65537761 
 4977      7000
 4978              	.LASF228:
 4979 185c 63727970 		.ascii	"cryptoVersion\000"
 4979      746F5665 
 4979      7273696F 
 4979      6E00
 4980              	.LASF167:
 4981 186a 6C6F6E67 		.ascii	"long int\000"
 4981      20696E74 
 4981      00
 4982              	.LASF91:
 4983 1873 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4983      735F696E 
 4983      74657272 
 4983      75707473 
 4983      5F647731 
 4984              	.LASF379:
 4985 1890 74784C65 		.ascii	"txLeftToTransmit\000"
 4985      6674546F 
 4985      5472616E 
 4985      736D6974 
 4985      00
 4986              	.LASF444:
 4987 18a1 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4987      52784275 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 180


 4987      66666572 
 4987      00
 4988              	.LASF409:
 4989 18ae 636F756E 		.ascii	"countInputMode\000"
 4989      74496E70 
 4989      75744D6F 
 4989      646500
 4990              	.LASF231:
 4991 18bd 6770696F 		.ascii	"gpioVersion\000"
 4991      56657273 
 4991      696F6E00 
 4992              	.LASF153:
 4993 18c9 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4993      696E7465 
 4993      72727570 
 4993      745F6869 
 4993      5F495251 
 4994              	.LASF1:
 4995 18df 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4995      61736B61 
 4995      626C6549 
 4995      6E745F49 
 4995      52516E00 
 4996              	.LASF435:
 4997 18f3 53656D61 		.ascii	"SemaphoreHandle_t\000"
 4997      70686F72 
 4997      6548616E 
 4997      646C655F 
 4997      7400
 4998              	.LASF467:
 4999 1905 43795F45 		.ascii	"Cy_EINK_Power\000"
 4999      494E4B5F 
 4999      506F7765 
 4999      7200
 5000              	.LASF230:
 5001 1913 666C6173 		.ascii	"flashcVersion\000"
 5001      68635665 
 5001      7273696F 
 5001      6E00
 5002              	.LASF252:
 5003 1921 70726F74 		.ascii	"protBusMasterMask\000"
 5003      4275734D 
 5003      61737465 
 5003      724D6173 
 5003      6B00
 5004              	.LASF221:
 5005 1933 70726F74 		.ascii	"protBase\000"
 5005      42617365 
 5005      00
 5006              	.LASF57:
 5007 193c 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5007      365F696E 
 5007      74657272 
 5007      7570745F 
 5007      4952516E 
 5008              	.LASF395:
 5009 1951 636F756E 		.ascii	"countDirection\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 181


 5009      74446972 
 5009      65637469 
 5009      6F6E00
 5010              	.LASF152:
 5011 1960 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 5011      5F696E74 
 5011      65727275 
 5011      70745F49 
 5011      52516E00 
 5012              	.LASF482:
 5013 1974 43795F53 		.ascii	"Cy_SysClk_PeriphEnableDivider\000"
 5013      7973436C 
 5013      6B5F5065 
 5013      72697068 
 5013      456E6162 
 5014              	.LASF144:
 5015 1992 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5015      696E7465 
 5015      72727570 
 5015      74735F31 
 5015      325F4952 
 5016              	.LASF47:
 5017 19a9 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5017      735F696E 
 5017      74657272 
 5017      75707473 
 5017      5F697063 
 5018              	.LASF24:
 5019 19c6 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5019      5F696E74 
 5019      65727275 
 5019      7074735F 
 5019      6770696F 
 5020              	.LASF452:
 5021 19e3 4932435F 		.ascii	"I2C_1_context\000"
 5021      315F636F 
 5021      6E746578 
 5021      7400
 5022              	.LASF15:
 5023 19f1 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5023      5F696E74 
 5023      65727275 
 5023      7074735F 
 5023      6770696F 
 5024              	.LASF88:
 5025 1a0d 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5025      735F696E 
 5025      74657272 
 5025      75707473 
 5025      5F647731 
 5026              	.LASF414:
 5027 1a2a 70776D41 		.ascii	"pwmAlignment\000"
 5027      6C69676E 
 5027      6D656E74 
 5027      00
 5028              	.LASF18:
 5029 1a37 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 182


 5029      5F696E74 
 5029      65727275 
 5029      7074735F 
 5029      6770696F 
 5030              	.LASF291:
 5031 1a53 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5031      73436D34 
 5031      50777243 
 5031      746C4F66 
 5031      66736574 
 5032              	.LASF161:
 5033 1a68 5F5F7569 		.ascii	"__uint8_t\000"
 5033      6E74385F 
 5033      7400
 5034              	.LASF53:
 5035 1a72 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5035      325F696E 
 5035      74657272 
 5035      7570745F 
 5035      4952516E 
 5036              	.LASF191:
 5037 1a87 4E564943 		.ascii	"NVIC_Type\000"
 5037      5F547970 
 5037      6500
 5038              	.LASF430:
 5039 1a91 6D697363 		.ascii	"miscConfig\000"
 5039      436F6E66 
 5039      696700
 5040              	.LASF13:
 5041 1a9c 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5041      5F696E74 
 5041      65727275 
 5041      7074735F 
 5041      6770696F 
 5042              	.LASF74:
 5043 1ab8 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5043      735F696E 
 5043      74657272 
 5043      75707473 
 5043      5F647730 
 5044              	.LASF447:
 5045 1ad5 50574D5F 		.ascii	"PWM_config\000"
 5045      636F6E66 
 5045      696700
 5046              	.LASF295:
 5047 1ae0 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 5047      73436D30 
 5047      4E6D6943 
 5047      746C4F66 
 5047      66736574 
 5048              	.LASF235:
 5049 1af5 70726F74 		.ascii	"protVersion\000"
 5049      56657273 
 5049      696F6E00 
 5050              	.LASF288:
 5051 1b01 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5051      73436D34 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 183


 5051      436C6F63 
 5051      6B43746C 
 5051      4F666673 
 5052              	.LASF130:
 5053 1b18 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5053      6D5F315F 
 5053      696E7465 
 5053      72727570 
 5053      74735F32 
 5054              	.LASF361:
 5055 1b33 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 5055      74635F73 
 5055      63625F73 
 5055      70695F63 
 5055      6F6E7465 
 5056              	.LASF60:
 5057 1b4a 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5057      735F696E 
 5057      74657272 
 5057      75707473 
 5057      5F647730 
 5058              	.LASF293:
 5059 1b66 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5059      73547269 
 5059      6D526F6D 
 5059      43746C4F 
 5059      66667365 
 5060              	.LASF319:
 5061 1b7c 73616D70 		.ascii	"sampleTime23\000"
 5061      6C655469 
 5061      6D653233 
 5061      00
 5062              	.LASF308:
 5063 1b89 696E7472 		.ascii	"intrPriority\000"
 5063      5072696F 
 5063      72697479 
 5063      00
 5064              	.LASF424:
 5065 1b96 6B696C6C 		.ascii	"killInputMode\000"
 5065      496E7075 
 5065      744D6F64 
 5065      6500
 5066              	.LASF9:
 5067 1ba4 53797354 		.ascii	"SysTick_IRQn\000"
 5067      69636B5F 
 5067      4952516E 
 5067      00
 5068              	.LASF232:
 5069 1bb1 6873696F 		.ascii	"hsiomVersion\000"
 5069      6D566572 
 5069      73696F6E 
 5069      00
 5070              	.LASF77:
 5071 1bbe 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5071      735F696E 
 5071      74657272 
 5071      75707473 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 184


 5071      5F647731 
 5072              	.LASF169:
 5073 1bda 6C6F6E67 		.ascii	"long unsigned int\000"
 5073      20756E73 
 5073      69676E65 
 5073      6420696E 
 5073      7400
 5074              	.LASF483:
 5075 1bec 72657456 		.ascii	"retVal\000"
 5075      616C00
 5076              	.LASF103:
 5077 1bf3 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5077      6D5F305F 
 5077      696E7465 
 5077      72727570 
 5077      74735F33 
 5078              	.LASF181:
 5079 1c0d 52534552 		.ascii	"RSERVED1\000"
 5079      56454431 
 5079      00
 5080              	.LASF297:
 5081 1c16 63707573 		.ascii	"cpussRomCtl\000"
 5081      73526F6D 
 5081      43746C00 
 5082              	.LASF305:
 5083 1c22 666C6F61 		.ascii	"float\000"
 5083      7400
 5084              	.LASF192:
 5085 1c28 434C4F43 		.ascii	"CLOCK_CTL\000"
 5085      4B5F4354 
 5085      4C00
 5086              	.LASF429:
 5087 1c32 6877436F 		.ascii	"hwConfigStc\000"
 5087      6E666967 
 5087      53746300 
 5088              	.LASF458:
 5089 1c3e 65737441 		.ascii	"estAppuye\000"
 5089      70707579 
 5089      6500
 5090              	.LASF260:
 5091 1c48 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5091      6843746C 
 5091      4D61696E 
 5091      57733146 
 5091      72657100 
 5092              	.LASF113:
 5093 1c5c 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5093      6D5F315F 
 5093      696E7465 
 5093      72727570 
 5093      74735F35 
 5094              	.LASF475:
 5095 1c76 76546173 		.ascii	"vTaskStartScheduler\000"
 5095      6B537461 
 5095      72745363 
 5095      68656475 
 5095      6C657200 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 185


 5096              	.LASF461:
 5097 1c8a 53797374 		.ascii	"SystemInit\000"
 5097      656D496E 
 5097      697400
 5098              	.LASF290:
 5099 1c95 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5099      73436D30 
 5099      53746174 
 5099      75734F66 
 5099      66736574 
 5100              	.LASF317:
 5101 1caa 73616D70 		.ascii	"sampleCtrl\000"
 5101      6C654374 
 5101      726C00
 5102              	.LASF436:
 5103 1cb5 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5103      49435F45 
 5103      6E61626C 
 5103      65495251 
 5103      00
 5104              	.LASF126:
 5105 1cc6 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5105      6D5F315F 
 5105      696E7465 
 5105      72727570 
 5105      74735F31 
 5106              	.LASF7:
 5107 1ce1 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5107      674D6F6E 
 5107      69746F72 
 5107      5F495251 
 5107      6E00
 5108              	.LASF5:
 5109 1cf3 55736167 		.ascii	"UsageFault_IRQn\000"
 5109      65466175 
 5109      6C745F49 
 5109      52516E00 
 5110              	.LASF108:
 5111 1d03 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5111      6D5F315F 
 5111      696E7465 
 5111      72727570 
 5111      74735F30 
 5112              	.LASF135:
 5113 1d1d 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5113      696E7465 
 5113      72727570 
 5113      74735F33 
 5113      5F495251 
 5114              	.LASF162:
 5115 1d33 756E7369 		.ascii	"unsigned char\000"
 5115      676E6564 
 5115      20636861 
 5115      7200
 5116              	.LASF168:
 5117 1d41 5F5F7569 		.ascii	"__uint32_t\000"
 5117      6E743332 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 186


 5117      5F7400
 5118              	.LASF302:
 5119 1d4c 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5119      6F636B53 
 5119      74617475 
 5119      734F6666 
 5119      73657400 
 5120              	.LASF121:
 5121 1d60 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5121      6D5F315F 
 5121      696E7465 
 5121      72727570 
 5121      74735F31 
 5122              	.LASF6:
 5123 1d7b 53564361 		.ascii	"SVCall_IRQn\000"
 5123      6C6C5F49 
 5123      52516E00 
 5124              	.LASF384:
 5125 1d87 43595F53 		.ascii	"CY_SYSCLK_INVALID_STATE\000"
 5125      5953434C 
 5125      4B5F494E 
 5125      56414C49 
 5125      445F5354 
 5126              	.LASF389:
 5127 1d9f 43595F53 		.ascii	"CY_SYSCLK_DIV_24_5_BIT\000"
 5127      5953434C 
 5127      4B5F4449 
 5127      565F3234 
 5127      5F355F42 
 5128              	.LASF69:
 5129 1db6 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 5129      735F696E 
 5129      74657272 
 5129      75707473 
 5129      5F647730 
 5130              	.LASF198:
 5131 1dd2 54525F4F 		.ascii	"TR_OUT_CTL\000"
 5131      55545F43 
 5131      544C00
 5132              	.LASF92:
 5133 1ddd 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5133      735F696E 
 5133      74657272 
 5133      75707473 
 5133      5F666175 
 5134              	.LASF413:
 5135 1dfb 70776D4D 		.ascii	"pwmMode\000"
 5135      6F646500 
 5136              	.LASF258:
 5137 1e03 666C6173 		.ascii	"flashEraseDelay\000"
 5137      68457261 
 5137      73654465 
 5137      6C617900 
 5138              	.LASF65:
 5139 1e13 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5139      735F696E 
 5139      74657272 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 187


 5139      75707473 
 5139      5F647730 
 5140              	.LASF182:
 5141 1e2f 49535052 		.ascii	"ISPR\000"
 5141      00
 5142              	.LASF431:
 5143 1e34 636C6B44 		.ascii	"clkDivider\000"
 5143      69766964 
 5143      657200
 5144              	.LASF180:
 5145 1e3f 49434552 		.ascii	"ICER\000"
 5145      00
 5146              	.LASF390:
 5147 1e44 63795F65 		.ascii	"cy_en_divider_types_t\000"
 5147      6E5F6469 
 5147      76696465 
 5147      725F7479 
 5147      7065735F 
 5148              	.LASF339:
 5149 1e5a 73746174 		.ascii	"state\000"
 5149      6500
 5150              	.LASF132:
 5151 1e60 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5151      696E7465 
 5151      72727570 
 5151      74735F30 
 5151      5F495251 
 5152              	.LASF186:
 5153 1e76 49414252 		.ascii	"IABR\000"
 5153      00
 5154              	.LASF450:
 5155 1e7b 4144435F 		.ascii	"ADC_currentConfig\000"
 5155      63757272 
 5155      656E7443 
 5155      6F6E6669 
 5155      6700
 5156              	.LASF468:
 5157 1e8d 4755495F 		.ascii	"GUI_SetPenSize\000"
 5157      53657450 
 5157      656E5369 
 5157      7A6500
 5158              	.LASF26:
 5159 1e9c 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5159      5F696E74 
 5159      65727275 
 5159      70745F76 
 5159      64645F49 
 5160              	.LASF49:
 5161 1eb4 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5161      735F696E 
 5161      74657272 
 5161      75707473 
 5161      5F697063 
 5162              	.LASF0:
 5163 1ed1 52657365 		.ascii	"Reset_IRQn\000"
 5163      745F4952 
 5163      516E00
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 188


 5164              	.LASF254:
 5165 1edc 666C6173 		.ascii	"flashRwwRequired\000"
 5165      68527777 
 5165      52657175 
 5165      69726564 
 5165      00
 5166              	.LASF283:
 5167 1eed 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5167      50727443 
 5167      66674F66 
 5167      66736574 
 5167      00
 5168              	.LASF128:
 5169 1efe 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5169      6D5F315F 
 5169      696E7465 
 5169      72727570 
 5169      74735F32 
 5170              	.LASF81:
 5171 1f19 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5171      735F696E 
 5171      74657272 
 5171      75707473 
 5171      5F647731 
 5172              	.LASF68:
 5173 1f35 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5173      735F696E 
 5173      74657272 
 5173      75707473 
 5173      5F647730 
 5174              	.LASF2:
 5175 1f51 48617264 		.ascii	"HardFault_IRQn\000"
 5175      4661756C 
 5175      745F4952 
 5175      516E00
 5176              	.LASF159:
 5177 1f60 7369676E 		.ascii	"signed char\000"
 5177      65642063 
 5177      68617200 
 5178              	.LASF392:
 5179 1f6c 70657269 		.ascii	"period\000"
 5179      6F6400
 5180              	.LASF148:
 5181 1f73 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5181      5F696E74 
 5181      65727275 
 5181      70745F73 
 5181      61725F49 
 5182              	.LASF264:
 5183 1f8b 64774368 		.ascii	"dwChOffset\000"
 5183      4F666673 
 5183      657400
 5184              	.LASF237:
 5185 1f96 63707573 		.ascii	"cpussIpcIrqNr\000"
 5185      73497063 
 5185      4972714E 
 5185      7200
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 189


 5186              	.LASF391:
 5187 1fa4 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 5187      74635F74 
 5187      6370776D 
 5187      5F636F75 
 5187      6E746572 
 5188              	.LASF267:
 5189 1fc0 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5189      43746C50 
 5189      7265656D 
 5189      70746162 
 5189      6C65506F 
 5190              	.LASF400:
 5191 1fd6 696E7465 		.ascii	"interruptSources\000"
 5191      72727570 
 5191      74536F75 
 5191      72636573 
 5191      00
 5192              	.LASF437:
 5193 1fe7 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5193      49435F43 
 5193      6C656172 
 5193      50656E64 
 5193      696E6749 
 5194              	.LASF484:
 5195 1ffe 6D61696E 		.ascii	"main\000"
 5195      00
 5196              	.LASF118:
 5197 2003 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5197      6D5F315F 
 5197      696E7465 
 5197      72727570 
 5197      74735F31 
 5198              	.LASF303:
 5199 201e 63795F73 		.ascii	"cy_stc_device_t\000"
 5199      74635F64 
 5199      65766963 
 5199      655F7400 
 5200              	.LASF449:
 5201 202e 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 5201      494E4B5F 
 5201      5350494D 
 5201      5F636F6E 
 5201      74657874 
 5202              	.LASF44:
 5203 2043 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5203      735F696E 
 5203      74657272 
 5203      75707473 
 5203      5F697063 
 5204              	.LASF439:
 5205 205f 5F5F656E 		.ascii	"__enable_irq\000"
 5205      61626C65 
 5205      5F697271 
 5205      00
 5206              	.LASF200:
 5207 206c 41444452 		.ascii	"ADDR0\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 190


 5207      3000
 5208              	.LASF202:
 5209 2072 41444452 		.ascii	"ADDR1\000"
 5209      3100
 5210              	.LASF59:
 5211 2078 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5211      696E7465 
 5211      72727570 
 5211      745F4952 
 5211      516E00
 5212              	.LASF369:
 5213 208b 696E6974 		.ascii	"initKey\000"
 5213      4B657900 
 5214              	.LASF93:
 5215 2093 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5215      735F696E 
 5215      74657272 
 5215      75707473 
 5215      5F666175 
 5216              	.LASF329:
 5217 20b1 636F6E66 		.ascii	"configRouting\000"
 5217      6967526F 
 5217      7574696E 
 5217      6700
 5218              	.LASF224:
 5219 20bf 70617373 		.ascii	"passBase\000"
 5219      42617365 
 5219      00
 5220              	.LASF201:
 5221 20c8 41545430 		.ascii	"ATT0\000"
 5221      00
 5222              	.LASF10:
 5223 20cd 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5223      5F696E74 
 5223      65727275 
 5223      7074735F 
 5223      6770696F 
 5224              	.LASF196:
 5225 20e9 52455345 		.ascii	"RESERVED1\000"
 5225      52564544 
 5225      3100
 5226              	.LASF280:
 5227 20f3 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 5227      44697631 
 5227      365F3543 
 5227      746C4F66 
 5227      66736574 
 5228              	.LASF238:
 5229 2108 63707573 		.ascii	"cpussDwChNr\000"
 5229      73447743 
 5229      684E7200 
 5230              	.LASF197:
 5231 2114 50455249 		.ascii	"PERI_GR_V1_Type\000"
 5231      5F47525F 
 5231      56315F54 
 5231      79706500 
 5232              	.LASF263:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 191


 5233 2124 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5233      6843746C 
 5233      4D61696E 
 5233      57733446 
 5233      72657100 
 5234              	.LASF79:
 5235 2138 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5235      735F696E 
 5235      74657272 
 5235      75707473 
 5235      5F647731 
 5236              	.LASF326:
 5237 2154 72616E67 		.ascii	"rangeIntrMask\000"
 5237      65496E74 
 5237      724D6173 
 5237      6B00
 5238              	.LASF105:
 5239 2162 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5239      6D5F305F 
 5239      696E7465 
 5239      72727570 
 5239      74735F35 
 5240              	.LASF31:
 5241 217c 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 5241      5F696E74 
 5241      65727275 
 5241      70745F62 
 5241      61636B75 
 5242              	.LASF315:
 5243 2197 63795F65 		.ascii	"cy_en_sar_range_detect_condition_t\000"
 5243      6E5F7361 
 5243      725F7261 
 5243      6E67655F 
 5243      64657465 
 5244              	.LASF195:
 5245 21ba 54494D45 		.ascii	"TIMEOUT_CTL\000"
 5245      4F55545F 
 5245      43544C00 
 5246              	.LASF94:
 5247 21c6 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5247      735F696E 
 5247      74657272 
 5247      7570745F 
 5247      63727970 
 5248              	.LASF100:
 5249 21e2 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5249      6D5F305F 
 5249      696E7465 
 5249      72727570 
 5249      74735F30 
 5250              	.LASF82:
 5251 21fc 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5251      735F696E 
 5251      74657272 
 5251      75707473 
 5251      5F647731 
 5252              	.LASF233:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc5jLqNR.s 			page 192


 5253 2218 69706356 		.ascii	"ipcVersion\000"
 5253      65727369 
 5253      6F6E00
 5254              	.LASF38:
 5255 2223 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5255      735F696E 
 5255      74657272 
 5255      75707473 
 5255      5F697063 
 5256              	.LASF324:
 5257 223f 696E7472 		.ascii	"intrMask\000"
 5257      4D61736B 
 5257      00
 5258              	.LASF270:
 5259 2248 70657269 		.ascii	"periTrCmdOffset\000"
 5259      5472436D 
 5259      644F6666 
 5259      73657400 
 5260              	.LASF58:
 5261 2258 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5261      375F696E 
 5261      74657272 
 5261      7570745F 
 5261      4952516E 
 5262              	.LASF307:
 5263 226d 696E7472 		.ascii	"intrSrc\000"
 5263      53726300 
 5264              	.LASF347:
 5265 2275 736C6176 		.ascii	"slaveStatus\000"
 5265      65537461 
 5265      74757300 
 5266              	.LASF62:
 5267 2281 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 5267      735F696E 
 5267      74657272 
 5267      75707473 
 5267      5F647730 
 5268              	.LASF98:
 5269 229d 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5269      735F696E 
 5269      74657272 
 5269      75707473 
 5269      5F636D34 
 5270              	.LASF471:
 5271 22bd 4755495F 		.ascii	"GUI_Clear\000"
 5271      436C6561 
 5271      7200
 5272              	.LASF110:
 5273 22c7 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5273      6D5F315F 
 5273      696E7465 
 5273      72727570 
 5273      74735F32 
 5274              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
