--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp07_ExtSCPU.twx OExp07_ExtSCPU.ncd -o
OExp07_ExtSCPU.twr OExp07_ExtSCPU.pcf -ucf ok.ucf

Design file:              OExp07_ExtSCPU.ncd
Physical constraint file: OExp07_ExtSCPU.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10171 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.534ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_46 (SLICE_X48Y50.B6), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.413ns (Levels of Logic = 5)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y44.B6      net (fanout=1)        0.529   XLXN_174<8>
    SLICE_X48Y44.B       Tilo                  0.043   Data_in<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X48Y44.C6      net (fanout=2)        0.110   Data_in<8>
    SLICE_X48Y44.CMUX    Tilo                  0.244   Data_in<8>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X49Y49.D1      net (fanout=14)       0.828   Disp_num<8>
    SLICE_X49Y49.D       Tilo                  0.043   U6/M2/buffer<5>
                                                       U6/SM1/M2/MSEG/XLXI_48
    SLICE_X48Y50.D4      net (fanout=1)        0.408   U6/XLXN_9<46>
    SLICE_X48Y50.D       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/XLXI_6/Mmux_o411
    SLICE_X48Y50.B6      net (fanout=1)        0.355   U6/SEGMENT<46>
    SLICE_X48Y50.CLK     Tas                   0.010   U6/M2/buffer<14>
                                                       U6/M2/buffer_46_rstpot
                                                       U6/M2/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (2.183ns logic, 2.230ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.373ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y44.B6      net (fanout=1)        0.529   XLXN_174<8>
    SLICE_X48Y44.B       Tilo                  0.043   Data_in<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X48Y44.C6      net (fanout=2)        0.110   Data_in<8>
    SLICE_X48Y44.CMUX    Tilo                  0.244   Data_in<8>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X48Y49.C5      net (fanout=14)       0.526   Disp_num<8>
    SLICE_X48Y49.C       Tilo                  0.043   U6/XLXN_9<45>
                                                       U6/SM1/M2/MSEG/XLXI_20
    SLICE_X49Y49.D6      net (fanout=2)        0.219   U6/SM1/M2/MSEG/XLXN_74
    SLICE_X49Y49.D       Tilo                  0.043   U6/M2/buffer<5>
                                                       U6/SM1/M2/MSEG/XLXI_48
    SLICE_X48Y50.D4      net (fanout=1)        0.408   U6/XLXN_9<46>
    SLICE_X48Y50.D       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/XLXI_6/Mmux_o411
    SLICE_X48Y50.B6      net (fanout=1)        0.355   U6/SEGMENT<46>
    SLICE_X48Y50.CLK     Tas                   0.010   U6/M2/buffer<14>
                                                       U6/M2/buffer_46_rstpot
                                                       U6/M2/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      4.373ns (2.226ns logic, 2.147ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO10  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y43.B6      net (fanout=1)        0.404   XLXN_174<10>
    SLICE_X49Y43.B       Tilo                  0.043   Data_in<10>
                                                       U4/Mmux_Cpu_data4bus21
    SLICE_X49Y43.C6      net (fanout=2)        0.105   Data_in<10>
    SLICE_X49Y43.CMUX    Tilo                  0.244   Data_in<10>
                                                       U5/MUX1_DispData/Mmux_o_31
                                                       U5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X48Y49.C3      net (fanout=14)       0.538   Disp_num<10>
    SLICE_X48Y49.C       Tilo                  0.043   U6/XLXN_9<45>
                                                       U6/SM1/M2/MSEG/XLXI_20
    SLICE_X49Y49.D6      net (fanout=2)        0.219   U6/SM1/M2/MSEG/XLXN_74
    SLICE_X49Y49.D       Tilo                  0.043   U6/M2/buffer<5>
                                                       U6/SM1/M2/MSEG/XLXI_48
    SLICE_X48Y50.D4      net (fanout=1)        0.408   U6/XLXN_9<46>
    SLICE_X48Y50.D       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/XLXI_6/Mmux_o411
    SLICE_X48Y50.B6      net (fanout=1)        0.355   U6/SEGMENT<46>
    SLICE_X48Y50.CLK     Tas                   0.010   U6/M2/buffer<14>
                                                       U6/M2/buffer_46_rstpot
                                                       U6/M2/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (2.226ns logic, 2.029ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_47 (SLICE_X49Y50.B5), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y43.B5      net (fanout=1)        0.380   XLXN_174<9>
    SLICE_X48Y43.B       Tilo                  0.043   U6/SM1/M2/MSEG/XLXN_26
                                                       U4/Mmux_Cpu_data4bus321
    SLICE_X49Y45.C6      net (fanout=2)        0.200   Data_in<9>
    SLICE_X49Y45.CMUX    Tilo                  0.244   U6/SM1/M2/MSEG/XLXN_211
                                                       U5/MUX1_DispData/Mmux_o_331
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X48Y46.A3      net (fanout=13)       0.572   Disp_num<9>
    SLICE_X48Y46.A       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_211
                                                       U6/SM1/M2/MSEG/XLXI_7
    SLICE_X49Y44.A5      net (fanout=2)        0.248   U6/SM1/M2/MSEG/XLXN_27
    SLICE_X49Y44.A       Tilo                  0.043   Data_in<11>
                                                       U6/SM1/M2/MSEG/XLXI_47
    SLICE_X49Y50.D4      net (fanout=1)        0.456   U6/XLXN_9<47>
    SLICE_X49Y50.D       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o421
    SLICE_X49Y50.B5      net (fanout=1)        0.232   U6/SEGMENT<47>
    SLICE_X49Y50.CLK     Tas                   0.010   U6/M2/buffer<15>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (2.226ns logic, 2.088ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y44.B6      net (fanout=1)        0.529   XLXN_174<8>
    SLICE_X48Y44.B       Tilo                  0.043   Data_in<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X48Y44.C6      net (fanout=2)        0.110   Data_in<8>
    SLICE_X48Y44.CMUX    Tilo                  0.244   Data_in<8>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X48Y46.A6      net (fanout=14)       0.389   Disp_num<8>
    SLICE_X48Y46.A       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_211
                                                       U6/SM1/M2/MSEG/XLXI_7
    SLICE_X49Y44.A5      net (fanout=2)        0.248   U6/SM1/M2/MSEG/XLXN_27
    SLICE_X49Y44.A       Tilo                  0.043   Data_in<11>
                                                       U6/SM1/M2/MSEG/XLXI_47
    SLICE_X49Y50.D4      net (fanout=1)        0.456   U6/XLXN_9<47>
    SLICE_X49Y50.D       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o421
    SLICE_X49Y50.B5      net (fanout=1)        0.232   U6/SEGMENT<47>
    SLICE_X49Y50.CLK     Tas                   0.010   U6/M2/buffer<15>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (2.226ns logic, 1.964ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y44.B6      net (fanout=1)        0.529   XLXN_174<8>
    SLICE_X48Y44.B       Tilo                  0.043   Data_in<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X48Y44.C6      net (fanout=2)        0.110   Data_in<8>
    SLICE_X48Y44.CMUX    Tilo                  0.244   Data_in<8>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X51Y44.A6      net (fanout=14)       0.301   Disp_num<8>
    SLICE_X51Y44.A       Tilo                  0.043   Data_in<13>
                                                       U6/SM1/M2/MSEG/XLXI_8
    SLICE_X49Y44.A4      net (fanout=1)        0.326   U6/SM1/M2/MSEG/XLXN_28
    SLICE_X49Y44.A       Tilo                  0.043   Data_in<11>
                                                       U6/SM1/M2/MSEG/XLXI_47
    SLICE_X49Y50.D4      net (fanout=1)        0.456   U6/XLXN_9<47>
    SLICE_X49Y50.D       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o421
    SLICE_X49Y50.B5      net (fanout=1)        0.232   U6/SEGMENT<47>
    SLICE_X49Y50.CLK     Tas                   0.010   U6/M2/buffer<15>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (2.226ns logic, 1.954ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_2 (SLICE_X51Y50.B5), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (0.991 - 1.312)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y46.D6      net (fanout=1)        0.454   XLXN_174<29>
    SLICE_X47Y46.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X47Y50.C5      net (fanout=2)        0.344   Data_in<29>
    SLICE_X47Y50.CMUX    Tilo                  0.244   U6/XLXN_9<2>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X47Y50.A6      net (fanout=13)       0.421   Disp_num<29>
    SLICE_X47Y50.A       Tilo                  0.043   U6/XLXN_9<2>
                                                       U6/SM1/M7/MSEG/XLXI_7
    SLICE_X47Y50.B5      net (fanout=2)        0.157   U6/SM1/M7/MSEG/XLXN_27
    SLICE_X47Y50.B       Tilo                  0.043   U6/XLXN_9<2>
                                                       U6/SM1/M7/MSEG/XLXI_52
    SLICE_X51Y50.C5      net (fanout=1)        0.459   U6/XLXN_9<2>
    SLICE_X51Y50.CMUX    Tilo                  0.137   U6/M2/buffer<2>
                                                       U6/XLXI_6/Mmux_o231
    SLICE_X51Y50.B5      net (fanout=1)        0.149   U6/SEGMENT<2>
    SLICE_X51Y50.CLK     Tas                   0.010   U6/M2/buffer<2>
                                                       U6/M2/buffer_2_rstpot
                                                       U6/M2/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (2.320ns logic, 1.984ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (0.991 - 1.312)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y48.B6      net (fanout=1)        0.509   XLXN_174<28>
    SLICE_X47Y48.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X47Y48.C6      net (fanout=2)        0.104   Data_in<28>
    SLICE_X47Y48.CMUX    Tilo                  0.244   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X47Y50.A4      net (fanout=14)       0.565   Disp_num<28>
    SLICE_X47Y50.A       Tilo                  0.043   U6/XLXN_9<2>
                                                       U6/SM1/M7/MSEG/XLXI_7
    SLICE_X47Y50.B5      net (fanout=2)        0.157   U6/SM1/M7/MSEG/XLXN_27
    SLICE_X47Y50.B       Tilo                  0.043   U6/XLXN_9<2>
                                                       U6/SM1/M7/MSEG/XLXI_52
    SLICE_X51Y50.C5      net (fanout=1)        0.459   U6/XLXN_9<2>
    SLICE_X51Y50.CMUX    Tilo                  0.137   U6/M2/buffer<2>
                                                       U6/XLXI_6/Mmux_o231
    SLICE_X51Y50.B5      net (fanout=1)        0.149   U6/SEGMENT<2>
    SLICE_X51Y50.CLK     Tas                   0.010   U6/M2/buffer<2>
                                                       U6/M2/buffer_2_rstpot
                                                       U6/M2/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (2.320ns logic, 1.943ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.246ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (0.991 - 1.312)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y45.D5      net (fanout=1)        0.544   XLXN_174<30>
    SLICE_X47Y45.D       Tilo                  0.043   U7/LED<11>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X47Y47.C5      net (fanout=2)        0.249   Data_in<30>
    SLICE_X47Y47.CMUX    Tilo                  0.244   Disp_num<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X47Y50.A5      net (fanout=14)       0.368   Disp_num<30>
    SLICE_X47Y50.A       Tilo                  0.043   U6/XLXN_9<2>
                                                       U6/SM1/M7/MSEG/XLXI_7
    SLICE_X47Y50.B5      net (fanout=2)        0.157   U6/SM1/M7/MSEG/XLXN_27
    SLICE_X47Y50.B       Tilo                  0.043   U6/XLXN_9<2>
                                                       U6/SM1/M7/MSEG/XLXI_52
    SLICE_X51Y50.C5      net (fanout=1)        0.459   U6/XLXN_9<2>
    SLICE_X51Y50.CMUX    Tilo                  0.137   U6/M2/buffer<2>
                                                       U6/XLXI_6/Mmux_o231
    SLICE_X51Y50.B5      net (fanout=1)        0.149   U6/SEGMENT<2>
    SLICE_X51Y50.CLK     Tas                   0.010   U6/M2/buffer<2>
                                                       U6/M2/buffer_2_rstpot
                                                       U6/M2/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.246ns (2.320ns logic, 1.926ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X49Y47.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_13 (FF)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.749 - 0.486)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_13 to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y51.BQ      Tcko                  0.100   U6/M2/buffer<13>
                                                       U6/M2/buffer_13
    SLICE_X49Y47.B6      net (fanout=2)        0.217   U6/M2/buffer<13>
    SLICE_X49Y47.CLK     Tah         (-Th)     0.032   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.068ns logic, 0.217ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_6 (SLICE_X50Y49.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_7 (FF)
  Destination:          U6/M2/buffer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_7 to U6/M2/buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.BQ      Tcko                  0.100   U6/M2/buffer<7>
                                                       U6/M2/buffer_7
    SLICE_X50Y49.C6      net (fanout=2)        0.064   U6/M2/buffer<7>
    SLICE_X50Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<6>
                                                       U6/M2/buffer_6_rstpot
                                                       U6/M2/buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.041ns logic, 0.064ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X51Y49.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_8 (FF)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.747 - 0.484)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_8 to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y51.BQ      Tcko                  0.118   U6/M2/buffer<8>
                                                       U6/M2/buffer_8
    SLICE_X51Y49.B1      net (fanout=2)        0.291   U6/M2/buffer<8>
    SLICE_X51Y49.CLK     Tah         (-Th)     0.032   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.086ns logic, 0.291ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    5.951|    4.767|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10171 paths, 0 nets, and 2030 connections

Design statistics:
   Minimum period:   9.534ns{1}   (Maximum frequency: 104.888MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 16 16:31:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5122 MB



