// Seed: 3615661091
module module_0 (
    output tri0 id_0,
    output tri1 id_1
);
  wire id_4;
endmodule
module module_1 (
    input  logic id_0,
    output uwire id_1
);
  logic id_3;
  id_4(
      .id_0(id_1++ * id_3),
      .id_1(1),
      .id_2(id_3),
      .id_3(id_3),
      .id_4(id_1 - 1),
      .id_5(id_1),
      .id_6(id_3),
      .id_7(1 & id_0 & 1),
      .id_8(1 === id_3),
      .id_9(1)
  );
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.type_5 = 0;
  always @(1 or negedge 1) begin : LABEL_0
    id_3 <= 1;
    id_3 = id_0;
  end
  wire id_5;
  logic id_6 = id_3, id_7;
  wire id_8;
endmodule
