# Shader Programming

*PicoGpu* is equipped with shading units capable of performing mathematical operations and register transfers. Each shading unit executes in SIMD32 mode, meaning each cycle it will execute an instruction for up to 32 different threads. Program counter is shared between all threads in a shader unit. Fewer threads than 32 can be scheduled for execution, in which case remaining threads will be inactive.

The program binary and its inputs are passed as a data stream to the shading unit. The assembler (see [gpu/isa/assembler](gpu/isa/assembler)) can parse a *PicoGpu* assembly and convert it into data stream ready to be sent to the shading unit.

# Registers
All instructions can utilize the following registers:

| Register type         | Symbol      | Size                       | Count              | Description |
|-----------------------|-------------|----------------------------|--------------------|-------------|
| Input                 | i0, i1, ... | 4 components, 32 bits each | 4 per thread       | Can be initialized with external data from pipeline, e.g. vertex positions. Other than that, they can be used as a GPR |
| Output                | o0, o1, ... | 4 components, 32 bits each | 4 per thread       | Can be sent back to the caller after executing the program. Other than  that, they can be used as a GPR |
| General purpose (GPR) | r0, r1, ... | 4 components, 32 bits each | 8 per thread       | Can be used for any operation |
| Program counter (PC)  | N/A         | 32 bits                    | 1 per shading unit | Defines current position within the instruction buffer for all threads. It is advanced automatically and cannot be manipulated directly |

The following symbols will be used to describe parameters to directives and instructions:
- {ireg} - any input register,
- {oreg} - any output register,
- {reg} - any register (input, output or general purpose),
- {component} - one vector component x,y,z or w
- {mask} - a combination of 1-4 components x,y,z or w. Each component can be used only once,
- {srcmask} - a combination of 4 components x,y,z or w. Each component can be used multiple times,
- {int} - integer constant,
- {float} - floating point constant,
- [k...n] - specifies allowed quantity of preceding token to be between `k` and `n`. For example: `{int}[1..4]` means 1,2,3 or 4 integer immediate values.

# Directives
The prologue of *PicoGpu* assembly is a number of directives. All directives start with a `#` sign.

| Directive             | Description |
|-----------------------|-------------|
| #input {ireg}.{mask}  | Defines an input register to be initialized. Only components contained in the mask will be initialized,  the rest will be 0. At least one input is required. |
| #output {oreg}.{mask} | Defines an output register to be sent back to the caller. Only components contained in the mask will be sent back. At least one output is required. |


# Instructions
The shader unit can interpret and execute multiple instructions. All instructions must come after all directives - they cannot be interleaved with each other. The first register argument is always a destination register in all math-related instructions. Destination register mask specifies the components on which the operation shall be performed. If it is omitted, an implicit `xyzw` mask is used.

Instructions with immediate arguments (`{int}` or `{float}`) all take between 1 and 4 values. If there are too few values for a given mask, the last specified value is duplicated. For example `iadd r0.xyz r0 1 2` is functionally equivalent to `iadd r0.xyz 1 2 2`.

## Integer math
| Instruction                                                           | Description          |
|-----------------------------------------------------------------------|----------------------|
| iadd {reg}.{mask} {reg} {reg}</br>iadd {reg}.{mask} {reg} {int}[1..4] | Adds two values      |
| isub {reg}.{mask} {reg} {reg}</br>isub {reg}.{mask} {reg} {int}[1..4] | Subtracts two values |
| imul {reg}.{mask} {reg} {reg}</br>imul {reg}.{mask} {reg} {int}[1..4] | Multiply two values  |
| idiv {reg}.{mask} {reg} {reg}</br>idiv {reg}.{mask} {reg} {int}[1..4] | Divides two values   |
| ineg {reg}.{mask} {reg}                                               | Negates a value      |


# Floating point math
| Instruction | Description                                                                                                                             |
|-------------------------------------------------------------------------|-----------------------------------------------------------------------------|
| fadd {reg}.{mask} {reg} {reg}</br>fadd {reg}.{mask} {reg} {float}[1..4] | Adds two values                                                             |
| fsub {reg}.{mask} {reg} {reg}</br>fsub {reg}.{mask} {reg} {float}[1..4] | Subtracts two values                                                        |
| fmul {reg}.{mask} {reg} {reg}</br>fmul {reg}.{mask} {reg} {float}[1..4] | Multiply two values                                                         |
| fdiv {reg}.{mask} {reg} {reg}</br>fdiv {reg}.{mask} {reg} {float}[1..4] | Divides two values                                                          |
| fneg {reg}.{mask} {reg}                                                 | Negates a value                                                             |
| fdot {reg}.{component} {reg} {reg}                                      | Calculates a 4-dimensional dot product                                      |
| fcross {reg} {reg} {reg}                                                | Calculates a 3-dimensional cross product. A zero is stored in `w` component |

# Miscellaneous
| Instruction Â                                                             | Description                                                         |
|--------------------------------------------------------------------------|---------------------------------------------------------------------|
| finit {reg}.{mask} {float}[1..4]</br>iinit {reg}.{mask} {int}[1..4]</br> | Loads immediate values into a register                              |
| swizzle {reg} {reg}.{srcmask}                                            | Swizzles components of src register and stores it into dst register |
| mov {reg}.{mask} {reg}                                                   | Moves contents of one register to another                           |
