Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec  6 14:53:26 2020
| Host         : DESKTOP-B9NAQVU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.660        0.000                      0                  102        0.166        0.000                      0                  102        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       11.660        0.000                      0                  102        0.166        0.000                      0                  102       12.000        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.660ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 8.134ns (61.403%)  route 5.113ns (38.597%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.544    -0.923    vga_driver/CLK
    SLICE_X55Y70         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  vga_driver/pixel_col_reg[1]/Q
                         net (fo=2, routed)           0.666     0.199    vga_driver/pixel_col_reg[10]_0[1]
    SLICE_X55Y70         LUT1 (Prop_lut1_I0_O)        0.124     0.323 r  vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.323    add_ball/green2_1[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.873 r  add_ball/green3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.873    add_ball/green3_inferred__0/i__carry_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.987 r  add_ball/green3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.987    add_ball/green3_inferred__0/i__carry__0_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.300 r  add_ball/green3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.910     2.210    add_ball/green3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033     6.243 r  add_ball/green2/PCOUT[47]
                         net (fo=1, routed)           0.002     6.245    add_ball/green2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.763 f  add_ball/green1/P[2]
                         net (fo=2, routed)           1.391     9.154    add_ball/green1_n_103
    SLICE_X55Y73         LUT2 (Prop_lut2_I1_O)        0.124     9.278 r  add_ball/_carry_i_4/O
                         net (fo=1, routed)           0.000     9.278    add_ball/_carry_i_4_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.828 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.828    add_ball/_carry_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.951    add_ball/_carry__0_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.969    11.034    vga_driver/CO[0]
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.158 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           1.166    12.324    vga_driver/red_out0
    SLICE_X64Y86         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.501    23.549    vga_driver/CLK
    SLICE_X64Y86         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.564    24.113    
                         clock uncertainty           -0.084    24.029    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)       -0.045    23.984    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.984    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                 11.660    

Slack (MET) :             11.863ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 8.134ns (62.293%)  route 4.924ns (37.707%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 23.549 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.544    -0.923    vga_driver/CLK
    SLICE_X55Y70         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.467 f  vga_driver/pixel_col_reg[1]/Q
                         net (fo=2, routed)           0.666     0.199    vga_driver/pixel_col_reg[10]_0[1]
    SLICE_X55Y70         LUT1 (Prop_lut1_I0_O)        0.124     0.323 r  vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.323    add_ball/green2_1[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.873 r  add_ball/green3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.873    add_ball/green3_inferred__0/i__carry_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.987 r  add_ball/green3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.987    add_ball/green3_inferred__0/i__carry__0_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.300 r  add_ball/green3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.910     2.210    add_ball/green3_inferred__0/i__carry__1_n_4
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033     6.243 r  add_ball/green2/PCOUT[47]
                         net (fo=1, routed)           0.002     6.245    add_ball/green2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.763 f  add_ball/green1/P[2]
                         net (fo=2, routed)           1.391     9.154    add_ball/green1_n_103
    SLICE_X55Y73         LUT2 (Prop_lut2_I1_O)        0.124     9.278 r  add_ball/_carry_i_4/O
                         net (fo=1, routed)           0.000     9.278    add_ball/_carry_i_4_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.828 r  add_ball/_carry/CO[3]
                         net (fo=1, routed)           0.000     9.828    add_ball/_carry_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  add_ball/_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.951    add_ball/_carry__0_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.969    11.034    vga_driver/CO[0]
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.158 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.977    12.135    vga_driver/red_out0
    SLICE_X64Y86         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.501    23.549    vga_driver/CLK
    SLICE_X64Y86         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.564    24.113    
                         clock uncertainty           -0.084    24.029    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)       -0.031    23.998    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         23.998    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                 11.863    

Slack (MET) :             20.321ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.828ns (20.477%)  route 3.216ns (79.523%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.543    -0.924    vga_driver/CLK
    SLICE_X57Y71         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.489     1.021    vga_driver/Q[2]
    SLICE_X56Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.337     1.483    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.607 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.631     2.238    vga_driver/eqOp
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.362 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.758     3.120    vga_driver/v_cnt0
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.423    23.471    vga_driver/CLK
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.577    24.048    
                         clock uncertainty           -0.084    23.964    
    SLICE_X56Y74         FDRE (Setup_fdre_C_R)       -0.524    23.440    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         23.440    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 20.321    

Slack (MET) :             20.321ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.828ns (20.477%)  route 3.216ns (79.523%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.543    -0.924    vga_driver/CLK
    SLICE_X57Y71         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.489     1.021    vga_driver/Q[2]
    SLICE_X56Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.337     1.483    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.607 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.631     2.238    vga_driver/eqOp
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.362 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.758     3.120    vga_driver/v_cnt0
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.423    23.471    vga_driver/CLK
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.577    24.048    
                         clock uncertainty           -0.084    23.964    
    SLICE_X56Y74         FDRE (Setup_fdre_C_R)       -0.524    23.440    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.440    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 20.321    

Slack (MET) :             20.321ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.828ns (20.477%)  route 3.216ns (79.523%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.543    -0.924    vga_driver/CLK
    SLICE_X57Y71         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.489     1.021    vga_driver/Q[2]
    SLICE_X56Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.337     1.483    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.607 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.631     2.238    vga_driver/eqOp
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.362 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.758     3.120    vga_driver/v_cnt0
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.423    23.471    vga_driver/CLK
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.577    24.048    
                         clock uncertainty           -0.084    23.964    
    SLICE_X56Y74         FDRE (Setup_fdre_C_R)       -0.524    23.440    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         23.440    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 20.321    

Slack (MET) :             20.321ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.828ns (20.477%)  route 3.216ns (79.523%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.543    -0.924    vga_driver/CLK
    SLICE_X57Y71         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.489     1.021    vga_driver/Q[2]
    SLICE_X56Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.337     1.483    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.607 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.631     2.238    vga_driver/eqOp
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.362 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.758     3.120    vga_driver/v_cnt0
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.423    23.471    vga_driver/CLK
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.577    24.048    
                         clock uncertainty           -0.084    23.964    
    SLICE_X56Y74         FDRE (Setup_fdre_C_R)       -0.524    23.440    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         23.440    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 20.321    

Slack (MET) :             20.636ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.828ns (21.648%)  route 2.997ns (78.352%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.473 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.543    -0.924    vga_driver/CLK
    SLICE_X57Y71         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.489     1.021    vga_driver/Q[2]
    SLICE_X56Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.337     1.483    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.607 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.631     2.238    vga_driver/eqOp
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.362 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.539     2.901    vga_driver/v_cnt0
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.425    23.473    vga_driver/CLK
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.577    24.050    
                         clock uncertainty           -0.084    23.966    
    SLICE_X57Y73         FDRE (Setup_fdre_C_R)       -0.429    23.537    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.537    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                 20.636    

Slack (MET) :             20.636ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.828ns (21.648%)  route 2.997ns (78.352%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.473 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.543    -0.924    vga_driver/CLK
    SLICE_X57Y71         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.489     1.021    vga_driver/Q[2]
    SLICE_X56Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.337     1.483    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.607 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.631     2.238    vga_driver/eqOp
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.362 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.539     2.901    vga_driver/v_cnt0
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.425    23.473    vga_driver/CLK
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.577    24.050    
                         clock uncertainty           -0.084    23.966    
    SLICE_X57Y73         FDRE (Setup_fdre_C_R)       -0.429    23.537    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.537    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                 20.636    

Slack (MET) :             20.636ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.828ns (21.648%)  route 2.997ns (78.352%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.473 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.543    -0.924    vga_driver/CLK
    SLICE_X57Y71         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.489     1.021    vga_driver/Q[2]
    SLICE_X56Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.337     1.483    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.607 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.631     2.238    vga_driver/eqOp
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.362 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.539     2.901    vga_driver/v_cnt0
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.425    23.473    vga_driver/CLK
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.577    24.050    
                         clock uncertainty           -0.084    23.966    
    SLICE_X57Y73         FDRE (Setup_fdre_C_R)       -0.429    23.537    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         23.537    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                 20.636    

Slack (MET) :             20.636ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.828ns (21.648%)  route 2.997ns (78.352%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.473 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.543    -0.924    vga_driver/CLK
    SLICE_X57Y71         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.489     1.021    vga_driver/Q[2]
    SLICE_X56Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.145 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.337     1.483    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.124     1.607 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.631     2.238    vga_driver/eqOp
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.362 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.539     2.901    vga_driver/v_cnt0
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.580    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    20.376 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.957    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.425    23.473    vga_driver/CLK
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.577    24.050    
                         clock uncertainty           -0.084    23.966    
    SLICE_X57Y73         FDRE (Setup_fdre_C_R)       -0.429    23.537    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.537    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                 20.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.554    -0.593    vga_driver/CLK
    SLICE_X57Y71         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          0.121    -0.331    vga_driver/Q[2]
    SLICE_X56Y71         LUT4 (Prop_lut4_I0_O)        0.048    -0.283 r  vga_driver/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    vga_driver/plusOp[3]
    SLICE_X56Y71         FDRE                                         r  vga_driver/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.821    -0.834    vga_driver/CLK
    SLICE_X56Y71         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.131    -0.449    vga_driver/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/blue_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.132%)  route 0.144ns (40.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.550    -0.597    vga_driver/CLK
    SLICE_X54Y73         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  vga_driver/h_cnt_reg[8]/Q
                         net (fo=10, routed)          0.144    -0.289    vga_driver/Q[8]
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  vga_driver/blue_out_i_1/O
                         net (fo=1, routed)           0.000    -0.244    vga_driver/p_3_in
    SLICE_X54Y74         FDRE                                         r  vga_driver/blue_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.817    -0.838    vga_driver/CLK
    SLICE_X54Y74         FDRE                                         r  vga_driver/blue_out_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.120    -0.465    vga_driver/blue_out_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X56Y73         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.140    -0.291    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X57Y73         LUT4 (Prop_lut4_I1_O)        0.048    -0.243 r  vga_driver/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    vga_driver/plusOp__0[3]
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.817    -0.837    vga_driver/CLK
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.107    -0.475    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.831%)  route 0.117ns (32.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.554    -0.593    vga_driver/CLK
    SLICE_X56Y72         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=11, routed)          0.117    -0.328    vga_driver/Q[7]
    SLICE_X56Y72         LUT6 (Prop_lut6_I4_O)        0.098    -0.230 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_driver/plusOp[9]
    SLICE_X56Y72         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.819    -0.835    vga_driver/CLK
    SLICE_X56Y72         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.242    -0.593    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.121    -0.472    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.521%)  route 0.118ns (32.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.551    -0.596    vga_driver/CLK
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=11, routed)          0.118    -0.330    vga_driver/v_cnt_reg[10]_0[7]
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.098    -0.232 r  vga_driver/v_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    vga_driver/plusOp__0[8]
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.817    -0.838    vga_driver/CLK
    SLICE_X56Y74         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.242    -0.596    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.121    -0.475    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X56Y73         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.141    -0.290    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X57Y73         LUT2 (Prop_lut2_I0_O)        0.045    -0.245 r  vga_driver/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    vga_driver/plusOp__0[1]
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.817    -0.837    vga_driver/CLK
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.092    -0.490    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.552    -0.595    vga_driver/CLK
    SLICE_X56Y73         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.140    -0.291    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X57Y73         LUT3 (Prop_lut3_I1_O)        0.045    -0.246 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    vga_driver/plusOp__0[2]
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.817    -0.837    vga_driver/CLK
    SLICE_X57Y73         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.091    -0.491    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            add_ball/green2/D[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.211%)  route 0.345ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.554    -0.593    vga_driver/CLK
    SLICE_X56Y72         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=9, routed)           0.345    -0.084    add_ball/Q[9]
    DSP48_X1Y28          DSP48E1                                      r  add_ball/green2/D[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.910    -0.745    add_ball/clk_out1
    DSP48_X1Y28          DSP48E1                                      r  add_ball/green2/CLK
                         clock pessimism              0.274    -0.471    
    DSP48_X1Y28          DSP48E1 (Hold_dsp48e1_CLK_D[9])
                                                      0.133    -0.338    add_ball/green2
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.633%)  route 0.188ns (53.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.554    -0.593    vga_driver/CLK
    SLICE_X56Y72         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=12, routed)          0.188    -0.241    vga_driver/Q[6]
    SLICE_X55Y71         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.821    -0.834    vga_driver/CLK
    SLICE_X55Y71         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.055    -0.505    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.061%)  route 0.198ns (48.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.554    -0.593    vga_driver/CLK
    SLICE_X56Y72         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=12, routed)          0.198    -0.231    vga_driver/Q[6]
    SLICE_X56Y72         LUT4 (Prop_lut4_I0_O)        0.043    -0.188 r  vga_driver/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_driver/plusOp[7]
    SLICE_X56Y72         FDRE                                         r  vga_driver/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.819    -0.835    vga_driver/CLK
    SLICE_X56Y72         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
                         clock pessimism              0.242    -0.593    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.131    -0.462    vga_driver/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X54Y74     vga_driver/blue_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X56Y71     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X54Y73     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X56Y71     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X57Y71     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X56Y71     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X54Y73     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X56Y71     vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y71     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y71     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y71     vga_driver/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y71     vga_driver/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y71     vga_driver/h_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y72     vga_driver/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y72     vga_driver/h_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y72     vga_driver/h_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y72     vga_driver/v_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y72     vga_driver/v_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y74     vga_driver/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y71     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y71     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y71     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y71     vga_driver/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y71     vga_driver/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X55Y70     vga_driver/pixel_col_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X55Y70     vga_driver/pixel_col_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y70     vga_driver/pixel_col_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y70     vga_driver/pixel_col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



