<h1 align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=700&size=30&pause=1000&color=02F0FA&center=true&vCenter=true&width=900&lines=Hello+I+am+Varun+Lutharia;VLSI+%7C+FPGA+%7C+Embedded+Systems+Enthusiast;E%C2%B2+Engineer+%2B+Explorer" alt="Typing SVG" />
</h1>

<p align="center">
  <img src="https://img.shields.io/badge/LinkedIn-Varun%20Lutharia-blue?style=for-the-badge&logo=linkedin&logoColor=white" 
       onclick="window.open('https://www.linkedin.com/in/varun-lutharia-84a8b2312/', '_blank');"
       alt="LinkedIn">
  <a href="mailto:luthariavarun012@gmail.com">
    <img src="https://img.shields.io/badge/Gmail-luthariavarun012@gmail.com-red?style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
  <a href="https://github.com/Varun719/Varun719/blob/main/Varun_Lutharia_Resume.pdf" target="_blank">
    <img src="https://img.shields.io/badge/Resume-Download-green?style=for-the-badge&logo=googledrive&logoColor=white" />
  </a>
</p>

---

### 👨‍🎓 About Me

🎓 I’m a **4th-year Electronics and Communication Engineering** student at **Nirma University** with a **Minor in Computer Science**.  
🔧 Passionate about **VLSI**, **FPGA**, **Processor Architecture**, and **Embedded Systems**.  
🧠 Currently exploring how **AI intersects with Electronics**—especially in **hardware acceleration**, **communication systems**, and **design automation**.  
🎯 My goal is to design **efficient, real-world-ready systems** and **push the boundary of modern electronics**.

---

### 🏆 Academic Highlights

- 🎓 B.Tech CGPA: `8.22 / 10.00` | Minor (CSE) CGPA: `8.50 / 10.00`
- 🏫 Class XII (PCM): `86%` | Class X: `75.66%`
- 🥇 **Top 6 student in branch** – TFWS (100% Tuition Fee Waiver)
- 🥉 CodeChef Bronze Badge – 130+ Problems Solved
- 📜 SGPA 8.5+ in multiple semesters

---

### 💻 Notable Projects

| Project | Tech Stack | Link |
|--------|------------|------|
| **🔁 Single Cycle Execution with Cache** | Verilog, Quartus, ModelSim | [GitHub 🔗](https://github.com/Varun719/RISCV-Single-Cycle-Core-along-with-Cache-Management) |
| **📡 Viterbi Decoder on FPGA** | Verilog, FPGA, DE2 Board | [GitHub 🔗](https://github.com/Varun719/ViterbiDecoding) |
| **📈 Longest Path in DAG for Circuit** | C, Graph Theory | [GitHub 🔗](https://github.com/Varun719/Longest-Acyclic-path-for-a-given-Combinational-Circuit) |
| **🛒 RFID Smart Shopping Cart** | Arduino, ESP32, LCD, RFID | [GitHub 🔗](https://github.com/Varun719/RFID-Based-shopping-cart) |
| **🔘 2:1 Mux using CPL** | Microwind, VLSI | [GitHub 🔗](https://github.com/Varun719/2-1-Mux-VIA-CPL) |

---

### ⚙️ Technologies & Tools

`Verilog HDL` • `System Verilog` • `C` • `Embedded C` • `Python` • `Assembly`  
`Quartus II` • `ModelSim` • `Keil uVision` • `FPGA DE2` • `Cadence` • `MATLAB` • `SQL*Plus` • `Microwind`

---

### 🧑‍🏫 Teaching & Leadership

- 👓 Volunteer Teacher at **ATCB School for the Blind** (Taught 6th–10th Grade)
- 🎤 Event Head & Judge at **Vaudeville 2024 – Singing Event**, Nirma University

---

### 🎯 GitHub Stats & Streak

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Varun719&show_icons=true&theme=radical" height="170"/>
  <img src="https://github-readme-streak-stats.herokuapp.com?user=Varun719&theme=radical&date_format=M%20j%5B%2C%20Y%5D" height="170"/>
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Varun719&layout=compact&theme=tokyonight&langs_count=10" />
</p>

---

### ✨ Fun Fact
> 🎵 I love singing, playing cricket, and reading!  
> 🔬 Always curious to blend **creativity and electronics** into practical tech solutions.

---

_“Striving to fuse silicon with intelligence and build a smarter tomorrow.”_

