# compile verilog/system verilog design source files
verilog xil_defaultlib "/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v" --include "../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/clint.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/csr_reg.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/ctrl.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/div.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/ex.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/full_handshake_rx.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/full_handshake_tx.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/gen_dff.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/gpio.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/id.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/id_ex.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/if_id.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/jtag_dm.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/jtag_driver.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/jtag_top.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/mac.v" \
"../../../../tinyriscv_load.srcs/sources_1/new/mac_load_reg.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/pc_reg.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/ram.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/regs.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/rib.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/rom.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/spi.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/timer.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/tinyriscv.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/uart.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/uart_debug.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/soc/tinyriscv_soc_top.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core/mac_regs.v" \
"../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/gen_buf.v" \
"../../../../tinyriscv_load.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
