============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Feb 02 2023  08:04:39 pm
  Module:                 adder_1a
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-199 ps) Path Delay Check
     Startpoint: (F) a_0_
       Endpoint: (R) sum_2_

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     199            
           Slack:=    -199            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       a_0_           
     55      55  OA21X1_RVT -       g1180/Y        
     76     131  OA21X1_RVT -       g1178/Y        
     68     199  XOR3X1_RVT -       g1177/Y        
      0     199  (port)     -       sum_2_         
#--------------------------------------------------



Path 2: VIOLATED (-188 ps) Path Delay Check
     Startpoint: (R) b_0_
       Endpoint: (F) sum_3_

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     188            
           Slack:=    -188            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       b_0_           
     65      65  AO21X1_RVT  -       g246/Y         
     46     112  NAND3X0_RVT -       g211/Y         
     45     157  NAND3X0_RVT -       g210/Y         
     32     188  NAND3X0_RVT -       g58/Y          
      0     188  (port)      -       sum_3_         
#---------------------------------------------------



Path 3: VIOLATED (-160 ps) Path Delay Check
     Startpoint: (R) b_1_
       Endpoint: (F) sum_1_

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     160            
           Slack:=    -160            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       b_1_           
    160     160  XOR3X1_RVT -       g5078__8428/Y  
      0     160  (port)     -       sum_1_         
#--------------------------------------------------



Path 4: VIOLATED (-159 ps) Path Delay Check
     Startpoint: (R) b_0_
       Endpoint: (R) carry

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     159            
           Slack:=    -159            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       b_0_           
     65      65  AO21X1_RVT  -       g138/Y         
     57     122  NAND4X0_RVT -       g1529/Y        
     37     159  NAND3X0_RVT -       g1527/Y        
      0     159  (port)      -       carry          
#---------------------------------------------------



Path 5: VIOLATED (-126 ps) Path Delay Check
     Startpoint: (R) a_0_
       Endpoint: (F) sum_0_

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     126            
           Slack:=    -126            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       a_0_           
    126     126  FADDX1_RVT -       g5081__5120/S  
      0     126  (port)     -       sum_0_         
#--------------------------------------------------

