
Fault_Diagnosis_Electric_Motor_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df24  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000730  0810e1c8  0810e1c8  0001e1c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810e8f8  0810e8f8  0001e8f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810e900  0810e900  0001e900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810e904  0810e904  0001e904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000238  10000000  0810e908  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00020398  10000238  0810eb40  00020238  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  100205d0  0810eb40  000205d0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 10 .debug_info   00022602  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000037e3  00000000  00000000  0004286a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000eb8  00000000  00000000  00046050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000db0  00000000  00000000  00046f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ca64  00000000  00000000  00047cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00014a76  00000000  00000000  0008471c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001859f9  00000000  00000000  00099192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0021eb8b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000565c  00000000  00000000  0021ebe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000238 	.word	0x10000238
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810e1ac 	.word	0x0810e1ac

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	1000023c 	.word	0x1000023c
 81002dc:	0810e1ac 	.word	0x0810e1ac

081002e0 <strlen>:
 81002e0:	4603      	mov	r3, r0
 81002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002e6:	2a00      	cmp	r2, #0
 81002e8:	d1fb      	bne.n	81002e2 <strlen+0x2>
 81002ea:	1a18      	subs	r0, r3, r0
 81002ec:	3801      	subs	r0, #1
 81002ee:	4770      	bx	lr

081002f0 <memchr>:
 81002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002f4:	2a10      	cmp	r2, #16
 81002f6:	db2b      	blt.n	8100350 <memchr+0x60>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	d008      	beq.n	8100310 <memchr+0x20>
 81002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100302:	3a01      	subs	r2, #1
 8100304:	428b      	cmp	r3, r1
 8100306:	d02d      	beq.n	8100364 <memchr+0x74>
 8100308:	f010 0f07 	tst.w	r0, #7
 810030c:	b342      	cbz	r2, 8100360 <memchr+0x70>
 810030e:	d1f6      	bne.n	81002fe <memchr+0xe>
 8100310:	b4f0      	push	{r4, r5, r6, r7}
 8100312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810031a:	f022 0407 	bic.w	r4, r2, #7
 810031e:	f07f 0700 	mvns.w	r7, #0
 8100322:	2300      	movs	r3, #0
 8100324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100328:	3c08      	subs	r4, #8
 810032a:	ea85 0501 	eor.w	r5, r5, r1
 810032e:	ea86 0601 	eor.w	r6, r6, r1
 8100332:	fa85 f547 	uadd8	r5, r5, r7
 8100336:	faa3 f587 	sel	r5, r3, r7
 810033a:	fa86 f647 	uadd8	r6, r6, r7
 810033e:	faa5 f687 	sel	r6, r5, r7
 8100342:	b98e      	cbnz	r6, 8100368 <memchr+0x78>
 8100344:	d1ee      	bne.n	8100324 <memchr+0x34>
 8100346:	bcf0      	pop	{r4, r5, r6, r7}
 8100348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810034c:	f002 0207 	and.w	r2, r2, #7
 8100350:	b132      	cbz	r2, 8100360 <memchr+0x70>
 8100352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100356:	3a01      	subs	r2, #1
 8100358:	ea83 0301 	eor.w	r3, r3, r1
 810035c:	b113      	cbz	r3, 8100364 <memchr+0x74>
 810035e:	d1f8      	bne.n	8100352 <memchr+0x62>
 8100360:	2000      	movs	r0, #0
 8100362:	4770      	bx	lr
 8100364:	3801      	subs	r0, #1
 8100366:	4770      	bx	lr
 8100368:	2d00      	cmp	r5, #0
 810036a:	bf06      	itte	eq
 810036c:	4635      	moveq	r5, r6
 810036e:	3803      	subeq	r0, #3
 8100370:	3807      	subne	r0, #7
 8100372:	f015 0f01 	tst.w	r5, #1
 8100376:	d107      	bne.n	8100388 <memchr+0x98>
 8100378:	3001      	adds	r0, #1
 810037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810037e:	bf02      	ittt	eq
 8100380:	3001      	addeq	r0, #1
 8100382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100386:	3001      	addeq	r0, #1
 8100388:	bcf0      	pop	{r4, r5, r6, r7}
 810038a:	3801      	subs	r0, #1
 810038c:	4770      	bx	lr
 810038e:	bf00      	nop

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 bafe 	b.w	81013ac <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f996 	bl	81010e8 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__mulsc3>:
 8100dc8:	ee60 6a01 	vmul.f32	s13, s0, s2
 8100dcc:	ee20 6aa1 	vmul.f32	s12, s1, s3
 8100dd0:	ee20 5a21 	vmul.f32	s10, s0, s3
 8100dd4:	ee76 7ac6 	vsub.f32	s15, s13, s12
 8100dd8:	ee61 5a20 	vmul.f32	s11, s2, s1
 8100ddc:	eef4 7a67 	vcmp.f32	s15, s15
 8100de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100de4:	ee35 7a25 	vadd.f32	s14, s10, s11
 8100de8:	d604      	bvs.n	8100df4 <__mulsc3+0x2c>
 8100dea:	eeb0 0a67 	vmov.f32	s0, s15
 8100dee:	eef0 0a47 	vmov.f32	s1, s14
 8100df2:	4770      	bx	lr
 8100df4:	eeb4 7a47 	vcmp.f32	s14, s14
 8100df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100dfc:	d7f5      	bvc.n	8100dea <__mulsc3+0x22>
 8100dfe:	eddf 4a9b 	vldr	s9, [pc, #620]	; 810106c <__mulsc3+0x2a4>
 8100e02:	eeb0 4ac0 	vabs.f32	s8, s0
 8100e06:	eeb4 4a64 	vcmp.f32	s8, s9
 8100e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100e0e:	bfcc      	ite	gt
 8100e10:	2301      	movgt	r3, #1
 8100e12:	2300      	movle	r3, #0
 8100e14:	eeb0 4ae0 	vabs.f32	s8, s1
 8100e18:	f300 809a 	bgt.w	8100f50 <__mulsc3+0x188>
 8100e1c:	eeb4 4a64 	vcmp.f32	s8, s9
 8100e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100e24:	f300 8094 	bgt.w	8100f50 <__mulsc3+0x188>
 8100e28:	2200      	movs	r2, #0
 8100e2a:	eddf 4a90 	vldr	s9, [pc, #576]	; 810106c <__mulsc3+0x2a4>
 8100e2e:	eeb0 4ac1 	vabs.f32	s8, s2
 8100e32:	eeb4 4a64 	vcmp.f32	s8, s9
 8100e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100e3a:	bfcc      	ite	gt
 8100e3c:	2301      	movgt	r3, #1
 8100e3e:	2300      	movle	r3, #0
 8100e40:	eeb0 4ae1 	vabs.f32	s8, s3
 8100e44:	dc48      	bgt.n	8100ed8 <__mulsc3+0x110>
 8100e46:	eeb4 4a64 	vcmp.f32	s8, s9
 8100e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100e4e:	dc43      	bgt.n	8100ed8 <__mulsc3+0x110>
 8100e50:	bb9a      	cbnz	r2, 8100eba <__mulsc3+0xf2>
 8100e52:	eef0 6ae6 	vabs.f32	s13, s13
 8100e56:	eef4 6a64 	vcmp.f32	s13, s9
 8100e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100e5e:	dc14      	bgt.n	8100e8a <__mulsc3+0xc2>
 8100e60:	eeb0 6ac6 	vabs.f32	s12, s12
 8100e64:	eeb4 6a64 	vcmp.f32	s12, s9
 8100e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100e6c:	dc0d      	bgt.n	8100e8a <__mulsc3+0xc2>
 8100e6e:	eeb0 5ac5 	vabs.f32	s10, s10
 8100e72:	eeb4 5a64 	vcmp.f32	s10, s9
 8100e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100e7a:	dc06      	bgt.n	8100e8a <__mulsc3+0xc2>
 8100e7c:	eef0 5ae5 	vabs.f32	s11, s11
 8100e80:	eef4 5a64 	vcmp.f32	s11, s9
 8100e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100e88:	ddaf      	ble.n	8100dea <__mulsc3+0x22>
 8100e8a:	eeb4 0a40 	vcmp.f32	s0, s0
 8100e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100e92:	f180 80de 	bvs.w	8101052 <__mulsc3+0x28a>
 8100e96:	eef4 0a60 	vcmp.f32	s1, s1
 8100e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100e9e:	f180 80cb 	bvs.w	8101038 <__mulsc3+0x270>
 8100ea2:	eeb4 1a41 	vcmp.f32	s2, s2
 8100ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100eaa:	f180 80b8 	bvs.w	810101e <__mulsc3+0x256>
 8100eae:	eef4 1a61 	vcmp.f32	s3, s3
 8100eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100eb6:	f180 80a5 	bvs.w	8101004 <__mulsc3+0x23c>
 8100eba:	ee61 7ae0 	vnmul.f32	s15, s3, s1
 8100ebe:	ee60 0a81 	vmul.f32	s1, s1, s2
 8100ec2:	eee0 7a01 	vfma.f32	s15, s0, s2
 8100ec6:	eee0 0a21 	vfma.f32	s1, s0, s3
 8100eca:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8101070 <__mulsc3+0x2a8>
 8100ece:	ee67 7a87 	vmul.f32	s15, s15, s14
 8100ed2:	ee20 7a87 	vmul.f32	s14, s1, s14
 8100ed6:	e788      	b.n	8100dea <__mulsc3+0x22>
 8100ed8:	ee07 3a90 	vmov	s15, r3
 8100edc:	ed9f 7a63 	vldr	s14, [pc, #396]	; 810106c <__mulsc3+0x2a4>
 8100ee0:	ee11 3a10 	vmov	r3, s2
 8100ee4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8100ee8:	2b00      	cmp	r3, #0
 8100eea:	eef0 7ae7 	vabs.f32	s15, s15
 8100eee:	eeb4 4a47 	vcmp.f32	s8, s14
 8100ef2:	bfb8      	it	lt
 8100ef4:	eef1 7a67 	vneglt.f32	s15, s15
 8100ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100efc:	bfcc      	ite	gt
 8100efe:	2301      	movgt	r3, #1
 8100f00:	2300      	movle	r3, #0
 8100f02:	ee07 3a10 	vmov	s14, r3
 8100f06:	ee11 3a90 	vmov	r3, s3
 8100f0a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8100f0e:	2b00      	cmp	r3, #0
 8100f10:	eeb0 1a67 	vmov.f32	s2, s15
 8100f14:	eeb4 0a40 	vcmp.f32	s0, s0
 8100f18:	eef0 7ac7 	vabs.f32	s15, s14
 8100f1c:	bfb8      	it	lt
 8100f1e:	eef1 7a67 	vneglt.f32	s15, s15
 8100f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100f26:	eef0 1a67 	vmov.f32	s3, s15
 8100f2a:	d651      	bvs.n	8100fd0 <__mulsc3+0x208>
 8100f2c:	eef4 0a60 	vcmp.f32	s1, s1
 8100f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100f34:	d7c1      	bvc.n	8100eba <__mulsc3+0xf2>
 8100f36:	ee10 3a90 	vmov	r3, s1
 8100f3a:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8101074 <__mulsc3+0x2ac>
 8100f3e:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8101078 <__mulsc3+0x2b0>
 8100f42:	2b00      	cmp	r3, #0
 8100f44:	bfb4      	ite	lt
 8100f46:	eef0 0a67 	vmovlt.f32	s1, s15
 8100f4a:	eef0 0a47 	vmovge.f32	s1, s14
 8100f4e:	e7b4      	b.n	8100eba <__mulsc3+0xf2>
 8100f50:	ee04 3a90 	vmov	s9, r3
 8100f54:	eddf 3a45 	vldr	s7, [pc, #276]	; 810106c <__mulsc3+0x2a4>
 8100f58:	ee10 3a10 	vmov	r3, s0
 8100f5c:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8100f60:	2b00      	cmp	r3, #0
 8100f62:	eef0 4ae4 	vabs.f32	s9, s9
 8100f66:	eeb4 4a63 	vcmp.f32	s8, s7
 8100f6a:	bfb8      	it	lt
 8100f6c:	eef1 4a64 	vneglt.f32	s9, s9
 8100f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100f74:	bfcc      	ite	gt
 8100f76:	2301      	movgt	r3, #1
 8100f78:	2300      	movle	r3, #0
 8100f7a:	ee04 3a10 	vmov	s8, r3
 8100f7e:	ee10 3a90 	vmov	r3, s1
 8100f82:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8100f86:	2b00      	cmp	r3, #0
 8100f88:	eeb0 0a64 	vmov.f32	s0, s9
 8100f8c:	eeb4 1a41 	vcmp.f32	s2, s2
 8100f90:	eef0 4ac4 	vabs.f32	s9, s8
 8100f94:	bfb8      	it	lt
 8100f96:	eef1 4a64 	vneglt.f32	s9, s9
 8100f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100f9e:	eef0 0a64 	vmov.f32	s1, s9
 8100fa2:	d622      	bvs.n	8100fea <__mulsc3+0x222>
 8100fa4:	eef4 1a61 	vcmp.f32	s3, s3
 8100fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100fac:	bf78      	it	vc
 8100fae:	2201      	movvc	r2, #1
 8100fb0:	f5ff af3b 	bvc.w	8100e2a <__mulsc3+0x62>
 8100fb4:	ee11 3a90 	vmov	r3, s3
 8100fb8:	ed9f 4a2e 	vldr	s8, [pc, #184]	; 8101074 <__mulsc3+0x2ac>
 8100fbc:	eddf 4a2e 	vldr	s9, [pc, #184]	; 8101078 <__mulsc3+0x2b0>
 8100fc0:	2b00      	cmp	r3, #0
 8100fc2:	bfb4      	ite	lt
 8100fc4:	eef0 1a64 	vmovlt.f32	s3, s9
 8100fc8:	eef0 1a44 	vmovge.f32	s3, s8
 8100fcc:	2201      	movs	r2, #1
 8100fce:	e72c      	b.n	8100e2a <__mulsc3+0x62>
 8100fd0:	ee10 3a10 	vmov	r3, s0
 8100fd4:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8101074 <__mulsc3+0x2ac>
 8100fd8:	eddf 7a27 	vldr	s15, [pc, #156]	; 8101078 <__mulsc3+0x2b0>
 8100fdc:	2b00      	cmp	r3, #0
 8100fde:	bfb4      	ite	lt
 8100fe0:	eeb0 0a67 	vmovlt.f32	s0, s15
 8100fe4:	eeb0 0a47 	vmovge.f32	s0, s14
 8100fe8:	e7a0      	b.n	8100f2c <__mulsc3+0x164>
 8100fea:	ee11 3a10 	vmov	r3, s2
 8100fee:	ed9f 4a21 	vldr	s8, [pc, #132]	; 8101074 <__mulsc3+0x2ac>
 8100ff2:	eddf 4a21 	vldr	s9, [pc, #132]	; 8101078 <__mulsc3+0x2b0>
 8100ff6:	2b00      	cmp	r3, #0
 8100ff8:	bfb4      	ite	lt
 8100ffa:	eeb0 1a64 	vmovlt.f32	s2, s9
 8100ffe:	eeb0 1a44 	vmovge.f32	s2, s8
 8101002:	e7cf      	b.n	8100fa4 <__mulsc3+0x1dc>
 8101004:	ee11 3a90 	vmov	r3, s3
 8101008:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8101074 <__mulsc3+0x2ac>
 810100c:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8101078 <__mulsc3+0x2b0>
 8101010:	2b00      	cmp	r3, #0
 8101012:	bfb4      	ite	lt
 8101014:	eef0 1a67 	vmovlt.f32	s3, s15
 8101018:	eef0 1a47 	vmovge.f32	s3, s14
 810101c:	e74d      	b.n	8100eba <__mulsc3+0xf2>
 810101e:	ee11 3a10 	vmov	r3, s2
 8101022:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8101074 <__mulsc3+0x2ac>
 8101026:	eddf 7a14 	vldr	s15, [pc, #80]	; 8101078 <__mulsc3+0x2b0>
 810102a:	2b00      	cmp	r3, #0
 810102c:	bfb4      	ite	lt
 810102e:	eeb0 1a67 	vmovlt.f32	s2, s15
 8101032:	eeb0 1a47 	vmovge.f32	s2, s14
 8101036:	e73a      	b.n	8100eae <__mulsc3+0xe6>
 8101038:	ee10 3a90 	vmov	r3, s1
 810103c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8101074 <__mulsc3+0x2ac>
 8101040:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8101078 <__mulsc3+0x2b0>
 8101044:	2b00      	cmp	r3, #0
 8101046:	bfb4      	ite	lt
 8101048:	eef0 0a67 	vmovlt.f32	s1, s15
 810104c:	eef0 0a47 	vmovge.f32	s1, s14
 8101050:	e727      	b.n	8100ea2 <__mulsc3+0xda>
 8101052:	ee10 3a10 	vmov	r3, s0
 8101056:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8101074 <__mulsc3+0x2ac>
 810105a:	eddf 7a07 	vldr	s15, [pc, #28]	; 8101078 <__mulsc3+0x2b0>
 810105e:	2b00      	cmp	r3, #0
 8101060:	bfb4      	ite	lt
 8101062:	eeb0 0a67 	vmovlt.f32	s0, s15
 8101066:	eeb0 0a47 	vmovge.f32	s0, s14
 810106a:	e714      	b.n	8100e96 <__mulsc3+0xce>
 810106c:	7f7fffff 	.word	0x7f7fffff
 8101070:	7f800000 	.word	0x7f800000
 8101074:	00000000 	.word	0x00000000
 8101078:	80000000 	.word	0x80000000

0810107c <__aeabi_d2lz>:
 810107c:	b538      	push	{r3, r4, r5, lr}
 810107e:	2200      	movs	r2, #0
 8101080:	2300      	movs	r3, #0
 8101082:	4604      	mov	r4, r0
 8101084:	460d      	mov	r5, r1
 8101086:	f7ff fdb1 	bl	8100bec <__aeabi_dcmplt>
 810108a:	b928      	cbnz	r0, 8101098 <__aeabi_d2lz+0x1c>
 810108c:	4620      	mov	r0, r4
 810108e:	4629      	mov	r1, r5
 8101090:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8101094:	f000 b80a 	b.w	81010ac <__aeabi_d2ulz>
 8101098:	4620      	mov	r0, r4
 810109a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 810109e:	f000 f805 	bl	81010ac <__aeabi_d2ulz>
 81010a2:	4240      	negs	r0, r0
 81010a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81010a8:	bd38      	pop	{r3, r4, r5, pc}
 81010aa:	bf00      	nop

081010ac <__aeabi_d2ulz>:
 81010ac:	b5d0      	push	{r4, r6, r7, lr}
 81010ae:	4b0c      	ldr	r3, [pc, #48]	; (81010e0 <__aeabi_d2ulz+0x34>)
 81010b0:	2200      	movs	r2, #0
 81010b2:	4606      	mov	r6, r0
 81010b4:	460f      	mov	r7, r1
 81010b6:	f7ff fb27 	bl	8100708 <__aeabi_dmul>
 81010ba:	f7ff fdfd 	bl	8100cb8 <__aeabi_d2uiz>
 81010be:	4604      	mov	r4, r0
 81010c0:	f7ff faa8 	bl	8100614 <__aeabi_ui2d>
 81010c4:	4b07      	ldr	r3, [pc, #28]	; (81010e4 <__aeabi_d2ulz+0x38>)
 81010c6:	2200      	movs	r2, #0
 81010c8:	f7ff fb1e 	bl	8100708 <__aeabi_dmul>
 81010cc:	4602      	mov	r2, r0
 81010ce:	460b      	mov	r3, r1
 81010d0:	4630      	mov	r0, r6
 81010d2:	4639      	mov	r1, r7
 81010d4:	f7ff f960 	bl	8100398 <__aeabi_dsub>
 81010d8:	f7ff fdee 	bl	8100cb8 <__aeabi_d2uiz>
 81010dc:	4621      	mov	r1, r4
 81010de:	bdd0      	pop	{r4, r6, r7, pc}
 81010e0:	3df00000 	.word	0x3df00000
 81010e4:	41f00000 	.word	0x41f00000

081010e8 <__udivmoddi4>:
 81010e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81010ec:	9d08      	ldr	r5, [sp, #32]
 81010ee:	4604      	mov	r4, r0
 81010f0:	468c      	mov	ip, r1
 81010f2:	2b00      	cmp	r3, #0
 81010f4:	f040 8083 	bne.w	81011fe <__udivmoddi4+0x116>
 81010f8:	428a      	cmp	r2, r1
 81010fa:	4617      	mov	r7, r2
 81010fc:	d947      	bls.n	810118e <__udivmoddi4+0xa6>
 81010fe:	fab2 f282 	clz	r2, r2
 8101102:	b142      	cbz	r2, 8101116 <__udivmoddi4+0x2e>
 8101104:	f1c2 0020 	rsb	r0, r2, #32
 8101108:	fa24 f000 	lsr.w	r0, r4, r0
 810110c:	4091      	lsls	r1, r2
 810110e:	4097      	lsls	r7, r2
 8101110:	ea40 0c01 	orr.w	ip, r0, r1
 8101114:	4094      	lsls	r4, r2
 8101116:	ea4f 4817 	mov.w	r8, r7, lsr #16
 810111a:	0c23      	lsrs	r3, r4, #16
 810111c:	fbbc f6f8 	udiv	r6, ip, r8
 8101120:	fa1f fe87 	uxth.w	lr, r7
 8101124:	fb08 c116 	mls	r1, r8, r6, ip
 8101128:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810112c:	fb06 f10e 	mul.w	r1, r6, lr
 8101130:	4299      	cmp	r1, r3
 8101132:	d909      	bls.n	8101148 <__udivmoddi4+0x60>
 8101134:	18fb      	adds	r3, r7, r3
 8101136:	f106 30ff 	add.w	r0, r6, #4294967295
 810113a:	f080 8119 	bcs.w	8101370 <__udivmoddi4+0x288>
 810113e:	4299      	cmp	r1, r3
 8101140:	f240 8116 	bls.w	8101370 <__udivmoddi4+0x288>
 8101144:	3e02      	subs	r6, #2
 8101146:	443b      	add	r3, r7
 8101148:	1a5b      	subs	r3, r3, r1
 810114a:	b2a4      	uxth	r4, r4
 810114c:	fbb3 f0f8 	udiv	r0, r3, r8
 8101150:	fb08 3310 	mls	r3, r8, r0, r3
 8101154:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8101158:	fb00 fe0e 	mul.w	lr, r0, lr
 810115c:	45a6      	cmp	lr, r4
 810115e:	d909      	bls.n	8101174 <__udivmoddi4+0x8c>
 8101160:	193c      	adds	r4, r7, r4
 8101162:	f100 33ff 	add.w	r3, r0, #4294967295
 8101166:	f080 8105 	bcs.w	8101374 <__udivmoddi4+0x28c>
 810116a:	45a6      	cmp	lr, r4
 810116c:	f240 8102 	bls.w	8101374 <__udivmoddi4+0x28c>
 8101170:	3802      	subs	r0, #2
 8101172:	443c      	add	r4, r7
 8101174:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8101178:	eba4 040e 	sub.w	r4, r4, lr
 810117c:	2600      	movs	r6, #0
 810117e:	b11d      	cbz	r5, 8101188 <__udivmoddi4+0xa0>
 8101180:	40d4      	lsrs	r4, r2
 8101182:	2300      	movs	r3, #0
 8101184:	e9c5 4300 	strd	r4, r3, [r5]
 8101188:	4631      	mov	r1, r6
 810118a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810118e:	b902      	cbnz	r2, 8101192 <__udivmoddi4+0xaa>
 8101190:	deff      	udf	#255	; 0xff
 8101192:	fab2 f282 	clz	r2, r2
 8101196:	2a00      	cmp	r2, #0
 8101198:	d150      	bne.n	810123c <__udivmoddi4+0x154>
 810119a:	1bcb      	subs	r3, r1, r7
 810119c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 81011a0:	fa1f f887 	uxth.w	r8, r7
 81011a4:	2601      	movs	r6, #1
 81011a6:	fbb3 fcfe 	udiv	ip, r3, lr
 81011aa:	0c21      	lsrs	r1, r4, #16
 81011ac:	fb0e 331c 	mls	r3, lr, ip, r3
 81011b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81011b4:	fb08 f30c 	mul.w	r3, r8, ip
 81011b8:	428b      	cmp	r3, r1
 81011ba:	d907      	bls.n	81011cc <__udivmoddi4+0xe4>
 81011bc:	1879      	adds	r1, r7, r1
 81011be:	f10c 30ff 	add.w	r0, ip, #4294967295
 81011c2:	d202      	bcs.n	81011ca <__udivmoddi4+0xe2>
 81011c4:	428b      	cmp	r3, r1
 81011c6:	f200 80e9 	bhi.w	810139c <__udivmoddi4+0x2b4>
 81011ca:	4684      	mov	ip, r0
 81011cc:	1ac9      	subs	r1, r1, r3
 81011ce:	b2a3      	uxth	r3, r4
 81011d0:	fbb1 f0fe 	udiv	r0, r1, lr
 81011d4:	fb0e 1110 	mls	r1, lr, r0, r1
 81011d8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 81011dc:	fb08 f800 	mul.w	r8, r8, r0
 81011e0:	45a0      	cmp	r8, r4
 81011e2:	d907      	bls.n	81011f4 <__udivmoddi4+0x10c>
 81011e4:	193c      	adds	r4, r7, r4
 81011e6:	f100 33ff 	add.w	r3, r0, #4294967295
 81011ea:	d202      	bcs.n	81011f2 <__udivmoddi4+0x10a>
 81011ec:	45a0      	cmp	r8, r4
 81011ee:	f200 80d9 	bhi.w	81013a4 <__udivmoddi4+0x2bc>
 81011f2:	4618      	mov	r0, r3
 81011f4:	eba4 0408 	sub.w	r4, r4, r8
 81011f8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 81011fc:	e7bf      	b.n	810117e <__udivmoddi4+0x96>
 81011fe:	428b      	cmp	r3, r1
 8101200:	d909      	bls.n	8101216 <__udivmoddi4+0x12e>
 8101202:	2d00      	cmp	r5, #0
 8101204:	f000 80b1 	beq.w	810136a <__udivmoddi4+0x282>
 8101208:	2600      	movs	r6, #0
 810120a:	e9c5 0100 	strd	r0, r1, [r5]
 810120e:	4630      	mov	r0, r6
 8101210:	4631      	mov	r1, r6
 8101212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8101216:	fab3 f683 	clz	r6, r3
 810121a:	2e00      	cmp	r6, #0
 810121c:	d14a      	bne.n	81012b4 <__udivmoddi4+0x1cc>
 810121e:	428b      	cmp	r3, r1
 8101220:	d302      	bcc.n	8101228 <__udivmoddi4+0x140>
 8101222:	4282      	cmp	r2, r0
 8101224:	f200 80b8 	bhi.w	8101398 <__udivmoddi4+0x2b0>
 8101228:	1a84      	subs	r4, r0, r2
 810122a:	eb61 0103 	sbc.w	r1, r1, r3
 810122e:	2001      	movs	r0, #1
 8101230:	468c      	mov	ip, r1
 8101232:	2d00      	cmp	r5, #0
 8101234:	d0a8      	beq.n	8101188 <__udivmoddi4+0xa0>
 8101236:	e9c5 4c00 	strd	r4, ip, [r5]
 810123a:	e7a5      	b.n	8101188 <__udivmoddi4+0xa0>
 810123c:	f1c2 0320 	rsb	r3, r2, #32
 8101240:	fa20 f603 	lsr.w	r6, r0, r3
 8101244:	4097      	lsls	r7, r2
 8101246:	fa01 f002 	lsl.w	r0, r1, r2
 810124a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 810124e:	40d9      	lsrs	r1, r3
 8101250:	4330      	orrs	r0, r6
 8101252:	0c03      	lsrs	r3, r0, #16
 8101254:	fbb1 f6fe 	udiv	r6, r1, lr
 8101258:	fa1f f887 	uxth.w	r8, r7
 810125c:	fb0e 1116 	mls	r1, lr, r6, r1
 8101260:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8101264:	fb06 f108 	mul.w	r1, r6, r8
 8101268:	4299      	cmp	r1, r3
 810126a:	fa04 f402 	lsl.w	r4, r4, r2
 810126e:	d909      	bls.n	8101284 <__udivmoddi4+0x19c>
 8101270:	18fb      	adds	r3, r7, r3
 8101272:	f106 3cff 	add.w	ip, r6, #4294967295
 8101276:	f080 808d 	bcs.w	8101394 <__udivmoddi4+0x2ac>
 810127a:	4299      	cmp	r1, r3
 810127c:	f240 808a 	bls.w	8101394 <__udivmoddi4+0x2ac>
 8101280:	3e02      	subs	r6, #2
 8101282:	443b      	add	r3, r7
 8101284:	1a5b      	subs	r3, r3, r1
 8101286:	b281      	uxth	r1, r0
 8101288:	fbb3 f0fe 	udiv	r0, r3, lr
 810128c:	fb0e 3310 	mls	r3, lr, r0, r3
 8101290:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8101294:	fb00 f308 	mul.w	r3, r0, r8
 8101298:	428b      	cmp	r3, r1
 810129a:	d907      	bls.n	81012ac <__udivmoddi4+0x1c4>
 810129c:	1879      	adds	r1, r7, r1
 810129e:	f100 3cff 	add.w	ip, r0, #4294967295
 81012a2:	d273      	bcs.n	810138c <__udivmoddi4+0x2a4>
 81012a4:	428b      	cmp	r3, r1
 81012a6:	d971      	bls.n	810138c <__udivmoddi4+0x2a4>
 81012a8:	3802      	subs	r0, #2
 81012aa:	4439      	add	r1, r7
 81012ac:	1acb      	subs	r3, r1, r3
 81012ae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 81012b2:	e778      	b.n	81011a6 <__udivmoddi4+0xbe>
 81012b4:	f1c6 0c20 	rsb	ip, r6, #32
 81012b8:	fa03 f406 	lsl.w	r4, r3, r6
 81012bc:	fa22 f30c 	lsr.w	r3, r2, ip
 81012c0:	431c      	orrs	r4, r3
 81012c2:	fa20 f70c 	lsr.w	r7, r0, ip
 81012c6:	fa01 f306 	lsl.w	r3, r1, r6
 81012ca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 81012ce:	fa21 f10c 	lsr.w	r1, r1, ip
 81012d2:	431f      	orrs	r7, r3
 81012d4:	0c3b      	lsrs	r3, r7, #16
 81012d6:	fbb1 f9fe 	udiv	r9, r1, lr
 81012da:	fa1f f884 	uxth.w	r8, r4
 81012de:	fb0e 1119 	mls	r1, lr, r9, r1
 81012e2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 81012e6:	fb09 fa08 	mul.w	sl, r9, r8
 81012ea:	458a      	cmp	sl, r1
 81012ec:	fa02 f206 	lsl.w	r2, r2, r6
 81012f0:	fa00 f306 	lsl.w	r3, r0, r6
 81012f4:	d908      	bls.n	8101308 <__udivmoddi4+0x220>
 81012f6:	1861      	adds	r1, r4, r1
 81012f8:	f109 30ff 	add.w	r0, r9, #4294967295
 81012fc:	d248      	bcs.n	8101390 <__udivmoddi4+0x2a8>
 81012fe:	458a      	cmp	sl, r1
 8101300:	d946      	bls.n	8101390 <__udivmoddi4+0x2a8>
 8101302:	f1a9 0902 	sub.w	r9, r9, #2
 8101306:	4421      	add	r1, r4
 8101308:	eba1 010a 	sub.w	r1, r1, sl
 810130c:	b2bf      	uxth	r7, r7
 810130e:	fbb1 f0fe 	udiv	r0, r1, lr
 8101312:	fb0e 1110 	mls	r1, lr, r0, r1
 8101316:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 810131a:	fb00 f808 	mul.w	r8, r0, r8
 810131e:	45b8      	cmp	r8, r7
 8101320:	d907      	bls.n	8101332 <__udivmoddi4+0x24a>
 8101322:	19e7      	adds	r7, r4, r7
 8101324:	f100 31ff 	add.w	r1, r0, #4294967295
 8101328:	d22e      	bcs.n	8101388 <__udivmoddi4+0x2a0>
 810132a:	45b8      	cmp	r8, r7
 810132c:	d92c      	bls.n	8101388 <__udivmoddi4+0x2a0>
 810132e:	3802      	subs	r0, #2
 8101330:	4427      	add	r7, r4
 8101332:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8101336:	eba7 0708 	sub.w	r7, r7, r8
 810133a:	fba0 8902 	umull	r8, r9, r0, r2
 810133e:	454f      	cmp	r7, r9
 8101340:	46c6      	mov	lr, r8
 8101342:	4649      	mov	r1, r9
 8101344:	d31a      	bcc.n	810137c <__udivmoddi4+0x294>
 8101346:	d017      	beq.n	8101378 <__udivmoddi4+0x290>
 8101348:	b15d      	cbz	r5, 8101362 <__udivmoddi4+0x27a>
 810134a:	ebb3 020e 	subs.w	r2, r3, lr
 810134e:	eb67 0701 	sbc.w	r7, r7, r1
 8101352:	fa07 fc0c 	lsl.w	ip, r7, ip
 8101356:	40f2      	lsrs	r2, r6
 8101358:	ea4c 0202 	orr.w	r2, ip, r2
 810135c:	40f7      	lsrs	r7, r6
 810135e:	e9c5 2700 	strd	r2, r7, [r5]
 8101362:	2600      	movs	r6, #0
 8101364:	4631      	mov	r1, r6
 8101366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810136a:	462e      	mov	r6, r5
 810136c:	4628      	mov	r0, r5
 810136e:	e70b      	b.n	8101188 <__udivmoddi4+0xa0>
 8101370:	4606      	mov	r6, r0
 8101372:	e6e9      	b.n	8101148 <__udivmoddi4+0x60>
 8101374:	4618      	mov	r0, r3
 8101376:	e6fd      	b.n	8101174 <__udivmoddi4+0x8c>
 8101378:	4543      	cmp	r3, r8
 810137a:	d2e5      	bcs.n	8101348 <__udivmoddi4+0x260>
 810137c:	ebb8 0e02 	subs.w	lr, r8, r2
 8101380:	eb69 0104 	sbc.w	r1, r9, r4
 8101384:	3801      	subs	r0, #1
 8101386:	e7df      	b.n	8101348 <__udivmoddi4+0x260>
 8101388:	4608      	mov	r0, r1
 810138a:	e7d2      	b.n	8101332 <__udivmoddi4+0x24a>
 810138c:	4660      	mov	r0, ip
 810138e:	e78d      	b.n	81012ac <__udivmoddi4+0x1c4>
 8101390:	4681      	mov	r9, r0
 8101392:	e7b9      	b.n	8101308 <__udivmoddi4+0x220>
 8101394:	4666      	mov	r6, ip
 8101396:	e775      	b.n	8101284 <__udivmoddi4+0x19c>
 8101398:	4630      	mov	r0, r6
 810139a:	e74a      	b.n	8101232 <__udivmoddi4+0x14a>
 810139c:	f1ac 0c02 	sub.w	ip, ip, #2
 81013a0:	4439      	add	r1, r7
 81013a2:	e713      	b.n	81011cc <__udivmoddi4+0xe4>
 81013a4:	3802      	subs	r0, #2
 81013a6:	443c      	add	r4, r7
 81013a8:	e724      	b.n	81011f4 <__udivmoddi4+0x10c>
 81013aa:	bf00      	nop

081013ac <__aeabi_idiv0>:
 81013ac:	4770      	bx	lr
 81013ae:	bf00      	nop

081013b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81013b0:	b480      	push	{r7}
 81013b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81013b4:	4b0b      	ldr	r3, [pc, #44]	; (81013e4 <SystemInit+0x34>)
 81013b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81013ba:	4a0a      	ldr	r2, [pc, #40]	; (81013e4 <SystemInit+0x34>)
 81013bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81013c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81013c4:	4b07      	ldr	r3, [pc, #28]	; (81013e4 <SystemInit+0x34>)
 81013c6:	691b      	ldr	r3, [r3, #16]
 81013c8:	4a06      	ldr	r2, [pc, #24]	; (81013e4 <SystemInit+0x34>)
 81013ca:	f043 0310 	orr.w	r3, r3, #16
 81013ce:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 81013d0:	4b04      	ldr	r3, [pc, #16]	; (81013e4 <SystemInit+0x34>)
 81013d2:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 81013d6:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 81013d8:	bf00      	nop
 81013da:	46bd      	mov	sp, r7
 81013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013e0:	4770      	bx	lr
 81013e2:	bf00      	nop
 81013e4:	e000ed00 	.word	0xe000ed00

081013e8 <ADE9000_Setup>:
#include "main.h"

int8_t flag_read = 0;
int8_t flag_trigger = 0;

void ADE9000_Setup(){
 81013e8:	b580      	push	{r7, lr}
 81013ea:	b082      	sub	sp, #8
 81013ec:	af00      	add	r7, sp, #0
	uint32_t value_reg_32;
	uint16_t value_reg_16;

	// ADDR_PGA_GAIN
	value_reg_16 = 0x0000; //gain all channel 1
 81013ee:	2300      	movs	r3, #0
 81013f0:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_PGA_GAIN,value_reg_16);
 81013f2:	88fb      	ldrh	r3, [r7, #6]
 81013f4:	4619      	mov	r1, r3
 81013f6:	f240 40b9 	movw	r0, #1209	; 0x4b9
 81013fa:	f000 f907 	bl	810160c <ADE9000_SPI_Write_16>

	//CONFIG2
	value_reg_16 = 	0x0C00;			//Default High pass corner frequency of 1.25Hz
 81013fe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101402:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_CONFIG2,value_reg_16);
 8101404:	88fb      	ldrh	r3, [r7, #6]
 8101406:	4619      	mov	r1, r3
 8101408:	f240 40af 	movw	r0, #1199	; 0x4af
 810140c:	f000 f8fe 	bl	810160c <ADE9000_SPI_Write_16>

	//CONFIG1
	//EXT_REF off
	value_reg_16 = 0x000000;
 8101410:	2300      	movs	r3, #0
 8101412:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_CONFIG1,value_reg_16);
 8101414:	88fb      	ldrh	r3, [r7, #6]
 8101416:	4619      	mov	r1, r3
 8101418:	f240 4081 	movw	r0, #1153	; 0x481
 810141c:	f000 f8f6 	bl	810160c <ADE9000_SPI_Write_16>

	//ACCMODE
	value_reg_16= 0x0000;			//3P4W Wye configuration
 8101420:	2300      	movs	r3, #0
 8101422:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_ACCMODE,value_reg_16);
 8101424:	88fb      	ldrh	r3, [r7, #6]
 8101426:	4619      	mov	r1, r3
 8101428:	f240 4092 	movw	r0, #1170	; 0x492
 810142c:	f000 f8ee 	bl	810160c <ADE9000_SPI_Write_16>

	//WFB_CFG
	value_reg_16 = 0x0000;
 8101430:	2300      	movs	r3, #0
 8101432:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = value_reg_16 | (WF_IN_EN<<12);
	value_reg_16 = value_reg_16 | (WF_SRC<<8);
 8101434:	88fb      	ldrh	r3, [r7, #6]
 8101436:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 810143a:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = value_reg_16 | (WF_MODE<<6);
 810143c:	88fb      	ldrh	r3, [r7, #6]
 810143e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8101442:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = value_reg_16 | (WF_CAP_SEL<<5);
 8101444:	88fb      	ldrh	r3, [r7, #6]
 8101446:	f043 0320 	orr.w	r3, r3, #32
 810144a:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = value_reg_16 | BURST_CHAN;
 810144c:	88fb      	ldrh	r3, [r7, #6]
 810144e:	f043 0308 	orr.w	r3, r3, #8
 8101452:	80fb      	strh	r3, [r7, #6]

	ADE9000_SPI_Write_16(ADDR_WFB_CFG ,value_reg_16);
 8101454:	88fb      	ldrh	r3, [r7, #6]
 8101456:	4619      	mov	r1, r3
 8101458:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 810145c:	f000 f8d6 	bl	810160c <ADE9000_SPI_Write_16>

	//WFB_PG_IRQEN
	// 1 bit per pagina: pag15-pag0
	//fa PageFULL in STATUS0
	value_reg_16 = 0x8080; //page 15, page 7 (metà)
 8101460:	f248 0380 	movw	r3, #32896	; 0x8080
 8101464:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_WFB_PG_IRQEN,value_reg_16);
 8101466:	88fb      	ldrh	r3, [r7, #6]
 8101468:	4619      	mov	r1, r3
 810146a:	f240 40a1 	movw	r0, #1185	; 0x4a1
 810146e:	f000 f8cd 	bl	810160c <ADE9000_SPI_Write_16>

	//ADDR_MASK0
	//IRQ0 per full page (bit 17)
	//quando una delle pagine settate è piena
	value_reg_32 = 0x00020000;
 8101472:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8101476:	603b      	str	r3, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_MASK0,value_reg_32);
 8101478:	6839      	ldr	r1, [r7, #0]
 810147a:	f240 4005 	movw	r0, #1029	; 0x405
 810147e:	f000 f8f9 	bl	8101674 <ADE9000_SPI_Write_32>
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_MASK0);
 8101482:	f240 4005 	movw	r0, #1029	; 0x405
 8101486:	f000 f885 	bl	8101594 <ADE9000_SPI_Read_32>
 810148a:	6038      	str	r0, [r7, #0]

	//ADDR_MASK1
	//disable all int
	value_reg_32 = 0x00000000;
 810148c:	2300      	movs	r3, #0
 810148e:	603b      	str	r3, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_MASK1,value_reg_32);
 8101490:	6839      	ldr	r1, [r7, #0]
 8101492:	f240 4006 	movw	r0, #1030	; 0x406
 8101496:	f000 f8ed 	bl	8101674 <ADE9000_SPI_Write_32>
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_MASK1);
 810149a:	f240 4006 	movw	r0, #1030	; 0x406
 810149e:	f000 f879 	bl	8101594 <ADE9000_SPI_Read_32>
 81014a2:	6038      	str	r0, [r7, #0]

	//Interrupt problem (solution???)
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_STATUS0);
 81014a4:	f240 4002 	movw	r0, #1026	; 0x402
 81014a8:	f000 f874 	bl	8101594 <ADE9000_SPI_Read_32>
 81014ac:	6038      	str	r0, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_STATUS0,value_reg_32);
 81014ae:	6839      	ldr	r1, [r7, #0]
 81014b0:	f240 4002 	movw	r0, #1026	; 0x402
 81014b4:	f000 f8de 	bl	8101674 <ADE9000_SPI_Write_32>
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_STATUS0);
 81014b8:	f240 4002 	movw	r0, #1026	; 0x402
 81014bc:	f000 f86a 	bl	8101594 <ADE9000_SPI_Read_32>
 81014c0:	6038      	str	r0, [r7, #0]

	//ADDR_RUN
	//Start ADE9000 measurement
	value_reg_16 = 0x0001;
 81014c2:	2301      	movs	r3, #1
 81014c4:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_RUN, value_reg_16);
 81014c6:	88fb      	ldrh	r3, [r7, #6]
 81014c8:	4619      	mov	r1, r3
 81014ca:	f44f 6090 	mov.w	r0, #1152	; 0x480
 81014ce:	f000 f89d 	bl	810160c <ADE9000_SPI_Write_16>

	//Interrupt problem (solution???)
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_STATUS0);
 81014d2:	f240 4002 	movw	r0, #1026	; 0x402
 81014d6:	f000 f85d 	bl	8101594 <ADE9000_SPI_Read_32>
 81014da:	6038      	str	r0, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_STATUS0,value_reg_32);
 81014dc:	6839      	ldr	r1, [r7, #0]
 81014de:	f240 4002 	movw	r0, #1026	; 0x402
 81014e2:	f000 f8c7 	bl	8101674 <ADE9000_SPI_Write_32>
}
 81014e6:	bf00      	nop
 81014e8:	3708      	adds	r7, #8
 81014ea:	46bd      	mov	sp, r7
 81014ec:	bd80      	pop	{r7, pc}
	...

081014f0 <ADE9000_Power>:

//power-on sequence
void ADE9000_Power(void){
 81014f0:	b580      	push	{r7, lr}
 81014f2:	af00      	add	r7, sp, #0
	//PM1 pin
	//PM1 e PM0 for power mode (PM1=0 for normal mode)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 81014f4:	2200      	movs	r2, #0
 81014f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 81014fa:	480c      	ldr	r0, [pc, #48]	; (810152c <ADE9000_Power+0x3c>)
 81014fc:	f002 f840 	bl	8103580 <HAL_GPIO_WritePin>

	//RESET pin (è !reset)
	//reset
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 8101500:	2200      	movs	r2, #0
 8101502:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8101506:	4809      	ldr	r0, [pc, #36]	; (810152c <ADE9000_Power+0x3c>)
 8101508:	f002 f83a 	bl	8103580 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 810150c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8101510:	f001 fd3e 	bl	8102f90 <HAL_Delay>
    //no reset
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 8101514:	2201      	movs	r2, #1
 8101516:	f44f 6100 	mov.w	r1, #2048	; 0x800
 810151a:	4804      	ldr	r0, [pc, #16]	; (810152c <ADE9000_Power+0x3c>)
 810151c:	f002 f830 	bl	8103580 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8101520:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8101524:	f001 fd34 	bl	8102f90 <HAL_Delay>
    } while ((value_reg_32 & 0x00010000)==0);
    //Clear IRQ1
    value_reg_32 = value_reg_32 & 0x00010000;
    ADE9000_SPI_Write_32(ADDR_STATUS1,value_reg_32);
    */
}
 8101528:	bf00      	nop
 810152a:	bd80      	pop	{r7, pc}
 810152c:	58021000 	.word	0x58021000

08101530 <ADE9000_SPI_Read_16>:

uint16_t ADE9000_SPI_Read_16(uint16_t Address){
 8101530:	b580      	push	{r7, lr}
 8101532:	b084      	sub	sp, #16
 8101534:	af00      	add	r7, sp, #0
 8101536:	4603      	mov	r3, r0
 8101538:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_16 addr;
	HAL_StatusTypeDef ret;

	//Address for read
	// addr|R/W(1/0)|000
	addr.data_16 = (((Address <<4) & 0xFFF0)+8);
 810153a:	88fb      	ldrh	r3, [r7, #6]
 810153c:	011b      	lsls	r3, r3, #4
 810153e:	b29b      	uxth	r3, r3
 8101540:	3308      	adds	r3, #8
 8101542:	b29b      	uxth	r3, r3
 8101544:	813b      	strh	r3, [r7, #8]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8101546:	2200      	movs	r2, #0
 8101548:	f44f 7100 	mov.w	r1, #512	; 0x200
 810154c:	480f      	ldr	r0, [pc, #60]	; (810158c <ADE9000_SPI_Read_16+0x5c>)
 810154e:	f002 f817 	bl	8103580 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi1,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8101552:	f107 0108 	add.w	r1, r7, #8
 8101556:	2364      	movs	r3, #100	; 0x64
 8101558:	2201      	movs	r2, #1
 810155a:	480d      	ldr	r0, [pc, #52]	; (8101590 <ADE9000_SPI_Read_16+0x60>)
 810155c:	f003 ff1e 	bl	810539c <HAL_SPI_Transmit>
 8101560:	4603      	mov	r3, r0
 8101562:	73fb      	strb	r3, [r7, #15]

	//Receive data
	ret = HAL_SPI_Receive(&hspi1,data.data_8,SIZE_16,TIMEOUT_SPI);
 8101564:	f107 010c 	add.w	r1, r7, #12
 8101568:	2364      	movs	r3, #100	; 0x64
 810156a:	2201      	movs	r2, #1
 810156c:	4808      	ldr	r0, [pc, #32]	; (8101590 <ADE9000_SPI_Read_16+0x60>)
 810156e:	f004 f903 	bl	8105778 <HAL_SPI_Receive>
 8101572:	4603      	mov	r3, r0
 8101574:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 8101576:	2201      	movs	r2, #1
 8101578:	f44f 7100 	mov.w	r1, #512	; 0x200
 810157c:	4803      	ldr	r0, [pc, #12]	; (810158c <ADE9000_SPI_Read_16+0x5c>)
 810157e:	f001 ffff 	bl	8103580 <HAL_GPIO_WritePin>

	return data.data_16;
 8101582:	89bb      	ldrh	r3, [r7, #12]
}
 8101584:	4618      	mov	r0, r3
 8101586:	3710      	adds	r7, #16
 8101588:	46bd      	mov	sp, r7
 810158a:	bd80      	pop	{r7, pc}
 810158c:	58021800 	.word	0x58021800
 8101590:	10020478 	.word	0x10020478

08101594 <ADE9000_SPI_Read_32>:


uint32_t ADE9000_SPI_Read_32(uint16_t Address){
 8101594:	b580      	push	{r7, lr}
 8101596:	b086      	sub	sp, #24
 8101598:	af00      	add	r7, sp, #0
 810159a:	4603      	mov	r3, r0
 810159c:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_16 addr;
	HAL_StatusTypeDef ret;

	//Address for read
	// addr|R/W(1/0)|000
	addr.data_16 = (((Address <<4) & 0xFFF0)+8);
 810159e:	88fb      	ldrh	r3, [r7, #6]
 81015a0:	011b      	lsls	r3, r3, #4
 81015a2:	b29b      	uxth	r3, r3
 81015a4:	3308      	adds	r3, #8
 81015a6:	b29b      	uxth	r3, r3
 81015a8:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 81015aa:	2200      	movs	r2, #0
 81015ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 81015b0:	4814      	ldr	r0, [pc, #80]	; (8101604 <ADE9000_SPI_Read_32+0x70>)
 81015b2:	f001 ffe5 	bl	8103580 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi1,addr.data_8,SIZE_16,TIMEOUT_SPI);
 81015b6:	f107 010c 	add.w	r1, r7, #12
 81015ba:	2364      	movs	r3, #100	; 0x64
 81015bc:	2201      	movs	r2, #1
 81015be:	4812      	ldr	r0, [pc, #72]	; (8101608 <ADE9000_SPI_Read_32+0x74>)
 81015c0:	f003 feec 	bl	810539c <HAL_SPI_Transmit>
 81015c4:	4603      	mov	r3, r0
 81015c6:	75fb      	strb	r3, [r7, #23]

	//Receive data
	ret = HAL_SPI_Receive(&hspi1,data.data_8 + 2,SIZE_16,TIMEOUT_SPI);
 81015c8:	f107 0110 	add.w	r1, r7, #16
 81015cc:	3102      	adds	r1, #2
 81015ce:	2364      	movs	r3, #100	; 0x64
 81015d0:	2201      	movs	r2, #1
 81015d2:	480d      	ldr	r0, [pc, #52]	; (8101608 <ADE9000_SPI_Read_32+0x74>)
 81015d4:	f004 f8d0 	bl	8105778 <HAL_SPI_Receive>
 81015d8:	4603      	mov	r3, r0
 81015da:	75fb      	strb	r3, [r7, #23]
	ret = HAL_SPI_Receive(&hspi1,data.data_8,SIZE_16,TIMEOUT_SPI);
 81015dc:	f107 0110 	add.w	r1, r7, #16
 81015e0:	2364      	movs	r3, #100	; 0x64
 81015e2:	2201      	movs	r2, #1
 81015e4:	4808      	ldr	r0, [pc, #32]	; (8101608 <ADE9000_SPI_Read_32+0x74>)
 81015e6:	f004 f8c7 	bl	8105778 <HAL_SPI_Receive>
 81015ea:	4603      	mov	r3, r0
 81015ec:	75fb      	strb	r3, [r7, #23]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 81015ee:	2201      	movs	r2, #1
 81015f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 81015f4:	4803      	ldr	r0, [pc, #12]	; (8101604 <ADE9000_SPI_Read_32+0x70>)
 81015f6:	f001 ffc3 	bl	8103580 <HAL_GPIO_WritePin>

	return data.data_32;
 81015fa:	693b      	ldr	r3, [r7, #16]
}
 81015fc:	4618      	mov	r0, r3
 81015fe:	3718      	adds	r7, #24
 8101600:	46bd      	mov	sp, r7
 8101602:	bd80      	pop	{r7, pc}
 8101604:	58021800 	.word	0x58021800
 8101608:	10020478 	.word	0x10020478

0810160c <ADE9000_SPI_Write_16>:

void ADE9000_SPI_Write_16(uint16_t Address, uint16_t Data){
 810160c:	b580      	push	{r7, lr}
 810160e:	b084      	sub	sp, #16
 8101610:	af00      	add	r7, sp, #0
 8101612:	4603      	mov	r3, r0
 8101614:	460a      	mov	r2, r1
 8101616:	80fb      	strh	r3, [r7, #6]
 8101618:	4613      	mov	r3, r2
 810161a:	80bb      	strh	r3, [r7, #4]
	union ADE_DATA_16 data;
	HAL_StatusTypeDef ret;

	//Address for write
	// addr|R/W(1/0)|000
	addr.data_16 = ((Address <<4) & 0xFFF0);
 810161c:	88fb      	ldrh	r3, [r7, #6]
 810161e:	011b      	lsls	r3, r3, #4
 8101620:	b29b      	uxth	r3, r3
 8101622:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8101624:	2200      	movs	r2, #0
 8101626:	f44f 7100 	mov.w	r1, #512	; 0x200
 810162a:	4810      	ldr	r0, [pc, #64]	; (810166c <ADE9000_SPI_Write_16+0x60>)
 810162c:	f001 ffa8 	bl	8103580 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi1,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8101630:	f107 010c 	add.w	r1, r7, #12
 8101634:	2364      	movs	r3, #100	; 0x64
 8101636:	2201      	movs	r2, #1
 8101638:	480d      	ldr	r0, [pc, #52]	; (8101670 <ADE9000_SPI_Write_16+0x64>)
 810163a:	f003 feaf 	bl	810539c <HAL_SPI_Transmit>
 810163e:	4603      	mov	r3, r0
 8101640:	73fb      	strb	r3, [r7, #15]

	//Send data
	data.data_16 = Data;
 8101642:	88bb      	ldrh	r3, [r7, #4]
 8101644:	813b      	strh	r3, [r7, #8]
	ret = HAL_SPI_Transmit(&hspi1,data.data_8,SIZE_16,TIMEOUT_SPI);
 8101646:	f107 0108 	add.w	r1, r7, #8
 810164a:	2364      	movs	r3, #100	; 0x64
 810164c:	2201      	movs	r2, #1
 810164e:	4808      	ldr	r0, [pc, #32]	; (8101670 <ADE9000_SPI_Write_16+0x64>)
 8101650:	f003 fea4 	bl	810539c <HAL_SPI_Transmit>
 8101654:	4603      	mov	r3, r0
 8101656:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 8101658:	2201      	movs	r2, #1
 810165a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810165e:	4803      	ldr	r0, [pc, #12]	; (810166c <ADE9000_SPI_Write_16+0x60>)
 8101660:	f001 ff8e 	bl	8103580 <HAL_GPIO_WritePin>

}
 8101664:	bf00      	nop
 8101666:	3710      	adds	r7, #16
 8101668:	46bd      	mov	sp, r7
 810166a:	bd80      	pop	{r7, pc}
 810166c:	58021800 	.word	0x58021800
 8101670:	10020478 	.word	0x10020478

08101674 <ADE9000_SPI_Write_32>:

void ADE9000_SPI_Write_32(uint16_t Address, uint32_t Data){
 8101674:	b580      	push	{r7, lr}
 8101676:	b084      	sub	sp, #16
 8101678:	af00      	add	r7, sp, #0
 810167a:	4603      	mov	r3, r0
 810167c:	6039      	str	r1, [r7, #0]
 810167e:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_32 data;
	HAL_StatusTypeDef ret;

	//Address for write
	// addr|R/W(1/0)|000
	addr.data_16 = ((Address <<4) & 0xFFF0);
 8101680:	88fb      	ldrh	r3, [r7, #6]
 8101682:	011b      	lsls	r3, r3, #4
 8101684:	b29b      	uxth	r3, r3
 8101686:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8101688:	2200      	movs	r2, #0
 810168a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810168e:	4815      	ldr	r0, [pc, #84]	; (81016e4 <ADE9000_SPI_Write_32+0x70>)
 8101690:	f001 ff76 	bl	8103580 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi1,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8101694:	f107 010c 	add.w	r1, r7, #12
 8101698:	2364      	movs	r3, #100	; 0x64
 810169a:	2201      	movs	r2, #1
 810169c:	4812      	ldr	r0, [pc, #72]	; (81016e8 <ADE9000_SPI_Write_32+0x74>)
 810169e:	f003 fe7d 	bl	810539c <HAL_SPI_Transmit>
 81016a2:	4603      	mov	r3, r0
 81016a4:	73fb      	strb	r3, [r7, #15]

	//Send data
	data.data_32 = Data;
 81016a6:	683b      	ldr	r3, [r7, #0]
 81016a8:	60bb      	str	r3, [r7, #8]
	ret = HAL_SPI_Transmit(&hspi1,data.data_8 +2,SIZE_16,TIMEOUT_SPI);
 81016aa:	f107 0108 	add.w	r1, r7, #8
 81016ae:	3102      	adds	r1, #2
 81016b0:	2364      	movs	r3, #100	; 0x64
 81016b2:	2201      	movs	r2, #1
 81016b4:	480c      	ldr	r0, [pc, #48]	; (81016e8 <ADE9000_SPI_Write_32+0x74>)
 81016b6:	f003 fe71 	bl	810539c <HAL_SPI_Transmit>
 81016ba:	4603      	mov	r3, r0
 81016bc:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi1,data.data_8,SIZE_16,TIMEOUT_SPI);
 81016be:	f107 0108 	add.w	r1, r7, #8
 81016c2:	2364      	movs	r3, #100	; 0x64
 81016c4:	2201      	movs	r2, #1
 81016c6:	4808      	ldr	r0, [pc, #32]	; (81016e8 <ADE9000_SPI_Write_32+0x74>)
 81016c8:	f003 fe68 	bl	810539c <HAL_SPI_Transmit>
 81016cc:	4603      	mov	r3, r0
 81016ce:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 81016d0:	2201      	movs	r2, #1
 81016d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 81016d6:	4803      	ldr	r0, [pc, #12]	; (81016e4 <ADE9000_SPI_Write_32+0x70>)
 81016d8:	f001 ff52 	bl	8103580 <HAL_GPIO_WritePin>

}
 81016dc:	bf00      	nop
 81016de:	3710      	adds	r7, #16
 81016e0:	46bd      	mov	sp, r7
 81016e2:	bd80      	pop	{r7, pc}
 81016e4:	58021800 	.word	0x58021800
 81016e8:	10020478 	.word	0x10020478

081016ec <Start_Waveform_Buffer>:


void Start_Waveform_Buffer() {
 81016ec:	b580      	push	{r7, lr}
 81016ee:	b082      	sub	sp, #8
 81016f0:	af00      	add	r7, sp, #0
	uint16_t value_reg_16;
	value_reg_16 = ADE9000_SPI_Read_16(ADDR_WFB_CFG);
 81016f2:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 81016f6:	f7ff ff1b 	bl	8101530 <ADE9000_SPI_Read_16>
 81016fa:	4603      	mov	r3, r0
 81016fc:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = (value_reg_16|0x0010);
 81016fe:	88fb      	ldrh	r3, [r7, #6]
 8101700:	f043 0310 	orr.w	r3, r3, #16
 8101704:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_WFB_CFG ,value_reg_16);
 8101706:	88fb      	ldrh	r3, [r7, #6]
 8101708:	4619      	mov	r1, r3
 810170a:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 810170e:	f7ff ff7d 	bl	810160c <ADE9000_SPI_Write_16>
}
 8101712:	bf00      	nop
 8101714:	3708      	adds	r7, #8
 8101716:	46bd      	mov	sp, r7
 8101718:	bd80      	pop	{r7, pc}

0810171a <Stop_Waveform_Buffer>:

void Stop_Waveform_Buffer(){
 810171a:	b580      	push	{r7, lr}
 810171c:	b082      	sub	sp, #8
 810171e:	af00      	add	r7, sp, #0
	uint16_t value_reg_16;
	value_reg_16 = ADE9000_SPI_Read_16(ADDR_WFB_CFG);
 8101720:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 8101724:	f7ff ff04 	bl	8101530 <ADE9000_SPI_Read_16>
 8101728:	4603      	mov	r3, r0
 810172a:	80fb      	strh	r3, [r7, #6]
	value_reg_16 = (value_reg_16 & 0xFFEF);
 810172c:	88fb      	ldrh	r3, [r7, #6]
 810172e:	f023 0310 	bic.w	r3, r3, #16
 8101732:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_WFB_CFG ,value_reg_16);
 8101734:	88fb      	ldrh	r3, [r7, #6]
 8101736:	4619      	mov	r1, r3
 8101738:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 810173c:	f7ff ff66 	bl	810160c <ADE9000_SPI_Write_16>
}
 8101740:	bf00      	nop
 8101742:	3708      	adds	r7, #8
 8101744:	46bd      	mov	sp, r7
 8101746:	bd80      	pop	{r7, pc}

08101748 <ADE9000_SPI_Burst_Read_one_ch>:
	printf("ADDR_VLEVEL = %x \r\n",  data_32);


}

void ADE9000_SPI_Burst_Read_one_ch(uint16_t Address, uint16_t n, int32_t* data){
 8101748:	b580      	push	{r7, lr}
 810174a:	b086      	sub	sp, #24
 810174c:	af00      	add	r7, sp, #0
 810174e:	4603      	mov	r3, r0
 8101750:	603a      	str	r2, [r7, #0]
 8101752:	80fb      	strh	r3, [r7, #6]
 8101754:	460b      	mov	r3, r1
 8101756:	80bb      	strh	r3, [r7, #4]
	union ADE_DATA_16 addr;
	HAL_StatusTypeDef ret;

	//Address for read
	// addr|R/W(1/0)|000
	addr.data_16 = (((Address <<4) & 0xFFF0)+8);
 8101758:	88fb      	ldrh	r3, [r7, #6]
 810175a:	011b      	lsls	r3, r3, #4
 810175c:	b29b      	uxth	r3, r3
 810175e:	3308      	adds	r3, #8
 8101760:	b29b      	uxth	r3, r3
 8101762:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8101764:	2200      	movs	r2, #0
 8101766:	f44f 7100 	mov.w	r1, #512	; 0x200
 810176a:	481d      	ldr	r0, [pc, #116]	; (81017e0 <ADE9000_SPI_Burst_Read_one_ch+0x98>)
 810176c:	f001 ff08 	bl	8103580 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi1,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8101770:	f107 010c 	add.w	r1, r7, #12
 8101774:	2364      	movs	r3, #100	; 0x64
 8101776:	2201      	movs	r2, #1
 8101778:	481a      	ldr	r0, [pc, #104]	; (81017e4 <ADE9000_SPI_Burst_Read_one_ch+0x9c>)
 810177a:	f003 fe0f 	bl	810539c <HAL_SPI_Transmit>
 810177e:	4603      	mov	r3, r0
 8101780:	757b      	strb	r3, [r7, #21]

	for(uint16_t i=0; i<n; i++){
 8101782:	2300      	movs	r3, #0
 8101784:	82fb      	strh	r3, [r7, #22]
 8101786:	e01c      	b.n	81017c2 <ADE9000_SPI_Burst_Read_one_ch+0x7a>
		//Receive data
		ret = HAL_SPI_Receive(&hspi1,app.data_8 + 2,SIZE_16,TIMEOUT_SPI);
 8101788:	f107 0110 	add.w	r1, r7, #16
 810178c:	3102      	adds	r1, #2
 810178e:	2364      	movs	r3, #100	; 0x64
 8101790:	2201      	movs	r2, #1
 8101792:	4814      	ldr	r0, [pc, #80]	; (81017e4 <ADE9000_SPI_Burst_Read_one_ch+0x9c>)
 8101794:	f003 fff0 	bl	8105778 <HAL_SPI_Receive>
 8101798:	4603      	mov	r3, r0
 810179a:	757b      	strb	r3, [r7, #21]
		ret = HAL_SPI_Receive(&hspi1,app.data_8,SIZE_16,TIMEOUT_SPI);
 810179c:	f107 0110 	add.w	r1, r7, #16
 81017a0:	2364      	movs	r3, #100	; 0x64
 81017a2:	2201      	movs	r2, #1
 81017a4:	480f      	ldr	r0, [pc, #60]	; (81017e4 <ADE9000_SPI_Burst_Read_one_ch+0x9c>)
 81017a6:	f003 ffe7 	bl	8105778 <HAL_SPI_Receive>
 81017aa:	4603      	mov	r3, r0
 81017ac:	757b      	strb	r3, [r7, #21]
		*(data + i)= app.data_32;
 81017ae:	6939      	ldr	r1, [r7, #16]
 81017b0:	8afb      	ldrh	r3, [r7, #22]
 81017b2:	009b      	lsls	r3, r3, #2
 81017b4:	683a      	ldr	r2, [r7, #0]
 81017b6:	4413      	add	r3, r2
 81017b8:	460a      	mov	r2, r1
 81017ba:	601a      	str	r2, [r3, #0]
	for(uint16_t i=0; i<n; i++){
 81017bc:	8afb      	ldrh	r3, [r7, #22]
 81017be:	3301      	adds	r3, #1
 81017c0:	82fb      	strh	r3, [r7, #22]
 81017c2:	8afa      	ldrh	r2, [r7, #22]
 81017c4:	88bb      	ldrh	r3, [r7, #4]
 81017c6:	429a      	cmp	r2, r3
 81017c8:	d3de      	bcc.n	8101788 <ADE9000_SPI_Burst_Read_one_ch+0x40>
	}

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 81017ca:	2201      	movs	r2, #1
 81017cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 81017d0:	4803      	ldr	r0, [pc, #12]	; (81017e0 <ADE9000_SPI_Burst_Read_one_ch+0x98>)
 81017d2:	f001 fed5 	bl	8103580 <HAL_GPIO_WritePin>
}
 81017d6:	bf00      	nop
 81017d8:	3718      	adds	r7, #24
 81017da:	46bd      	mov	sp, r7
 81017dc:	bd80      	pop	{r7, pc}
 81017de:	bf00      	nop
 81017e0:	58021800 	.word	0x58021800
 81017e4:	10020478 	.word	0x10020478

081017e8 <ADE9000_Conv_ADC_I>:
	}
	printf("errori: %d\r\n",err);

}

void ADE9000_Conv_ADC_I(union DATA *data_i, uint32_t n) {
 81017e8:	b590      	push	{r4, r7, lr}
 81017ea:	b085      	sub	sp, #20
 81017ec:	af00      	add	r7, sp, #0
 81017ee:	6078      	str	r0, [r7, #4]
 81017f0:	6039      	str	r1, [r7, #0]
	if (ACQUISITION_FREQ == 32000) {
		for (uint32_t i = 0; i < n; i++) {
			data_i[i].data_float = ((float) data_i[i].data_int * V_REF / FULL_SCALE_CODE_SINC4) / FDT_I;
		}
	} else if (ACQUISITION_FREQ == 8000) {
		for (uint32_t i = 0; i < n; i++) {
 81017f2:	2300      	movs	r3, #0
 81017f4:	60fb      	str	r3, [r7, #12]
 81017f6:	e024      	b.n	8101842 <ADE9000_Conv_ADC_I+0x5a>
			data_i[i].data_float = ((float) data_i[i].data_int * V_REF / FULL_SCALE_CODE_LPF) / FDT_I;
 81017f8:	68fb      	ldr	r3, [r7, #12]
 81017fa:	009b      	lsls	r3, r3, #2
 81017fc:	687a      	ldr	r2, [r7, #4]
 81017fe:	4413      	add	r3, r2
 8101800:	681b      	ldr	r3, [r3, #0]
 8101802:	ee07 3a90 	vmov	s15, r3
 8101806:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810180a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8101888 <ADE9000_Conv_ADC_I+0xa0>
 810180e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8101812:	ee16 0a90 	vmov	r0, s13
 8101816:	f7fe ff1f 	bl	8100658 <__aeabi_f2d>
 810181a:	a319      	add	r3, pc, #100	; (adr r3, 8101880 <ADE9000_Conv_ADC_I+0x98>)
 810181c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101820:	f7ff f89c 	bl	810095c <__aeabi_ddiv>
 8101824:	4602      	mov	r2, r0
 8101826:	460b      	mov	r3, r1
 8101828:	4610      	mov	r0, r2
 810182a:	4619      	mov	r1, r3
 810182c:	68fb      	ldr	r3, [r7, #12]
 810182e:	009b      	lsls	r3, r3, #2
 8101830:	687a      	ldr	r2, [r7, #4]
 8101832:	18d4      	adds	r4, r2, r3
 8101834:	f7ff fa60 	bl	8100cf8 <__aeabi_d2f>
 8101838:	4603      	mov	r3, r0
 810183a:	6023      	str	r3, [r4, #0]
		for (uint32_t i = 0; i < n; i++) {
 810183c:	68fb      	ldr	r3, [r7, #12]
 810183e:	3301      	adds	r3, #1
 8101840:	60fb      	str	r3, [r7, #12]
 8101842:	68fa      	ldr	r2, [r7, #12]
 8101844:	683b      	ldr	r3, [r7, #0]
 8101846:	429a      	cmp	r2, r3
 8101848:	d3d6      	bcc.n	81017f8 <ADE9000_Conv_ADC_I+0x10>
		}
	}

	for (uint32_t i = 0; i < n; i++) {
 810184a:	2300      	movs	r3, #0
 810184c:	60bb      	str	r3, [r7, #8]
 810184e:	e00c      	b.n	810186a <ADE9000_Conv_ADC_I+0x82>
				data_i[i].data_float = (data_i[i].data_float - OFFSET_I)*GAIN_I;
 8101850:	68bb      	ldr	r3, [r7, #8]
 8101852:	009b      	lsls	r3, r3, #2
 8101854:	687a      	ldr	r2, [r7, #4]
 8101856:	441a      	add	r2, r3
 8101858:	68bb      	ldr	r3, [r7, #8]
 810185a:	009b      	lsls	r3, r3, #2
 810185c:	6879      	ldr	r1, [r7, #4]
 810185e:	440b      	add	r3, r1
 8101860:	6812      	ldr	r2, [r2, #0]
 8101862:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < n; i++) {
 8101864:	68bb      	ldr	r3, [r7, #8]
 8101866:	3301      	adds	r3, #1
 8101868:	60bb      	str	r3, [r7, #8]
 810186a:	68ba      	ldr	r2, [r7, #8]
 810186c:	683b      	ldr	r3, [r7, #0]
 810186e:	429a      	cmp	r2, r3
 8101870:	d3ee      	bcc.n	8101850 <ADE9000_Conv_ADC_I+0x68>
	}


}
 8101872:	bf00      	nop
 8101874:	bf00      	nop
 8101876:	3714      	adds	r7, #20
 8101878:	46bd      	mov	sp, r7
 810187a:	bd90      	pop	{r4, r7, pc}
 810187c:	f3af 8000 	nop.w
 8101880:	a915379f 	.word	0xa915379f
 8101884:	3f70b630 	.word	0x3f70b630
 8101888:	4c8e0fb0 	.word	0x4c8e0fb0

0810188c <ADE9000_Remove_DC>:
				data_v[i].data_float = (data_v[i].data_float - OFFSET_V)*GAIN_V;
	}

}

void ADE9000_Remove_DC(union DATA* data_v, uint32_t n){
 810188c:	b480      	push	{r7}
 810188e:	b087      	sub	sp, #28
 8101890:	af00      	add	r7, sp, #0
 8101892:	6078      	str	r0, [r7, #4]
 8101894:	6039      	str	r1, [r7, #0]
	float mean = 0;
 8101896:	f04f 0300 	mov.w	r3, #0
 810189a:	617b      	str	r3, [r7, #20]
	for (uint32_t i = 0; i < n; i++){
 810189c:	2300      	movs	r3, #0
 810189e:	613b      	str	r3, [r7, #16]
 81018a0:	e00e      	b.n	81018c0 <ADE9000_Remove_DC+0x34>
		mean += data_v[i].data_float;
 81018a2:	693b      	ldr	r3, [r7, #16]
 81018a4:	009b      	lsls	r3, r3, #2
 81018a6:	687a      	ldr	r2, [r7, #4]
 81018a8:	4413      	add	r3, r2
 81018aa:	edd3 7a00 	vldr	s15, [r3]
 81018ae:	ed97 7a05 	vldr	s14, [r7, #20]
 81018b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 81018b6:	edc7 7a05 	vstr	s15, [r7, #20]
	for (uint32_t i = 0; i < n; i++){
 81018ba:	693b      	ldr	r3, [r7, #16]
 81018bc:	3301      	adds	r3, #1
 81018be:	613b      	str	r3, [r7, #16]
 81018c0:	693a      	ldr	r2, [r7, #16]
 81018c2:	683b      	ldr	r3, [r7, #0]
 81018c4:	429a      	cmp	r2, r3
 81018c6:	d3ec      	bcc.n	81018a2 <ADE9000_Remove_DC+0x16>
	}
	mean = mean/n;
 81018c8:	683b      	ldr	r3, [r7, #0]
 81018ca:	ee07 3a90 	vmov	s15, r3
 81018ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81018d2:	edd7 6a05 	vldr	s13, [r7, #20]
 81018d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81018da:	edc7 7a05 	vstr	s15, [r7, #20]
	for (uint32_t i = 0; i < n; i++){
 81018de:	2300      	movs	r3, #0
 81018e0:	60fb      	str	r3, [r7, #12]
 81018e2:	e012      	b.n	810190a <ADE9000_Remove_DC+0x7e>
		data_v[i].data_float = data_v[i].data_float - mean;
 81018e4:	68fb      	ldr	r3, [r7, #12]
 81018e6:	009b      	lsls	r3, r3, #2
 81018e8:	687a      	ldr	r2, [r7, #4]
 81018ea:	4413      	add	r3, r2
 81018ec:	ed93 7a00 	vldr	s14, [r3]
 81018f0:	68fb      	ldr	r3, [r7, #12]
 81018f2:	009b      	lsls	r3, r3, #2
 81018f4:	687a      	ldr	r2, [r7, #4]
 81018f6:	4413      	add	r3, r2
 81018f8:	edd7 7a05 	vldr	s15, [r7, #20]
 81018fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8101900:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t i = 0; i < n; i++){
 8101904:	68fb      	ldr	r3, [r7, #12]
 8101906:	3301      	adds	r3, #1
 8101908:	60fb      	str	r3, [r7, #12]
 810190a:	68fa      	ldr	r2, [r7, #12]
 810190c:	683b      	ldr	r3, [r7, #0]
 810190e:	429a      	cmp	r2, r3
 8101910:	d3e8      	bcc.n	81018e4 <ADE9000_Remove_DC+0x58>
	}
}
 8101912:	bf00      	nop
 8101914:	bf00      	nop
 8101916:	371c      	adds	r7, #28
 8101918:	46bd      	mov	sp, r7
 810191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810191e:	4770      	bx	lr

08101920 <log2_c>:
 */
#include<FFT.h>


int log2_c(int N)
{
 8101920:	b480      	push	{r7}
 8101922:	b085      	sub	sp, #20
 8101924:	af00      	add	r7, sp, #0
 8101926:	6078      	str	r0, [r7, #4]
  int k = N, i = 0;
 8101928:	687b      	ldr	r3, [r7, #4]
 810192a:	60fb      	str	r3, [r7, #12]
 810192c:	2300      	movs	r3, #0
 810192e:	60bb      	str	r3, [r7, #8]
  while(k) {
 8101930:	e005      	b.n	810193e <log2_c+0x1e>
    k >>= 1;
 8101932:	68fb      	ldr	r3, [r7, #12]
 8101934:	105b      	asrs	r3, r3, #1
 8101936:	60fb      	str	r3, [r7, #12]
    i++;
 8101938:	68bb      	ldr	r3, [r7, #8]
 810193a:	3301      	adds	r3, #1
 810193c:	60bb      	str	r3, [r7, #8]
  while(k) {
 810193e:	68fb      	ldr	r3, [r7, #12]
 8101940:	2b00      	cmp	r3, #0
 8101942:	d1f6      	bne.n	8101932 <log2_c+0x12>
  }
  return i - 1;
 8101944:	68bb      	ldr	r3, [r7, #8]
 8101946:	3b01      	subs	r3, #1
}
 8101948:	4618      	mov	r0, r3
 810194a:	3714      	adds	r7, #20
 810194c:	46bd      	mov	sp, r7
 810194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101952:	4770      	bx	lr

08101954 <reverse>:

int reverse(int N, int n)
{
 8101954:	b580      	push	{r7, lr}
 8101956:	b086      	sub	sp, #24
 8101958:	af00      	add	r7, sp, #0
 810195a:	6078      	str	r0, [r7, #4]
 810195c:	6039      	str	r1, [r7, #0]
  uint32_t step = log2_c(N);
 810195e:	6878      	ldr	r0, [r7, #4]
 8101960:	f7ff ffde 	bl	8101920 <log2_c>
 8101964:	4603      	mov	r3, r0
 8101966:	60fb      	str	r3, [r7, #12]
  int j, p = 0;
 8101968:	2300      	movs	r3, #0
 810196a:	613b      	str	r3, [r7, #16]
  for(j = 1; j <= step; j++) {
 810196c:	2301      	movs	r3, #1
 810196e:	617b      	str	r3, [r7, #20]
 8101970:	e014      	b.n	810199c <reverse+0x48>
    if(n & (1 << (step - j)))
 8101972:	697b      	ldr	r3, [r7, #20]
 8101974:	68fa      	ldr	r2, [r7, #12]
 8101976:	1ad3      	subs	r3, r2, r3
 8101978:	683a      	ldr	r2, [r7, #0]
 810197a:	fa42 f303 	asr.w	r3, r2, r3
 810197e:	f003 0301 	and.w	r3, r3, #1
 8101982:	2b00      	cmp	r3, #0
 8101984:	d007      	beq.n	8101996 <reverse+0x42>
      p |= 1 << (j - 1);
 8101986:	697b      	ldr	r3, [r7, #20]
 8101988:	3b01      	subs	r3, #1
 810198a:	2201      	movs	r2, #1
 810198c:	fa02 f303 	lsl.w	r3, r2, r3
 8101990:	693a      	ldr	r2, [r7, #16]
 8101992:	4313      	orrs	r3, r2
 8101994:	613b      	str	r3, [r7, #16]
  for(j = 1; j <= step; j++) {
 8101996:	697b      	ldr	r3, [r7, #20]
 8101998:	3301      	adds	r3, #1
 810199a:	617b      	str	r3, [r7, #20]
 810199c:	697b      	ldr	r3, [r7, #20]
 810199e:	68fa      	ldr	r2, [r7, #12]
 81019a0:	429a      	cmp	r2, r3
 81019a2:	d2e6      	bcs.n	8101972 <reverse+0x1e>
  }
  return p;
 81019a4:	693b      	ldr	r3, [r7, #16]
}
 81019a6:	4618      	mov	r0, r3
 81019a8:	3718      	adds	r7, #24
 81019aa:	46bd      	mov	sp, r7
 81019ac:	bd80      	pop	{r7, pc}

081019ae <orderInplace>:
    f1[j] = app[j];
  free(app);
  app=NULL;
}

void orderInplace (float complex* f, int N){
 81019ae:	b580      	push	{r7, lr}
 81019b0:	b086      	sub	sp, #24
 81019b2:	af00      	add	r7, sp, #0
 81019b4:	6078      	str	r0, [r7, #4]
 81019b6:	6039      	str	r1, [r7, #0]
    int j;
    float complex app;

    for(int i = 0; i < N; i++){
 81019b8:	2300      	movs	r3, #0
 81019ba:	617b      	str	r3, [r7, #20]
 81019bc:	e027      	b.n	8101a0e <orderInplace+0x60>
        j=reverse(N, i);
 81019be:	6979      	ldr	r1, [r7, #20]
 81019c0:	6838      	ldr	r0, [r7, #0]
 81019c2:	f7ff ffc7 	bl	8101954 <reverse>
 81019c6:	6138      	str	r0, [r7, #16]
        if(i<j){
 81019c8:	697a      	ldr	r2, [r7, #20]
 81019ca:	693b      	ldr	r3, [r7, #16]
 81019cc:	429a      	cmp	r2, r3
 81019ce:	da1b      	bge.n	8101a08 <orderInplace+0x5a>
            app=f[i];
 81019d0:	697b      	ldr	r3, [r7, #20]
 81019d2:	00db      	lsls	r3, r3, #3
 81019d4:	687a      	ldr	r2, [r7, #4]
 81019d6:	4413      	add	r3, r2
 81019d8:	681a      	ldr	r2, [r3, #0]
 81019da:	60ba      	str	r2, [r7, #8]
 81019dc:	685b      	ldr	r3, [r3, #4]
 81019de:	60fb      	str	r3, [r7, #12]
            f[i]=f[j];
 81019e0:	693b      	ldr	r3, [r7, #16]
 81019e2:	00db      	lsls	r3, r3, #3
 81019e4:	687a      	ldr	r2, [r7, #4]
 81019e6:	441a      	add	r2, r3
 81019e8:	697b      	ldr	r3, [r7, #20]
 81019ea:	00db      	lsls	r3, r3, #3
 81019ec:	6879      	ldr	r1, [r7, #4]
 81019ee:	440b      	add	r3, r1
 81019f0:	6811      	ldr	r1, [r2, #0]
 81019f2:	6852      	ldr	r2, [r2, #4]
 81019f4:	6019      	str	r1, [r3, #0]
 81019f6:	605a      	str	r2, [r3, #4]
            f[j]=app;
 81019f8:	693b      	ldr	r3, [r7, #16]
 81019fa:	00db      	lsls	r3, r3, #3
 81019fc:	687a      	ldr	r2, [r7, #4]
 81019fe:	4413      	add	r3, r2
 8101a00:	68ba      	ldr	r2, [r7, #8]
 8101a02:	601a      	str	r2, [r3, #0]
 8101a04:	68fa      	ldr	r2, [r7, #12]
 8101a06:	605a      	str	r2, [r3, #4]
    for(int i = 0; i < N; i++){
 8101a08:	697b      	ldr	r3, [r7, #20]
 8101a0a:	3301      	adds	r3, #1
 8101a0c:	617b      	str	r3, [r7, #20]
 8101a0e:	697a      	ldr	r2, [r7, #20]
 8101a10:	683b      	ldr	r3, [r7, #0]
 8101a12:	429a      	cmp	r2, r3
 8101a14:	dbd3      	blt.n	81019be <orderInplace+0x10>
        }
    }
}
 8101a16:	bf00      	nop
 8101a18:	bf00      	nop
 8101a1a:	3718      	adds	r7, #24
 8101a1c:	46bd      	mov	sp, r7
 8101a1e:	bd80      	pop	{r7, pc}

08101a20 <FFT>:

void FFT(float complex* f, int N){
 8101a20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101a24:	b094      	sub	sp, #80	; 0x50
 8101a26:	af00      	add	r7, sp, #0
 8101a28:	6078      	str	r0, [r7, #4]
 8101a2a:	6039      	str	r1, [r7, #0]

	orderInplace(f,N);
 8101a2c:	6839      	ldr	r1, [r7, #0]
 8101a2e:	6878      	ldr	r0, [r7, #4]
 8101a30:	f7ff ffbd 	bl	81019ae <orderInplace>
	uint32_t step = log2_c(N);
 8101a34:	6838      	ldr	r0, [r7, #0]
 8101a36:	f7ff ff73 	bl	8101920 <log2_c>
 8101a3a:	4603      	mov	r3, r0
 8101a3c:	637b      	str	r3, [r7, #52]	; 0x34
	float complex *W = (float complex*)malloc(N_SAMPLE/2 * sizeof(float complex));
	      W[0] = 1;
	      for(int i = 1; i < N / 2; i++)
	        W[i] = cos(-2*M_PI*i/N)+I*sin(-2*M_PI*i/N);
*/
	      int n = 1;
 8101a3e:	2301      	movs	r3, #1
 8101a40:	647b      	str	r3, [r7, #68]	; 0x44
	      int a = N / 2;
 8101a42:	683b      	ldr	r3, [r7, #0]
 8101a44:	0fda      	lsrs	r2, r3, #31
 8101a46:	4413      	add	r3, r2
 8101a48:	105b      	asrs	r3, r3, #1
 8101a4a:	643b      	str	r3, [r7, #64]	; 0x40
	      for(int j = 0; j < step; j++) {
 8101a4c:	2300      	movs	r3, #0
 8101a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8101a50:	e0dd      	b.n	8101c0e <FFT+0x1ee>
	        for(int i = 0; i < N; i++) {
 8101a52:	2300      	movs	r3, #0
 8101a54:	63bb      	str	r3, [r7, #56]	; 0x38
 8101a56:	e0ca      	b.n	8101bee <FFT+0x1ce>
	          if(!(i & n)) {
 8101a58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8101a5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101a5c:	4013      	ands	r3, r2
 8101a5e:	2b00      	cmp	r3, #0
 8101a60:	f040 80c2 	bne.w	8101be8 <FFT+0x1c8>
	            float complex temp = f[i];
 8101a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8101a66:	00db      	lsls	r3, r3, #3
 8101a68:	687a      	ldr	r2, [r7, #4]
 8101a6a:	4413      	add	r3, r2
 8101a6c:	681a      	ldr	r2, [r3, #0]
 8101a6e:	617a      	str	r2, [r7, #20]
 8101a70:	685b      	ldr	r3, [r3, #4]
 8101a72:	613b      	str	r3, [r7, #16]
 8101a74:	693b      	ldr	r3, [r7, #16]
 8101a76:	697a      	ldr	r2, [r7, #20]
 8101a78:	62fa      	str	r2, [r7, #44]	; 0x2c
 8101a7a:	633b      	str	r3, [r7, #48]	; 0x30
	            uint32_t idx = (i * a) % (n * a);
 8101a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8101a7e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8101a80:	fb02 f303 	mul.w	r3, r2, r3
 8101a84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8101a86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8101a88:	fb01 f202 	mul.w	r2, r1, r2
 8101a8c:	fb93 f1f2 	sdiv	r1, r3, r2
 8101a90:	fb02 f201 	mul.w	r2, r2, r1
 8101a94:	1a9b      	subs	r3, r3, r2
 8101a96:	62bb      	str	r3, [r7, #40]	; 0x28
	            float complex W = cos(-2*M_PI*idx/N)+I*sin(-2*M_PI*idx/N);
 8101a98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8101a9a:	f7fe fdbb 	bl	8100614 <__aeabi_ui2d>
 8101a9e:	a362      	add	r3, pc, #392	; (adr r3, 8101c28 <FFT+0x208>)
 8101aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101aa4:	f7fe fe30 	bl	8100708 <__aeabi_dmul>
 8101aa8:	4602      	mov	r2, r0
 8101aaa:	460b      	mov	r3, r1
 8101aac:	4614      	mov	r4, r2
 8101aae:	461d      	mov	r5, r3
 8101ab0:	6838      	ldr	r0, [r7, #0]
 8101ab2:	f7fe fdbf 	bl	8100634 <__aeabi_i2d>
 8101ab6:	4602      	mov	r2, r0
 8101ab8:	460b      	mov	r3, r1
 8101aba:	4620      	mov	r0, r4
 8101abc:	4629      	mov	r1, r5
 8101abe:	f7fe ff4d 	bl	810095c <__aeabi_ddiv>
 8101ac2:	4602      	mov	r2, r0
 8101ac4:	460b      	mov	r3, r1
 8101ac6:	ec43 2b17 	vmov	d7, r2, r3
 8101aca:	eeb0 0a47 	vmov.f32	s0, s14
 8101ace:	eef0 0a67 	vmov.f32	s1, s15
 8101ad2:	f00a fbe1 	bl	810c298 <sin>
 8101ad6:	ec55 4b10 	vmov	r4, r5, d0
 8101ada:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8101adc:	f7fe fd9a 	bl	8100614 <__aeabi_ui2d>
 8101ae0:	a351      	add	r3, pc, #324	; (adr r3, 8101c28 <FFT+0x208>)
 8101ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101ae6:	f7fe fe0f 	bl	8100708 <__aeabi_dmul>
 8101aea:	4602      	mov	r2, r0
 8101aec:	460b      	mov	r3, r1
 8101aee:	4690      	mov	r8, r2
 8101af0:	4699      	mov	r9, r3
 8101af2:	6838      	ldr	r0, [r7, #0]
 8101af4:	f7fe fd9e 	bl	8100634 <__aeabi_i2d>
 8101af8:	4602      	mov	r2, r0
 8101afa:	460b      	mov	r3, r1
 8101afc:	4640      	mov	r0, r8
 8101afe:	4649      	mov	r1, r9
 8101b00:	f7fe ff2c 	bl	810095c <__aeabi_ddiv>
 8101b04:	4602      	mov	r2, r0
 8101b06:	460b      	mov	r3, r1
 8101b08:	ec43 2b17 	vmov	d7, r2, r3
 8101b0c:	eeb0 0a47 	vmov.f32	s0, s14
 8101b10:	eef0 0a67 	vmov.f32	s1, s15
 8101b14:	f00a fb70 	bl	810c1f8 <cos>
 8101b18:	ec59 8b10 	vmov	r8, r9, d0
 8101b1c:	f04f 0200 	mov.w	r2, #0
 8101b20:	f04f 0300 	mov.w	r3, #0
 8101b24:	4620      	mov	r0, r4
 8101b26:	4629      	mov	r1, r5
 8101b28:	f7fe fdee 	bl	8100708 <__aeabi_dmul>
 8101b2c:	4602      	mov	r2, r0
 8101b2e:	460b      	mov	r3, r1
 8101b30:	4640      	mov	r0, r8
 8101b32:	4649      	mov	r1, r9
 8101b34:	f7fe fc32 	bl	810039c <__adddf3>
 8101b38:	4602      	mov	r2, r0
 8101b3a:	460b      	mov	r3, r1
 8101b3c:	4610      	mov	r0, r2
 8101b3e:	4619      	mov	r1, r3
 8101b40:	f7ff f8da 	bl	8100cf8 <__aeabi_d2f>
 8101b44:	4603      	mov	r3, r0
 8101b46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8101b48:	4620      	mov	r0, r4
 8101b4a:	4629      	mov	r1, r5
 8101b4c:	f7ff f8d4 	bl	8100cf8 <__aeabi_d2f>
 8101b50:	4603      	mov	r3, r0
 8101b52:	64bb      	str	r3, [r7, #72]	; 0x48
 8101b54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8101b56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8101b58:	623a      	str	r2, [r7, #32]
 8101b5a:	627b      	str	r3, [r7, #36]	; 0x24
	            //float complex Temp = W[(i * a) % (n * a)] * f[i + n];
	            float complex Temp = W * f[i + n];
 8101b5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8101b5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101b60:	4413      	add	r3, r2
 8101b62:	00db      	lsls	r3, r3, #3
 8101b64:	687a      	ldr	r2, [r7, #4]
 8101b66:	4413      	add	r3, r2
 8101b68:	edd3 7a00 	vldr	s15, [r3]
 8101b6c:	ed93 7a01 	vldr	s14, [r3, #4]
 8101b70:	eef0 1a47 	vmov.f32	s3, s14
 8101b74:	eeb0 1a67 	vmov.f32	s2, s15
 8101b78:	edd7 0a12 	vldr	s1, [r7, #72]	; 0x48
 8101b7c:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8101b80:	f7ff f922 	bl	8100dc8 <__mulsc3>
 8101b84:	ed87 0a06 	vstr	s0, [r7, #24]
 8101b88:	edc7 0a07 	vstr	s1, [r7, #28]
 8101b8c:	69bb      	ldr	r3, [r7, #24]
 8101b8e:	60fb      	str	r3, [r7, #12]
 8101b90:	69fb      	ldr	r3, [r7, #28]
 8101b92:	60bb      	str	r3, [r7, #8]
	            f[i] = temp + Temp;
 8101b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8101b96:	00db      	lsls	r3, r3, #3
 8101b98:	687a      	ldr	r2, [r7, #4]
 8101b9a:	4413      	add	r3, r2
 8101b9c:	ed97 7a05 	vldr	s14, [r7, #20]
 8101ba0:	edd7 7a03 	vldr	s15, [r7, #12]
 8101ba4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8101ba8:	edd7 6a04 	vldr	s13, [r7, #16]
 8101bac:	edd7 7a02 	vldr	s15, [r7, #8]
 8101bb0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101bb4:	ed83 7a00 	vstr	s14, [r3]
 8101bb8:	edc3 7a01 	vstr	s15, [r3, #4]
	            f[i + n] = temp - Temp;
 8101bbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8101bbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101bc0:	4413      	add	r3, r2
 8101bc2:	00db      	lsls	r3, r3, #3
 8101bc4:	687a      	ldr	r2, [r7, #4]
 8101bc6:	4413      	add	r3, r2
 8101bc8:	ed97 7a05 	vldr	s14, [r7, #20]
 8101bcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8101bd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8101bd4:	edd7 6a04 	vldr	s13, [r7, #16]
 8101bd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8101bdc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8101be0:	ed83 7a00 	vstr	s14, [r3]
 8101be4:	edc3 7a01 	vstr	s15, [r3, #4]
	        for(int i = 0; i < N; i++) {
 8101be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8101bea:	3301      	adds	r3, #1
 8101bec:	63bb      	str	r3, [r7, #56]	; 0x38
 8101bee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8101bf0:	683b      	ldr	r3, [r7, #0]
 8101bf2:	429a      	cmp	r2, r3
 8101bf4:	f6ff af30 	blt.w	8101a58 <FFT+0x38>

	          }
	        }
	        n *= 2;
 8101bf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8101bfa:	005b      	lsls	r3, r3, #1
 8101bfc:	647b      	str	r3, [r7, #68]	; 0x44
	        a = a / 2;
 8101bfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8101c00:	0fda      	lsrs	r2, r3, #31
 8101c02:	4413      	add	r3, r2
 8101c04:	105b      	asrs	r3, r3, #1
 8101c06:	643b      	str	r3, [r7, #64]	; 0x40
	      for(int j = 0; j < step; j++) {
 8101c08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8101c0a:	3301      	adds	r3, #1
 8101c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8101c0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8101c10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8101c12:	429a      	cmp	r2, r3
 8101c14:	f63f af1d 	bhi.w	8101a52 <FFT+0x32>
	      }
}
 8101c18:	bf00      	nop
 8101c1a:	bf00      	nop
 8101c1c:	3750      	adds	r7, #80	; 0x50
 8101c1e:	46bd      	mov	sp, r7
 8101c20:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8101c24:	f3af 8000 	nop.w
 8101c28:	54442d18 	.word	0x54442d18
 8101c2c:	c01921fb 	.word	0xc01921fb

08101c30 <IFFT>:

void IFFT(float complex* f, int N){
 8101c30:	b580      	push	{r7, lr}
 8101c32:	b086      	sub	sp, #24
 8101c34:	af00      	add	r7, sp, #0
 8101c36:	6078      	str	r0, [r7, #4]
 8101c38:	6039      	str	r1, [r7, #0]
	FFT(f,N);
 8101c3a:	6839      	ldr	r1, [r7, #0]
 8101c3c:	6878      	ldr	r0, [r7, #4]
 8101c3e:	f7ff feef 	bl	8101a20 <FFT>
	f[0]=f[0]/N;
 8101c42:	687b      	ldr	r3, [r7, #4]
 8101c44:	681a      	ldr	r2, [r3, #0]
 8101c46:	685b      	ldr	r3, [r3, #4]
 8101c48:	ee07 2a10 	vmov	s14, r2
 8101c4c:	683a      	ldr	r2, [r7, #0]
 8101c4e:	ee07 2a90 	vmov	s15, r2
 8101c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8101c56:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8101c5a:	ee06 3a10 	vmov	s12, r3
 8101c5e:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8101c62:	ee16 1a90 	vmov	r1, s13
 8101c66:	ee17 2a10 	vmov	r2, s14
 8101c6a:	687b      	ldr	r3, [r7, #4]
 8101c6c:	6019      	str	r1, [r3, #0]
 8101c6e:	605a      	str	r2, [r3, #4]
	for(uint32_t i=1;i<=N/2;i++){
 8101c70:	2301      	movs	r3, #1
 8101c72:	617b      	str	r3, [r7, #20]
 8101c74:	e044      	b.n	8101d00 <IFFT+0xd0>
		float complex app;
		app = f[i];
 8101c76:	697b      	ldr	r3, [r7, #20]
 8101c78:	00db      	lsls	r3, r3, #3
 8101c7a:	687a      	ldr	r2, [r7, #4]
 8101c7c:	4413      	add	r3, r2
 8101c7e:	681a      	ldr	r2, [r3, #0]
 8101c80:	60fa      	str	r2, [r7, #12]
 8101c82:	685b      	ldr	r3, [r3, #4]
 8101c84:	613b      	str	r3, [r7, #16]
		f[i] = f[N-i]/N;
 8101c86:	683a      	ldr	r2, [r7, #0]
 8101c88:	697b      	ldr	r3, [r7, #20]
 8101c8a:	1ad3      	subs	r3, r2, r3
 8101c8c:	00db      	lsls	r3, r3, #3
 8101c8e:	687a      	ldr	r2, [r7, #4]
 8101c90:	4413      	add	r3, r2
 8101c92:	681a      	ldr	r2, [r3, #0]
 8101c94:	685b      	ldr	r3, [r3, #4]
 8101c96:	ee07 2a10 	vmov	s14, r2
 8101c9a:	683a      	ldr	r2, [r7, #0]
 8101c9c:	ee07 2a90 	vmov	s15, r2
 8101ca0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8101ca4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8101ca8:	ee06 3a10 	vmov	s12, r3
 8101cac:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8101cb0:	697b      	ldr	r3, [r7, #20]
 8101cb2:	00db      	lsls	r3, r3, #3
 8101cb4:	687a      	ldr	r2, [r7, #4]
 8101cb6:	4413      	add	r3, r2
 8101cb8:	ee16 1a90 	vmov	r1, s13
 8101cbc:	ee17 2a10 	vmov	r2, s14
 8101cc0:	6019      	str	r1, [r3, #0]
 8101cc2:	605a      	str	r2, [r3, #4]
		f[N-i]= app/N;
 8101cc4:	68fa      	ldr	r2, [r7, #12]
 8101cc6:	693b      	ldr	r3, [r7, #16]
 8101cc8:	ee07 2a10 	vmov	s14, r2
 8101ccc:	683a      	ldr	r2, [r7, #0]
 8101cce:	ee07 2a90 	vmov	s15, r2
 8101cd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8101cd6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8101cda:	ee06 3a10 	vmov	s12, r3
 8101cde:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8101ce2:	683a      	ldr	r2, [r7, #0]
 8101ce4:	697b      	ldr	r3, [r7, #20]
 8101ce6:	1ad3      	subs	r3, r2, r3
 8101ce8:	00db      	lsls	r3, r3, #3
 8101cea:	687a      	ldr	r2, [r7, #4]
 8101cec:	4413      	add	r3, r2
 8101cee:	ee16 1a90 	vmov	r1, s13
 8101cf2:	ee17 2a10 	vmov	r2, s14
 8101cf6:	6019      	str	r1, [r3, #0]
 8101cf8:	605a      	str	r2, [r3, #4]
	for(uint32_t i=1;i<=N/2;i++){
 8101cfa:	697b      	ldr	r3, [r7, #20]
 8101cfc:	3301      	adds	r3, #1
 8101cfe:	617b      	str	r3, [r7, #20]
 8101d00:	683b      	ldr	r3, [r7, #0]
 8101d02:	0fda      	lsrs	r2, r3, #31
 8101d04:	4413      	add	r3, r2
 8101d06:	105b      	asrs	r3, r3, #1
 8101d08:	461a      	mov	r2, r3
 8101d0a:	697b      	ldr	r3, [r7, #20]
 8101d0c:	4293      	cmp	r3, r2
 8101d0e:	d9b2      	bls.n	8101c76 <IFFT+0x46>
	}

}
 8101d10:	bf00      	nop
 8101d12:	bf00      	nop
 8101d14:	3718      	adds	r7, #24
 8101d16:	46bd      	mov	sp, r7
 8101d18:	bd80      	pop	{r7, pc}
	...

08101d1c <FD_Wavedec_sym>:
		}
	}
}


void FD_Wavedec_sym(float* dec, uint16_t* dec_dim, float* y){
 8101d1c:	b480      	push	{r7}
 8101d1e:	b08b      	sub	sp, #44	; 0x2c
 8101d20:	af00      	add	r7, sp, #0
 8101d22:	60f8      	str	r0, [r7, #12]
 8101d24:	60b9      	str	r1, [r7, #8]
 8101d26:	607a      	str	r2, [r7, #4]
	uint16_t dim_y = N_SAMPLE;
 8101d28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8101d2c:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t dim_conv = dim_y + DIM_FILTER_WAVELET - 1;
 8101d2e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8101d30:	3309      	adds	r3, #9
 8101d32:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t dim_coeff = (int)dim_conv/2;
 8101d34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8101d36:	085b      	lsrs	r3, r3, #1
 8101d38:	847b      	strh	r3, [r7, #34]	; 0x22

	uint16_t index_border;

	uint16_t index_dec = 0;
 8101d3a:	2300      	movs	r3, #0
 8101d3c:	843b      	strh	r3, [r7, #32]
/*
	for(uint32_t k =0;k<N_DEC_WAVELET;k++){
		dec[k]=0;
	}
*/
	for(uint16_t k=0; k<N_LEVEL_WAVELET; k++){
 8101d3e:	2300      	movs	r3, #0
 8101d40:	83fb      	strh	r3, [r7, #30]
 8101d42:	e18e      	b.n	8102062 <FD_Wavedec_sym+0x346>
		//DIM
		Wavelet_dec_dim[k]=dim_coeff;
 8101d44:	8bfb      	ldrh	r3, [r7, #30]
 8101d46:	49b1      	ldr	r1, [pc, #708]	; (810200c <FD_Wavedec_sym+0x2f0>)
 8101d48:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8101d4a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

		//DETT
		for (uint16_t i = 0; i < dim_conv; i++) {
 8101d4e:	2300      	movs	r3, #0
 8101d50:	83bb      	strh	r3, [r7, #28]
 8101d52:	e0a0      	b.n	8101e96 <FD_Wavedec_sym+0x17a>
			for (uint16_t j = 0; j < DIM_FILTER_WAVELET; j++) {
 8101d54:	2300      	movs	r3, #0
 8101d56:	837b      	strh	r3, [r7, #26]
 8101d58:	e096      	b.n	8101e88 <FD_Wavedec_sym+0x16c>
				if ((i % 2) == 1) { //downsampling (solo pari matlab(da 1)=solo dispari in C (da 0))
 8101d5a:	8bbb      	ldrh	r3, [r7, #28]
 8101d5c:	f003 0301 	and.w	r3, r3, #1
 8101d60:	b29b      	uxth	r3, r3
 8101d62:	2b00      	cmp	r3, #0
 8101d64:	f000 808d 	beq.w	8101e82 <FD_Wavedec_sym+0x166>
					if((i-j)<0){ //gestire primi elementi
 8101d68:	8bba      	ldrh	r2, [r7, #28]
 8101d6a:	8b7b      	ldrh	r3, [r7, #26]
 8101d6c:	1ad3      	subs	r3, r2, r3
 8101d6e:	2b00      	cmp	r3, #0
 8101d70:	da2a      	bge.n	8101dc8 <FD_Wavedec_sym+0xac>
						index_border = -(i-j)-1;
 8101d72:	8b7a      	ldrh	r2, [r7, #26]
 8101d74:	8bbb      	ldrh	r3, [r7, #28]
 8101d76:	1ad3      	subs	r3, r2, r3
 8101d78:	b29b      	uxth	r3, r3
 8101d7a:	3b01      	subs	r3, #1
 8101d7c:	827b      	strh	r3, [r7, #18]
						dec[index_dec+i/2] = dec[index_dec+i/2] + y[index_border] * HiD[j];
 8101d7e:	8c3b      	ldrh	r3, [r7, #32]
 8101d80:	8bba      	ldrh	r2, [r7, #28]
 8101d82:	0852      	lsrs	r2, r2, #1
 8101d84:	b292      	uxth	r2, r2
 8101d86:	4413      	add	r3, r2
 8101d88:	009b      	lsls	r3, r3, #2
 8101d8a:	68fa      	ldr	r2, [r7, #12]
 8101d8c:	4413      	add	r3, r2
 8101d8e:	ed93 7a00 	vldr	s14, [r3]
 8101d92:	8a7b      	ldrh	r3, [r7, #18]
 8101d94:	009b      	lsls	r3, r3, #2
 8101d96:	687a      	ldr	r2, [r7, #4]
 8101d98:	4413      	add	r3, r2
 8101d9a:	edd3 6a00 	vldr	s13, [r3]
 8101d9e:	8b7b      	ldrh	r3, [r7, #26]
 8101da0:	4a9b      	ldr	r2, [pc, #620]	; (8102010 <FD_Wavedec_sym+0x2f4>)
 8101da2:	009b      	lsls	r3, r3, #2
 8101da4:	4413      	add	r3, r2
 8101da6:	edd3 7a00 	vldr	s15, [r3]
 8101daa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8101dae:	8c3b      	ldrh	r3, [r7, #32]
 8101db0:	8bba      	ldrh	r2, [r7, #28]
 8101db2:	0852      	lsrs	r2, r2, #1
 8101db4:	b292      	uxth	r2, r2
 8101db6:	4413      	add	r3, r2
 8101db8:	009b      	lsls	r3, r3, #2
 8101dba:	68fa      	ldr	r2, [r7, #12]
 8101dbc:	4413      	add	r3, r2
 8101dbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101dc2:	edc3 7a00 	vstr	s15, [r3]
 8101dc6:	e05c      	b.n	8101e82 <FD_Wavedec_sym+0x166>
					} else if((i-j)>=dim_y){ //gestire ultimi elementi
 8101dc8:	8bba      	ldrh	r2, [r7, #28]
 8101dca:	8b7b      	ldrh	r3, [r7, #26]
 8101dcc:	1ad2      	subs	r2, r2, r3
 8101dce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8101dd0:	429a      	cmp	r2, r3
 8101dd2:	db30      	blt.n	8101e36 <FD_Wavedec_sym+0x11a>
						index_border = (dim_y-1)-((i-j)-dim_y);
 8101dd4:	8b7a      	ldrh	r2, [r7, #26]
 8101dd6:	8bbb      	ldrh	r3, [r7, #28]
 8101dd8:	1ad3      	subs	r3, r2, r3
 8101dda:	b29a      	uxth	r2, r3
 8101ddc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8101dde:	4413      	add	r3, r2
 8101de0:	b29a      	uxth	r2, r3
 8101de2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8101de4:	4413      	add	r3, r2
 8101de6:	b29b      	uxth	r3, r3
 8101de8:	3b01      	subs	r3, #1
 8101dea:	827b      	strh	r3, [r7, #18]
						dec[index_dec+i/2] = dec[index_dec+i/2] + y[index_border] * HiD[j];
 8101dec:	8c3b      	ldrh	r3, [r7, #32]
 8101dee:	8bba      	ldrh	r2, [r7, #28]
 8101df0:	0852      	lsrs	r2, r2, #1
 8101df2:	b292      	uxth	r2, r2
 8101df4:	4413      	add	r3, r2
 8101df6:	009b      	lsls	r3, r3, #2
 8101df8:	68fa      	ldr	r2, [r7, #12]
 8101dfa:	4413      	add	r3, r2
 8101dfc:	ed93 7a00 	vldr	s14, [r3]
 8101e00:	8a7b      	ldrh	r3, [r7, #18]
 8101e02:	009b      	lsls	r3, r3, #2
 8101e04:	687a      	ldr	r2, [r7, #4]
 8101e06:	4413      	add	r3, r2
 8101e08:	edd3 6a00 	vldr	s13, [r3]
 8101e0c:	8b7b      	ldrh	r3, [r7, #26]
 8101e0e:	4a80      	ldr	r2, [pc, #512]	; (8102010 <FD_Wavedec_sym+0x2f4>)
 8101e10:	009b      	lsls	r3, r3, #2
 8101e12:	4413      	add	r3, r2
 8101e14:	edd3 7a00 	vldr	s15, [r3]
 8101e18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8101e1c:	8c3b      	ldrh	r3, [r7, #32]
 8101e1e:	8bba      	ldrh	r2, [r7, #28]
 8101e20:	0852      	lsrs	r2, r2, #1
 8101e22:	b292      	uxth	r2, r2
 8101e24:	4413      	add	r3, r2
 8101e26:	009b      	lsls	r3, r3, #2
 8101e28:	68fa      	ldr	r2, [r7, #12]
 8101e2a:	4413      	add	r3, r2
 8101e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101e30:	edc3 7a00 	vstr	s15, [r3]
 8101e34:	e025      	b.n	8101e82 <FD_Wavedec_sym+0x166>
					} else {
						dec [index_dec+i/2] = dec[index_dec+i/2] + y[i-j] * HiD[j];
 8101e36:	8c3b      	ldrh	r3, [r7, #32]
 8101e38:	8bba      	ldrh	r2, [r7, #28]
 8101e3a:	0852      	lsrs	r2, r2, #1
 8101e3c:	b292      	uxth	r2, r2
 8101e3e:	4413      	add	r3, r2
 8101e40:	009b      	lsls	r3, r3, #2
 8101e42:	68fa      	ldr	r2, [r7, #12]
 8101e44:	4413      	add	r3, r2
 8101e46:	ed93 7a00 	vldr	s14, [r3]
 8101e4a:	8bba      	ldrh	r2, [r7, #28]
 8101e4c:	8b7b      	ldrh	r3, [r7, #26]
 8101e4e:	1ad3      	subs	r3, r2, r3
 8101e50:	009b      	lsls	r3, r3, #2
 8101e52:	687a      	ldr	r2, [r7, #4]
 8101e54:	4413      	add	r3, r2
 8101e56:	edd3 6a00 	vldr	s13, [r3]
 8101e5a:	8b7b      	ldrh	r3, [r7, #26]
 8101e5c:	4a6c      	ldr	r2, [pc, #432]	; (8102010 <FD_Wavedec_sym+0x2f4>)
 8101e5e:	009b      	lsls	r3, r3, #2
 8101e60:	4413      	add	r3, r2
 8101e62:	edd3 7a00 	vldr	s15, [r3]
 8101e66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8101e6a:	8c3b      	ldrh	r3, [r7, #32]
 8101e6c:	8bba      	ldrh	r2, [r7, #28]
 8101e6e:	0852      	lsrs	r2, r2, #1
 8101e70:	b292      	uxth	r2, r2
 8101e72:	4413      	add	r3, r2
 8101e74:	009b      	lsls	r3, r3, #2
 8101e76:	68fa      	ldr	r2, [r7, #12]
 8101e78:	4413      	add	r3, r2
 8101e7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101e7e:	edc3 7a00 	vstr	s15, [r3]
			for (uint16_t j = 0; j < DIM_FILTER_WAVELET; j++) {
 8101e82:	8b7b      	ldrh	r3, [r7, #26]
 8101e84:	3301      	adds	r3, #1
 8101e86:	837b      	strh	r3, [r7, #26]
 8101e88:	8b7b      	ldrh	r3, [r7, #26]
 8101e8a:	2b09      	cmp	r3, #9
 8101e8c:	f67f af65 	bls.w	8101d5a <FD_Wavedec_sym+0x3e>
		for (uint16_t i = 0; i < dim_conv; i++) {
 8101e90:	8bbb      	ldrh	r3, [r7, #28]
 8101e92:	3301      	adds	r3, #1
 8101e94:	83bb      	strh	r3, [r7, #28]
 8101e96:	8bba      	ldrh	r2, [r7, #28]
 8101e98:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8101e9a:	429a      	cmp	r2, r3
 8101e9c:	f4ff af5a 	bcc.w	8101d54 <FD_Wavedec_sym+0x38>
					}
				}
			}
		}
		//APPR
		index_dec = index_dec + dim_coeff;
 8101ea0:	8c3a      	ldrh	r2, [r7, #32]
 8101ea2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8101ea4:	4413      	add	r3, r2
 8101ea6:	843b      	strh	r3, [r7, #32]
		for (uint16_t i = 0; i < dim_conv; i++) {
 8101ea8:	2300      	movs	r3, #0
 8101eaa:	833b      	strh	r3, [r7, #24]
 8101eac:	e0a0      	b.n	8101ff0 <FD_Wavedec_sym+0x2d4>
			for (uint16_t j = 0; j < DIM_FILTER_WAVELET; j++) {
 8101eae:	2300      	movs	r3, #0
 8101eb0:	82fb      	strh	r3, [r7, #22]
 8101eb2:	e096      	b.n	8101fe2 <FD_Wavedec_sym+0x2c6>
				if ((i % 2) == 1) { //downsampling (solo pari matlab(da 1)=solo dispari in C (da 0))
 8101eb4:	8b3b      	ldrh	r3, [r7, #24]
 8101eb6:	f003 0301 	and.w	r3, r3, #1
 8101eba:	b29b      	uxth	r3, r3
 8101ebc:	2b00      	cmp	r3, #0
 8101ebe:	f000 808d 	beq.w	8101fdc <FD_Wavedec_sym+0x2c0>
					if((i-j)<0){ //gestire primi elementi
 8101ec2:	8b3a      	ldrh	r2, [r7, #24]
 8101ec4:	8afb      	ldrh	r3, [r7, #22]
 8101ec6:	1ad3      	subs	r3, r2, r3
 8101ec8:	2b00      	cmp	r3, #0
 8101eca:	da2a      	bge.n	8101f22 <FD_Wavedec_sym+0x206>
						index_border = -(i-j)-1;
 8101ecc:	8afa      	ldrh	r2, [r7, #22]
 8101ece:	8b3b      	ldrh	r3, [r7, #24]
 8101ed0:	1ad3      	subs	r3, r2, r3
 8101ed2:	b29b      	uxth	r3, r3
 8101ed4:	3b01      	subs	r3, #1
 8101ed6:	827b      	strh	r3, [r7, #18]
						dec[index_dec+i/2] = dec[index_dec+i/2] + y[index_border] * LoD[j];
 8101ed8:	8c3b      	ldrh	r3, [r7, #32]
 8101eda:	8b3a      	ldrh	r2, [r7, #24]
 8101edc:	0852      	lsrs	r2, r2, #1
 8101ede:	b292      	uxth	r2, r2
 8101ee0:	4413      	add	r3, r2
 8101ee2:	009b      	lsls	r3, r3, #2
 8101ee4:	68fa      	ldr	r2, [r7, #12]
 8101ee6:	4413      	add	r3, r2
 8101ee8:	ed93 7a00 	vldr	s14, [r3]
 8101eec:	8a7b      	ldrh	r3, [r7, #18]
 8101eee:	009b      	lsls	r3, r3, #2
 8101ef0:	687a      	ldr	r2, [r7, #4]
 8101ef2:	4413      	add	r3, r2
 8101ef4:	edd3 6a00 	vldr	s13, [r3]
 8101ef8:	8afb      	ldrh	r3, [r7, #22]
 8101efa:	4a46      	ldr	r2, [pc, #280]	; (8102014 <FD_Wavedec_sym+0x2f8>)
 8101efc:	009b      	lsls	r3, r3, #2
 8101efe:	4413      	add	r3, r2
 8101f00:	edd3 7a00 	vldr	s15, [r3]
 8101f04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8101f08:	8c3b      	ldrh	r3, [r7, #32]
 8101f0a:	8b3a      	ldrh	r2, [r7, #24]
 8101f0c:	0852      	lsrs	r2, r2, #1
 8101f0e:	b292      	uxth	r2, r2
 8101f10:	4413      	add	r3, r2
 8101f12:	009b      	lsls	r3, r3, #2
 8101f14:	68fa      	ldr	r2, [r7, #12]
 8101f16:	4413      	add	r3, r2
 8101f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101f1c:	edc3 7a00 	vstr	s15, [r3]
 8101f20:	e05c      	b.n	8101fdc <FD_Wavedec_sym+0x2c0>
					} else if((i-j)>=dim_y){ //gestire ultimi elementi
 8101f22:	8b3a      	ldrh	r2, [r7, #24]
 8101f24:	8afb      	ldrh	r3, [r7, #22]
 8101f26:	1ad2      	subs	r2, r2, r3
 8101f28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8101f2a:	429a      	cmp	r2, r3
 8101f2c:	db30      	blt.n	8101f90 <FD_Wavedec_sym+0x274>
						index_border = (dim_y-1)-((i-j)-dim_y);
 8101f2e:	8afa      	ldrh	r2, [r7, #22]
 8101f30:	8b3b      	ldrh	r3, [r7, #24]
 8101f32:	1ad3      	subs	r3, r2, r3
 8101f34:	b29a      	uxth	r2, r3
 8101f36:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8101f38:	4413      	add	r3, r2
 8101f3a:	b29a      	uxth	r2, r3
 8101f3c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8101f3e:	4413      	add	r3, r2
 8101f40:	b29b      	uxth	r3, r3
 8101f42:	3b01      	subs	r3, #1
 8101f44:	827b      	strh	r3, [r7, #18]
						dec[index_dec+i/2] = dec[index_dec+i/2] + y[index_border] * LoD[j];
 8101f46:	8c3b      	ldrh	r3, [r7, #32]
 8101f48:	8b3a      	ldrh	r2, [r7, #24]
 8101f4a:	0852      	lsrs	r2, r2, #1
 8101f4c:	b292      	uxth	r2, r2
 8101f4e:	4413      	add	r3, r2
 8101f50:	009b      	lsls	r3, r3, #2
 8101f52:	68fa      	ldr	r2, [r7, #12]
 8101f54:	4413      	add	r3, r2
 8101f56:	ed93 7a00 	vldr	s14, [r3]
 8101f5a:	8a7b      	ldrh	r3, [r7, #18]
 8101f5c:	009b      	lsls	r3, r3, #2
 8101f5e:	687a      	ldr	r2, [r7, #4]
 8101f60:	4413      	add	r3, r2
 8101f62:	edd3 6a00 	vldr	s13, [r3]
 8101f66:	8afb      	ldrh	r3, [r7, #22]
 8101f68:	4a2a      	ldr	r2, [pc, #168]	; (8102014 <FD_Wavedec_sym+0x2f8>)
 8101f6a:	009b      	lsls	r3, r3, #2
 8101f6c:	4413      	add	r3, r2
 8101f6e:	edd3 7a00 	vldr	s15, [r3]
 8101f72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8101f76:	8c3b      	ldrh	r3, [r7, #32]
 8101f78:	8b3a      	ldrh	r2, [r7, #24]
 8101f7a:	0852      	lsrs	r2, r2, #1
 8101f7c:	b292      	uxth	r2, r2
 8101f7e:	4413      	add	r3, r2
 8101f80:	009b      	lsls	r3, r3, #2
 8101f82:	68fa      	ldr	r2, [r7, #12]
 8101f84:	4413      	add	r3, r2
 8101f86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101f8a:	edc3 7a00 	vstr	s15, [r3]
 8101f8e:	e025      	b.n	8101fdc <FD_Wavedec_sym+0x2c0>
					} else {
						dec [index_dec+i/2] = dec[index_dec+i/2] + y[i-j] * LoD[j];
 8101f90:	8c3b      	ldrh	r3, [r7, #32]
 8101f92:	8b3a      	ldrh	r2, [r7, #24]
 8101f94:	0852      	lsrs	r2, r2, #1
 8101f96:	b292      	uxth	r2, r2
 8101f98:	4413      	add	r3, r2
 8101f9a:	009b      	lsls	r3, r3, #2
 8101f9c:	68fa      	ldr	r2, [r7, #12]
 8101f9e:	4413      	add	r3, r2
 8101fa0:	ed93 7a00 	vldr	s14, [r3]
 8101fa4:	8b3a      	ldrh	r2, [r7, #24]
 8101fa6:	8afb      	ldrh	r3, [r7, #22]
 8101fa8:	1ad3      	subs	r3, r2, r3
 8101faa:	009b      	lsls	r3, r3, #2
 8101fac:	687a      	ldr	r2, [r7, #4]
 8101fae:	4413      	add	r3, r2
 8101fb0:	edd3 6a00 	vldr	s13, [r3]
 8101fb4:	8afb      	ldrh	r3, [r7, #22]
 8101fb6:	4a17      	ldr	r2, [pc, #92]	; (8102014 <FD_Wavedec_sym+0x2f8>)
 8101fb8:	009b      	lsls	r3, r3, #2
 8101fba:	4413      	add	r3, r2
 8101fbc:	edd3 7a00 	vldr	s15, [r3]
 8101fc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8101fc4:	8c3b      	ldrh	r3, [r7, #32]
 8101fc6:	8b3a      	ldrh	r2, [r7, #24]
 8101fc8:	0852      	lsrs	r2, r2, #1
 8101fca:	b292      	uxth	r2, r2
 8101fcc:	4413      	add	r3, r2
 8101fce:	009b      	lsls	r3, r3, #2
 8101fd0:	68fa      	ldr	r2, [r7, #12]
 8101fd2:	4413      	add	r3, r2
 8101fd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101fd8:	edc3 7a00 	vstr	s15, [r3]
			for (uint16_t j = 0; j < DIM_FILTER_WAVELET; j++) {
 8101fdc:	8afb      	ldrh	r3, [r7, #22]
 8101fde:	3301      	adds	r3, #1
 8101fe0:	82fb      	strh	r3, [r7, #22]
 8101fe2:	8afb      	ldrh	r3, [r7, #22]
 8101fe4:	2b09      	cmp	r3, #9
 8101fe6:	f67f af65 	bls.w	8101eb4 <FD_Wavedec_sym+0x198>
		for (uint16_t i = 0; i < dim_conv; i++) {
 8101fea:	8b3b      	ldrh	r3, [r7, #24]
 8101fec:	3301      	adds	r3, #1
 8101fee:	833b      	strh	r3, [r7, #24]
 8101ff0:	8b3a      	ldrh	r2, [r7, #24]
 8101ff2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8101ff4:	429a      	cmp	r2, r3
 8101ff6:	f4ff af5a 	bcc.w	8101eae <FD_Wavedec_sym+0x192>
					}
				}
			}
		}

		if(!(k==N_LEVEL_WAVELET-1)){
 8101ffa:	8bfb      	ldrh	r3, [r7, #30]
 8101ffc:	2b09      	cmp	r3, #9
 8101ffe:	d02d      	beq.n	810205c <FD_Wavedec_sym+0x340>
		dim_y = dim_coeff;
 8102000:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8102002:	84fb      	strh	r3, [r7, #38]	; 0x26

		for(uint16_t i=0; i< dim_y;i++){
 8102004:	2300      	movs	r3, #0
 8102006:	82bb      	strh	r3, [r7, #20]
 8102008:	e01e      	b.n	8102048 <FD_Wavedec_sym+0x32c>
 810200a:	bf00      	nop
 810200c:	1000028c 	.word	0x1000028c
 8102010:	10000030 	.word	0x10000030
 8102014:	10000008 	.word	0x10000008
			y[i] = dec[index_dec + i];
 8102018:	8c3a      	ldrh	r2, [r7, #32]
 810201a:	8abb      	ldrh	r3, [r7, #20]
 810201c:	4413      	add	r3, r2
 810201e:	009b      	lsls	r3, r3, #2
 8102020:	68fa      	ldr	r2, [r7, #12]
 8102022:	441a      	add	r2, r3
 8102024:	8abb      	ldrh	r3, [r7, #20]
 8102026:	009b      	lsls	r3, r3, #2
 8102028:	6879      	ldr	r1, [r7, #4]
 810202a:	440b      	add	r3, r1
 810202c:	6812      	ldr	r2, [r2, #0]
 810202e:	601a      	str	r2, [r3, #0]
			dec[index_dec+i]=0;
 8102030:	8c3a      	ldrh	r2, [r7, #32]
 8102032:	8abb      	ldrh	r3, [r7, #20]
 8102034:	4413      	add	r3, r2
 8102036:	009b      	lsls	r3, r3, #2
 8102038:	68fa      	ldr	r2, [r7, #12]
 810203a:	4413      	add	r3, r2
 810203c:	f04f 0200 	mov.w	r2, #0
 8102040:	601a      	str	r2, [r3, #0]
		for(uint16_t i=0; i< dim_y;i++){
 8102042:	8abb      	ldrh	r3, [r7, #20]
 8102044:	3301      	adds	r3, #1
 8102046:	82bb      	strh	r3, [r7, #20]
 8102048:	8aba      	ldrh	r2, [r7, #20]
 810204a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 810204c:	429a      	cmp	r2, r3
 810204e:	d3e3      	bcc.n	8102018 <FD_Wavedec_sym+0x2fc>
		}

		dim_conv = dim_y + DIM_FILTER_WAVELET - 1;
 8102050:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8102052:	3309      	adds	r3, #9
 8102054:	84bb      	strh	r3, [r7, #36]	; 0x24
		dim_coeff = (int)dim_conv/2;
 8102056:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8102058:	085b      	lsrs	r3, r3, #1
 810205a:	847b      	strh	r3, [r7, #34]	; 0x22
	for(uint16_t k=0; k<N_LEVEL_WAVELET; k++){
 810205c:	8bfb      	ldrh	r3, [r7, #30]
 810205e:	3301      	adds	r3, #1
 8102060:	83fb      	strh	r3, [r7, #30]
 8102062:	8bfb      	ldrh	r3, [r7, #30]
 8102064:	2b09      	cmp	r3, #9
 8102066:	f67f ae6d 	bls.w	8101d44 <FD_Wavedec_sym+0x28>
		}
	}
}
 810206a:	bf00      	nop
 810206c:	bf00      	nop
 810206e:	372c      	adds	r7, #44	; 0x2c
 8102070:	46bd      	mov	sp, r7
 8102072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102076:	4770      	bx	lr

08102078 <FD_Wenergy>:

void FD_Wenergy(float* dec, uint16_t* dec_dim, float* Ea, float* Ed){
 8102078:	b5b0      	push	{r4, r5, r7, lr}
 810207a:	b08a      	sub	sp, #40	; 0x28
 810207c:	af00      	add	r7, sp, #0
 810207e:	60f8      	str	r0, [r7, #12]
 8102080:	60b9      	str	r1, [r7, #8]
 8102082:	607a      	str	r2, [r7, #4]
 8102084:	603b      	str	r3, [r7, #0]
	float tot=0;
 8102086:	f04f 0300 	mov.w	r3, #0
 810208a:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t index=0;
 810208c:	2300      	movs	r3, #0
 810208e:	847b      	strh	r3, [r7, #34]	; 0x22
	uint16_t dim = 0;
 8102090:	2300      	movs	r3, #0
 8102092:	82bb      	strh	r3, [r7, #20]

	*Ea =0;
 8102094:	687b      	ldr	r3, [r7, #4]
 8102096:	f04f 0200 	mov.w	r2, #0
 810209a:	601a      	str	r2, [r3, #0]
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 810209c:	2300      	movs	r3, #0
 810209e:	843b      	strh	r3, [r7, #32]
 81020a0:	e009      	b.n	81020b6 <FD_Wenergy+0x3e>
		Ed[i]=0;
 81020a2:	8c3b      	ldrh	r3, [r7, #32]
 81020a4:	009b      	lsls	r3, r3, #2
 81020a6:	683a      	ldr	r2, [r7, #0]
 81020a8:	4413      	add	r3, r2
 81020aa:	f04f 0200 	mov.w	r2, #0
 81020ae:	601a      	str	r2, [r3, #0]
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 81020b0:	8c3b      	ldrh	r3, [r7, #32]
 81020b2:	3301      	adds	r3, #1
 81020b4:	843b      	strh	r3, [r7, #32]
 81020b6:	8c3b      	ldrh	r3, [r7, #32]
 81020b8:	2b09      	cmp	r3, #9
 81020ba:	d9f2      	bls.n	81020a2 <FD_Wenergy+0x2a>
	}

	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 81020bc:	2300      	movs	r3, #0
 81020be:	83fb      	strh	r3, [r7, #30]
 81020c0:	e044      	b.n	810214c <FD_Wenergy+0xd4>
		dim = dec_dim[i];
 81020c2:	8bfb      	ldrh	r3, [r7, #30]
 81020c4:	005b      	lsls	r3, r3, #1
 81020c6:	68ba      	ldr	r2, [r7, #8]
 81020c8:	4413      	add	r3, r2
 81020ca:	881b      	ldrh	r3, [r3, #0]
 81020cc:	82bb      	strh	r3, [r7, #20]
		for(uint16_t j=0;j<dim;j++){
 81020ce:	2300      	movs	r3, #0
 81020d0:	83bb      	strh	r3, [r7, #28]
 81020d2:	e030      	b.n	8102136 <FD_Wenergy+0xbe>
			Ed[i]=Ed[i]+pow(dec[index+j],2);
 81020d4:	8bfb      	ldrh	r3, [r7, #30]
 81020d6:	009b      	lsls	r3, r3, #2
 81020d8:	683a      	ldr	r2, [r7, #0]
 81020da:	4413      	add	r3, r2
 81020dc:	681b      	ldr	r3, [r3, #0]
 81020de:	4618      	mov	r0, r3
 81020e0:	f7fe faba 	bl	8100658 <__aeabi_f2d>
 81020e4:	4604      	mov	r4, r0
 81020e6:	460d      	mov	r5, r1
 81020e8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 81020ea:	8bbb      	ldrh	r3, [r7, #28]
 81020ec:	4413      	add	r3, r2
 81020ee:	009b      	lsls	r3, r3, #2
 81020f0:	68fa      	ldr	r2, [r7, #12]
 81020f2:	4413      	add	r3, r2
 81020f4:	681b      	ldr	r3, [r3, #0]
 81020f6:	4618      	mov	r0, r3
 81020f8:	f7fe faae 	bl	8100658 <__aeabi_f2d>
 81020fc:	4602      	mov	r2, r0
 81020fe:	460b      	mov	r3, r1
 8102100:	ed9f 1b53 	vldr	d1, [pc, #332]	; 8102250 <FD_Wenergy+0x1d8>
 8102104:	ec43 2b10 	vmov	d0, r2, r3
 8102108:	f00a f91a 	bl	810c340 <pow>
 810210c:	ec53 2b10 	vmov	r2, r3, d0
 8102110:	4620      	mov	r0, r4
 8102112:	4629      	mov	r1, r5
 8102114:	f7fe f942 	bl	810039c <__adddf3>
 8102118:	4602      	mov	r2, r0
 810211a:	460b      	mov	r3, r1
 810211c:	4610      	mov	r0, r2
 810211e:	4619      	mov	r1, r3
 8102120:	8bfb      	ldrh	r3, [r7, #30]
 8102122:	009b      	lsls	r3, r3, #2
 8102124:	683a      	ldr	r2, [r7, #0]
 8102126:	18d4      	adds	r4, r2, r3
 8102128:	f7fe fde6 	bl	8100cf8 <__aeabi_d2f>
 810212c:	4603      	mov	r3, r0
 810212e:	6023      	str	r3, [r4, #0]
		for(uint16_t j=0;j<dim;j++){
 8102130:	8bbb      	ldrh	r3, [r7, #28]
 8102132:	3301      	adds	r3, #1
 8102134:	83bb      	strh	r3, [r7, #28]
 8102136:	8bba      	ldrh	r2, [r7, #28]
 8102138:	8abb      	ldrh	r3, [r7, #20]
 810213a:	429a      	cmp	r2, r3
 810213c:	d3ca      	bcc.n	81020d4 <FD_Wenergy+0x5c>
		}
		index = index + dim;
 810213e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8102140:	8abb      	ldrh	r3, [r7, #20]
 8102142:	4413      	add	r3, r2
 8102144:	847b      	strh	r3, [r7, #34]	; 0x22
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 8102146:	8bfb      	ldrh	r3, [r7, #30]
 8102148:	3301      	adds	r3, #1
 810214a:	83fb      	strh	r3, [r7, #30]
 810214c:	8bfb      	ldrh	r3, [r7, #30]
 810214e:	2b09      	cmp	r3, #9
 8102150:	d9b7      	bls.n	81020c2 <FD_Wenergy+0x4a>
	}

	dim = dec_dim[N_LEVEL_WAVELET-1];
 8102152:	68bb      	ldr	r3, [r7, #8]
 8102154:	8a5b      	ldrh	r3, [r3, #18]
 8102156:	82bb      	strh	r3, [r7, #20]
	for(uint16_t j=0;j<dim;j++){
 8102158:	2300      	movs	r3, #0
 810215a:	837b      	strh	r3, [r7, #26]
 810215c:	e02a      	b.n	81021b4 <FD_Wenergy+0x13c>
		*Ea=*Ea+pow(dec[index+j],2);
 810215e:	687b      	ldr	r3, [r7, #4]
 8102160:	681b      	ldr	r3, [r3, #0]
 8102162:	4618      	mov	r0, r3
 8102164:	f7fe fa78 	bl	8100658 <__aeabi_f2d>
 8102168:	4604      	mov	r4, r0
 810216a:	460d      	mov	r5, r1
 810216c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 810216e:	8b7b      	ldrh	r3, [r7, #26]
 8102170:	4413      	add	r3, r2
 8102172:	009b      	lsls	r3, r3, #2
 8102174:	68fa      	ldr	r2, [r7, #12]
 8102176:	4413      	add	r3, r2
 8102178:	681b      	ldr	r3, [r3, #0]
 810217a:	4618      	mov	r0, r3
 810217c:	f7fe fa6c 	bl	8100658 <__aeabi_f2d>
 8102180:	4602      	mov	r2, r0
 8102182:	460b      	mov	r3, r1
 8102184:	ed9f 1b32 	vldr	d1, [pc, #200]	; 8102250 <FD_Wenergy+0x1d8>
 8102188:	ec43 2b10 	vmov	d0, r2, r3
 810218c:	f00a f8d8 	bl	810c340 <pow>
 8102190:	ec53 2b10 	vmov	r2, r3, d0
 8102194:	4620      	mov	r0, r4
 8102196:	4629      	mov	r1, r5
 8102198:	f7fe f900 	bl	810039c <__adddf3>
 810219c:	4602      	mov	r2, r0
 810219e:	460b      	mov	r3, r1
 81021a0:	4610      	mov	r0, r2
 81021a2:	4619      	mov	r1, r3
 81021a4:	f7fe fda8 	bl	8100cf8 <__aeabi_d2f>
 81021a8:	4602      	mov	r2, r0
 81021aa:	687b      	ldr	r3, [r7, #4]
 81021ac:	601a      	str	r2, [r3, #0]
	for(uint16_t j=0;j<dim;j++){
 81021ae:	8b7b      	ldrh	r3, [r7, #26]
 81021b0:	3301      	adds	r3, #1
 81021b2:	837b      	strh	r3, [r7, #26]
 81021b4:	8b7a      	ldrh	r2, [r7, #26]
 81021b6:	8abb      	ldrh	r3, [r7, #20]
 81021b8:	429a      	cmp	r2, r3
 81021ba:	d3d0      	bcc.n	810215e <FD_Wenergy+0xe6>
	}

	tot = *Ea;
 81021bc:	687b      	ldr	r3, [r7, #4]
 81021be:	681b      	ldr	r3, [r3, #0]
 81021c0:	627b      	str	r3, [r7, #36]	; 0x24
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 81021c2:	2300      	movs	r3, #0
 81021c4:	833b      	strh	r3, [r7, #24]
 81021c6:	e00e      	b.n	81021e6 <FD_Wenergy+0x16e>
		tot = tot + Ed[i];
 81021c8:	8b3b      	ldrh	r3, [r7, #24]
 81021ca:	009b      	lsls	r3, r3, #2
 81021cc:	683a      	ldr	r2, [r7, #0]
 81021ce:	4413      	add	r3, r2
 81021d0:	edd3 7a00 	vldr	s15, [r3]
 81021d4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 81021d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 81021dc:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 81021e0:	8b3b      	ldrh	r3, [r7, #24]
 81021e2:	3301      	adds	r3, #1
 81021e4:	833b      	strh	r3, [r7, #24]
 81021e6:	8b3b      	ldrh	r3, [r7, #24]
 81021e8:	2b09      	cmp	r3, #9
 81021ea:	d9ed      	bls.n	81021c8 <FD_Wenergy+0x150>
	}

	*Ea = 100*(*Ea)/tot;
 81021ec:	687b      	ldr	r3, [r7, #4]
 81021ee:	edd3 7a00 	vldr	s15, [r3]
 81021f2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8102258 <FD_Wenergy+0x1e0>
 81021f6:	ee67 6a87 	vmul.f32	s13, s15, s14
 81021fa:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 81021fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102202:	687b      	ldr	r3, [r7, #4]
 8102204:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 8102208:	2300      	movs	r3, #0
 810220a:	82fb      	strh	r3, [r7, #22]
 810220c:	e016      	b.n	810223c <FD_Wenergy+0x1c4>
		Ed[i] = 100*Ed[i]/tot;
 810220e:	8afb      	ldrh	r3, [r7, #22]
 8102210:	009b      	lsls	r3, r3, #2
 8102212:	683a      	ldr	r2, [r7, #0]
 8102214:	4413      	add	r3, r2
 8102216:	edd3 7a00 	vldr	s15, [r3]
 810221a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8102258 <FD_Wenergy+0x1e0>
 810221e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8102222:	8afb      	ldrh	r3, [r7, #22]
 8102224:	009b      	lsls	r3, r3, #2
 8102226:	683a      	ldr	r2, [r7, #0]
 8102228:	4413      	add	r3, r2
 810222a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 810222e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102232:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i=0;i<N_LEVEL_WAVELET;i++){
 8102236:	8afb      	ldrh	r3, [r7, #22]
 8102238:	3301      	adds	r3, #1
 810223a:	82fb      	strh	r3, [r7, #22]
 810223c:	8afb      	ldrh	r3, [r7, #22]
 810223e:	2b09      	cmp	r3, #9
 8102240:	d9e5      	bls.n	810220e <FD_Wenergy+0x196>
	}
}
 8102242:	bf00      	nop
 8102244:	bf00      	nop
 8102246:	3728      	adds	r7, #40	; 0x28
 8102248:	46bd      	mov	sp, r7
 810224a:	bdb0      	pop	{r4, r5, r7, pc}
 810224c:	f3af 8000 	nop.w
 8102250:	00000000 	.word	0x00000000
 8102254:	40000000 	.word	0x40000000
 8102258:	42c80000 	.word	0x42c80000

0810225c <FD_Hilbert_fast>:


}
*/

void FD_Hilbert_fast(float*y){
 810225c:	b580      	push	{r7, lr}
 810225e:	b08a      	sub	sp, #40	; 0x28
 8102260:	af00      	add	r7, sp, #0
 8102262:	6078      	str	r0, [r7, #4]

    int32_t j = N_SAMPLE -1;
 8102264:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8102268:	627b      	str	r3, [r7, #36]	; 0x24
    for(int32_t i = 2*N_SAMPLE-1;i>=0;i--){
 810226a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 810226e:	623b      	str	r3, [r7, #32]
 8102270:	e019      	b.n	81022a6 <FD_Hilbert_fast+0x4a>
       y[i] = 0;
 8102272:	6a3b      	ldr	r3, [r7, #32]
 8102274:	009b      	lsls	r3, r3, #2
 8102276:	687a      	ldr	r2, [r7, #4]
 8102278:	4413      	add	r3, r2
 810227a:	f04f 0200 	mov.w	r2, #0
 810227e:	601a      	str	r2, [r3, #0]
       i--;
 8102280:	6a3b      	ldr	r3, [r7, #32]
 8102282:	3b01      	subs	r3, #1
 8102284:	623b      	str	r3, [r7, #32]
       y[i]=y[j];
 8102286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102288:	009b      	lsls	r3, r3, #2
 810228a:	687a      	ldr	r2, [r7, #4]
 810228c:	441a      	add	r2, r3
 810228e:	6a3b      	ldr	r3, [r7, #32]
 8102290:	009b      	lsls	r3, r3, #2
 8102292:	6879      	ldr	r1, [r7, #4]
 8102294:	440b      	add	r3, r1
 8102296:	6812      	ldr	r2, [r2, #0]
 8102298:	601a      	str	r2, [r3, #0]
       j--;
 810229a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810229c:	3b01      	subs	r3, #1
 810229e:	627b      	str	r3, [r7, #36]	; 0x24
    for(int32_t i = 2*N_SAMPLE-1;i>=0;i--){
 81022a0:	6a3b      	ldr	r3, [r7, #32]
 81022a2:	3b01      	subs	r3, #1
 81022a4:	623b      	str	r3, [r7, #32]
 81022a6:	6a3b      	ldr	r3, [r7, #32]
 81022a8:	2b00      	cmp	r3, #0
 81022aa:	dae2      	bge.n	8102272 <FD_Hilbert_fast+0x16>
    }

    float complex* x = (float complex*)y;
 81022ac:	687b      	ldr	r3, [r7, #4]
 81022ae:	613b      	str	r3, [r7, #16]

	FFT(x,N_SAMPLE);
 81022b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 81022b4:	6938      	ldr	r0, [r7, #16]
 81022b6:	f7ff fbb3 	bl	8101a20 <FFT>

	//DELETE NEGATIVE
	for(uint32_t n=0;n<N_SAMPLE;n++){
 81022ba:	2300      	movs	r3, #0
 81022bc:	61fb      	str	r3, [r7, #28]
 81022be:	e02f      	b.n	8102320 <FD_Hilbert_fast+0xc4>
		if (n>0 && n<N_SAMPLE/2){
 81022c0:	69fb      	ldr	r3, [r7, #28]
 81022c2:	2b00      	cmp	r3, #0
 81022c4:	d01c      	beq.n	8102300 <FD_Hilbert_fast+0xa4>
 81022c6:	69fb      	ldr	r3, [r7, #28]
 81022c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81022cc:	d218      	bcs.n	8102300 <FD_Hilbert_fast+0xa4>
			x[n] = 2*x[n];
 81022ce:	69fb      	ldr	r3, [r7, #28]
 81022d0:	00db      	lsls	r3, r3, #3
 81022d2:	693a      	ldr	r2, [r7, #16]
 81022d4:	4413      	add	r3, r2
 81022d6:	681a      	ldr	r2, [r3, #0]
 81022d8:	685b      	ldr	r3, [r3, #4]
 81022da:	ee07 2a90 	vmov	s15, r2
 81022de:	ee37 7aa7 	vadd.f32	s14, s15, s15
 81022e2:	ee07 3a90 	vmov	s15, r3
 81022e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 81022ea:	69fb      	ldr	r3, [r7, #28]
 81022ec:	00db      	lsls	r3, r3, #3
 81022ee:	693a      	ldr	r2, [r7, #16]
 81022f0:	4413      	add	r3, r2
 81022f2:	ee17 1a10 	vmov	r1, s14
 81022f6:	ee17 2a90 	vmov	r2, s15
 81022fa:	6019      	str	r1, [r3, #0]
 81022fc:	605a      	str	r2, [r3, #4]
 81022fe:	e00c      	b.n	810231a <FD_Hilbert_fast+0xbe>
		} else if(n>N_SAMPLE/2) {
 8102300:	69fb      	ldr	r3, [r7, #28]
 8102302:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8102306:	d908      	bls.n	810231a <FD_Hilbert_fast+0xbe>
			x[n]=0;
 8102308:	69fb      	ldr	r3, [r7, #28]
 810230a:	00db      	lsls	r3, r3, #3
 810230c:	693a      	ldr	r2, [r7, #16]
 810230e:	4413      	add	r3, r2
 8102310:	4a37      	ldr	r2, [pc, #220]	; (81023f0 <FD_Hilbert_fast+0x194>)
 8102312:	6811      	ldr	r1, [r2, #0]
 8102314:	6019      	str	r1, [r3, #0]
 8102316:	6852      	ldr	r2, [r2, #4]
 8102318:	605a      	str	r2, [r3, #4]
	for(uint32_t n=0;n<N_SAMPLE;n++){
 810231a:	69fb      	ldr	r3, [r7, #28]
 810231c:	3301      	adds	r3, #1
 810231e:	61fb      	str	r3, [r7, #28]
 8102320:	69fb      	ldr	r3, [r7, #28]
 8102322:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102326:	d3cb      	bcc.n	81022c0 <FD_Hilbert_fast+0x64>
		}
	}

	IFFT(x,N_SAMPLE);
 8102328:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 810232c:	6938      	ldr	r0, [r7, #16]
 810232e:	f7ff fc7f 	bl	8101c30 <IFFT>


	for(uint32_t n=0;n<N_SAMPLE;n++){
 8102332:	2300      	movs	r3, #0
 8102334:	61bb      	str	r3, [r7, #24]
 8102336:	e03b      	b.n	81023b0 <FD_Hilbert_fast+0x154>
		float hil = cimagf(x[n]);
 8102338:	69bb      	ldr	r3, [r7, #24]
 810233a:	00db      	lsls	r3, r3, #3
 810233c:	693a      	ldr	r2, [r7, #16]
 810233e:	4413      	add	r3, r2
 8102340:	685b      	ldr	r3, [r3, #4]
 8102342:	60fb      	str	r3, [r7, #12]
		float signal = creal(x[n]);
 8102344:	69bb      	ldr	r3, [r7, #24]
 8102346:	00db      	lsls	r3, r3, #3
 8102348:	693a      	ldr	r2, [r7, #16]
 810234a:	4413      	add	r3, r2
 810234c:	681b      	ldr	r3, [r3, #0]
 810234e:	4618      	mov	r0, r3
 8102350:	f7fe f982 	bl	8100658 <__aeabi_f2d>
 8102354:	4602      	mov	r2, r0
 8102356:	460b      	mov	r3, r1
 8102358:	4610      	mov	r0, r2
 810235a:	4619      	mov	r1, r3
 810235c:	f7fe fccc 	bl	8100cf8 <__aeabi_d2f>
 8102360:	4603      	mov	r3, r0
 8102362:	60bb      	str	r3, [r7, #8]
		x[n] = sqrt(hil*hil + signal*signal);
 8102364:	edd7 7a03 	vldr	s15, [r7, #12]
 8102368:	ee27 7aa7 	vmul.f32	s14, s15, s15
 810236c:	edd7 7a02 	vldr	s15, [r7, #8]
 8102370:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8102374:	ee77 7a27 	vadd.f32	s15, s14, s15
 8102378:	ee17 0a90 	vmov	r0, s15
 810237c:	f7fe f96c 	bl	8100658 <__aeabi_f2d>
 8102380:	4602      	mov	r2, r0
 8102382:	460b      	mov	r3, r1
 8102384:	ec43 2b10 	vmov	d0, r2, r3
 8102388:	f00a f888 	bl	810c49c <sqrt>
 810238c:	ec53 2b10 	vmov	r2, r3, d0
 8102390:	4610      	mov	r0, r2
 8102392:	4619      	mov	r1, r3
 8102394:	f7fe fcb0 	bl	8100cf8 <__aeabi_d2f>
 8102398:	4601      	mov	r1, r0
 810239a:	69bb      	ldr	r3, [r7, #24]
 810239c:	00db      	lsls	r3, r3, #3
 810239e:	693a      	ldr	r2, [r7, #16]
 81023a0:	4413      	add	r3, r2
 81023a2:	f04f 0200 	mov.w	r2, #0
 81023a6:	6019      	str	r1, [r3, #0]
 81023a8:	605a      	str	r2, [r3, #4]
	for(uint32_t n=0;n<N_SAMPLE;n++){
 81023aa:	69bb      	ldr	r3, [r7, #24]
 81023ac:	3301      	adds	r3, #1
 81023ae:	61bb      	str	r3, [r7, #24]
 81023b0:	69bb      	ldr	r3, [r7, #24]
 81023b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81023b6:	d3bf      	bcc.n	8102338 <FD_Hilbert_fast+0xdc>
	}


	y= (float*) x;
 81023b8:	693b      	ldr	r3, [r7, #16]
 81023ba:	607b      	str	r3, [r7, #4]
	for(int32_t n=0;n<N_SAMPLE;n++){
 81023bc:	2300      	movs	r3, #0
 81023be:	617b      	str	r3, [r7, #20]
 81023c0:	e00c      	b.n	81023dc <FD_Hilbert_fast+0x180>
		y[n]=x[n];
 81023c2:	697b      	ldr	r3, [r7, #20]
 81023c4:	00db      	lsls	r3, r3, #3
 81023c6:	693a      	ldr	r2, [r7, #16]
 81023c8:	441a      	add	r2, r3
 81023ca:	697b      	ldr	r3, [r7, #20]
 81023cc:	009b      	lsls	r3, r3, #2
 81023ce:	6879      	ldr	r1, [r7, #4]
 81023d0:	440b      	add	r3, r1
 81023d2:	6812      	ldr	r2, [r2, #0]
 81023d4:	601a      	str	r2, [r3, #0]
	for(int32_t n=0;n<N_SAMPLE;n++){
 81023d6:	697b      	ldr	r3, [r7, #20]
 81023d8:	3301      	adds	r3, #1
 81023da:	617b      	str	r3, [r7, #20]
 81023dc:	697b      	ldr	r3, [r7, #20]
 81023de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81023e2:	dbee      	blt.n	81023c2 <FD_Hilbert_fast+0x166>
	}

}
 81023e4:	bf00      	nop
 81023e6:	bf00      	nop
 81023e8:	3728      	adds	r7, #40	; 0x28
 81023ea:	46bd      	mov	sp, r7
 81023ec:	bd80      	pop	{r7, pc}
 81023ee:	bf00      	nop
 81023f0:	0810e1c8 	.word	0x0810e1c8

081023f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81023f4:	b580      	push	{r7, lr}
 81023f6:	b08a      	sub	sp, #40	; 0x28
 81023f8:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 81023fa:	4b8c      	ldr	r3, [pc, #560]	; (810262c <main+0x238>)
 81023fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102400:	4a8a      	ldr	r2, [pc, #552]	; (810262c <main+0x238>)
 8102402:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8102406:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810240a:	4b88      	ldr	r3, [pc, #544]	; (810262c <main+0x238>)
 810240c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102410:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8102414:	607b      	str	r3, [r7, #4]
 8102416:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8102418:	2001      	movs	r0, #1
 810241a:	f001 f8e5 	bl	81035e8 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810241e:	f001 f96f 	bl	8103700 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8102422:	2201      	movs	r2, #1
 8102424:	2102      	movs	r1, #2
 8102426:	2000      	movs	r0, #0
 8102428:	f001 f8f0 	bl	810360c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810242c:	4b80      	ldr	r3, [pc, #512]	; (8102630 <main+0x23c>)
 810242e:	681b      	ldr	r3, [r3, #0]
 8102430:	091b      	lsrs	r3, r3, #4
 8102432:	f003 030f 	and.w	r3, r3, #15
 8102436:	2b07      	cmp	r3, #7
 8102438:	d108      	bne.n	810244c <main+0x58>
 810243a:	4b7e      	ldr	r3, [pc, #504]	; (8102634 <main+0x240>)
 810243c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8102440:	4a7c      	ldr	r2, [pc, #496]	; (8102634 <main+0x240>)
 8102442:	f043 0301 	orr.w	r3, r3, #1
 8102446:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810244a:	e007      	b.n	810245c <main+0x68>
 810244c:	4b79      	ldr	r3, [pc, #484]	; (8102634 <main+0x240>)
 810244e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8102452:	4a78      	ldr	r2, [pc, #480]	; (8102634 <main+0x240>)
 8102454:	f043 0301 	orr.w	r3, r3, #1
 8102458:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810245c:	f000 fce4 	bl	8102e28 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8102460:	f000 f9a4 	bl	81027ac <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8102464:	f000 f956 	bl	8102714 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8102468:	f000 f8fe 	bl	8102668 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  //Power sequence ADE9000
  ADE9000_Power();
 810246c:	f7ff f840 	bl	81014f0 <ADE9000_Power>

  //Needed for scanf
  setvbuf( stdin, NULL, _IONBF, 0 );
 8102470:	4b71      	ldr	r3, [pc, #452]	; (8102638 <main+0x244>)
 8102472:	681b      	ldr	r3, [r3, #0]
 8102474:	6858      	ldr	r0, [r3, #4]
 8102476:	2300      	movs	r3, #0
 8102478:	2202      	movs	r2, #2
 810247a:	2100      	movs	r1, #0
 810247c:	f006 f90c 	bl	8108698 <setvbuf>

  //ADE9000 configuration
  ADE9000_Setup();
 8102480:	f7fe ffb2 	bl	81013e8 <ADE9000_Setup>

  uint16_t index = 0;
 8102484:	2300      	movs	r3, #0
 8102486:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint32_t start;
  uint32_t value_reg_32 = 0x00020000;
 8102488:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 810248c:	617b      	str	r3, [r7, #20]
  uint16_t value_reg_16;


  while(flag_trigger==0){}
 810248e:	bf00      	nop
 8102490:	4b6a      	ldr	r3, [pc, #424]	; (810263c <main+0x248>)
 8102492:	f993 3000 	ldrsb.w	r3, [r3]
 8102496:	2b00      	cmp	r3, #0
 8102498:	d0fa      	beq.n	8102490 <main+0x9c>
  flag_trigger = 0;
 810249a:	4b68      	ldr	r3, [pc, #416]	; (810263c <main+0x248>)
 810249c:	2200      	movs	r2, #0
 810249e:	701a      	strb	r2, [r3, #0]

  //Start acquisition on Waveform buffer
  Start_Waveform_Buffer();
 81024a0:	f7ff f924 	bl	81016ec <Start_Waveform_Buffer>

  //Acquire N_SAMPLE
  while(index < N_SAMPLE){
 81024a4:	e057      	b.n	8102556 <main+0x162>

	  //Wait for first interrupt (first half buffer)
	  while(flag_read == 0){}
 81024a6:	bf00      	nop
 81024a8:	4b65      	ldr	r3, [pc, #404]	; (8102640 <main+0x24c>)
 81024aa:	f993 3000 	ldrsb.w	r3, [r3]
 81024ae:	2b00      	cmp	r3, #0
 81024b0:	d0fa      	beq.n	81024a8 <main+0xb4>

	  //Clear interrupt
	  flag_read = 0;
 81024b2:	4b63      	ldr	r3, [pc, #396]	; (8102640 <main+0x24c>)
 81024b4:	2200      	movs	r2, #0
 81024b6:	701a      	strb	r2, [r3, #0]
	  ADE9000_SPI_Write_32(ADDR_STATUS0,value_reg_32);
 81024b8:	6979      	ldr	r1, [r7, #20]
 81024ba:	f240 4002 	movw	r0, #1026	; 0x402
 81024be:	f7ff f8d9 	bl	8101674 <ADE9000_SPI_Write_32>

	  //Check last page
	  value_reg_16 = ADE9000_SPI_Read_16(ADDR_WFB_TRG_STAT);
 81024c2:	f240 40a3 	movw	r0, #1187	; 0x4a3
 81024c6:	f7ff f833 	bl	8101530 <ADE9000_SPI_Read_16>
 81024ca:	4603      	mov	r3, r0
 81024cc:	81fb      	strh	r3, [r7, #14]
	  value_reg_16 = (value_reg_16>>12)&0x0F;
 81024ce:	89fb      	ldrh	r3, [r7, #14]
 81024d0:	0b1b      	lsrs	r3, r3, #12
 81024d2:	81fb      	strh	r3, [r7, #14]
	  printf("pg: %i\r\n",value_reg_16);
 81024d4:	89fb      	ldrh	r3, [r7, #14]
 81024d6:	4619      	mov	r1, r3
 81024d8:	485a      	ldr	r0, [pc, #360]	; (8102644 <main+0x250>)
 81024da:	f006 f83f 	bl	810855c <iprintf>

	  //Read first half buffer
	  start = WAVEFORM_BUFFER_START_ADDR;
 81024de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 81024e2:	60bb      	str	r3, [r7, #8]
	  ADE9000_SPI_Burst_Read_one_ch(start,BURST_READ_N,&ia[index].data_int);
 81024e4:	68bb      	ldr	r3, [r7, #8]
 81024e6:	b298      	uxth	r0, r3
 81024e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 81024ea:	009b      	lsls	r3, r3, #2
 81024ec:	4a56      	ldr	r2, [pc, #344]	; (8102648 <main+0x254>)
 81024ee:	4413      	add	r3, r2
 81024f0:	461a      	mov	r2, r3
 81024f2:	2180      	movs	r1, #128	; 0x80
 81024f4:	f7ff f928 	bl	8101748 <ADE9000_SPI_Burst_Read_one_ch>
	  index += BURST_READ_N;
 81024f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 81024fa:	3380      	adds	r3, #128	; 0x80
 81024fc:	84fb      	strh	r3, [r7, #38]	; 0x26

	  //Wait for second interrupt (second half buffer)
	  while(flag_read == 0){}
 81024fe:	bf00      	nop
 8102500:	4b4f      	ldr	r3, [pc, #316]	; (8102640 <main+0x24c>)
 8102502:	f993 3000 	ldrsb.w	r3, [r3]
 8102506:	2b00      	cmp	r3, #0
 8102508:	d0fa      	beq.n	8102500 <main+0x10c>

	  //Clear interrupt
	  flag_read = 0;
 810250a:	4b4d      	ldr	r3, [pc, #308]	; (8102640 <main+0x24c>)
 810250c:	2200      	movs	r2, #0
 810250e:	701a      	strb	r2, [r3, #0]
	  ADE9000_SPI_Write_32(ADDR_STATUS0,value_reg_32);
 8102510:	6979      	ldr	r1, [r7, #20]
 8102512:	f240 4002 	movw	r0, #1026	; 0x402
 8102516:	f7ff f8ad 	bl	8101674 <ADE9000_SPI_Write_32>

	  //Check last page
	  value_reg_16 = ADE9000_SPI_Read_16(ADDR_WFB_TRG_STAT);
 810251a:	f240 40a3 	movw	r0, #1187	; 0x4a3
 810251e:	f7ff f807 	bl	8101530 <ADE9000_SPI_Read_16>
 8102522:	4603      	mov	r3, r0
 8102524:	81fb      	strh	r3, [r7, #14]
	  value_reg_16 = (value_reg_16>>12)&0x0F;
 8102526:	89fb      	ldrh	r3, [r7, #14]
 8102528:	0b1b      	lsrs	r3, r3, #12
 810252a:	81fb      	strh	r3, [r7, #14]
	  printf("pg: %i\r\n",value_reg_16);
 810252c:	89fb      	ldrh	r3, [r7, #14]
 810252e:	4619      	mov	r1, r3
 8102530:	4844      	ldr	r0, [pc, #272]	; (8102644 <main+0x250>)
 8102532:	f006 f813 	bl	810855c <iprintf>

	  //Read second half buffer
	  start = WAVEFORM_BUFFER_START_ADDR + BURST_READ_N*8;
 8102536:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 810253a:	60bb      	str	r3, [r7, #8]
	  ADE9000_SPI_Burst_Read_one_ch(start,BURST_READ_N,&ia[index].data_int);
 810253c:	68bb      	ldr	r3, [r7, #8]
 810253e:	b298      	uxth	r0, r3
 8102540:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8102542:	009b      	lsls	r3, r3, #2
 8102544:	4a40      	ldr	r2, [pc, #256]	; (8102648 <main+0x254>)
 8102546:	4413      	add	r3, r2
 8102548:	461a      	mov	r2, r3
 810254a:	2180      	movs	r1, #128	; 0x80
 810254c:	f7ff f8fc 	bl	8101748 <ADE9000_SPI_Burst_Read_one_ch>
	  index += BURST_READ_N;
 8102550:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8102552:	3380      	adds	r3, #128	; 0x80
 8102554:	84fb      	strh	r3, [r7, #38]	; 0x26
  while(index < N_SAMPLE){
 8102556:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8102558:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810255c:	d3a3      	bcc.n	81024a6 <main+0xb2>
  }

  //Stop acquisition on Waveform buffer
  Stop_Waveform_Buffer();
 810255e:	f7ff f8dc 	bl	810171a <Stop_Waveform_Buffer>

  //Convertion counts-A
  ADE9000_Conv_ADC_I(ia,N_SAMPLE);
 8102562:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8102566:	4838      	ldr	r0, [pc, #224]	; (8102648 <main+0x254>)
 8102568:	f7ff f93e 	bl	81017e8 <ADE9000_Conv_ADC_I>

  ADE9000_Remove_DC(ia,N_SAMPLE);
 810256c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8102570:	4835      	ldr	r0, [pc, #212]	; (8102648 <main+0x254>)
 8102572:	f7ff f98b 	bl	810188c <ADE9000_Remove_DC>

  //Print IA [A]
  printf("IA\r\n");
 8102576:	4835      	ldr	r0, [pc, #212]	; (810264c <main+0x258>)
 8102578:	f006 f876 	bl	8108668 <puts>
  for(uint32_t i = 0; i<N_SAMPLE; i++){
 810257c:	2300      	movs	r3, #0
 810257e:	623b      	str	r3, [r7, #32]
 8102580:	e00f      	b.n	81025a2 <main+0x1ae>
	 printf("%f\r\n",ia[i].data_float);
 8102582:	4a31      	ldr	r2, [pc, #196]	; (8102648 <main+0x254>)
 8102584:	6a3b      	ldr	r3, [r7, #32]
 8102586:	009b      	lsls	r3, r3, #2
 8102588:	4413      	add	r3, r2
 810258a:	681b      	ldr	r3, [r3, #0]
 810258c:	4618      	mov	r0, r3
 810258e:	f7fe f863 	bl	8100658 <__aeabi_f2d>
 8102592:	4602      	mov	r2, r0
 8102594:	460b      	mov	r3, r1
 8102596:	482e      	ldr	r0, [pc, #184]	; (8102650 <main+0x25c>)
 8102598:	f005 ffe0 	bl	810855c <iprintf>
  for(uint32_t i = 0; i<N_SAMPLE; i++){
 810259c:	6a3b      	ldr	r3, [r7, #32]
 810259e:	3301      	adds	r3, #1
 81025a0:	623b      	str	r3, [r7, #32]
 81025a2:	6a3b      	ldr	r3, [r7, #32]
 81025a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81025a8:	d3eb      	bcc.n	8102582 <main+0x18e>
  }

  //Envelope with Hilbert
  FD_Hilbert_fast(&ia[0].data_float);
 81025aa:	4827      	ldr	r0, [pc, #156]	; (8102648 <main+0x254>)
 81025ac:	f7ff fe56 	bl	810225c <FD_Hilbert_fast>


  //Handle memory for Wavelet
  for(uint32_t k =0;k<N_DEC_WAVELET;k++){
 81025b0:	2300      	movs	r3, #0
 81025b2:	61fb      	str	r3, [r7, #28]
 81025b4:	e00b      	b.n	81025ce <main+0x1da>
	  ia[N_SAMPLE + k].data_float=0;
 81025b6:	69fb      	ldr	r3, [r7, #28]
 81025b8:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 81025bc:	4a22      	ldr	r2, [pc, #136]	; (8102648 <main+0x254>)
 81025be:	009b      	lsls	r3, r3, #2
 81025c0:	4413      	add	r3, r2
 81025c2:	f04f 0200 	mov.w	r2, #0
 81025c6:	601a      	str	r2, [r3, #0]
  for(uint32_t k =0;k<N_DEC_WAVELET;k++){
 81025c8:	69fb      	ldr	r3, [r7, #28]
 81025ca:	3301      	adds	r3, #1
 81025cc:	61fb      	str	r3, [r7, #28]
 81025ce:	69fb      	ldr	r3, [r7, #28]
 81025d0:	f244 0250 	movw	r2, #16464	; 0x4050
 81025d4:	4293      	cmp	r3, r2
 81025d6:	d9ee      	bls.n	81025b6 <main+0x1c2>
  	}
  float * Wavelet_dec = &ia[N_SAMPLE].data_float;
 81025d8:	4b1e      	ldr	r3, [pc, #120]	; (8102654 <main+0x260>)
 81025da:	613b      	str	r3, [r7, #16]

  //Wavelet decomposition
  FD_Wavedec_sym(Wavelet_dec,Wavelet_dec_dim,&ia[0].data_float);
 81025dc:	4a1a      	ldr	r2, [pc, #104]	; (8102648 <main+0x254>)
 81025de:	491e      	ldr	r1, [pc, #120]	; (8102658 <main+0x264>)
 81025e0:	6938      	ldr	r0, [r7, #16]
 81025e2:	f7ff fb9b 	bl	8101d1c <FD_Wavedec_sym>

  //Print Wavelet decomposition
  printf("Dec\r\n");
 81025e6:	481d      	ldr	r0, [pc, #116]	; (810265c <main+0x268>)
 81025e8:	f006 f83e 	bl	8108668 <puts>
  for(uint32_t i = 0; i<N_DEC_WAVELET; i++){
 81025ec:	2300      	movs	r3, #0
 81025ee:	61bb      	str	r3, [r7, #24]
 81025f0:	e00f      	b.n	8102612 <main+0x21e>
	  printf("%f\r\n",Wavelet_dec[i]);
 81025f2:	69bb      	ldr	r3, [r7, #24]
 81025f4:	009b      	lsls	r3, r3, #2
 81025f6:	693a      	ldr	r2, [r7, #16]
 81025f8:	4413      	add	r3, r2
 81025fa:	681b      	ldr	r3, [r3, #0]
 81025fc:	4618      	mov	r0, r3
 81025fe:	f7fe f82b 	bl	8100658 <__aeabi_f2d>
 8102602:	4602      	mov	r2, r0
 8102604:	460b      	mov	r3, r1
 8102606:	4812      	ldr	r0, [pc, #72]	; (8102650 <main+0x25c>)
 8102608:	f005 ffa8 	bl	810855c <iprintf>
  for(uint32_t i = 0; i<N_DEC_WAVELET; i++){
 810260c:	69bb      	ldr	r3, [r7, #24]
 810260e:	3301      	adds	r3, #1
 8102610:	61bb      	str	r3, [r7, #24]
 8102612:	69bb      	ldr	r3, [r7, #24]
 8102614:	f244 0250 	movw	r2, #16464	; 0x4050
 8102618:	4293      	cmp	r3, r2
 810261a:	d9ea      	bls.n	81025f2 <main+0x1fe>
  }

  //Energy calculation
  FD_Wenergy(Wavelet_dec,Wavelet_dec_dim,&Ea,Ed);
 810261c:	4b10      	ldr	r3, [pc, #64]	; (8102660 <main+0x26c>)
 810261e:	4a11      	ldr	r2, [pc, #68]	; (8102664 <main+0x270>)
 8102620:	490d      	ldr	r1, [pc, #52]	; (8102658 <main+0x264>)
 8102622:	6938      	ldr	r0, [r7, #16]
 8102624:	f7ff fd28 	bl	8102078 <FD_Wenergy>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8102628:	e7fe      	b.n	8102628 <main+0x234>
 810262a:	bf00      	nop
 810262c:	58024400 	.word	0x58024400
 8102630:	e000ed00 	.word	0xe000ed00
 8102634:	58026400 	.word	0x58026400
 8102638:	10000060 	.word	0x10000060
 810263c:	10000255 	.word	0x10000255
 8102640:	10000254 	.word	0x10000254
 8102644:	0810e1d0 	.word	0x0810e1d0
 8102648:	100002a4 	.word	0x100002a4
 810264c:	0810e1dc 	.word	0x0810e1dc
 8102650:	0810e1e0 	.word	0x0810e1e0
 8102654:	100102a4 	.word	0x100102a4
 8102658:	1000028c 	.word	0x1000028c
 810265c:	0810e1e8 	.word	0x0810e1e8
 8102660:	10000264 	.word	0x10000264
 8102664:	100002a0 	.word	0x100002a0

08102668 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8102668:	b580      	push	{r7, lr}
 810266a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 810266c:	4b27      	ldr	r3, [pc, #156]	; (810270c <MX_SPI1_Init+0xa4>)
 810266e:	4a28      	ldr	r2, [pc, #160]	; (8102710 <MX_SPI1_Init+0xa8>)
 8102670:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8102672:	4b26      	ldr	r3, [pc, #152]	; (810270c <MX_SPI1_Init+0xa4>)
 8102674:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8102678:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 810267a:	4b24      	ldr	r3, [pc, #144]	; (810270c <MX_SPI1_Init+0xa4>)
 810267c:	2200      	movs	r2, #0
 810267e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8102680:	4b22      	ldr	r3, [pc, #136]	; (810270c <MX_SPI1_Init+0xa4>)
 8102682:	220f      	movs	r2, #15
 8102684:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8102686:	4b21      	ldr	r3, [pc, #132]	; (810270c <MX_SPI1_Init+0xa4>)
 8102688:	2200      	movs	r2, #0
 810268a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 810268c:	4b1f      	ldr	r3, [pc, #124]	; (810270c <MX_SPI1_Init+0xa4>)
 810268e:	2200      	movs	r2, #0
 8102690:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8102692:	4b1e      	ldr	r3, [pc, #120]	; (810270c <MX_SPI1_Init+0xa4>)
 8102694:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8102698:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 810269a:	4b1c      	ldr	r3, [pc, #112]	; (810270c <MX_SPI1_Init+0xa4>)
 810269c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 81026a0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 81026a2:	4b1a      	ldr	r3, [pc, #104]	; (810270c <MX_SPI1_Init+0xa4>)
 81026a4:	2200      	movs	r2, #0
 81026a6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 81026a8:	4b18      	ldr	r3, [pc, #96]	; (810270c <MX_SPI1_Init+0xa4>)
 81026aa:	2200      	movs	r2, #0
 81026ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81026ae:	4b17      	ldr	r3, [pc, #92]	; (810270c <MX_SPI1_Init+0xa4>)
 81026b0:	2200      	movs	r2, #0
 81026b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 81026b4:	4b15      	ldr	r3, [pc, #84]	; (810270c <MX_SPI1_Init+0xa4>)
 81026b6:	2200      	movs	r2, #0
 81026b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 81026ba:	4b14      	ldr	r3, [pc, #80]	; (810270c <MX_SPI1_Init+0xa4>)
 81026bc:	2200      	movs	r2, #0
 81026be:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 81026c0:	4b12      	ldr	r3, [pc, #72]	; (810270c <MX_SPI1_Init+0xa4>)
 81026c2:	2200      	movs	r2, #0
 81026c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 81026c6:	4b11      	ldr	r3, [pc, #68]	; (810270c <MX_SPI1_Init+0xa4>)
 81026c8:	2200      	movs	r2, #0
 81026ca:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81026cc:	4b0f      	ldr	r3, [pc, #60]	; (810270c <MX_SPI1_Init+0xa4>)
 81026ce:	2200      	movs	r2, #0
 81026d0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81026d2:	4b0e      	ldr	r3, [pc, #56]	; (810270c <MX_SPI1_Init+0xa4>)
 81026d4:	2200      	movs	r2, #0
 81026d6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 81026d8:	4b0c      	ldr	r3, [pc, #48]	; (810270c <MX_SPI1_Init+0xa4>)
 81026da:	2200      	movs	r2, #0
 81026dc:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 81026de:	4b0b      	ldr	r3, [pc, #44]	; (810270c <MX_SPI1_Init+0xa4>)
 81026e0:	2200      	movs	r2, #0
 81026e2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 81026e4:	4b09      	ldr	r3, [pc, #36]	; (810270c <MX_SPI1_Init+0xa4>)
 81026e6:	2200      	movs	r2, #0
 81026e8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 81026ea:	4b08      	ldr	r3, [pc, #32]	; (810270c <MX_SPI1_Init+0xa4>)
 81026ec:	2200      	movs	r2, #0
 81026ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 81026f0:	4b06      	ldr	r3, [pc, #24]	; (810270c <MX_SPI1_Init+0xa4>)
 81026f2:	2200      	movs	r2, #0
 81026f4:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 81026f6:	4805      	ldr	r0, [pc, #20]	; (810270c <MX_SPI1_Init+0xa4>)
 81026f8:	f002 fd4a 	bl	8105190 <HAL_SPI_Init>
 81026fc:	4603      	mov	r3, r0
 81026fe:	2b00      	cmp	r3, #0
 8102700:	d001      	beq.n	8102706 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8102702:	f000 f963 	bl	81029cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8102706:	bf00      	nop
 8102708:	bd80      	pop	{r7, pc}
 810270a:	bf00      	nop
 810270c:	10020478 	.word	0x10020478
 8102710:	40013000 	.word	0x40013000

08102714 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8102714:	b580      	push	{r7, lr}
 8102716:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8102718:	4b22      	ldr	r3, [pc, #136]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 810271a:	4a23      	ldr	r2, [pc, #140]	; (81027a8 <MX_USART3_UART_Init+0x94>)
 810271c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 810271e:	4b21      	ldr	r3, [pc, #132]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 8102720:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8102724:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8102726:	4b1f      	ldr	r3, [pc, #124]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 8102728:	2200      	movs	r2, #0
 810272a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 810272c:	4b1d      	ldr	r3, [pc, #116]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 810272e:	2200      	movs	r2, #0
 8102730:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8102732:	4b1c      	ldr	r3, [pc, #112]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 8102734:	2200      	movs	r2, #0
 8102736:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8102738:	4b1a      	ldr	r3, [pc, #104]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 810273a:	220c      	movs	r2, #12
 810273c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 810273e:	4b19      	ldr	r3, [pc, #100]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 8102740:	2200      	movs	r2, #0
 8102742:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8102744:	4b17      	ldr	r3, [pc, #92]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 8102746:	2200      	movs	r2, #0
 8102748:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810274a:	4b16      	ldr	r3, [pc, #88]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 810274c:	2200      	movs	r2, #0
 810274e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8102750:	4b14      	ldr	r3, [pc, #80]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 8102752:	2200      	movs	r2, #0
 8102754:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8102756:	4b13      	ldr	r3, [pc, #76]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 8102758:	2200      	movs	r2, #0
 810275a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 810275c:	4811      	ldr	r0, [pc, #68]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 810275e:	f003 fdcd 	bl	81062fc <HAL_UART_Init>
 8102762:	4603      	mov	r3, r0
 8102764:	2b00      	cmp	r3, #0
 8102766:	d001      	beq.n	810276c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8102768:	f000 f930 	bl	81029cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 810276c:	2100      	movs	r1, #0
 810276e:	480d      	ldr	r0, [pc, #52]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 8102770:	f004 fecc 	bl	810750c <HAL_UARTEx_SetTxFifoThreshold>
 8102774:	4603      	mov	r3, r0
 8102776:	2b00      	cmp	r3, #0
 8102778:	d001      	beq.n	810277e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 810277a:	f000 f927 	bl	81029cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 810277e:	2100      	movs	r1, #0
 8102780:	4808      	ldr	r0, [pc, #32]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 8102782:	f004 ff01 	bl	8107588 <HAL_UARTEx_SetRxFifoThreshold>
 8102786:	4603      	mov	r3, r0
 8102788:	2b00      	cmp	r3, #0
 810278a:	d001      	beq.n	8102790 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 810278c:	f000 f91e 	bl	81029cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8102790:	4804      	ldr	r0, [pc, #16]	; (81027a4 <MX_USART3_UART_Init+0x90>)
 8102792:	f004 fe82 	bl	810749a <HAL_UARTEx_DisableFifoMode>
 8102796:	4603      	mov	r3, r0
 8102798:	2b00      	cmp	r3, #0
 810279a:	d001      	beq.n	81027a0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 810279c:	f000 f916 	bl	81029cc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81027a0:	bf00      	nop
 81027a2:	bd80      	pop	{r7, pc}
 81027a4:	100203e8 	.word	0x100203e8
 81027a8:	40004800 	.word	0x40004800

081027ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81027ac:	b580      	push	{r7, lr}
 81027ae:	b08a      	sub	sp, #40	; 0x28
 81027b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81027b2:	f107 0314 	add.w	r3, r7, #20
 81027b6:	2200      	movs	r2, #0
 81027b8:	601a      	str	r2, [r3, #0]
 81027ba:	605a      	str	r2, [r3, #4]
 81027bc:	609a      	str	r2, [r3, #8]
 81027be:	60da      	str	r2, [r3, #12]
 81027c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 81027c2:	4b59      	ldr	r3, [pc, #356]	; (8102928 <MX_GPIO_Init+0x17c>)
 81027c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81027c8:	4a57      	ldr	r2, [pc, #348]	; (8102928 <MX_GPIO_Init+0x17c>)
 81027ca:	f043 0301 	orr.w	r3, r3, #1
 81027ce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81027d2:	4b55      	ldr	r3, [pc, #340]	; (8102928 <MX_GPIO_Init+0x17c>)
 81027d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81027d8:	f003 0301 	and.w	r3, r3, #1
 81027dc:	613b      	str	r3, [r7, #16]
 81027de:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 81027e0:	4b51      	ldr	r3, [pc, #324]	; (8102928 <MX_GPIO_Init+0x17c>)
 81027e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81027e6:	4a50      	ldr	r2, [pc, #320]	; (8102928 <MX_GPIO_Init+0x17c>)
 81027e8:	f043 0310 	orr.w	r3, r3, #16
 81027ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81027f0:	4b4d      	ldr	r3, [pc, #308]	; (8102928 <MX_GPIO_Init+0x17c>)
 81027f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81027f6:	f003 0310 	and.w	r3, r3, #16
 81027fa:	60fb      	str	r3, [r7, #12]
 81027fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81027fe:	4b4a      	ldr	r3, [pc, #296]	; (8102928 <MX_GPIO_Init+0x17c>)
 8102800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102804:	4a48      	ldr	r2, [pc, #288]	; (8102928 <MX_GPIO_Init+0x17c>)
 8102806:	f043 0308 	orr.w	r3, r3, #8
 810280a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810280e:	4b46      	ldr	r3, [pc, #280]	; (8102928 <MX_GPIO_Init+0x17c>)
 8102810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102814:	f003 0308 	and.w	r3, r3, #8
 8102818:	60bb      	str	r3, [r7, #8]
 810281a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 810281c:	4b42      	ldr	r3, [pc, #264]	; (8102928 <MX_GPIO_Init+0x17c>)
 810281e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102822:	4a41      	ldr	r2, [pc, #260]	; (8102928 <MX_GPIO_Init+0x17c>)
 8102824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8102828:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810282c:	4b3e      	ldr	r3, [pc, #248]	; (8102928 <MX_GPIO_Init+0x17c>)
 810282e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8102836:	607b      	str	r3, [r7, #4]
 8102838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810283a:	4b3b      	ldr	r3, [pc, #236]	; (8102928 <MX_GPIO_Init+0x17c>)
 810283c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102840:	4a39      	ldr	r2, [pc, #228]	; (8102928 <MX_GPIO_Init+0x17c>)
 8102842:	f043 0302 	orr.w	r3, r3, #2
 8102846:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810284a:	4b37      	ldr	r3, [pc, #220]	; (8102928 <MX_GPIO_Init+0x17c>)
 810284c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102850:	f003 0302 	and.w	r3, r3, #2
 8102854:	603b      	str	r3, [r7, #0]
 8102856:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADE9000_Reset_Pin|ADE9000_PM1_Pin, GPIO_PIN_RESET);
 8102858:	2200      	movs	r2, #0
 810285a:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 810285e:	4833      	ldr	r0, [pc, #204]	; (810292c <MX_GPIO_Init+0x180>)
 8102860:	f000 fe8e 	bl	8103580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADE9000_CS_GPIO_Port, ADE9000_CS_Pin, GPIO_PIN_SET);
 8102864:	2201      	movs	r2, #1
 8102866:	f44f 7100 	mov.w	r1, #512	; 0x200
 810286a:	4831      	ldr	r0, [pc, #196]	; (8102930 <MX_GPIO_Init+0x184>)
 810286c:	f000 fe88 	bl	8103580 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADE9000_Reset_Pin ADE9000_PM1_Pin */
  GPIO_InitStruct.Pin = ADE9000_Reset_Pin|ADE9000_PM1_Pin;
 8102870:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8102874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8102876:	2301      	movs	r3, #1
 8102878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810287a:	2300      	movs	r3, #0
 810287c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810287e:	2300      	movs	r3, #0
 8102880:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8102882:	f107 0314 	add.w	r3, r7, #20
 8102886:	4619      	mov	r1, r3
 8102888:	4828      	ldr	r0, [pc, #160]	; (810292c <MX_GPIO_Init+0x180>)
 810288a:	f000 fcc9 	bl	8103220 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_IRQ1_Pin */
  GPIO_InitStruct.Pin = ADE9000_IRQ1_Pin;
 810288e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8102892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8102894:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8102898:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810289a:	2300      	movs	r3, #0
 810289c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADE9000_IRQ1_GPIO_Port, &GPIO_InitStruct);
 810289e:	f107 0314 	add.w	r3, r7, #20
 81028a2:	4619      	mov	r1, r3
 81028a4:	4821      	ldr	r0, [pc, #132]	; (810292c <MX_GPIO_Init+0x180>)
 81028a6:	f000 fcbb 	bl	8103220 <HAL_GPIO_Init>

  /*Configure GPIO pin : AKD_TRIGGER_Pin */
  GPIO_InitStruct.Pin = AKD_TRIGGER_Pin;
 81028aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 81028ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 81028b0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 81028b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 81028b6:	2301      	movs	r3, #1
 81028b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(AKD_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 81028ba:	f107 0314 	add.w	r3, r7, #20
 81028be:	4619      	mov	r1, r3
 81028c0:	481b      	ldr	r0, [pc, #108]	; (8102930 <MX_GPIO_Init+0x184>)
 81028c2:	f000 fcad 	bl	8103220 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_CS_Pin */
  GPIO_InitStruct.Pin = ADE9000_CS_Pin;
 81028c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 81028ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81028cc:	2301      	movs	r3, #1
 81028ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81028d0:	2300      	movs	r3, #0
 81028d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81028d4:	2300      	movs	r3, #0
 81028d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADE9000_CS_GPIO_Port, &GPIO_InitStruct);
 81028d8:	f107 0314 	add.w	r3, r7, #20
 81028dc:	4619      	mov	r1, r3
 81028de:	4814      	ldr	r0, [pc, #80]	; (8102930 <MX_GPIO_Init+0x184>)
 81028e0:	f000 fc9e 	bl	8103220 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_IRQ0_Pin */
  GPIO_InitStruct.Pin = ADE9000_IRQ0_Pin;
 81028e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 81028e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 81028ea:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 81028ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81028f0:	2300      	movs	r3, #0
 81028f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADE9000_IRQ0_GPIO_Port, &GPIO_InitStruct);
 81028f4:	f107 0314 	add.w	r3, r7, #20
 81028f8:	4619      	mov	r1, r3
 81028fa:	480d      	ldr	r0, [pc, #52]	; (8102930 <MX_GPIO_Init+0x184>)
 81028fc:	f000 fc90 	bl	8103220 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8102900:	2200      	movs	r2, #0
 8102902:	2100      	movs	r1, #0
 8102904:	2017      	movs	r0, #23
 8102906:	f000 fc42 	bl	810318e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 810290a:	2017      	movs	r0, #23
 810290c:	f000 fc59 	bl	81031c2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8102910:	2200      	movs	r2, #0
 8102912:	2100      	movs	r1, #0
 8102914:	2028      	movs	r0, #40	; 0x28
 8102916:	f000 fc3a 	bl	810318e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 810291a:	2028      	movs	r0, #40	; 0x28
 810291c:	f000 fc51 	bl	81031c2 <HAL_NVIC_EnableIRQ>

}
 8102920:	bf00      	nop
 8102922:	3728      	adds	r7, #40	; 0x28
 8102924:	46bd      	mov	sp, r7
 8102926:	bd80      	pop	{r7, pc}
 8102928:	58024400 	.word	0x58024400
 810292c:	58021000 	.word	0x58021000
 8102930:	58021800 	.word	0x58021800

08102934 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8102934:	b580      	push	{r7, lr}
 8102936:	b082      	sub	sp, #8
 8102938:	af00      	add	r7, sp, #0
 810293a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 810293c:	1d39      	adds	r1, r7, #4
 810293e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8102942:	2201      	movs	r2, #1
 8102944:	4803      	ldr	r0, [pc, #12]	; (8102954 <__io_putchar+0x20>)
 8102946:	f003 fd29 	bl	810639c <HAL_UART_Transmit>
	return ch;
 810294a:	687b      	ldr	r3, [r7, #4]
}
 810294c:	4618      	mov	r0, r3
 810294e:	3708      	adds	r7, #8
 8102950:	46bd      	mov	sp, r7
 8102952:	bd80      	pop	{r7, pc}
 8102954:	100203e8 	.word	0x100203e8

08102958 <__io_getchar>:

int __io_getchar(void)
{
 8102958:	b580      	push	{r7, lr}
 810295a:	b082      	sub	sp, #8
 810295c:	af00      	add	r7, sp, #0

	uint8_t ch;
	// Clear the Overrun flag just before receiving the first character
	__HAL_UART_CLEAR_OREFLAG(&huart3);
 810295e:	4b0b      	ldr	r3, [pc, #44]	; (810298c <__io_getchar+0x34>)
 8102960:	681b      	ldr	r3, [r3, #0]
 8102962:	2208      	movs	r2, #8
 8102964:	621a      	str	r2, [r3, #32]

	HAL_UART_Receive(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8102966:	1df9      	adds	r1, r7, #7
 8102968:	f64f 73ff 	movw	r3, #65535	; 0xffff
 810296c:	2201      	movs	r2, #1
 810296e:	4807      	ldr	r0, [pc, #28]	; (810298c <__io_getchar+0x34>)
 8102970:	f003 fdaa 	bl	81064c8 <HAL_UART_Receive>

	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8102974:	1df9      	adds	r1, r7, #7
 8102976:	f64f 73ff 	movw	r3, #65535	; 0xffff
 810297a:	2201      	movs	r2, #1
 810297c:	4803      	ldr	r0, [pc, #12]	; (810298c <__io_getchar+0x34>)
 810297e:	f003 fd0d 	bl	810639c <HAL_UART_Transmit>

	return ch;
 8102982:	79fb      	ldrb	r3, [r7, #7]
}
 8102984:	4618      	mov	r0, r3
 8102986:	3708      	adds	r7, #8
 8102988:	46bd      	mov	sp, r7
 810298a:	bd80      	pop	{r7, pc}
 810298c:	100203e8 	.word	0x100203e8

08102990 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8102990:	b480      	push	{r7}
 8102992:	b083      	sub	sp, #12
 8102994:	af00      	add	r7, sp, #0
 8102996:	4603      	mov	r3, r0
 8102998:	80fb      	strh	r3, [r7, #6]
	// If the interrupt source is pin IRQ0
	if (GPIO_Pin == ADE9000_IRQ0_Pin)
 810299a:	88fb      	ldrh	r3, [r7, #6]
 810299c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81029a0:	d102      	bne.n	81029a8 <HAL_GPIO_EXTI_Callback+0x18>
	{
		flag_read = 1;
 81029a2:	4b08      	ldr	r3, [pc, #32]	; (81029c4 <HAL_GPIO_EXTI_Callback+0x34>)
 81029a4:	2201      	movs	r2, #1
 81029a6:	701a      	strb	r2, [r3, #0]

	}
	if (GPIO_Pin == AKD_TRIGGER_Pin){
 81029a8:	88fb      	ldrh	r3, [r7, #6]
 81029aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81029ae:	d102      	bne.n	81029b6 <HAL_GPIO_EXTI_Callback+0x26>
		flag_trigger = 1;
 81029b0:	4b05      	ldr	r3, [pc, #20]	; (81029c8 <HAL_GPIO_EXTI_Callback+0x38>)
 81029b2:	2201      	movs	r2, #1
 81029b4:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == ADE9000_IRQ1_Pin)
		{

		}
}
 81029b6:	bf00      	nop
 81029b8:	370c      	adds	r7, #12
 81029ba:	46bd      	mov	sp, r7
 81029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029c0:	4770      	bx	lr
 81029c2:	bf00      	nop
 81029c4:	10000254 	.word	0x10000254
 81029c8:	10000255 	.word	0x10000255

081029cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81029cc:	b480      	push	{r7}
 81029ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81029d0:	b672      	cpsid	i
}
 81029d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81029d4:	e7fe      	b.n	81029d4 <Error_Handler+0x8>
	...

081029d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81029d8:	b480      	push	{r7}
 81029da:	b083      	sub	sp, #12
 81029dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81029de:	4b0a      	ldr	r3, [pc, #40]	; (8102a08 <HAL_MspInit+0x30>)
 81029e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81029e4:	4a08      	ldr	r2, [pc, #32]	; (8102a08 <HAL_MspInit+0x30>)
 81029e6:	f043 0302 	orr.w	r3, r3, #2
 81029ea:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81029ee:	4b06      	ldr	r3, [pc, #24]	; (8102a08 <HAL_MspInit+0x30>)
 81029f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81029f4:	f003 0302 	and.w	r3, r3, #2
 81029f8:	607b      	str	r3, [r7, #4]
 81029fa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81029fc:	bf00      	nop
 81029fe:	370c      	adds	r7, #12
 8102a00:	46bd      	mov	sp, r7
 8102a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a06:	4770      	bx	lr
 8102a08:	58024400 	.word	0x58024400

08102a0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8102a0c:	b580      	push	{r7, lr}
 8102a0e:	b08a      	sub	sp, #40	; 0x28
 8102a10:	af00      	add	r7, sp, #0
 8102a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102a14:	f107 0314 	add.w	r3, r7, #20
 8102a18:	2200      	movs	r2, #0
 8102a1a:	601a      	str	r2, [r3, #0]
 8102a1c:	605a      	str	r2, [r3, #4]
 8102a1e:	609a      	str	r2, [r3, #8]
 8102a20:	60da      	str	r2, [r3, #12]
 8102a22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8102a24:	687b      	ldr	r3, [r7, #4]
 8102a26:	681b      	ldr	r3, [r3, #0]
 8102a28:	4a31      	ldr	r2, [pc, #196]	; (8102af0 <HAL_SPI_MspInit+0xe4>)
 8102a2a:	4293      	cmp	r3, r2
 8102a2c:	d15c      	bne.n	8102ae8 <HAL_SPI_MspInit+0xdc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8102a2e:	4b31      	ldr	r3, [pc, #196]	; (8102af4 <HAL_SPI_MspInit+0xe8>)
 8102a30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8102a34:	4a2f      	ldr	r2, [pc, #188]	; (8102af4 <HAL_SPI_MspInit+0xe8>)
 8102a36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8102a3a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8102a3e:	4b2d      	ldr	r3, [pc, #180]	; (8102af4 <HAL_SPI_MspInit+0xe8>)
 8102a40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8102a44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8102a48:	613b      	str	r3, [r7, #16]
 8102a4a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8102a4c:	4b29      	ldr	r3, [pc, #164]	; (8102af4 <HAL_SPI_MspInit+0xe8>)
 8102a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102a52:	4a28      	ldr	r2, [pc, #160]	; (8102af4 <HAL_SPI_MspInit+0xe8>)
 8102a54:	f043 0301 	orr.w	r3, r3, #1
 8102a58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102a5c:	4b25      	ldr	r3, [pc, #148]	; (8102af4 <HAL_SPI_MspInit+0xe8>)
 8102a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102a62:	f003 0301 	and.w	r3, r3, #1
 8102a66:	60fb      	str	r3, [r7, #12]
 8102a68:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8102a6a:	4b22      	ldr	r3, [pc, #136]	; (8102af4 <HAL_SPI_MspInit+0xe8>)
 8102a6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102a70:	4a20      	ldr	r2, [pc, #128]	; (8102af4 <HAL_SPI_MspInit+0xe8>)
 8102a72:	f043 0302 	orr.w	r3, r3, #2
 8102a76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102a7a:	4b1e      	ldr	r3, [pc, #120]	; (8102af4 <HAL_SPI_MspInit+0xe8>)
 8102a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102a80:	f003 0302 	and.w	r3, r3, #2
 8102a84:	60bb      	str	r3, [r7, #8]
 8102a86:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8102a88:	2320      	movs	r3, #32
 8102a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102a8c:	2302      	movs	r3, #2
 8102a8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8102a90:	2302      	movs	r3, #2
 8102a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102a94:	2303      	movs	r3, #3
 8102a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8102a98:	2305      	movs	r3, #5
 8102a9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8102a9c:	f107 0314 	add.w	r3, r7, #20
 8102aa0:	4619      	mov	r1, r3
 8102aa2:	4815      	ldr	r0, [pc, #84]	; (8102af8 <HAL_SPI_MspInit+0xec>)
 8102aa4:	f000 fbbc 	bl	8103220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8102aa8:	2340      	movs	r3, #64	; 0x40
 8102aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102aac:	2302      	movs	r3, #2
 8102aae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102ab0:	2300      	movs	r3, #0
 8102ab2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102ab4:	2303      	movs	r3, #3
 8102ab6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8102ab8:	2305      	movs	r3, #5
 8102aba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8102abc:	f107 0314 	add.w	r3, r7, #20
 8102ac0:	4619      	mov	r1, r3
 8102ac2:	480d      	ldr	r0, [pc, #52]	; (8102af8 <HAL_SPI_MspInit+0xec>)
 8102ac4:	f000 fbac 	bl	8103220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8102ac8:	2320      	movs	r3, #32
 8102aca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102acc:	2302      	movs	r3, #2
 8102ace:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102ad0:	2300      	movs	r3, #0
 8102ad2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102ad4:	2303      	movs	r3, #3
 8102ad6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8102ad8:	2305      	movs	r3, #5
 8102ada:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102adc:	f107 0314 	add.w	r3, r7, #20
 8102ae0:	4619      	mov	r1, r3
 8102ae2:	4806      	ldr	r0, [pc, #24]	; (8102afc <HAL_SPI_MspInit+0xf0>)
 8102ae4:	f000 fb9c 	bl	8103220 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8102ae8:	bf00      	nop
 8102aea:	3728      	adds	r7, #40	; 0x28
 8102aec:	46bd      	mov	sp, r7
 8102aee:	bd80      	pop	{r7, pc}
 8102af0:	40013000 	.word	0x40013000
 8102af4:	58024400 	.word	0x58024400
 8102af8:	58020000 	.word	0x58020000
 8102afc:	58020400 	.word	0x58020400

08102b00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8102b00:	b580      	push	{r7, lr}
 8102b02:	b0b8      	sub	sp, #224	; 0xe0
 8102b04:	af00      	add	r7, sp, #0
 8102b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102b08:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8102b0c:	2200      	movs	r2, #0
 8102b0e:	601a      	str	r2, [r3, #0]
 8102b10:	605a      	str	r2, [r3, #4]
 8102b12:	609a      	str	r2, [r3, #8]
 8102b14:	60da      	str	r2, [r3, #12]
 8102b16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8102b18:	f107 0310 	add.w	r3, r7, #16
 8102b1c:	22bc      	movs	r2, #188	; 0xbc
 8102b1e:	2100      	movs	r1, #0
 8102b20:	4618      	mov	r0, r3
 8102b22:	f004 fdef 	bl	8107704 <memset>
  if(huart->Instance==USART3)
 8102b26:	687b      	ldr	r3, [r7, #4]
 8102b28:	681b      	ldr	r3, [r3, #0]
 8102b2a:	4a25      	ldr	r2, [pc, #148]	; (8102bc0 <HAL_UART_MspInit+0xc0>)
 8102b2c:	4293      	cmp	r3, r2
 8102b2e:	d142      	bne.n	8102bb6 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8102b30:	2302      	movs	r3, #2
 8102b32:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8102b34:	2300      	movs	r3, #0
 8102b36:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8102b3a:	f107 0310 	add.w	r3, r7, #16
 8102b3e:	4618      	mov	r0, r3
 8102b40:	f000 ffc4 	bl	8103acc <HAL_RCCEx_PeriphCLKConfig>
 8102b44:	4603      	mov	r3, r0
 8102b46:	2b00      	cmp	r3, #0
 8102b48:	d001      	beq.n	8102b4e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8102b4a:	f7ff ff3f 	bl	81029cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8102b4e:	4b1d      	ldr	r3, [pc, #116]	; (8102bc4 <HAL_UART_MspInit+0xc4>)
 8102b50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102b54:	4a1b      	ldr	r2, [pc, #108]	; (8102bc4 <HAL_UART_MspInit+0xc4>)
 8102b56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8102b5a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8102b5e:	4b19      	ldr	r3, [pc, #100]	; (8102bc4 <HAL_UART_MspInit+0xc4>)
 8102b60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102b64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102b68:	60fb      	str	r3, [r7, #12]
 8102b6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8102b6c:	4b15      	ldr	r3, [pc, #84]	; (8102bc4 <HAL_UART_MspInit+0xc4>)
 8102b6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102b72:	4a14      	ldr	r2, [pc, #80]	; (8102bc4 <HAL_UART_MspInit+0xc4>)
 8102b74:	f043 0308 	orr.w	r3, r3, #8
 8102b78:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102b7c:	4b11      	ldr	r3, [pc, #68]	; (8102bc4 <HAL_UART_MspInit+0xc4>)
 8102b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102b82:	f003 0308 	and.w	r3, r3, #8
 8102b86:	60bb      	str	r3, [r7, #8]
 8102b88:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8102b8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8102b8e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102b92:	2302      	movs	r3, #2
 8102b94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102b98:	2300      	movs	r3, #0
 8102b9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102b9e:	2300      	movs	r3, #0
 8102ba0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8102ba4:	2307      	movs	r3, #7
 8102ba6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8102baa:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8102bae:	4619      	mov	r1, r3
 8102bb0:	4805      	ldr	r0, [pc, #20]	; (8102bc8 <HAL_UART_MspInit+0xc8>)
 8102bb2:	f000 fb35 	bl	8103220 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8102bb6:	bf00      	nop
 8102bb8:	37e0      	adds	r7, #224	; 0xe0
 8102bba:	46bd      	mov	sp, r7
 8102bbc:	bd80      	pop	{r7, pc}
 8102bbe:	bf00      	nop
 8102bc0:	40004800 	.word	0x40004800
 8102bc4:	58024400 	.word	0x58024400
 8102bc8:	58020c00 	.word	0x58020c00

08102bcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8102bcc:	b480      	push	{r7}
 8102bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8102bd0:	e7fe      	b.n	8102bd0 <NMI_Handler+0x4>

08102bd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8102bd2:	b480      	push	{r7}
 8102bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8102bd6:	e7fe      	b.n	8102bd6 <HardFault_Handler+0x4>

08102bd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8102bd8:	b480      	push	{r7}
 8102bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8102bdc:	e7fe      	b.n	8102bdc <MemManage_Handler+0x4>

08102bde <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8102bde:	b480      	push	{r7}
 8102be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8102be2:	e7fe      	b.n	8102be2 <BusFault_Handler+0x4>

08102be4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8102be4:	b480      	push	{r7}
 8102be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8102be8:	e7fe      	b.n	8102be8 <UsageFault_Handler+0x4>

08102bea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8102bea:	b480      	push	{r7}
 8102bec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8102bee:	bf00      	nop
 8102bf0:	46bd      	mov	sp, r7
 8102bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102bf6:	4770      	bx	lr

08102bf8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8102bf8:	b480      	push	{r7}
 8102bfa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8102bfc:	bf00      	nop
 8102bfe:	46bd      	mov	sp, r7
 8102c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c04:	4770      	bx	lr

08102c06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8102c06:	b480      	push	{r7}
 8102c08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8102c0a:	bf00      	nop
 8102c0c:	46bd      	mov	sp, r7
 8102c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c12:	4770      	bx	lr

08102c14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8102c14:	b580      	push	{r7, lr}
 8102c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8102c18:	f000 f99a 	bl	8102f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8102c1c:	bf00      	nop
 8102c1e:	bd80      	pop	{r7, pc}

08102c20 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8102c20:	b580      	push	{r7, lr}
 8102c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STLINK_RX_Pin);
 8102c24:	f44f 7080 	mov.w	r0, #256	; 0x100
 8102c28:	f000 fcc3 	bl	81035b2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8102c2c:	bf00      	nop
 8102c2e:	bd80      	pop	{r7, pc}

08102c30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8102c30:	b580      	push	{r7, lr}
 8102c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADE9000_IRQ1_Pin);
 8102c34:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8102c38:	f000 fcbb 	bl	81035b2 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ADE9000_PM1_Pin);
 8102c3c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8102c40:	f000 fcb7 	bl	81035b2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8102c44:	bf00      	nop
 8102c46:	bd80      	pop	{r7, pc}

08102c48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8102c48:	b480      	push	{r7}
 8102c4a:	af00      	add	r7, sp, #0
	return 1;
 8102c4c:	2301      	movs	r3, #1
}
 8102c4e:	4618      	mov	r0, r3
 8102c50:	46bd      	mov	sp, r7
 8102c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c56:	4770      	bx	lr

08102c58 <_kill>:

int _kill(int pid, int sig)
{
 8102c58:	b580      	push	{r7, lr}
 8102c5a:	b082      	sub	sp, #8
 8102c5c:	af00      	add	r7, sp, #0
 8102c5e:	6078      	str	r0, [r7, #4]
 8102c60:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8102c62:	f004 fd1d 	bl	81076a0 <__errno>
 8102c66:	4603      	mov	r3, r0
 8102c68:	2216      	movs	r2, #22
 8102c6a:	601a      	str	r2, [r3, #0]
	return -1;
 8102c6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8102c70:	4618      	mov	r0, r3
 8102c72:	3708      	adds	r7, #8
 8102c74:	46bd      	mov	sp, r7
 8102c76:	bd80      	pop	{r7, pc}

08102c78 <_exit>:

void _exit (int status)
{
 8102c78:	b580      	push	{r7, lr}
 8102c7a:	b082      	sub	sp, #8
 8102c7c:	af00      	add	r7, sp, #0
 8102c7e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8102c80:	f04f 31ff 	mov.w	r1, #4294967295
 8102c84:	6878      	ldr	r0, [r7, #4]
 8102c86:	f7ff ffe7 	bl	8102c58 <_kill>
	while (1) {}		/* Make sure we hang here */
 8102c8a:	e7fe      	b.n	8102c8a <_exit+0x12>

08102c8c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8102c8c:	b580      	push	{r7, lr}
 8102c8e:	b086      	sub	sp, #24
 8102c90:	af00      	add	r7, sp, #0
 8102c92:	60f8      	str	r0, [r7, #12]
 8102c94:	60b9      	str	r1, [r7, #8]
 8102c96:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102c98:	2300      	movs	r3, #0
 8102c9a:	617b      	str	r3, [r7, #20]
 8102c9c:	e00a      	b.n	8102cb4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8102c9e:	f7ff fe5b 	bl	8102958 <__io_getchar>
 8102ca2:	4601      	mov	r1, r0
 8102ca4:	68bb      	ldr	r3, [r7, #8]
 8102ca6:	1c5a      	adds	r2, r3, #1
 8102ca8:	60ba      	str	r2, [r7, #8]
 8102caa:	b2ca      	uxtb	r2, r1
 8102cac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102cae:	697b      	ldr	r3, [r7, #20]
 8102cb0:	3301      	adds	r3, #1
 8102cb2:	617b      	str	r3, [r7, #20]
 8102cb4:	697a      	ldr	r2, [r7, #20]
 8102cb6:	687b      	ldr	r3, [r7, #4]
 8102cb8:	429a      	cmp	r2, r3
 8102cba:	dbf0      	blt.n	8102c9e <_read+0x12>
	}

return len;
 8102cbc:	687b      	ldr	r3, [r7, #4]
}
 8102cbe:	4618      	mov	r0, r3
 8102cc0:	3718      	adds	r7, #24
 8102cc2:	46bd      	mov	sp, r7
 8102cc4:	bd80      	pop	{r7, pc}

08102cc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8102cc6:	b580      	push	{r7, lr}
 8102cc8:	b086      	sub	sp, #24
 8102cca:	af00      	add	r7, sp, #0
 8102ccc:	60f8      	str	r0, [r7, #12]
 8102cce:	60b9      	str	r1, [r7, #8]
 8102cd0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102cd2:	2300      	movs	r3, #0
 8102cd4:	617b      	str	r3, [r7, #20]
 8102cd6:	e009      	b.n	8102cec <_write+0x26>
	{
		__io_putchar(*ptr++);
 8102cd8:	68bb      	ldr	r3, [r7, #8]
 8102cda:	1c5a      	adds	r2, r3, #1
 8102cdc:	60ba      	str	r2, [r7, #8]
 8102cde:	781b      	ldrb	r3, [r3, #0]
 8102ce0:	4618      	mov	r0, r3
 8102ce2:	f7ff fe27 	bl	8102934 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102ce6:	697b      	ldr	r3, [r7, #20]
 8102ce8:	3301      	adds	r3, #1
 8102cea:	617b      	str	r3, [r7, #20]
 8102cec:	697a      	ldr	r2, [r7, #20]
 8102cee:	687b      	ldr	r3, [r7, #4]
 8102cf0:	429a      	cmp	r2, r3
 8102cf2:	dbf1      	blt.n	8102cd8 <_write+0x12>
	}
	return len;
 8102cf4:	687b      	ldr	r3, [r7, #4]
}
 8102cf6:	4618      	mov	r0, r3
 8102cf8:	3718      	adds	r7, #24
 8102cfa:	46bd      	mov	sp, r7
 8102cfc:	bd80      	pop	{r7, pc}

08102cfe <_close>:

int _close(int file)
{
 8102cfe:	b480      	push	{r7}
 8102d00:	b083      	sub	sp, #12
 8102d02:	af00      	add	r7, sp, #0
 8102d04:	6078      	str	r0, [r7, #4]
	return -1;
 8102d06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8102d0a:	4618      	mov	r0, r3
 8102d0c:	370c      	adds	r7, #12
 8102d0e:	46bd      	mov	sp, r7
 8102d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d14:	4770      	bx	lr

08102d16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8102d16:	b480      	push	{r7}
 8102d18:	b083      	sub	sp, #12
 8102d1a:	af00      	add	r7, sp, #0
 8102d1c:	6078      	str	r0, [r7, #4]
 8102d1e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8102d20:	683b      	ldr	r3, [r7, #0]
 8102d22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8102d26:	605a      	str	r2, [r3, #4]
	return 0;
 8102d28:	2300      	movs	r3, #0
}
 8102d2a:	4618      	mov	r0, r3
 8102d2c:	370c      	adds	r7, #12
 8102d2e:	46bd      	mov	sp, r7
 8102d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d34:	4770      	bx	lr

08102d36 <_isatty>:

int _isatty(int file)
{
 8102d36:	b480      	push	{r7}
 8102d38:	b083      	sub	sp, #12
 8102d3a:	af00      	add	r7, sp, #0
 8102d3c:	6078      	str	r0, [r7, #4]
	return 1;
 8102d3e:	2301      	movs	r3, #1
}
 8102d40:	4618      	mov	r0, r3
 8102d42:	370c      	adds	r7, #12
 8102d44:	46bd      	mov	sp, r7
 8102d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d4a:	4770      	bx	lr

08102d4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8102d4c:	b480      	push	{r7}
 8102d4e:	b085      	sub	sp, #20
 8102d50:	af00      	add	r7, sp, #0
 8102d52:	60f8      	str	r0, [r7, #12]
 8102d54:	60b9      	str	r1, [r7, #8]
 8102d56:	607a      	str	r2, [r7, #4]
	return 0;
 8102d58:	2300      	movs	r3, #0
}
 8102d5a:	4618      	mov	r0, r3
 8102d5c:	3714      	adds	r7, #20
 8102d5e:	46bd      	mov	sp, r7
 8102d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d64:	4770      	bx	lr
	...

08102d68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8102d68:	b580      	push	{r7, lr}
 8102d6a:	b086      	sub	sp, #24
 8102d6c:	af00      	add	r7, sp, #0
 8102d6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8102d70:	4a14      	ldr	r2, [pc, #80]	; (8102dc4 <_sbrk+0x5c>)
 8102d72:	4b15      	ldr	r3, [pc, #84]	; (8102dc8 <_sbrk+0x60>)
 8102d74:	1ad3      	subs	r3, r2, r3
 8102d76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8102d78:	697b      	ldr	r3, [r7, #20]
 8102d7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8102d7c:	4b13      	ldr	r3, [pc, #76]	; (8102dcc <_sbrk+0x64>)
 8102d7e:	681b      	ldr	r3, [r3, #0]
 8102d80:	2b00      	cmp	r3, #0
 8102d82:	d102      	bne.n	8102d8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8102d84:	4b11      	ldr	r3, [pc, #68]	; (8102dcc <_sbrk+0x64>)
 8102d86:	4a12      	ldr	r2, [pc, #72]	; (8102dd0 <_sbrk+0x68>)
 8102d88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8102d8a:	4b10      	ldr	r3, [pc, #64]	; (8102dcc <_sbrk+0x64>)
 8102d8c:	681a      	ldr	r2, [r3, #0]
 8102d8e:	687b      	ldr	r3, [r7, #4]
 8102d90:	4413      	add	r3, r2
 8102d92:	693a      	ldr	r2, [r7, #16]
 8102d94:	429a      	cmp	r2, r3
 8102d96:	d207      	bcs.n	8102da8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8102d98:	f004 fc82 	bl	81076a0 <__errno>
 8102d9c:	4603      	mov	r3, r0
 8102d9e:	220c      	movs	r2, #12
 8102da0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8102da2:	f04f 33ff 	mov.w	r3, #4294967295
 8102da6:	e009      	b.n	8102dbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8102da8:	4b08      	ldr	r3, [pc, #32]	; (8102dcc <_sbrk+0x64>)
 8102daa:	681b      	ldr	r3, [r3, #0]
 8102dac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8102dae:	4b07      	ldr	r3, [pc, #28]	; (8102dcc <_sbrk+0x64>)
 8102db0:	681a      	ldr	r2, [r3, #0]
 8102db2:	687b      	ldr	r3, [r7, #4]
 8102db4:	4413      	add	r3, r2
 8102db6:	4a05      	ldr	r2, [pc, #20]	; (8102dcc <_sbrk+0x64>)
 8102db8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8102dba:	68fb      	ldr	r3, [r7, #12]
}
 8102dbc:	4618      	mov	r0, r3
 8102dbe:	3718      	adds	r7, #24
 8102dc0:	46bd      	mov	sp, r7
 8102dc2:	bd80      	pop	{r7, pc}
 8102dc4:	10048000 	.word	0x10048000
 8102dc8:	00000400 	.word	0x00000400
 8102dcc:	10000258 	.word	0x10000258
 8102dd0:	100205d0 	.word	0x100205d0

08102dd4 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:

  ldr   sp, =_estack      /* set stack pointer */
 8102dd4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8102e0c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8102dd8:	f7fe faea 	bl	81013b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8102ddc:	480c      	ldr	r0, [pc, #48]	; (8102e10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8102dde:	490d      	ldr	r1, [pc, #52]	; (8102e14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8102de0:	4a0d      	ldr	r2, [pc, #52]	; (8102e18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8102de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8102de4:	e002      	b.n	8102dec <LoopCopyDataInit>

08102de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8102de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8102de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8102dea:	3304      	adds	r3, #4

08102dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8102dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8102dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8102df0:	d3f9      	bcc.n	8102de6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8102df2:	4a0a      	ldr	r2, [pc, #40]	; (8102e1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8102df4:	4c0a      	ldr	r4, [pc, #40]	; (8102e20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8102df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8102df8:	e001      	b.n	8102dfe <LoopFillZerobss>

08102dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8102dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8102dfc:	3204      	adds	r2, #4

08102dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8102dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8102e00:	d3fb      	bcc.n	8102dfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8102e02:	f004 fc53 	bl	81076ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8102e06:	f7ff faf5 	bl	81023f4 <main>
  bx  lr
 8102e0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102e0c:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8102e10:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8102e14:	10000238 	.word	0x10000238
  ldr r2, =_sidata
 8102e18:	0810e908 	.word	0x0810e908
  ldr r2, =_sbss
 8102e1c:	10000238 	.word	0x10000238
  ldr r4, =_ebss
 8102e20:	100205d0 	.word	0x100205d0

08102e24 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8102e24:	e7fe      	b.n	8102e24 <ADC3_IRQHandler>
	...

08102e28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8102e28:	b580      	push	{r7, lr}
 8102e2a:	b082      	sub	sp, #8
 8102e2c:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8102e2e:	4b28      	ldr	r3, [pc, #160]	; (8102ed0 <HAL_Init+0xa8>)
 8102e30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102e34:	4a26      	ldr	r2, [pc, #152]	; (8102ed0 <HAL_Init+0xa8>)
 8102e36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8102e3a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8102e3e:	4b24      	ldr	r3, [pc, #144]	; (8102ed0 <HAL_Init+0xa8>)
 8102e40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102e44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102e48:	603b      	str	r3, [r7, #0]
 8102e4a:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102e4c:	4b21      	ldr	r3, [pc, #132]	; (8102ed4 <HAL_Init+0xac>)
 8102e4e:	681b      	ldr	r3, [r3, #0]
 8102e50:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8102e54:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102e58:	4a1e      	ldr	r2, [pc, #120]	; (8102ed4 <HAL_Init+0xac>)
 8102e5a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8102e5e:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8102e60:	4b1c      	ldr	r3, [pc, #112]	; (8102ed4 <HAL_Init+0xac>)
 8102e62:	681b      	ldr	r3, [r3, #0]
 8102e64:	4a1b      	ldr	r2, [pc, #108]	; (8102ed4 <HAL_Init+0xac>)
 8102e66:	f043 0301 	orr.w	r3, r3, #1
 8102e6a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8102e6c:	2003      	movs	r0, #3
 8102e6e:	f000 f983 	bl	8103178 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102e72:	f000 fc53 	bl	810371c <HAL_RCC_GetSysClockFreq>
 8102e76:	4602      	mov	r2, r0
 8102e78:	4b15      	ldr	r3, [pc, #84]	; (8102ed0 <HAL_Init+0xa8>)
 8102e7a:	699b      	ldr	r3, [r3, #24]
 8102e7c:	0a1b      	lsrs	r3, r3, #8
 8102e7e:	f003 030f 	and.w	r3, r3, #15
 8102e82:	4915      	ldr	r1, [pc, #84]	; (8102ed8 <HAL_Init+0xb0>)
 8102e84:	5ccb      	ldrb	r3, [r1, r3]
 8102e86:	f003 031f 	and.w	r3, r3, #31
 8102e8a:	fa22 f303 	lsr.w	r3, r2, r3
 8102e8e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102e90:	4b0f      	ldr	r3, [pc, #60]	; (8102ed0 <HAL_Init+0xa8>)
 8102e92:	699b      	ldr	r3, [r3, #24]
 8102e94:	f003 030f 	and.w	r3, r3, #15
 8102e98:	4a0f      	ldr	r2, [pc, #60]	; (8102ed8 <HAL_Init+0xb0>)
 8102e9a:	5cd3      	ldrb	r3, [r2, r3]
 8102e9c:	f003 031f 	and.w	r3, r3, #31
 8102ea0:	687a      	ldr	r2, [r7, #4]
 8102ea2:	fa22 f303 	lsr.w	r3, r2, r3
 8102ea6:	4a0d      	ldr	r2, [pc, #52]	; (8102edc <HAL_Init+0xb4>)
 8102ea8:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102eaa:	4b0c      	ldr	r3, [pc, #48]	; (8102edc <HAL_Init+0xb4>)
 8102eac:	681b      	ldr	r3, [r3, #0]
 8102eae:	4a0c      	ldr	r2, [pc, #48]	; (8102ee0 <HAL_Init+0xb8>)
 8102eb0:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8102eb2:	2000      	movs	r0, #0
 8102eb4:	f000 f816 	bl	8102ee4 <HAL_InitTick>
 8102eb8:	4603      	mov	r3, r0
 8102eba:	2b00      	cmp	r3, #0
 8102ebc:	d001      	beq.n	8102ec2 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8102ebe:	2301      	movs	r3, #1
 8102ec0:	e002      	b.n	8102ec8 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8102ec2:	f7ff fd89 	bl	81029d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8102ec6:	2300      	movs	r3, #0
}
 8102ec8:	4618      	mov	r0, r3
 8102eca:	3708      	adds	r7, #8
 8102ecc:	46bd      	mov	sp, r7
 8102ece:	bd80      	pop	{r7, pc}
 8102ed0:	58024400 	.word	0x58024400
 8102ed4:	40024400 	.word	0x40024400
 8102ed8:	0810e1f0 	.word	0x0810e1f0
 8102edc:	10000004 	.word	0x10000004
 8102ee0:	10000000 	.word	0x10000000

08102ee4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8102ee4:	b580      	push	{r7, lr}
 8102ee6:	b082      	sub	sp, #8
 8102ee8:	af00      	add	r7, sp, #0
 8102eea:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8102eec:	4b15      	ldr	r3, [pc, #84]	; (8102f44 <HAL_InitTick+0x60>)
 8102eee:	781b      	ldrb	r3, [r3, #0]
 8102ef0:	2b00      	cmp	r3, #0
 8102ef2:	d101      	bne.n	8102ef8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8102ef4:	2301      	movs	r3, #1
 8102ef6:	e021      	b.n	8102f3c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8102ef8:	4b13      	ldr	r3, [pc, #76]	; (8102f48 <HAL_InitTick+0x64>)
 8102efa:	681a      	ldr	r2, [r3, #0]
 8102efc:	4b11      	ldr	r3, [pc, #68]	; (8102f44 <HAL_InitTick+0x60>)
 8102efe:	781b      	ldrb	r3, [r3, #0]
 8102f00:	4619      	mov	r1, r3
 8102f02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8102f06:	fbb3 f3f1 	udiv	r3, r3, r1
 8102f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8102f0e:	4618      	mov	r0, r3
 8102f10:	f000 f965 	bl	81031de <HAL_SYSTICK_Config>
 8102f14:	4603      	mov	r3, r0
 8102f16:	2b00      	cmp	r3, #0
 8102f18:	d001      	beq.n	8102f1e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8102f1a:	2301      	movs	r3, #1
 8102f1c:	e00e      	b.n	8102f3c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8102f1e:	687b      	ldr	r3, [r7, #4]
 8102f20:	2b0f      	cmp	r3, #15
 8102f22:	d80a      	bhi.n	8102f3a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8102f24:	2200      	movs	r2, #0
 8102f26:	6879      	ldr	r1, [r7, #4]
 8102f28:	f04f 30ff 	mov.w	r0, #4294967295
 8102f2c:	f000 f92f 	bl	810318e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8102f30:	4a06      	ldr	r2, [pc, #24]	; (8102f4c <HAL_InitTick+0x68>)
 8102f32:	687b      	ldr	r3, [r7, #4]
 8102f34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8102f36:	2300      	movs	r3, #0
 8102f38:	e000      	b.n	8102f3c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8102f3a:	2301      	movs	r3, #1
}
 8102f3c:	4618      	mov	r0, r3
 8102f3e:	3708      	adds	r7, #8
 8102f40:	46bd      	mov	sp, r7
 8102f42:	bd80      	pop	{r7, pc}
 8102f44:	1000005c 	.word	0x1000005c
 8102f48:	10000000 	.word	0x10000000
 8102f4c:	10000058 	.word	0x10000058

08102f50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8102f50:	b480      	push	{r7}
 8102f52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8102f54:	4b06      	ldr	r3, [pc, #24]	; (8102f70 <HAL_IncTick+0x20>)
 8102f56:	781b      	ldrb	r3, [r3, #0]
 8102f58:	461a      	mov	r2, r3
 8102f5a:	4b06      	ldr	r3, [pc, #24]	; (8102f74 <HAL_IncTick+0x24>)
 8102f5c:	681b      	ldr	r3, [r3, #0]
 8102f5e:	4413      	add	r3, r2
 8102f60:	4a04      	ldr	r2, [pc, #16]	; (8102f74 <HAL_IncTick+0x24>)
 8102f62:	6013      	str	r3, [r2, #0]
}
 8102f64:	bf00      	nop
 8102f66:	46bd      	mov	sp, r7
 8102f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f6c:	4770      	bx	lr
 8102f6e:	bf00      	nop
 8102f70:	1000005c 	.word	0x1000005c
 8102f74:	100205bc 	.word	0x100205bc

08102f78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102f78:	b480      	push	{r7}
 8102f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8102f7c:	4b03      	ldr	r3, [pc, #12]	; (8102f8c <HAL_GetTick+0x14>)
 8102f7e:	681b      	ldr	r3, [r3, #0]
}
 8102f80:	4618      	mov	r0, r3
 8102f82:	46bd      	mov	sp, r7
 8102f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f88:	4770      	bx	lr
 8102f8a:	bf00      	nop
 8102f8c:	100205bc 	.word	0x100205bc

08102f90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102f90:	b580      	push	{r7, lr}
 8102f92:	b084      	sub	sp, #16
 8102f94:	af00      	add	r7, sp, #0
 8102f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8102f98:	f7ff ffee 	bl	8102f78 <HAL_GetTick>
 8102f9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8102f9e:	687b      	ldr	r3, [r7, #4]
 8102fa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8102fa2:	68fb      	ldr	r3, [r7, #12]
 8102fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102fa8:	d005      	beq.n	8102fb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8102faa:	4b0a      	ldr	r3, [pc, #40]	; (8102fd4 <HAL_Delay+0x44>)
 8102fac:	781b      	ldrb	r3, [r3, #0]
 8102fae:	461a      	mov	r2, r3
 8102fb0:	68fb      	ldr	r3, [r7, #12]
 8102fb2:	4413      	add	r3, r2
 8102fb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8102fb6:	bf00      	nop
 8102fb8:	f7ff ffde 	bl	8102f78 <HAL_GetTick>
 8102fbc:	4602      	mov	r2, r0
 8102fbe:	68bb      	ldr	r3, [r7, #8]
 8102fc0:	1ad3      	subs	r3, r2, r3
 8102fc2:	68fa      	ldr	r2, [r7, #12]
 8102fc4:	429a      	cmp	r2, r3
 8102fc6:	d8f7      	bhi.n	8102fb8 <HAL_Delay+0x28>
  {
  }
}
 8102fc8:	bf00      	nop
 8102fca:	bf00      	nop
 8102fcc:	3710      	adds	r7, #16
 8102fce:	46bd      	mov	sp, r7
 8102fd0:	bd80      	pop	{r7, pc}
 8102fd2:	bf00      	nop
 8102fd4:	1000005c 	.word	0x1000005c

08102fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102fd8:	b480      	push	{r7}
 8102fda:	b085      	sub	sp, #20
 8102fdc:	af00      	add	r7, sp, #0
 8102fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102fe0:	687b      	ldr	r3, [r7, #4]
 8102fe2:	f003 0307 	and.w	r3, r3, #7
 8102fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102fe8:	4b0c      	ldr	r3, [pc, #48]	; (810301c <__NVIC_SetPriorityGrouping+0x44>)
 8102fea:	68db      	ldr	r3, [r3, #12]
 8102fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102fee:	68ba      	ldr	r2, [r7, #8]
 8102ff0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8102ff4:	4013      	ands	r3, r2
 8102ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102ff8:	68fb      	ldr	r3, [r7, #12]
 8102ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102ffc:	68bb      	ldr	r3, [r7, #8]
 8102ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8103000:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8103004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810300a:	4a04      	ldr	r2, [pc, #16]	; (810301c <__NVIC_SetPriorityGrouping+0x44>)
 810300c:	68bb      	ldr	r3, [r7, #8]
 810300e:	60d3      	str	r3, [r2, #12]
}
 8103010:	bf00      	nop
 8103012:	3714      	adds	r7, #20
 8103014:	46bd      	mov	sp, r7
 8103016:	f85d 7b04 	ldr.w	r7, [sp], #4
 810301a:	4770      	bx	lr
 810301c:	e000ed00 	.word	0xe000ed00

08103020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8103020:	b480      	push	{r7}
 8103022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8103024:	4b04      	ldr	r3, [pc, #16]	; (8103038 <__NVIC_GetPriorityGrouping+0x18>)
 8103026:	68db      	ldr	r3, [r3, #12]
 8103028:	0a1b      	lsrs	r3, r3, #8
 810302a:	f003 0307 	and.w	r3, r3, #7
}
 810302e:	4618      	mov	r0, r3
 8103030:	46bd      	mov	sp, r7
 8103032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103036:	4770      	bx	lr
 8103038:	e000ed00 	.word	0xe000ed00

0810303c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810303c:	b480      	push	{r7}
 810303e:	b083      	sub	sp, #12
 8103040:	af00      	add	r7, sp, #0
 8103042:	4603      	mov	r3, r0
 8103044:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103046:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810304a:	2b00      	cmp	r3, #0
 810304c:	db0b      	blt.n	8103066 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 810304e:	88fb      	ldrh	r3, [r7, #6]
 8103050:	f003 021f 	and.w	r2, r3, #31
 8103054:	4907      	ldr	r1, [pc, #28]	; (8103074 <__NVIC_EnableIRQ+0x38>)
 8103056:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810305a:	095b      	lsrs	r3, r3, #5
 810305c:	2001      	movs	r0, #1
 810305e:	fa00 f202 	lsl.w	r2, r0, r2
 8103062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8103066:	bf00      	nop
 8103068:	370c      	adds	r7, #12
 810306a:	46bd      	mov	sp, r7
 810306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103070:	4770      	bx	lr
 8103072:	bf00      	nop
 8103074:	e000e100 	.word	0xe000e100

08103078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8103078:	b480      	push	{r7}
 810307a:	b083      	sub	sp, #12
 810307c:	af00      	add	r7, sp, #0
 810307e:	4603      	mov	r3, r0
 8103080:	6039      	str	r1, [r7, #0]
 8103082:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103084:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103088:	2b00      	cmp	r3, #0
 810308a:	db0a      	blt.n	81030a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810308c:	683b      	ldr	r3, [r7, #0]
 810308e:	b2da      	uxtb	r2, r3
 8103090:	490c      	ldr	r1, [pc, #48]	; (81030c4 <__NVIC_SetPriority+0x4c>)
 8103092:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103096:	0112      	lsls	r2, r2, #4
 8103098:	b2d2      	uxtb	r2, r2
 810309a:	440b      	add	r3, r1
 810309c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 81030a0:	e00a      	b.n	81030b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81030a2:	683b      	ldr	r3, [r7, #0]
 81030a4:	b2da      	uxtb	r2, r3
 81030a6:	4908      	ldr	r1, [pc, #32]	; (81030c8 <__NVIC_SetPriority+0x50>)
 81030a8:	88fb      	ldrh	r3, [r7, #6]
 81030aa:	f003 030f 	and.w	r3, r3, #15
 81030ae:	3b04      	subs	r3, #4
 81030b0:	0112      	lsls	r2, r2, #4
 81030b2:	b2d2      	uxtb	r2, r2
 81030b4:	440b      	add	r3, r1
 81030b6:	761a      	strb	r2, [r3, #24]
}
 81030b8:	bf00      	nop
 81030ba:	370c      	adds	r7, #12
 81030bc:	46bd      	mov	sp, r7
 81030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81030c2:	4770      	bx	lr
 81030c4:	e000e100 	.word	0xe000e100
 81030c8:	e000ed00 	.word	0xe000ed00

081030cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81030cc:	b480      	push	{r7}
 81030ce:	b089      	sub	sp, #36	; 0x24
 81030d0:	af00      	add	r7, sp, #0
 81030d2:	60f8      	str	r0, [r7, #12]
 81030d4:	60b9      	str	r1, [r7, #8]
 81030d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81030d8:	68fb      	ldr	r3, [r7, #12]
 81030da:	f003 0307 	and.w	r3, r3, #7
 81030de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81030e0:	69fb      	ldr	r3, [r7, #28]
 81030e2:	f1c3 0307 	rsb	r3, r3, #7
 81030e6:	2b04      	cmp	r3, #4
 81030e8:	bf28      	it	cs
 81030ea:	2304      	movcs	r3, #4
 81030ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81030ee:	69fb      	ldr	r3, [r7, #28]
 81030f0:	3304      	adds	r3, #4
 81030f2:	2b06      	cmp	r3, #6
 81030f4:	d902      	bls.n	81030fc <NVIC_EncodePriority+0x30>
 81030f6:	69fb      	ldr	r3, [r7, #28]
 81030f8:	3b03      	subs	r3, #3
 81030fa:	e000      	b.n	81030fe <NVIC_EncodePriority+0x32>
 81030fc:	2300      	movs	r3, #0
 81030fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103100:	f04f 32ff 	mov.w	r2, #4294967295
 8103104:	69bb      	ldr	r3, [r7, #24]
 8103106:	fa02 f303 	lsl.w	r3, r2, r3
 810310a:	43da      	mvns	r2, r3
 810310c:	68bb      	ldr	r3, [r7, #8]
 810310e:	401a      	ands	r2, r3
 8103110:	697b      	ldr	r3, [r7, #20]
 8103112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8103114:	f04f 31ff 	mov.w	r1, #4294967295
 8103118:	697b      	ldr	r3, [r7, #20]
 810311a:	fa01 f303 	lsl.w	r3, r1, r3
 810311e:	43d9      	mvns	r1, r3
 8103120:	687b      	ldr	r3, [r7, #4]
 8103122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103124:	4313      	orrs	r3, r2
         );
}
 8103126:	4618      	mov	r0, r3
 8103128:	3724      	adds	r7, #36	; 0x24
 810312a:	46bd      	mov	sp, r7
 810312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103130:	4770      	bx	lr
	...

08103134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8103134:	b580      	push	{r7, lr}
 8103136:	b082      	sub	sp, #8
 8103138:	af00      	add	r7, sp, #0
 810313a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 810313c:	687b      	ldr	r3, [r7, #4]
 810313e:	3b01      	subs	r3, #1
 8103140:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8103144:	d301      	bcc.n	810314a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8103146:	2301      	movs	r3, #1
 8103148:	e00f      	b.n	810316a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 810314a:	4a0a      	ldr	r2, [pc, #40]	; (8103174 <SysTick_Config+0x40>)
 810314c:	687b      	ldr	r3, [r7, #4]
 810314e:	3b01      	subs	r3, #1
 8103150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8103152:	210f      	movs	r1, #15
 8103154:	f04f 30ff 	mov.w	r0, #4294967295
 8103158:	f7ff ff8e 	bl	8103078 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 810315c:	4b05      	ldr	r3, [pc, #20]	; (8103174 <SysTick_Config+0x40>)
 810315e:	2200      	movs	r2, #0
 8103160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8103162:	4b04      	ldr	r3, [pc, #16]	; (8103174 <SysTick_Config+0x40>)
 8103164:	2207      	movs	r2, #7
 8103166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8103168:	2300      	movs	r3, #0
}
 810316a:	4618      	mov	r0, r3
 810316c:	3708      	adds	r7, #8
 810316e:	46bd      	mov	sp, r7
 8103170:	bd80      	pop	{r7, pc}
 8103172:	bf00      	nop
 8103174:	e000e010 	.word	0xe000e010

08103178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103178:	b580      	push	{r7, lr}
 810317a:	b082      	sub	sp, #8
 810317c:	af00      	add	r7, sp, #0
 810317e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8103180:	6878      	ldr	r0, [r7, #4]
 8103182:	f7ff ff29 	bl	8102fd8 <__NVIC_SetPriorityGrouping>
}
 8103186:	bf00      	nop
 8103188:	3708      	adds	r7, #8
 810318a:	46bd      	mov	sp, r7
 810318c:	bd80      	pop	{r7, pc}

0810318e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810318e:	b580      	push	{r7, lr}
 8103190:	b086      	sub	sp, #24
 8103192:	af00      	add	r7, sp, #0
 8103194:	4603      	mov	r3, r0
 8103196:	60b9      	str	r1, [r7, #8]
 8103198:	607a      	str	r2, [r7, #4]
 810319a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 810319c:	f7ff ff40 	bl	8103020 <__NVIC_GetPriorityGrouping>
 81031a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81031a2:	687a      	ldr	r2, [r7, #4]
 81031a4:	68b9      	ldr	r1, [r7, #8]
 81031a6:	6978      	ldr	r0, [r7, #20]
 81031a8:	f7ff ff90 	bl	81030cc <NVIC_EncodePriority>
 81031ac:	4602      	mov	r2, r0
 81031ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81031b2:	4611      	mov	r1, r2
 81031b4:	4618      	mov	r0, r3
 81031b6:	f7ff ff5f 	bl	8103078 <__NVIC_SetPriority>
}
 81031ba:	bf00      	nop
 81031bc:	3718      	adds	r7, #24
 81031be:	46bd      	mov	sp, r7
 81031c0:	bd80      	pop	{r7, pc}

081031c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81031c2:	b580      	push	{r7, lr}
 81031c4:	b082      	sub	sp, #8
 81031c6:	af00      	add	r7, sp, #0
 81031c8:	4603      	mov	r3, r0
 81031ca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 81031cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81031d0:	4618      	mov	r0, r3
 81031d2:	f7ff ff33 	bl	810303c <__NVIC_EnableIRQ>
}
 81031d6:	bf00      	nop
 81031d8:	3708      	adds	r7, #8
 81031da:	46bd      	mov	sp, r7
 81031dc:	bd80      	pop	{r7, pc}

081031de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81031de:	b580      	push	{r7, lr}
 81031e0:	b082      	sub	sp, #8
 81031e2:	af00      	add	r7, sp, #0
 81031e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81031e6:	6878      	ldr	r0, [r7, #4]
 81031e8:	f7ff ffa4 	bl	8103134 <SysTick_Config>
 81031ec:	4603      	mov	r3, r0
}
 81031ee:	4618      	mov	r0, r3
 81031f0:	3708      	adds	r7, #8
 81031f2:	46bd      	mov	sp, r7
 81031f4:	bd80      	pop	{r7, pc}
	...

081031f8 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81031f8:	b480      	push	{r7}
 81031fa:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81031fc:	4b07      	ldr	r3, [pc, #28]	; (810321c <HAL_GetCurrentCPUID+0x24>)
 81031fe:	681b      	ldr	r3, [r3, #0]
 8103200:	091b      	lsrs	r3, r3, #4
 8103202:	f003 030f 	and.w	r3, r3, #15
 8103206:	2b07      	cmp	r3, #7
 8103208:	d101      	bne.n	810320e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 810320a:	2303      	movs	r3, #3
 810320c:	e000      	b.n	8103210 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 810320e:	2301      	movs	r3, #1
  }
}
 8103210:	4618      	mov	r0, r3
 8103212:	46bd      	mov	sp, r7
 8103214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103218:	4770      	bx	lr
 810321a:	bf00      	nop
 810321c:	e000ed00 	.word	0xe000ed00

08103220 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8103220:	b480      	push	{r7}
 8103222:	b089      	sub	sp, #36	; 0x24
 8103224:	af00      	add	r7, sp, #0
 8103226:	6078      	str	r0, [r7, #4]
 8103228:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 810322a:	2300      	movs	r3, #0
 810322c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 810322e:	4b89      	ldr	r3, [pc, #548]	; (8103454 <HAL_GPIO_Init+0x234>)
 8103230:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8103232:	e194      	b.n	810355e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8103234:	683b      	ldr	r3, [r7, #0]
 8103236:	681a      	ldr	r2, [r3, #0]
 8103238:	2101      	movs	r1, #1
 810323a:	69fb      	ldr	r3, [r7, #28]
 810323c:	fa01 f303 	lsl.w	r3, r1, r3
 8103240:	4013      	ands	r3, r2
 8103242:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8103244:	693b      	ldr	r3, [r7, #16]
 8103246:	2b00      	cmp	r3, #0
 8103248:	f000 8186 	beq.w	8103558 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 810324c:	683b      	ldr	r3, [r7, #0]
 810324e:	685b      	ldr	r3, [r3, #4]
 8103250:	f003 0303 	and.w	r3, r3, #3
 8103254:	2b01      	cmp	r3, #1
 8103256:	d005      	beq.n	8103264 <HAL_GPIO_Init+0x44>
 8103258:	683b      	ldr	r3, [r7, #0]
 810325a:	685b      	ldr	r3, [r3, #4]
 810325c:	f003 0303 	and.w	r3, r3, #3
 8103260:	2b02      	cmp	r3, #2
 8103262:	d130      	bne.n	81032c6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8103264:	687b      	ldr	r3, [r7, #4]
 8103266:	689b      	ldr	r3, [r3, #8]
 8103268:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810326a:	69fb      	ldr	r3, [r7, #28]
 810326c:	005b      	lsls	r3, r3, #1
 810326e:	2203      	movs	r2, #3
 8103270:	fa02 f303 	lsl.w	r3, r2, r3
 8103274:	43db      	mvns	r3, r3
 8103276:	69ba      	ldr	r2, [r7, #24]
 8103278:	4013      	ands	r3, r2
 810327a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 810327c:	683b      	ldr	r3, [r7, #0]
 810327e:	68da      	ldr	r2, [r3, #12]
 8103280:	69fb      	ldr	r3, [r7, #28]
 8103282:	005b      	lsls	r3, r3, #1
 8103284:	fa02 f303 	lsl.w	r3, r2, r3
 8103288:	69ba      	ldr	r2, [r7, #24]
 810328a:	4313      	orrs	r3, r2
 810328c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810328e:	687b      	ldr	r3, [r7, #4]
 8103290:	69ba      	ldr	r2, [r7, #24]
 8103292:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8103294:	687b      	ldr	r3, [r7, #4]
 8103296:	685b      	ldr	r3, [r3, #4]
 8103298:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810329a:	2201      	movs	r2, #1
 810329c:	69fb      	ldr	r3, [r7, #28]
 810329e:	fa02 f303 	lsl.w	r3, r2, r3
 81032a2:	43db      	mvns	r3, r3
 81032a4:	69ba      	ldr	r2, [r7, #24]
 81032a6:	4013      	ands	r3, r2
 81032a8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81032aa:	683b      	ldr	r3, [r7, #0]
 81032ac:	685b      	ldr	r3, [r3, #4]
 81032ae:	091b      	lsrs	r3, r3, #4
 81032b0:	f003 0201 	and.w	r2, r3, #1
 81032b4:	69fb      	ldr	r3, [r7, #28]
 81032b6:	fa02 f303 	lsl.w	r3, r2, r3
 81032ba:	69ba      	ldr	r2, [r7, #24]
 81032bc:	4313      	orrs	r3, r2
 81032be:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 81032c0:	687b      	ldr	r3, [r7, #4]
 81032c2:	69ba      	ldr	r2, [r7, #24]
 81032c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 81032c6:	683b      	ldr	r3, [r7, #0]
 81032c8:	685b      	ldr	r3, [r3, #4]
 81032ca:	f003 0303 	and.w	r3, r3, #3
 81032ce:	2b03      	cmp	r3, #3
 81032d0:	d017      	beq.n	8103302 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81032d2:	687b      	ldr	r3, [r7, #4]
 81032d4:	68db      	ldr	r3, [r3, #12]
 81032d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81032d8:	69fb      	ldr	r3, [r7, #28]
 81032da:	005b      	lsls	r3, r3, #1
 81032dc:	2203      	movs	r2, #3
 81032de:	fa02 f303 	lsl.w	r3, r2, r3
 81032e2:	43db      	mvns	r3, r3
 81032e4:	69ba      	ldr	r2, [r7, #24]
 81032e6:	4013      	ands	r3, r2
 81032e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81032ea:	683b      	ldr	r3, [r7, #0]
 81032ec:	689a      	ldr	r2, [r3, #8]
 81032ee:	69fb      	ldr	r3, [r7, #28]
 81032f0:	005b      	lsls	r3, r3, #1
 81032f2:	fa02 f303 	lsl.w	r3, r2, r3
 81032f6:	69ba      	ldr	r2, [r7, #24]
 81032f8:	4313      	orrs	r3, r2
 81032fa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81032fc:	687b      	ldr	r3, [r7, #4]
 81032fe:	69ba      	ldr	r2, [r7, #24]
 8103300:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8103302:	683b      	ldr	r3, [r7, #0]
 8103304:	685b      	ldr	r3, [r3, #4]
 8103306:	f003 0303 	and.w	r3, r3, #3
 810330a:	2b02      	cmp	r3, #2
 810330c:	d123      	bne.n	8103356 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 810330e:	69fb      	ldr	r3, [r7, #28]
 8103310:	08da      	lsrs	r2, r3, #3
 8103312:	687b      	ldr	r3, [r7, #4]
 8103314:	3208      	adds	r2, #8
 8103316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810331a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 810331c:	69fb      	ldr	r3, [r7, #28]
 810331e:	f003 0307 	and.w	r3, r3, #7
 8103322:	009b      	lsls	r3, r3, #2
 8103324:	220f      	movs	r2, #15
 8103326:	fa02 f303 	lsl.w	r3, r2, r3
 810332a:	43db      	mvns	r3, r3
 810332c:	69ba      	ldr	r2, [r7, #24]
 810332e:	4013      	ands	r3, r2
 8103330:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8103332:	683b      	ldr	r3, [r7, #0]
 8103334:	691a      	ldr	r2, [r3, #16]
 8103336:	69fb      	ldr	r3, [r7, #28]
 8103338:	f003 0307 	and.w	r3, r3, #7
 810333c:	009b      	lsls	r3, r3, #2
 810333e:	fa02 f303 	lsl.w	r3, r2, r3
 8103342:	69ba      	ldr	r2, [r7, #24]
 8103344:	4313      	orrs	r3, r2
 8103346:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8103348:	69fb      	ldr	r3, [r7, #28]
 810334a:	08da      	lsrs	r2, r3, #3
 810334c:	687b      	ldr	r3, [r7, #4]
 810334e:	3208      	adds	r2, #8
 8103350:	69b9      	ldr	r1, [r7, #24]
 8103352:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8103356:	687b      	ldr	r3, [r7, #4]
 8103358:	681b      	ldr	r3, [r3, #0]
 810335a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 810335c:	69fb      	ldr	r3, [r7, #28]
 810335e:	005b      	lsls	r3, r3, #1
 8103360:	2203      	movs	r2, #3
 8103362:	fa02 f303 	lsl.w	r3, r2, r3
 8103366:	43db      	mvns	r3, r3
 8103368:	69ba      	ldr	r2, [r7, #24]
 810336a:	4013      	ands	r3, r2
 810336c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 810336e:	683b      	ldr	r3, [r7, #0]
 8103370:	685b      	ldr	r3, [r3, #4]
 8103372:	f003 0203 	and.w	r2, r3, #3
 8103376:	69fb      	ldr	r3, [r7, #28]
 8103378:	005b      	lsls	r3, r3, #1
 810337a:	fa02 f303 	lsl.w	r3, r2, r3
 810337e:	69ba      	ldr	r2, [r7, #24]
 8103380:	4313      	orrs	r3, r2
 8103382:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8103384:	687b      	ldr	r3, [r7, #4]
 8103386:	69ba      	ldr	r2, [r7, #24]
 8103388:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 810338a:	683b      	ldr	r3, [r7, #0]
 810338c:	685b      	ldr	r3, [r3, #4]
 810338e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8103392:	2b00      	cmp	r3, #0
 8103394:	f000 80e0 	beq.w	8103558 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8103398:	4b2f      	ldr	r3, [pc, #188]	; (8103458 <HAL_GPIO_Init+0x238>)
 810339a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810339e:	4a2e      	ldr	r2, [pc, #184]	; (8103458 <HAL_GPIO_Init+0x238>)
 81033a0:	f043 0302 	orr.w	r3, r3, #2
 81033a4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81033a8:	4b2b      	ldr	r3, [pc, #172]	; (8103458 <HAL_GPIO_Init+0x238>)
 81033aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81033ae:	f003 0302 	and.w	r3, r3, #2
 81033b2:	60fb      	str	r3, [r7, #12]
 81033b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 81033b6:	4a29      	ldr	r2, [pc, #164]	; (810345c <HAL_GPIO_Init+0x23c>)
 81033b8:	69fb      	ldr	r3, [r7, #28]
 81033ba:	089b      	lsrs	r3, r3, #2
 81033bc:	3302      	adds	r3, #2
 81033be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81033c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81033c4:	69fb      	ldr	r3, [r7, #28]
 81033c6:	f003 0303 	and.w	r3, r3, #3
 81033ca:	009b      	lsls	r3, r3, #2
 81033cc:	220f      	movs	r2, #15
 81033ce:	fa02 f303 	lsl.w	r3, r2, r3
 81033d2:	43db      	mvns	r3, r3
 81033d4:	69ba      	ldr	r2, [r7, #24]
 81033d6:	4013      	ands	r3, r2
 81033d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81033da:	687b      	ldr	r3, [r7, #4]
 81033dc:	4a20      	ldr	r2, [pc, #128]	; (8103460 <HAL_GPIO_Init+0x240>)
 81033de:	4293      	cmp	r3, r2
 81033e0:	d052      	beq.n	8103488 <HAL_GPIO_Init+0x268>
 81033e2:	687b      	ldr	r3, [r7, #4]
 81033e4:	4a1f      	ldr	r2, [pc, #124]	; (8103464 <HAL_GPIO_Init+0x244>)
 81033e6:	4293      	cmp	r3, r2
 81033e8:	d031      	beq.n	810344e <HAL_GPIO_Init+0x22e>
 81033ea:	687b      	ldr	r3, [r7, #4]
 81033ec:	4a1e      	ldr	r2, [pc, #120]	; (8103468 <HAL_GPIO_Init+0x248>)
 81033ee:	4293      	cmp	r3, r2
 81033f0:	d02b      	beq.n	810344a <HAL_GPIO_Init+0x22a>
 81033f2:	687b      	ldr	r3, [r7, #4]
 81033f4:	4a1d      	ldr	r2, [pc, #116]	; (810346c <HAL_GPIO_Init+0x24c>)
 81033f6:	4293      	cmp	r3, r2
 81033f8:	d025      	beq.n	8103446 <HAL_GPIO_Init+0x226>
 81033fa:	687b      	ldr	r3, [r7, #4]
 81033fc:	4a1c      	ldr	r2, [pc, #112]	; (8103470 <HAL_GPIO_Init+0x250>)
 81033fe:	4293      	cmp	r3, r2
 8103400:	d01f      	beq.n	8103442 <HAL_GPIO_Init+0x222>
 8103402:	687b      	ldr	r3, [r7, #4]
 8103404:	4a1b      	ldr	r2, [pc, #108]	; (8103474 <HAL_GPIO_Init+0x254>)
 8103406:	4293      	cmp	r3, r2
 8103408:	d019      	beq.n	810343e <HAL_GPIO_Init+0x21e>
 810340a:	687b      	ldr	r3, [r7, #4]
 810340c:	4a1a      	ldr	r2, [pc, #104]	; (8103478 <HAL_GPIO_Init+0x258>)
 810340e:	4293      	cmp	r3, r2
 8103410:	d013      	beq.n	810343a <HAL_GPIO_Init+0x21a>
 8103412:	687b      	ldr	r3, [r7, #4]
 8103414:	4a19      	ldr	r2, [pc, #100]	; (810347c <HAL_GPIO_Init+0x25c>)
 8103416:	4293      	cmp	r3, r2
 8103418:	d00d      	beq.n	8103436 <HAL_GPIO_Init+0x216>
 810341a:	687b      	ldr	r3, [r7, #4]
 810341c:	4a18      	ldr	r2, [pc, #96]	; (8103480 <HAL_GPIO_Init+0x260>)
 810341e:	4293      	cmp	r3, r2
 8103420:	d007      	beq.n	8103432 <HAL_GPIO_Init+0x212>
 8103422:	687b      	ldr	r3, [r7, #4]
 8103424:	4a17      	ldr	r2, [pc, #92]	; (8103484 <HAL_GPIO_Init+0x264>)
 8103426:	4293      	cmp	r3, r2
 8103428:	d101      	bne.n	810342e <HAL_GPIO_Init+0x20e>
 810342a:	2309      	movs	r3, #9
 810342c:	e02d      	b.n	810348a <HAL_GPIO_Init+0x26a>
 810342e:	230a      	movs	r3, #10
 8103430:	e02b      	b.n	810348a <HAL_GPIO_Init+0x26a>
 8103432:	2308      	movs	r3, #8
 8103434:	e029      	b.n	810348a <HAL_GPIO_Init+0x26a>
 8103436:	2307      	movs	r3, #7
 8103438:	e027      	b.n	810348a <HAL_GPIO_Init+0x26a>
 810343a:	2306      	movs	r3, #6
 810343c:	e025      	b.n	810348a <HAL_GPIO_Init+0x26a>
 810343e:	2305      	movs	r3, #5
 8103440:	e023      	b.n	810348a <HAL_GPIO_Init+0x26a>
 8103442:	2304      	movs	r3, #4
 8103444:	e021      	b.n	810348a <HAL_GPIO_Init+0x26a>
 8103446:	2303      	movs	r3, #3
 8103448:	e01f      	b.n	810348a <HAL_GPIO_Init+0x26a>
 810344a:	2302      	movs	r3, #2
 810344c:	e01d      	b.n	810348a <HAL_GPIO_Init+0x26a>
 810344e:	2301      	movs	r3, #1
 8103450:	e01b      	b.n	810348a <HAL_GPIO_Init+0x26a>
 8103452:	bf00      	nop
 8103454:	580000c0 	.word	0x580000c0
 8103458:	58024400 	.word	0x58024400
 810345c:	58000400 	.word	0x58000400
 8103460:	58020000 	.word	0x58020000
 8103464:	58020400 	.word	0x58020400
 8103468:	58020800 	.word	0x58020800
 810346c:	58020c00 	.word	0x58020c00
 8103470:	58021000 	.word	0x58021000
 8103474:	58021400 	.word	0x58021400
 8103478:	58021800 	.word	0x58021800
 810347c:	58021c00 	.word	0x58021c00
 8103480:	58022000 	.word	0x58022000
 8103484:	58022400 	.word	0x58022400
 8103488:	2300      	movs	r3, #0
 810348a:	69fa      	ldr	r2, [r7, #28]
 810348c:	f002 0203 	and.w	r2, r2, #3
 8103490:	0092      	lsls	r2, r2, #2
 8103492:	4093      	lsls	r3, r2
 8103494:	69ba      	ldr	r2, [r7, #24]
 8103496:	4313      	orrs	r3, r2
 8103498:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810349a:	4938      	ldr	r1, [pc, #224]	; (810357c <HAL_GPIO_Init+0x35c>)
 810349c:	69fb      	ldr	r3, [r7, #28]
 810349e:	089b      	lsrs	r3, r3, #2
 81034a0:	3302      	adds	r3, #2
 81034a2:	69ba      	ldr	r2, [r7, #24]
 81034a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81034a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81034ac:	681b      	ldr	r3, [r3, #0]
 81034ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81034b0:	693b      	ldr	r3, [r7, #16]
 81034b2:	43db      	mvns	r3, r3
 81034b4:	69ba      	ldr	r2, [r7, #24]
 81034b6:	4013      	ands	r3, r2
 81034b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 81034ba:	683b      	ldr	r3, [r7, #0]
 81034bc:	685b      	ldr	r3, [r3, #4]
 81034be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81034c2:	2b00      	cmp	r3, #0
 81034c4:	d003      	beq.n	81034ce <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 81034c6:	69ba      	ldr	r2, [r7, #24]
 81034c8:	693b      	ldr	r3, [r7, #16]
 81034ca:	4313      	orrs	r3, r2
 81034cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 81034ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81034d2:	69bb      	ldr	r3, [r7, #24]
 81034d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 81034d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81034da:	685b      	ldr	r3, [r3, #4]
 81034dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81034de:	693b      	ldr	r3, [r7, #16]
 81034e0:	43db      	mvns	r3, r3
 81034e2:	69ba      	ldr	r2, [r7, #24]
 81034e4:	4013      	ands	r3, r2
 81034e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81034e8:	683b      	ldr	r3, [r7, #0]
 81034ea:	685b      	ldr	r3, [r3, #4]
 81034ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81034f0:	2b00      	cmp	r3, #0
 81034f2:	d003      	beq.n	81034fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81034f4:	69ba      	ldr	r2, [r7, #24]
 81034f6:	693b      	ldr	r3, [r7, #16]
 81034f8:	4313      	orrs	r3, r2
 81034fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81034fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103500:	69bb      	ldr	r3, [r7, #24]
 8103502:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8103504:	697b      	ldr	r3, [r7, #20]
 8103506:	685b      	ldr	r3, [r3, #4]
 8103508:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810350a:	693b      	ldr	r3, [r7, #16]
 810350c:	43db      	mvns	r3, r3
 810350e:	69ba      	ldr	r2, [r7, #24]
 8103510:	4013      	ands	r3, r2
 8103512:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8103514:	683b      	ldr	r3, [r7, #0]
 8103516:	685b      	ldr	r3, [r3, #4]
 8103518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810351c:	2b00      	cmp	r3, #0
 810351e:	d003      	beq.n	8103528 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8103520:	69ba      	ldr	r2, [r7, #24]
 8103522:	693b      	ldr	r3, [r7, #16]
 8103524:	4313      	orrs	r3, r2
 8103526:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8103528:	697b      	ldr	r3, [r7, #20]
 810352a:	69ba      	ldr	r2, [r7, #24]
 810352c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 810352e:	697b      	ldr	r3, [r7, #20]
 8103530:	681b      	ldr	r3, [r3, #0]
 8103532:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103534:	693b      	ldr	r3, [r7, #16]
 8103536:	43db      	mvns	r3, r3
 8103538:	69ba      	ldr	r2, [r7, #24]
 810353a:	4013      	ands	r3, r2
 810353c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 810353e:	683b      	ldr	r3, [r7, #0]
 8103540:	685b      	ldr	r3, [r3, #4]
 8103542:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103546:	2b00      	cmp	r3, #0
 8103548:	d003      	beq.n	8103552 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 810354a:	69ba      	ldr	r2, [r7, #24]
 810354c:	693b      	ldr	r3, [r7, #16]
 810354e:	4313      	orrs	r3, r2
 8103550:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8103552:	697b      	ldr	r3, [r7, #20]
 8103554:	69ba      	ldr	r2, [r7, #24]
 8103556:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8103558:	69fb      	ldr	r3, [r7, #28]
 810355a:	3301      	adds	r3, #1
 810355c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810355e:	683b      	ldr	r3, [r7, #0]
 8103560:	681a      	ldr	r2, [r3, #0]
 8103562:	69fb      	ldr	r3, [r7, #28]
 8103564:	fa22 f303 	lsr.w	r3, r2, r3
 8103568:	2b00      	cmp	r3, #0
 810356a:	f47f ae63 	bne.w	8103234 <HAL_GPIO_Init+0x14>
  }
}
 810356e:	bf00      	nop
 8103570:	bf00      	nop
 8103572:	3724      	adds	r7, #36	; 0x24
 8103574:	46bd      	mov	sp, r7
 8103576:	f85d 7b04 	ldr.w	r7, [sp], #4
 810357a:	4770      	bx	lr
 810357c:	58000400 	.word	0x58000400

08103580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8103580:	b480      	push	{r7}
 8103582:	b083      	sub	sp, #12
 8103584:	af00      	add	r7, sp, #0
 8103586:	6078      	str	r0, [r7, #4]
 8103588:	460b      	mov	r3, r1
 810358a:	807b      	strh	r3, [r7, #2]
 810358c:	4613      	mov	r3, r2
 810358e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8103590:	787b      	ldrb	r3, [r7, #1]
 8103592:	2b00      	cmp	r3, #0
 8103594:	d003      	beq.n	810359e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8103596:	887a      	ldrh	r2, [r7, #2]
 8103598:	687b      	ldr	r3, [r7, #4]
 810359a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 810359c:	e003      	b.n	81035a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 810359e:	887b      	ldrh	r3, [r7, #2]
 81035a0:	041a      	lsls	r2, r3, #16
 81035a2:	687b      	ldr	r3, [r7, #4]
 81035a4:	619a      	str	r2, [r3, #24]
}
 81035a6:	bf00      	nop
 81035a8:	370c      	adds	r7, #12
 81035aa:	46bd      	mov	sp, r7
 81035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81035b0:	4770      	bx	lr

081035b2 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 81035b2:	b580      	push	{r7, lr}
 81035b4:	b082      	sub	sp, #8
 81035b6:	af00      	add	r7, sp, #0
 81035b8:	4603      	mov	r3, r0
 81035ba:	80fb      	strh	r3, [r7, #6]
#if defined(DUAL_CORE) && defined(CORE_CM4)
  if (__HAL_GPIO_EXTID2_GET_IT(GPIO_Pin) != 0x00U)
 81035bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81035c0:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 81035c4:	88fb      	ldrh	r3, [r7, #6]
 81035c6:	4013      	ands	r3, r2
 81035c8:	2b00      	cmp	r3, #0
 81035ca:	d008      	beq.n	81035de <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
 81035cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81035d0:	88fb      	ldrh	r3, [r7, #6]
 81035d2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 81035d6:	88fb      	ldrh	r3, [r7, #6]
 81035d8:	4618      	mov	r0, r3
 81035da:	f7ff f9d9 	bl	8102990 <HAL_GPIO_EXTI_Callback>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#endif
}
 81035de:	bf00      	nop
 81035e0:	3708      	adds	r7, #8
 81035e2:	46bd      	mov	sp, r7
 81035e4:	bd80      	pop	{r7, pc}
	...

081035e8 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81035e8:	b480      	push	{r7}
 81035ea:	b083      	sub	sp, #12
 81035ec:	af00      	add	r7, sp, #0
 81035ee:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81035f0:	4b05      	ldr	r3, [pc, #20]	; (8103608 <HAL_HSEM_ActivateNotification+0x20>)
 81035f2:	681a      	ldr	r2, [r3, #0]
 81035f4:	4904      	ldr	r1, [pc, #16]	; (8103608 <HAL_HSEM_ActivateNotification+0x20>)
 81035f6:	687b      	ldr	r3, [r7, #4]
 81035f8:	4313      	orrs	r3, r2
 81035fa:	600b      	str	r3, [r1, #0]
#endif
}
 81035fc:	bf00      	nop
 81035fe:	370c      	adds	r7, #12
 8103600:	46bd      	mov	sp, r7
 8103602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103606:	4770      	bx	lr
 8103608:	58026510 	.word	0x58026510

0810360c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 810360c:	b580      	push	{r7, lr}
 810360e:	b084      	sub	sp, #16
 8103610:	af00      	add	r7, sp, #0
 8103612:	60f8      	str	r0, [r7, #12]
 8103614:	460b      	mov	r3, r1
 8103616:	607a      	str	r2, [r7, #4]
 8103618:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810361a:	4b37      	ldr	r3, [pc, #220]	; (81036f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810361c:	681b      	ldr	r3, [r3, #0]
 810361e:	f023 0201 	bic.w	r2, r3, #1
 8103622:	4935      	ldr	r1, [pc, #212]	; (81036f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103624:	68fb      	ldr	r3, [r7, #12]
 8103626:	4313      	orrs	r3, r2
 8103628:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810362a:	687b      	ldr	r3, [r7, #4]
 810362c:	2b00      	cmp	r3, #0
 810362e:	d123      	bne.n	8103678 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103630:	f7ff fde2 	bl	81031f8 <HAL_GetCurrentCPUID>
 8103634:	4603      	mov	r3, r0
 8103636:	2b03      	cmp	r3, #3
 8103638:	d158      	bne.n	81036ec <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810363a:	4b2f      	ldr	r3, [pc, #188]	; (81036f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810363c:	691b      	ldr	r3, [r3, #16]
 810363e:	4a2e      	ldr	r2, [pc, #184]	; (81036f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103640:	f023 0301 	bic.w	r3, r3, #1
 8103644:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103646:	4b2d      	ldr	r3, [pc, #180]	; (81036fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103648:	691b      	ldr	r3, [r3, #16]
 810364a:	4a2c      	ldr	r2, [pc, #176]	; (81036fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810364c:	f043 0304 	orr.w	r3, r3, #4
 8103650:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8103652:	f3bf 8f4f 	dsb	sy
}
 8103656:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103658:	f3bf 8f6f 	isb	sy
}
 810365c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810365e:	7afb      	ldrb	r3, [r7, #11]
 8103660:	2b01      	cmp	r3, #1
 8103662:	d101      	bne.n	8103668 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103664:	bf30      	wfi
 8103666:	e000      	b.n	810366a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103668:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810366a:	4b24      	ldr	r3, [pc, #144]	; (81036fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810366c:	691b      	ldr	r3, [r3, #16]
 810366e:	4a23      	ldr	r2, [pc, #140]	; (81036fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103670:	f023 0304 	bic.w	r3, r3, #4
 8103674:	6113      	str	r3, [r2, #16]
 8103676:	e03c      	b.n	81036f2 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8103678:	687b      	ldr	r3, [r7, #4]
 810367a:	2b01      	cmp	r3, #1
 810367c:	d123      	bne.n	81036c6 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810367e:	f7ff fdbb 	bl	81031f8 <HAL_GetCurrentCPUID>
 8103682:	4603      	mov	r3, r0
 8103684:	2b01      	cmp	r3, #1
 8103686:	d133      	bne.n	81036f0 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8103688:	4b1b      	ldr	r3, [pc, #108]	; (81036f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810368a:	695b      	ldr	r3, [r3, #20]
 810368c:	4a1a      	ldr	r2, [pc, #104]	; (81036f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810368e:	f023 0302 	bic.w	r3, r3, #2
 8103692:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103694:	4b19      	ldr	r3, [pc, #100]	; (81036fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103696:	691b      	ldr	r3, [r3, #16]
 8103698:	4a18      	ldr	r2, [pc, #96]	; (81036fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810369a:	f043 0304 	orr.w	r3, r3, #4
 810369e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81036a0:	f3bf 8f4f 	dsb	sy
}
 81036a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81036a6:	f3bf 8f6f 	isb	sy
}
 81036aa:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81036ac:	7afb      	ldrb	r3, [r7, #11]
 81036ae:	2b01      	cmp	r3, #1
 81036b0:	d101      	bne.n	81036b6 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81036b2:	bf30      	wfi
 81036b4:	e000      	b.n	81036b8 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81036b6:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81036b8:	4b10      	ldr	r3, [pc, #64]	; (81036fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 81036ba:	691b      	ldr	r3, [r3, #16]
 81036bc:	4a0f      	ldr	r2, [pc, #60]	; (81036fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 81036be:	f023 0304 	bic.w	r3, r3, #4
 81036c2:	6113      	str	r3, [r2, #16]
 81036c4:	e015      	b.n	81036f2 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81036c6:	f7ff fd97 	bl	81031f8 <HAL_GetCurrentCPUID>
 81036ca:	4603      	mov	r3, r0
 81036cc:	2b03      	cmp	r3, #3
 81036ce:	d106      	bne.n	81036de <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81036d0:	4b09      	ldr	r3, [pc, #36]	; (81036f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81036d2:	691b      	ldr	r3, [r3, #16]
 81036d4:	4a08      	ldr	r2, [pc, #32]	; (81036f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81036d6:	f023 0304 	bic.w	r3, r3, #4
 81036da:	6113      	str	r3, [r2, #16]
 81036dc:	e009      	b.n	81036f2 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81036de:	4b06      	ldr	r3, [pc, #24]	; (81036f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81036e0:	695b      	ldr	r3, [r3, #20]
 81036e2:	4a05      	ldr	r2, [pc, #20]	; (81036f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81036e4:	f023 0304 	bic.w	r3, r3, #4
 81036e8:	6153      	str	r3, [r2, #20]
 81036ea:	e002      	b.n	81036f2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81036ec:	bf00      	nop
 81036ee:	e000      	b.n	81036f2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81036f0:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81036f2:	3710      	adds	r7, #16
 81036f4:	46bd      	mov	sp, r7
 81036f6:	bd80      	pop	{r7, pc}
 81036f8:	58024800 	.word	0x58024800
 81036fc:	e000ed00 	.word	0xe000ed00

08103700 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103700:	b580      	push	{r7, lr}
 8103702:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103704:	f7ff fd78 	bl	81031f8 <HAL_GetCurrentCPUID>
 8103708:	4603      	mov	r3, r0
 810370a:	2b03      	cmp	r3, #3
 810370c:	d101      	bne.n	8103712 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 810370e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103710:	e001      	b.n	8103716 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8103712:	bf40      	sev
    __WFE ();
 8103714:	bf20      	wfe
}
 8103716:	bf00      	nop
 8103718:	bd80      	pop	{r7, pc}
	...

0810371c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810371c:	b480      	push	{r7}
 810371e:	b089      	sub	sp, #36	; 0x24
 8103720:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8103722:	4bb3      	ldr	r3, [pc, #716]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103724:	691b      	ldr	r3, [r3, #16]
 8103726:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810372a:	2b18      	cmp	r3, #24
 810372c:	f200 8155 	bhi.w	81039da <HAL_RCC_GetSysClockFreq+0x2be>
 8103730:	a201      	add	r2, pc, #4	; (adr r2, 8103738 <HAL_RCC_GetSysClockFreq+0x1c>)
 8103732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103736:	bf00      	nop
 8103738:	0810379d 	.word	0x0810379d
 810373c:	081039db 	.word	0x081039db
 8103740:	081039db 	.word	0x081039db
 8103744:	081039db 	.word	0x081039db
 8103748:	081039db 	.word	0x081039db
 810374c:	081039db 	.word	0x081039db
 8103750:	081039db 	.word	0x081039db
 8103754:	081039db 	.word	0x081039db
 8103758:	081037c3 	.word	0x081037c3
 810375c:	081039db 	.word	0x081039db
 8103760:	081039db 	.word	0x081039db
 8103764:	081039db 	.word	0x081039db
 8103768:	081039db 	.word	0x081039db
 810376c:	081039db 	.word	0x081039db
 8103770:	081039db 	.word	0x081039db
 8103774:	081039db 	.word	0x081039db
 8103778:	081037c9 	.word	0x081037c9
 810377c:	081039db 	.word	0x081039db
 8103780:	081039db 	.word	0x081039db
 8103784:	081039db 	.word	0x081039db
 8103788:	081039db 	.word	0x081039db
 810378c:	081039db 	.word	0x081039db
 8103790:	081039db 	.word	0x081039db
 8103794:	081039db 	.word	0x081039db
 8103798:	081037cf 	.word	0x081037cf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810379c:	4b94      	ldr	r3, [pc, #592]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810379e:	681b      	ldr	r3, [r3, #0]
 81037a0:	f003 0320 	and.w	r3, r3, #32
 81037a4:	2b00      	cmp	r3, #0
 81037a6:	d009      	beq.n	81037bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81037a8:	4b91      	ldr	r3, [pc, #580]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037aa:	681b      	ldr	r3, [r3, #0]
 81037ac:	08db      	lsrs	r3, r3, #3
 81037ae:	f003 0303 	and.w	r3, r3, #3
 81037b2:	4a90      	ldr	r2, [pc, #576]	; (81039f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81037b4:	fa22 f303 	lsr.w	r3, r2, r3
 81037b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 81037ba:	e111      	b.n	81039e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81037bc:	4b8d      	ldr	r3, [pc, #564]	; (81039f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81037be:	61bb      	str	r3, [r7, #24]
    break;
 81037c0:	e10e      	b.n	81039e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 81037c2:	4b8d      	ldr	r3, [pc, #564]	; (81039f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81037c4:	61bb      	str	r3, [r7, #24]
    break;
 81037c6:	e10b      	b.n	81039e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 81037c8:	4b8c      	ldr	r3, [pc, #560]	; (81039fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 81037ca:	61bb      	str	r3, [r7, #24]
    break;
 81037cc:	e108      	b.n	81039e0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81037ce:	4b88      	ldr	r3, [pc, #544]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81037d2:	f003 0303 	and.w	r3, r3, #3
 81037d6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 81037d8:	4b85      	ldr	r3, [pc, #532]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81037dc:	091b      	lsrs	r3, r3, #4
 81037de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81037e2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 81037e4:	4b82      	ldr	r3, [pc, #520]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81037e8:	f003 0301 	and.w	r3, r3, #1
 81037ec:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 81037ee:	4b80      	ldr	r3, [pc, #512]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81037f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81037f2:	08db      	lsrs	r3, r3, #3
 81037f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81037f8:	68fa      	ldr	r2, [r7, #12]
 81037fa:	fb02 f303 	mul.w	r3, r2, r3
 81037fe:	ee07 3a90 	vmov	s15, r3
 8103802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103806:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 810380a:	693b      	ldr	r3, [r7, #16]
 810380c:	2b00      	cmp	r3, #0
 810380e:	f000 80e1 	beq.w	81039d4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8103812:	697b      	ldr	r3, [r7, #20]
 8103814:	2b02      	cmp	r3, #2
 8103816:	f000 8083 	beq.w	8103920 <HAL_RCC_GetSysClockFreq+0x204>
 810381a:	697b      	ldr	r3, [r7, #20]
 810381c:	2b02      	cmp	r3, #2
 810381e:	f200 80a1 	bhi.w	8103964 <HAL_RCC_GetSysClockFreq+0x248>
 8103822:	697b      	ldr	r3, [r7, #20]
 8103824:	2b00      	cmp	r3, #0
 8103826:	d003      	beq.n	8103830 <HAL_RCC_GetSysClockFreq+0x114>
 8103828:	697b      	ldr	r3, [r7, #20]
 810382a:	2b01      	cmp	r3, #1
 810382c:	d056      	beq.n	81038dc <HAL_RCC_GetSysClockFreq+0x1c0>
 810382e:	e099      	b.n	8103964 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103830:	4b6f      	ldr	r3, [pc, #444]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103832:	681b      	ldr	r3, [r3, #0]
 8103834:	f003 0320 	and.w	r3, r3, #32
 8103838:	2b00      	cmp	r3, #0
 810383a:	d02d      	beq.n	8103898 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810383c:	4b6c      	ldr	r3, [pc, #432]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810383e:	681b      	ldr	r3, [r3, #0]
 8103840:	08db      	lsrs	r3, r3, #3
 8103842:	f003 0303 	and.w	r3, r3, #3
 8103846:	4a6b      	ldr	r2, [pc, #428]	; (81039f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103848:	fa22 f303 	lsr.w	r3, r2, r3
 810384c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810384e:	687b      	ldr	r3, [r7, #4]
 8103850:	ee07 3a90 	vmov	s15, r3
 8103854:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103858:	693b      	ldr	r3, [r7, #16]
 810385a:	ee07 3a90 	vmov	s15, r3
 810385e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103862:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103866:	4b62      	ldr	r3, [pc, #392]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810386a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810386e:	ee07 3a90 	vmov	s15, r3
 8103872:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103876:	ed97 6a02 	vldr	s12, [r7, #8]
 810387a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8103a00 <HAL_RCC_GetSysClockFreq+0x2e4>
 810387e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103882:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103886:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810388a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810388e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103892:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8103896:	e087      	b.n	81039a8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103898:	693b      	ldr	r3, [r7, #16]
 810389a:	ee07 3a90 	vmov	s15, r3
 810389e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81038a2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8103a04 <HAL_RCC_GetSysClockFreq+0x2e8>
 81038a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81038aa:	4b51      	ldr	r3, [pc, #324]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81038ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81038b2:	ee07 3a90 	vmov	s15, r3
 81038b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81038ba:	ed97 6a02 	vldr	s12, [r7, #8]
 81038be:	eddf 5a50 	vldr	s11, [pc, #320]	; 8103a00 <HAL_RCC_GetSysClockFreq+0x2e4>
 81038c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81038c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81038ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81038ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81038d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81038d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81038da:	e065      	b.n	81039a8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81038dc:	693b      	ldr	r3, [r7, #16]
 81038de:	ee07 3a90 	vmov	s15, r3
 81038e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81038e6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8103a08 <HAL_RCC_GetSysClockFreq+0x2ec>
 81038ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81038ee:	4b40      	ldr	r3, [pc, #256]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81038f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81038f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81038f6:	ee07 3a90 	vmov	s15, r3
 81038fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81038fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8103902:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8103a00 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810390a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810390e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103916:	ee67 7a27 	vmul.f32	s15, s14, s15
 810391a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810391e:	e043      	b.n	81039a8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103920:	693b      	ldr	r3, [r7, #16]
 8103922:	ee07 3a90 	vmov	s15, r3
 8103926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810392a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8103a0c <HAL_RCC_GetSysClockFreq+0x2f0>
 810392e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103932:	4b2f      	ldr	r3, [pc, #188]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810393a:	ee07 3a90 	vmov	s15, r3
 810393e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103942:	ed97 6a02 	vldr	s12, [r7, #8]
 8103946:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8103a00 <HAL_RCC_GetSysClockFreq+0x2e4>
 810394a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810394e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103952:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103956:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810395a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810395e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103962:	e021      	b.n	81039a8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103964:	693b      	ldr	r3, [r7, #16]
 8103966:	ee07 3a90 	vmov	s15, r3
 810396a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810396e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8103a08 <HAL_RCC_GetSysClockFreq+0x2ec>
 8103972:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103976:	4b1e      	ldr	r3, [pc, #120]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810397a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810397e:	ee07 3a90 	vmov	s15, r3
 8103982:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103986:	ed97 6a02 	vldr	s12, [r7, #8]
 810398a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8103a00 <HAL_RCC_GetSysClockFreq+0x2e4>
 810398e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103992:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103996:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810399a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810399e:	ee67 7a27 	vmul.f32	s15, s14, s15
 81039a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81039a6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 81039a8:	4b11      	ldr	r3, [pc, #68]	; (81039f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81039aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81039ac:	0a5b      	lsrs	r3, r3, #9
 81039ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81039b2:	3301      	adds	r3, #1
 81039b4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 81039b6:	683b      	ldr	r3, [r7, #0]
 81039b8:	ee07 3a90 	vmov	s15, r3
 81039bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81039c0:	edd7 6a07 	vldr	s13, [r7, #28]
 81039c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81039c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81039cc:	ee17 3a90 	vmov	r3, s15
 81039d0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 81039d2:	e005      	b.n	81039e0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 81039d4:	2300      	movs	r3, #0
 81039d6:	61bb      	str	r3, [r7, #24]
    break;
 81039d8:	e002      	b.n	81039e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 81039da:	4b07      	ldr	r3, [pc, #28]	; (81039f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81039dc:	61bb      	str	r3, [r7, #24]
    break;
 81039de:	bf00      	nop
  }

  return sysclockfreq;
 81039e0:	69bb      	ldr	r3, [r7, #24]
}
 81039e2:	4618      	mov	r0, r3
 81039e4:	3724      	adds	r7, #36	; 0x24
 81039e6:	46bd      	mov	sp, r7
 81039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81039ec:	4770      	bx	lr
 81039ee:	bf00      	nop
 81039f0:	58024400 	.word	0x58024400
 81039f4:	03d09000 	.word	0x03d09000
 81039f8:	003d0900 	.word	0x003d0900
 81039fc:	007a1200 	.word	0x007a1200
 8103a00:	46000000 	.word	0x46000000
 8103a04:	4c742400 	.word	0x4c742400
 8103a08:	4a742400 	.word	0x4a742400
 8103a0c:	4af42400 	.word	0x4af42400

08103a10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8103a10:	b580      	push	{r7, lr}
 8103a12:	b082      	sub	sp, #8
 8103a14:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8103a16:	f7ff fe81 	bl	810371c <HAL_RCC_GetSysClockFreq>
 8103a1a:	4602      	mov	r2, r0
 8103a1c:	4b11      	ldr	r3, [pc, #68]	; (8103a64 <HAL_RCC_GetHCLKFreq+0x54>)
 8103a1e:	699b      	ldr	r3, [r3, #24]
 8103a20:	0a1b      	lsrs	r3, r3, #8
 8103a22:	f003 030f 	and.w	r3, r3, #15
 8103a26:	4910      	ldr	r1, [pc, #64]	; (8103a68 <HAL_RCC_GetHCLKFreq+0x58>)
 8103a28:	5ccb      	ldrb	r3, [r1, r3]
 8103a2a:	f003 031f 	and.w	r3, r3, #31
 8103a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8103a32:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8103a34:	4b0b      	ldr	r3, [pc, #44]	; (8103a64 <HAL_RCC_GetHCLKFreq+0x54>)
 8103a36:	699b      	ldr	r3, [r3, #24]
 8103a38:	f003 030f 	and.w	r3, r3, #15
 8103a3c:	4a0a      	ldr	r2, [pc, #40]	; (8103a68 <HAL_RCC_GetHCLKFreq+0x58>)
 8103a3e:	5cd3      	ldrb	r3, [r2, r3]
 8103a40:	f003 031f 	and.w	r3, r3, #31
 8103a44:	687a      	ldr	r2, [r7, #4]
 8103a46:	fa22 f303 	lsr.w	r3, r2, r3
 8103a4a:	4a08      	ldr	r2, [pc, #32]	; (8103a6c <HAL_RCC_GetHCLKFreq+0x5c>)
 8103a4c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8103a4e:	4b07      	ldr	r3, [pc, #28]	; (8103a6c <HAL_RCC_GetHCLKFreq+0x5c>)
 8103a50:	681b      	ldr	r3, [r3, #0]
 8103a52:	4a07      	ldr	r2, [pc, #28]	; (8103a70 <HAL_RCC_GetHCLKFreq+0x60>)
 8103a54:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8103a56:	4b05      	ldr	r3, [pc, #20]	; (8103a6c <HAL_RCC_GetHCLKFreq+0x5c>)
 8103a58:	681b      	ldr	r3, [r3, #0]
}
 8103a5a:	4618      	mov	r0, r3
 8103a5c:	3708      	adds	r7, #8
 8103a5e:	46bd      	mov	sp, r7
 8103a60:	bd80      	pop	{r7, pc}
 8103a62:	bf00      	nop
 8103a64:	58024400 	.word	0x58024400
 8103a68:	0810e1f0 	.word	0x0810e1f0
 8103a6c:	10000004 	.word	0x10000004
 8103a70:	10000000 	.word	0x10000000

08103a74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8103a74:	b580      	push	{r7, lr}
 8103a76:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8103a78:	f7ff ffca 	bl	8103a10 <HAL_RCC_GetHCLKFreq>
 8103a7c:	4602      	mov	r2, r0
 8103a7e:	4b06      	ldr	r3, [pc, #24]	; (8103a98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8103a80:	69db      	ldr	r3, [r3, #28]
 8103a82:	091b      	lsrs	r3, r3, #4
 8103a84:	f003 0307 	and.w	r3, r3, #7
 8103a88:	4904      	ldr	r1, [pc, #16]	; (8103a9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8103a8a:	5ccb      	ldrb	r3, [r1, r3]
 8103a8c:	f003 031f 	and.w	r3, r3, #31
 8103a90:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8103a94:	4618      	mov	r0, r3
 8103a96:	bd80      	pop	{r7, pc}
 8103a98:	58024400 	.word	0x58024400
 8103a9c:	0810e1f0 	.word	0x0810e1f0

08103aa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8103aa0:	b580      	push	{r7, lr}
 8103aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8103aa4:	f7ff ffb4 	bl	8103a10 <HAL_RCC_GetHCLKFreq>
 8103aa8:	4602      	mov	r2, r0
 8103aaa:	4b06      	ldr	r3, [pc, #24]	; (8103ac4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8103aac:	69db      	ldr	r3, [r3, #28]
 8103aae:	0a1b      	lsrs	r3, r3, #8
 8103ab0:	f003 0307 	and.w	r3, r3, #7
 8103ab4:	4904      	ldr	r1, [pc, #16]	; (8103ac8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8103ab6:	5ccb      	ldrb	r3, [r1, r3]
 8103ab8:	f003 031f 	and.w	r3, r3, #31
 8103abc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8103ac0:	4618      	mov	r0, r3
 8103ac2:	bd80      	pop	{r7, pc}
 8103ac4:	58024400 	.word	0x58024400
 8103ac8:	0810e1f0 	.word	0x0810e1f0

08103acc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8103acc:	b580      	push	{r7, lr}
 8103ace:	b086      	sub	sp, #24
 8103ad0:	af00      	add	r7, sp, #0
 8103ad2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8103ad4:	2300      	movs	r3, #0
 8103ad6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8103ad8:	2300      	movs	r3, #0
 8103ada:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8103adc:	687b      	ldr	r3, [r7, #4]
 8103ade:	681b      	ldr	r3, [r3, #0]
 8103ae0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8103ae4:	2b00      	cmp	r3, #0
 8103ae6:	d03f      	beq.n	8103b68 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8103ae8:	687b      	ldr	r3, [r7, #4]
 8103aea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103aec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103af0:	d02a      	beq.n	8103b48 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8103af2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103af6:	d824      	bhi.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8103af8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103afc:	d018      	beq.n	8103b30 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8103afe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103b02:	d81e      	bhi.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8103b04:	2b00      	cmp	r3, #0
 8103b06:	d003      	beq.n	8103b10 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8103b08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103b0c:	d007      	beq.n	8103b1e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8103b0e:	e018      	b.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103b10:	4bab      	ldr	r3, [pc, #684]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b14:	4aaa      	ldr	r2, [pc, #680]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103b16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103b1a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103b1c:	e015      	b.n	8103b4a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103b1e:	687b      	ldr	r3, [r7, #4]
 8103b20:	3304      	adds	r3, #4
 8103b22:	2102      	movs	r1, #2
 8103b24:	4618      	mov	r0, r3
 8103b26:	f001 f9cf 	bl	8104ec8 <RCCEx_PLL2_Config>
 8103b2a:	4603      	mov	r3, r0
 8103b2c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103b2e:	e00c      	b.n	8103b4a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103b30:	687b      	ldr	r3, [r7, #4]
 8103b32:	3324      	adds	r3, #36	; 0x24
 8103b34:	2102      	movs	r1, #2
 8103b36:	4618      	mov	r0, r3
 8103b38:	f001 fa78 	bl	810502c <RCCEx_PLL3_Config>
 8103b3c:	4603      	mov	r3, r0
 8103b3e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103b40:	e003      	b.n	8103b4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103b42:	2301      	movs	r3, #1
 8103b44:	75fb      	strb	r3, [r7, #23]
      break;
 8103b46:	e000      	b.n	8103b4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8103b48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103b4a:	7dfb      	ldrb	r3, [r7, #23]
 8103b4c:	2b00      	cmp	r3, #0
 8103b4e:	d109      	bne.n	8103b64 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8103b50:	4b9b      	ldr	r3, [pc, #620]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103b52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103b54:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8103b58:	687b      	ldr	r3, [r7, #4]
 8103b5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103b5c:	4998      	ldr	r1, [pc, #608]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103b5e:	4313      	orrs	r3, r2
 8103b60:	650b      	str	r3, [r1, #80]	; 0x50
 8103b62:	e001      	b.n	8103b68 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b64:	7dfb      	ldrb	r3, [r7, #23]
 8103b66:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8103b68:	687b      	ldr	r3, [r7, #4]
 8103b6a:	681b      	ldr	r3, [r3, #0]
 8103b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103b70:	2b00      	cmp	r3, #0
 8103b72:	d03d      	beq.n	8103bf0 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8103b74:	687b      	ldr	r3, [r7, #4]
 8103b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103b78:	2b04      	cmp	r3, #4
 8103b7a:	d826      	bhi.n	8103bca <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8103b7c:	a201      	add	r2, pc, #4	; (adr r2, 8103b84 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8103b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103b82:	bf00      	nop
 8103b84:	08103b99 	.word	0x08103b99
 8103b88:	08103ba7 	.word	0x08103ba7
 8103b8c:	08103bb9 	.word	0x08103bb9
 8103b90:	08103bd1 	.word	0x08103bd1
 8103b94:	08103bd1 	.word	0x08103bd1
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103b98:	4b89      	ldr	r3, [pc, #548]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b9c:	4a88      	ldr	r2, [pc, #544]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103b9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103ba2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103ba4:	e015      	b.n	8103bd2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103ba6:	687b      	ldr	r3, [r7, #4]
 8103ba8:	3304      	adds	r3, #4
 8103baa:	2100      	movs	r1, #0
 8103bac:	4618      	mov	r0, r3
 8103bae:	f001 f98b 	bl	8104ec8 <RCCEx_PLL2_Config>
 8103bb2:	4603      	mov	r3, r0
 8103bb4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103bb6:	e00c      	b.n	8103bd2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103bb8:	687b      	ldr	r3, [r7, #4]
 8103bba:	3324      	adds	r3, #36	; 0x24
 8103bbc:	2100      	movs	r1, #0
 8103bbe:	4618      	mov	r0, r3
 8103bc0:	f001 fa34 	bl	810502c <RCCEx_PLL3_Config>
 8103bc4:	4603      	mov	r3, r0
 8103bc6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103bc8:	e003      	b.n	8103bd2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103bca:	2301      	movs	r3, #1
 8103bcc:	75fb      	strb	r3, [r7, #23]
      break;
 8103bce:	e000      	b.n	8103bd2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8103bd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103bd2:	7dfb      	ldrb	r3, [r7, #23]
 8103bd4:	2b00      	cmp	r3, #0
 8103bd6:	d109      	bne.n	8103bec <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8103bd8:	4b79      	ldr	r3, [pc, #484]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103bda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103bdc:	f023 0207 	bic.w	r2, r3, #7
 8103be0:	687b      	ldr	r3, [r7, #4]
 8103be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103be4:	4976      	ldr	r1, [pc, #472]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103be6:	4313      	orrs	r3, r2
 8103be8:	650b      	str	r3, [r1, #80]	; 0x50
 8103bea:	e001      	b.n	8103bf0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103bec:	7dfb      	ldrb	r3, [r7, #23]
 8103bee:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8103bf0:	687b      	ldr	r3, [r7, #4]
 8103bf2:	681b      	ldr	r3, [r3, #0]
 8103bf4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8103bf8:	2b00      	cmp	r3, #0
 8103bfa:	d042      	beq.n	8103c82 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8103bfc:	687b      	ldr	r3, [r7, #4]
 8103bfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103c00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103c04:	d02b      	beq.n	8103c5e <HAL_RCCEx_PeriphCLKConfig+0x192>
 8103c06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103c0a:	d825      	bhi.n	8103c58 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103c0c:	2bc0      	cmp	r3, #192	; 0xc0
 8103c0e:	d028      	beq.n	8103c62 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8103c10:	2bc0      	cmp	r3, #192	; 0xc0
 8103c12:	d821      	bhi.n	8103c58 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103c14:	2b80      	cmp	r3, #128	; 0x80
 8103c16:	d016      	beq.n	8103c46 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8103c18:	2b80      	cmp	r3, #128	; 0x80
 8103c1a:	d81d      	bhi.n	8103c58 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103c1c:	2b00      	cmp	r3, #0
 8103c1e:	d002      	beq.n	8103c26 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8103c20:	2b40      	cmp	r3, #64	; 0x40
 8103c22:	d007      	beq.n	8103c34 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8103c24:	e018      	b.n	8103c58 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103c26:	4b66      	ldr	r3, [pc, #408]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103c2a:	4a65      	ldr	r2, [pc, #404]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103c2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103c30:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8103c32:	e017      	b.n	8103c64 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103c34:	687b      	ldr	r3, [r7, #4]
 8103c36:	3304      	adds	r3, #4
 8103c38:	2100      	movs	r1, #0
 8103c3a:	4618      	mov	r0, r3
 8103c3c:	f001 f944 	bl	8104ec8 <RCCEx_PLL2_Config>
 8103c40:	4603      	mov	r3, r0
 8103c42:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8103c44:	e00e      	b.n	8103c64 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103c46:	687b      	ldr	r3, [r7, #4]
 8103c48:	3324      	adds	r3, #36	; 0x24
 8103c4a:	2100      	movs	r1, #0
 8103c4c:	4618      	mov	r0, r3
 8103c4e:	f001 f9ed 	bl	810502c <RCCEx_PLL3_Config>
 8103c52:	4603      	mov	r3, r0
 8103c54:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8103c56:	e005      	b.n	8103c64 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103c58:	2301      	movs	r3, #1
 8103c5a:	75fb      	strb	r3, [r7, #23]
      break;
 8103c5c:	e002      	b.n	8103c64 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8103c5e:	bf00      	nop
 8103c60:	e000      	b.n	8103c64 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8103c62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103c64:	7dfb      	ldrb	r3, [r7, #23]
 8103c66:	2b00      	cmp	r3, #0
 8103c68:	d109      	bne.n	8103c7e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8103c6a:	4b55      	ldr	r3, [pc, #340]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103c6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103c6e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8103c72:	687b      	ldr	r3, [r7, #4]
 8103c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103c76:	4952      	ldr	r1, [pc, #328]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103c78:	4313      	orrs	r3, r2
 8103c7a:	650b      	str	r3, [r1, #80]	; 0x50
 8103c7c:	e001      	b.n	8103c82 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103c7e:	7dfb      	ldrb	r3, [r7, #23]
 8103c80:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8103c82:	687b      	ldr	r3, [r7, #4]
 8103c84:	681b      	ldr	r3, [r3, #0]
 8103c86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8103c8a:	2b00      	cmp	r3, #0
 8103c8c:	d049      	beq.n	8103d22 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8103c8e:	687b      	ldr	r3, [r7, #4]
 8103c90:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8103c94:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8103c98:	d030      	beq.n	8103cfc <HAL_RCCEx_PeriphCLKConfig+0x230>
 8103c9a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8103c9e:	d82a      	bhi.n	8103cf6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8103ca0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8103ca4:	d02c      	beq.n	8103d00 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8103ca6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8103caa:	d824      	bhi.n	8103cf6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8103cac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103cb0:	d018      	beq.n	8103ce4 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8103cb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103cb6:	d81e      	bhi.n	8103cf6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8103cb8:	2b00      	cmp	r3, #0
 8103cba:	d003      	beq.n	8103cc4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8103cbc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103cc0:	d007      	beq.n	8103cd2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8103cc2:	e018      	b.n	8103cf6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103cc4:	4b3e      	ldr	r3, [pc, #248]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103cc8:	4a3d      	ldr	r2, [pc, #244]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103cca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103cce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103cd0:	e017      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103cd2:	687b      	ldr	r3, [r7, #4]
 8103cd4:	3304      	adds	r3, #4
 8103cd6:	2100      	movs	r1, #0
 8103cd8:	4618      	mov	r0, r3
 8103cda:	f001 f8f5 	bl	8104ec8 <RCCEx_PLL2_Config>
 8103cde:	4603      	mov	r3, r0
 8103ce0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8103ce2:	e00e      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103ce4:	687b      	ldr	r3, [r7, #4]
 8103ce6:	3324      	adds	r3, #36	; 0x24
 8103ce8:	2100      	movs	r1, #0
 8103cea:	4618      	mov	r0, r3
 8103cec:	f001 f99e 	bl	810502c <RCCEx_PLL3_Config>
 8103cf0:	4603      	mov	r3, r0
 8103cf2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103cf4:	e005      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8103cf6:	2301      	movs	r3, #1
 8103cf8:	75fb      	strb	r3, [r7, #23]
      break;
 8103cfa:	e002      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8103cfc:	bf00      	nop
 8103cfe:	e000      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8103d00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103d02:	7dfb      	ldrb	r3, [r7, #23]
 8103d04:	2b00      	cmp	r3, #0
 8103d06:	d10a      	bne.n	8103d1e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8103d08:	4b2d      	ldr	r3, [pc, #180]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103d0c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8103d10:	687b      	ldr	r3, [r7, #4]
 8103d12:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8103d16:	492a      	ldr	r1, [pc, #168]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103d18:	4313      	orrs	r3, r2
 8103d1a:	658b      	str	r3, [r1, #88]	; 0x58
 8103d1c:	e001      	b.n	8103d22 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103d1e:	7dfb      	ldrb	r3, [r7, #23]
 8103d20:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8103d22:	687b      	ldr	r3, [r7, #4]
 8103d24:	681b      	ldr	r3, [r3, #0]
 8103d26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8103d2a:	2b00      	cmp	r3, #0
 8103d2c:	d04c      	beq.n	8103dc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8103d2e:	687b      	ldr	r3, [r7, #4]
 8103d30:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8103d34:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103d38:	d030      	beq.n	8103d9c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8103d3a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103d3e:	d82a      	bhi.n	8103d96 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8103d40:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8103d44:	d02c      	beq.n	8103da0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8103d46:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8103d4a:	d824      	bhi.n	8103d96 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8103d4c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8103d50:	d018      	beq.n	8103d84 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8103d52:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8103d56:	d81e      	bhi.n	8103d96 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8103d58:	2b00      	cmp	r3, #0
 8103d5a:	d003      	beq.n	8103d64 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8103d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8103d60:	d007      	beq.n	8103d72 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8103d62:	e018      	b.n	8103d96 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103d64:	4b16      	ldr	r3, [pc, #88]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103d68:	4a15      	ldr	r2, [pc, #84]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103d6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103d6e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103d70:	e017      	b.n	8103da2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103d72:	687b      	ldr	r3, [r7, #4]
 8103d74:	3304      	adds	r3, #4
 8103d76:	2100      	movs	r1, #0
 8103d78:	4618      	mov	r0, r3
 8103d7a:	f001 f8a5 	bl	8104ec8 <RCCEx_PLL2_Config>
 8103d7e:	4603      	mov	r3, r0
 8103d80:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8103d82:	e00e      	b.n	8103da2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103d84:	687b      	ldr	r3, [r7, #4]
 8103d86:	3324      	adds	r3, #36	; 0x24
 8103d88:	2100      	movs	r1, #0
 8103d8a:	4618      	mov	r0, r3
 8103d8c:	f001 f94e 	bl	810502c <RCCEx_PLL3_Config>
 8103d90:	4603      	mov	r3, r0
 8103d92:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103d94:	e005      	b.n	8103da2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8103d96:	2301      	movs	r3, #1
 8103d98:	75fb      	strb	r3, [r7, #23]
      break;
 8103d9a:	e002      	b.n	8103da2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8103d9c:	bf00      	nop
 8103d9e:	e000      	b.n	8103da2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8103da0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103da2:	7dfb      	ldrb	r3, [r7, #23]
 8103da4:	2b00      	cmp	r3, #0
 8103da6:	d10d      	bne.n	8103dc4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8103da8:	4b05      	ldr	r3, [pc, #20]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103dac:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8103db0:	687b      	ldr	r3, [r7, #4]
 8103db2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8103db6:	4902      	ldr	r1, [pc, #8]	; (8103dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103db8:	4313      	orrs	r3, r2
 8103dba:	658b      	str	r3, [r1, #88]	; 0x58
 8103dbc:	e004      	b.n	8103dc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8103dbe:	bf00      	nop
 8103dc0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103dc4:	7dfb      	ldrb	r3, [r7, #23]
 8103dc6:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8103dc8:	687b      	ldr	r3, [r7, #4]
 8103dca:	681b      	ldr	r3, [r3, #0]
 8103dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8103dd0:	2b00      	cmp	r3, #0
 8103dd2:	d032      	beq.n	8103e3a <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8103dd4:	687b      	ldr	r3, [r7, #4]
 8103dd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103dd8:	2b30      	cmp	r3, #48	; 0x30
 8103dda:	d01c      	beq.n	8103e16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8103ddc:	2b30      	cmp	r3, #48	; 0x30
 8103dde:	d817      	bhi.n	8103e10 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8103de0:	2b20      	cmp	r3, #32
 8103de2:	d00c      	beq.n	8103dfe <HAL_RCCEx_PeriphCLKConfig+0x332>
 8103de4:	2b20      	cmp	r3, #32
 8103de6:	d813      	bhi.n	8103e10 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8103de8:	2b00      	cmp	r3, #0
 8103dea:	d016      	beq.n	8103e1a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8103dec:	2b10      	cmp	r3, #16
 8103dee:	d10f      	bne.n	8103e10 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103df0:	4baf      	ldr	r3, [pc, #700]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103df4:	4aae      	ldr	r2, [pc, #696]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103df6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103dfa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8103dfc:	e00e      	b.n	8103e1c <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103dfe:	687b      	ldr	r3, [r7, #4]
 8103e00:	3304      	adds	r3, #4
 8103e02:	2102      	movs	r1, #2
 8103e04:	4618      	mov	r0, r3
 8103e06:	f001 f85f 	bl	8104ec8 <RCCEx_PLL2_Config>
 8103e0a:	4603      	mov	r3, r0
 8103e0c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8103e0e:	e005      	b.n	8103e1c <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8103e10:	2301      	movs	r3, #1
 8103e12:	75fb      	strb	r3, [r7, #23]
      break;
 8103e14:	e002      	b.n	8103e1c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8103e16:	bf00      	nop
 8103e18:	e000      	b.n	8103e1c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8103e1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103e1c:	7dfb      	ldrb	r3, [r7, #23]
 8103e1e:	2b00      	cmp	r3, #0
 8103e20:	d109      	bne.n	8103e36 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8103e22:	4ba3      	ldr	r3, [pc, #652]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103e26:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8103e2a:	687b      	ldr	r3, [r7, #4]
 8103e2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103e2e:	49a0      	ldr	r1, [pc, #640]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103e30:	4313      	orrs	r3, r2
 8103e32:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103e34:	e001      	b.n	8103e3a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103e36:	7dfb      	ldrb	r3, [r7, #23]
 8103e38:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8103e3a:	687b      	ldr	r3, [r7, #4]
 8103e3c:	681b      	ldr	r3, [r3, #0]
 8103e3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8103e42:	2b00      	cmp	r3, #0
 8103e44:	d047      	beq.n	8103ed6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8103e46:	687b      	ldr	r3, [r7, #4]
 8103e48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103e4a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103e4e:	d030      	beq.n	8103eb2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8103e50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103e54:	d82a      	bhi.n	8103eac <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8103e56:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8103e5a:	d02c      	beq.n	8103eb6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8103e5c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8103e60:	d824      	bhi.n	8103eac <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8103e62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103e66:	d018      	beq.n	8103e9a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8103e68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103e6c:	d81e      	bhi.n	8103eac <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8103e6e:	2b00      	cmp	r3, #0
 8103e70:	d003      	beq.n	8103e7a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8103e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103e76:	d007      	beq.n	8103e88 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8103e78:	e018      	b.n	8103eac <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103e7a:	4b8d      	ldr	r3, [pc, #564]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103e7e:	4a8c      	ldr	r2, [pc, #560]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103e80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103e84:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8103e86:	e017      	b.n	8103eb8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103e88:	687b      	ldr	r3, [r7, #4]
 8103e8a:	3304      	adds	r3, #4
 8103e8c:	2100      	movs	r1, #0
 8103e8e:	4618      	mov	r0, r3
 8103e90:	f001 f81a 	bl	8104ec8 <RCCEx_PLL2_Config>
 8103e94:	4603      	mov	r3, r0
 8103e96:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8103e98:	e00e      	b.n	8103eb8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103e9a:	687b      	ldr	r3, [r7, #4]
 8103e9c:	3324      	adds	r3, #36	; 0x24
 8103e9e:	2100      	movs	r1, #0
 8103ea0:	4618      	mov	r0, r3
 8103ea2:	f001 f8c3 	bl	810502c <RCCEx_PLL3_Config>
 8103ea6:	4603      	mov	r3, r0
 8103ea8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8103eaa:	e005      	b.n	8103eb8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103eac:	2301      	movs	r3, #1
 8103eae:	75fb      	strb	r3, [r7, #23]
      break;
 8103eb0:	e002      	b.n	8103eb8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8103eb2:	bf00      	nop
 8103eb4:	e000      	b.n	8103eb8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8103eb6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103eb8:	7dfb      	ldrb	r3, [r7, #23]
 8103eba:	2b00      	cmp	r3, #0
 8103ebc:	d109      	bne.n	8103ed2 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8103ebe:	4b7c      	ldr	r3, [pc, #496]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103ec0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103ec2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8103ec6:	687b      	ldr	r3, [r7, #4]
 8103ec8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103eca:	4979      	ldr	r1, [pc, #484]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103ecc:	4313      	orrs	r3, r2
 8103ece:	650b      	str	r3, [r1, #80]	; 0x50
 8103ed0:	e001      	b.n	8103ed6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103ed2:	7dfb      	ldrb	r3, [r7, #23]
 8103ed4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8103ed6:	687b      	ldr	r3, [r7, #4]
 8103ed8:	681b      	ldr	r3, [r3, #0]
 8103eda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8103ede:	2b00      	cmp	r3, #0
 8103ee0:	d049      	beq.n	8103f76 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8103ee2:	687b      	ldr	r3, [r7, #4]
 8103ee4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103ee6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103eea:	d02e      	beq.n	8103f4a <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8103eec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103ef0:	d828      	bhi.n	8103f44 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8103ef2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103ef6:	d02a      	beq.n	8103f4e <HAL_RCCEx_PeriphCLKConfig+0x482>
 8103ef8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103efc:	d822      	bhi.n	8103f44 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8103efe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103f02:	d026      	beq.n	8103f52 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8103f04:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103f08:	d81c      	bhi.n	8103f44 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8103f0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103f0e:	d010      	beq.n	8103f32 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8103f10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103f14:	d816      	bhi.n	8103f44 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8103f16:	2b00      	cmp	r3, #0
 8103f18:	d01d      	beq.n	8103f56 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8103f1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103f1e:	d111      	bne.n	8103f44 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103f20:	687b      	ldr	r3, [r7, #4]
 8103f22:	3304      	adds	r3, #4
 8103f24:	2101      	movs	r1, #1
 8103f26:	4618      	mov	r0, r3
 8103f28:	f000 ffce 	bl	8104ec8 <RCCEx_PLL2_Config>
 8103f2c:	4603      	mov	r3, r0
 8103f2e:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8103f30:	e012      	b.n	8103f58 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103f32:	687b      	ldr	r3, [r7, #4]
 8103f34:	3324      	adds	r3, #36	; 0x24
 8103f36:	2101      	movs	r1, #1
 8103f38:	4618      	mov	r0, r3
 8103f3a:	f001 f877 	bl	810502c <RCCEx_PLL3_Config>
 8103f3e:	4603      	mov	r3, r0
 8103f40:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8103f42:	e009      	b.n	8103f58 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103f44:	2301      	movs	r3, #1
 8103f46:	75fb      	strb	r3, [r7, #23]
      break;
 8103f48:	e006      	b.n	8103f58 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8103f4a:	bf00      	nop
 8103f4c:	e004      	b.n	8103f58 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8103f4e:	bf00      	nop
 8103f50:	e002      	b.n	8103f58 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8103f52:	bf00      	nop
 8103f54:	e000      	b.n	8103f58 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8103f56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103f58:	7dfb      	ldrb	r3, [r7, #23]
 8103f5a:	2b00      	cmp	r3, #0
 8103f5c:	d109      	bne.n	8103f72 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8103f5e:	4b54      	ldr	r3, [pc, #336]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103f60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103f62:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8103f66:	687b      	ldr	r3, [r7, #4]
 8103f68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103f6a:	4951      	ldr	r1, [pc, #324]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103f6c:	4313      	orrs	r3, r2
 8103f6e:	650b      	str	r3, [r1, #80]	; 0x50
 8103f70:	e001      	b.n	8103f76 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103f72:	7dfb      	ldrb	r3, [r7, #23]
 8103f74:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8103f76:	687b      	ldr	r3, [r7, #4]
 8103f78:	681b      	ldr	r3, [r3, #0]
 8103f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8103f7e:	2b00      	cmp	r3, #0
 8103f80:	d04b      	beq.n	810401a <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8103f82:	687b      	ldr	r3, [r7, #4]
 8103f84:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8103f88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103f8c:	d02e      	beq.n	8103fec <HAL_RCCEx_PeriphCLKConfig+0x520>
 8103f8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103f92:	d828      	bhi.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8103f94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103f98:	d02a      	beq.n	8103ff0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8103f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103f9e:	d822      	bhi.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8103fa0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103fa4:	d026      	beq.n	8103ff4 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8103fa6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103faa:	d81c      	bhi.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8103fac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103fb0:	d010      	beq.n	8103fd4 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8103fb2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103fb6:	d816      	bhi.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8103fb8:	2b00      	cmp	r3, #0
 8103fba:	d01d      	beq.n	8103ff8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8103fbc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103fc0:	d111      	bne.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103fc2:	687b      	ldr	r3, [r7, #4]
 8103fc4:	3304      	adds	r3, #4
 8103fc6:	2101      	movs	r1, #1
 8103fc8:	4618      	mov	r0, r3
 8103fca:	f000 ff7d 	bl	8104ec8 <RCCEx_PLL2_Config>
 8103fce:	4603      	mov	r3, r0
 8103fd0:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8103fd2:	e012      	b.n	8103ffa <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103fd4:	687b      	ldr	r3, [r7, #4]
 8103fd6:	3324      	adds	r3, #36	; 0x24
 8103fd8:	2101      	movs	r1, #1
 8103fda:	4618      	mov	r0, r3
 8103fdc:	f001 f826 	bl	810502c <RCCEx_PLL3_Config>
 8103fe0:	4603      	mov	r3, r0
 8103fe2:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8103fe4:	e009      	b.n	8103ffa <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8103fe6:	2301      	movs	r3, #1
 8103fe8:	75fb      	strb	r3, [r7, #23]
      break;
 8103fea:	e006      	b.n	8103ffa <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8103fec:	bf00      	nop
 8103fee:	e004      	b.n	8103ffa <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8103ff0:	bf00      	nop
 8103ff2:	e002      	b.n	8103ffa <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8103ff4:	bf00      	nop
 8103ff6:	e000      	b.n	8103ffa <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8103ff8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103ffa:	7dfb      	ldrb	r3, [r7, #23]
 8103ffc:	2b00      	cmp	r3, #0
 8103ffe:	d10a      	bne.n	8104016 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8104000:	4b2b      	ldr	r3, [pc, #172]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8104002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104004:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8104008:	687b      	ldr	r3, [r7, #4]
 810400a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810400e:	4928      	ldr	r1, [pc, #160]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8104010:	4313      	orrs	r3, r2
 8104012:	658b      	str	r3, [r1, #88]	; 0x58
 8104014:	e001      	b.n	810401a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104016:	7dfb      	ldrb	r3, [r7, #23]
 8104018:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810401a:	687b      	ldr	r3, [r7, #4]
 810401c:	681b      	ldr	r3, [r3, #0]
 810401e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104022:	2b00      	cmp	r3, #0
 8104024:	d02f      	beq.n	8104086 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8104026:	687b      	ldr	r3, [r7, #4]
 8104028:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810402a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810402e:	d00e      	beq.n	810404e <HAL_RCCEx_PeriphCLKConfig+0x582>
 8104030:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104034:	d814      	bhi.n	8104060 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8104036:	2b00      	cmp	r3, #0
 8104038:	d015      	beq.n	8104066 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 810403a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810403e:	d10f      	bne.n	8104060 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104040:	4b1b      	ldr	r3, [pc, #108]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8104042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104044:	4a1a      	ldr	r2, [pc, #104]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8104046:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810404a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 810404c:	e00c      	b.n	8104068 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810404e:	687b      	ldr	r3, [r7, #4]
 8104050:	3304      	adds	r3, #4
 8104052:	2101      	movs	r1, #1
 8104054:	4618      	mov	r0, r3
 8104056:	f000 ff37 	bl	8104ec8 <RCCEx_PLL2_Config>
 810405a:	4603      	mov	r3, r0
 810405c:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 810405e:	e003      	b.n	8104068 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104060:	2301      	movs	r3, #1
 8104062:	75fb      	strb	r3, [r7, #23]
      break;
 8104064:	e000      	b.n	8104068 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8104066:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104068:	7dfb      	ldrb	r3, [r7, #23]
 810406a:	2b00      	cmp	r3, #0
 810406c:	d109      	bne.n	8104082 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 810406e:	4b10      	ldr	r3, [pc, #64]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8104070:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104072:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8104076:	687b      	ldr	r3, [r7, #4]
 8104078:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810407a:	490d      	ldr	r1, [pc, #52]	; (81040b0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810407c:	4313      	orrs	r3, r2
 810407e:	650b      	str	r3, [r1, #80]	; 0x50
 8104080:	e001      	b.n	8104086 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104082:	7dfb      	ldrb	r3, [r7, #23]
 8104084:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8104086:	687b      	ldr	r3, [r7, #4]
 8104088:	681b      	ldr	r3, [r3, #0]
 810408a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810408e:	2b00      	cmp	r3, #0
 8104090:	d033      	beq.n	81040fa <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8104092:	687b      	ldr	r3, [r7, #4]
 8104094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104096:	2b03      	cmp	r3, #3
 8104098:	d81c      	bhi.n	81040d4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 810409a:	a201      	add	r2, pc, #4	; (adr r2, 81040a0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 810409c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81040a0:	081040db 	.word	0x081040db
 81040a4:	081040b5 	.word	0x081040b5
 81040a8:	081040c3 	.word	0x081040c3
 81040ac:	081040db 	.word	0x081040db
 81040b0:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81040b4:	4bb9      	ldr	r3, [pc, #740]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81040b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81040b8:	4ab8      	ldr	r2, [pc, #736]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81040ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81040be:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 81040c0:	e00c      	b.n	81040dc <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81040c2:	687b      	ldr	r3, [r7, #4]
 81040c4:	3304      	adds	r3, #4
 81040c6:	2102      	movs	r1, #2
 81040c8:	4618      	mov	r0, r3
 81040ca:	f000 fefd 	bl	8104ec8 <RCCEx_PLL2_Config>
 81040ce:	4603      	mov	r3, r0
 81040d0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 81040d2:	e003      	b.n	81040dc <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 81040d4:	2301      	movs	r3, #1
 81040d6:	75fb      	strb	r3, [r7, #23]
      break;
 81040d8:	e000      	b.n	81040dc <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 81040da:	bf00      	nop
    }

    if(ret == HAL_OK)
 81040dc:	7dfb      	ldrb	r3, [r7, #23]
 81040de:	2b00      	cmp	r3, #0
 81040e0:	d109      	bne.n	81040f6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 81040e2:	4bae      	ldr	r3, [pc, #696]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81040e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81040e6:	f023 0203 	bic.w	r2, r3, #3
 81040ea:	687b      	ldr	r3, [r7, #4]
 81040ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81040ee:	49ab      	ldr	r1, [pc, #684]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81040f0:	4313      	orrs	r3, r2
 81040f2:	64cb      	str	r3, [r1, #76]	; 0x4c
 81040f4:	e001      	b.n	81040fa <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81040f6:	7dfb      	ldrb	r3, [r7, #23]
 81040f8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81040fa:	687b      	ldr	r3, [r7, #4]
 81040fc:	681b      	ldr	r3, [r3, #0]
 81040fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8104102:	2b00      	cmp	r3, #0
 8104104:	f000 8088 	beq.w	8104218 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8104108:	4ba5      	ldr	r3, [pc, #660]	; (81043a0 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810410a:	681b      	ldr	r3, [r3, #0]
 810410c:	4aa4      	ldr	r2, [pc, #656]	; (81043a0 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810410e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8104112:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8104114:	f7fe ff30 	bl	8102f78 <HAL_GetTick>
 8104118:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810411a:	e009      	b.n	8104130 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 810411c:	f7fe ff2c 	bl	8102f78 <HAL_GetTick>
 8104120:	4602      	mov	r2, r0
 8104122:	693b      	ldr	r3, [r7, #16]
 8104124:	1ad3      	subs	r3, r2, r3
 8104126:	2b64      	cmp	r3, #100	; 0x64
 8104128:	d902      	bls.n	8104130 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 810412a:	2303      	movs	r3, #3
 810412c:	75fb      	strb	r3, [r7, #23]
        break;
 810412e:	e005      	b.n	810413c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104130:	4b9b      	ldr	r3, [pc, #620]	; (81043a0 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8104132:	681b      	ldr	r3, [r3, #0]
 8104134:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104138:	2b00      	cmp	r3, #0
 810413a:	d0ef      	beq.n	810411c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 810413c:	7dfb      	ldrb	r3, [r7, #23]
 810413e:	2b00      	cmp	r3, #0
 8104140:	d168      	bne.n	8104214 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8104142:	4b96      	ldr	r3, [pc, #600]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8104144:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8104146:	687b      	ldr	r3, [r7, #4]
 8104148:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810414c:	4053      	eors	r3, r2
 810414e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8104152:	2b00      	cmp	r3, #0
 8104154:	d013      	beq.n	810417e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8104156:	4b91      	ldr	r3, [pc, #580]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8104158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810415a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810415e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8104160:	4b8e      	ldr	r3, [pc, #568]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8104162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104164:	4a8d      	ldr	r2, [pc, #564]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8104166:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810416a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 810416c:	4b8b      	ldr	r3, [pc, #556]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810416e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104170:	4a8a      	ldr	r2, [pc, #552]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8104172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8104176:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8104178:	4a88      	ldr	r2, [pc, #544]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810417a:	68fb      	ldr	r3, [r7, #12]
 810417c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 810417e:	687b      	ldr	r3, [r7, #4]
 8104180:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104188:	d115      	bne.n	81041b6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810418a:	f7fe fef5 	bl	8102f78 <HAL_GetTick>
 810418e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104190:	e00b      	b.n	81041aa <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8104192:	f7fe fef1 	bl	8102f78 <HAL_GetTick>
 8104196:	4602      	mov	r2, r0
 8104198:	693b      	ldr	r3, [r7, #16]
 810419a:	1ad3      	subs	r3, r2, r3
 810419c:	f241 3288 	movw	r2, #5000	; 0x1388
 81041a0:	4293      	cmp	r3, r2
 81041a2:	d902      	bls.n	81041aa <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 81041a4:	2303      	movs	r3, #3
 81041a6:	75fb      	strb	r3, [r7, #23]
            break;
 81041a8:	e005      	b.n	81041b6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81041aa:	4b7c      	ldr	r3, [pc, #496]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81041ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81041ae:	f003 0302 	and.w	r3, r3, #2
 81041b2:	2b00      	cmp	r3, #0
 81041b4:	d0ed      	beq.n	8104192 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 81041b6:	7dfb      	ldrb	r3, [r7, #23]
 81041b8:	2b00      	cmp	r3, #0
 81041ba:	d128      	bne.n	810420e <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81041bc:	687b      	ldr	r3, [r7, #4]
 81041be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81041c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81041c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81041ca:	d10f      	bne.n	81041ec <HAL_RCCEx_PeriphCLKConfig+0x720>
 81041cc:	4b73      	ldr	r3, [pc, #460]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81041ce:	691b      	ldr	r3, [r3, #16]
 81041d0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 81041d4:	687b      	ldr	r3, [r7, #4]
 81041d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81041da:	091b      	lsrs	r3, r3, #4
 81041dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81041e0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 81041e4:	496d      	ldr	r1, [pc, #436]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81041e6:	4313      	orrs	r3, r2
 81041e8:	610b      	str	r3, [r1, #16]
 81041ea:	e005      	b.n	81041f8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 81041ec:	4b6b      	ldr	r3, [pc, #428]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81041ee:	691b      	ldr	r3, [r3, #16]
 81041f0:	4a6a      	ldr	r2, [pc, #424]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81041f2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 81041f6:	6113      	str	r3, [r2, #16]
 81041f8:	4b68      	ldr	r3, [pc, #416]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81041fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81041fc:	687b      	ldr	r3, [r7, #4]
 81041fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104202:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8104206:	4965      	ldr	r1, [pc, #404]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8104208:	4313      	orrs	r3, r2
 810420a:	670b      	str	r3, [r1, #112]	; 0x70
 810420c:	e004      	b.n	8104218 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 810420e:	7dfb      	ldrb	r3, [r7, #23]
 8104210:	75bb      	strb	r3, [r7, #22]
 8104212:	e001      	b.n	8104218 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104214:	7dfb      	ldrb	r3, [r7, #23]
 8104216:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8104218:	687b      	ldr	r3, [r7, #4]
 810421a:	681b      	ldr	r3, [r3, #0]
 810421c:	f003 0301 	and.w	r3, r3, #1
 8104220:	2b00      	cmp	r3, #0
 8104222:	d07e      	beq.n	8104322 <HAL_RCCEx_PeriphCLKConfig+0x856>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8104224:	687b      	ldr	r3, [r7, #4]
 8104226:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104228:	2b28      	cmp	r3, #40	; 0x28
 810422a:	d867      	bhi.n	81042fc <HAL_RCCEx_PeriphCLKConfig+0x830>
 810422c:	a201      	add	r2, pc, #4	; (adr r2, 8104234 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 810422e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104232:	bf00      	nop
 8104234:	08104303 	.word	0x08104303
 8104238:	081042fd 	.word	0x081042fd
 810423c:	081042fd 	.word	0x081042fd
 8104240:	081042fd 	.word	0x081042fd
 8104244:	081042fd 	.word	0x081042fd
 8104248:	081042fd 	.word	0x081042fd
 810424c:	081042fd 	.word	0x081042fd
 8104250:	081042fd 	.word	0x081042fd
 8104254:	081042d9 	.word	0x081042d9
 8104258:	081042fd 	.word	0x081042fd
 810425c:	081042fd 	.word	0x081042fd
 8104260:	081042fd 	.word	0x081042fd
 8104264:	081042fd 	.word	0x081042fd
 8104268:	081042fd 	.word	0x081042fd
 810426c:	081042fd 	.word	0x081042fd
 8104270:	081042fd 	.word	0x081042fd
 8104274:	081042eb 	.word	0x081042eb
 8104278:	081042fd 	.word	0x081042fd
 810427c:	081042fd 	.word	0x081042fd
 8104280:	081042fd 	.word	0x081042fd
 8104284:	081042fd 	.word	0x081042fd
 8104288:	081042fd 	.word	0x081042fd
 810428c:	081042fd 	.word	0x081042fd
 8104290:	081042fd 	.word	0x081042fd
 8104294:	08104303 	.word	0x08104303
 8104298:	081042fd 	.word	0x081042fd
 810429c:	081042fd 	.word	0x081042fd
 81042a0:	081042fd 	.word	0x081042fd
 81042a4:	081042fd 	.word	0x081042fd
 81042a8:	081042fd 	.word	0x081042fd
 81042ac:	081042fd 	.word	0x081042fd
 81042b0:	081042fd 	.word	0x081042fd
 81042b4:	08104303 	.word	0x08104303
 81042b8:	081042fd 	.word	0x081042fd
 81042bc:	081042fd 	.word	0x081042fd
 81042c0:	081042fd 	.word	0x081042fd
 81042c4:	081042fd 	.word	0x081042fd
 81042c8:	081042fd 	.word	0x081042fd
 81042cc:	081042fd 	.word	0x081042fd
 81042d0:	081042fd 	.word	0x081042fd
 81042d4:	08104303 	.word	0x08104303
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81042d8:	687b      	ldr	r3, [r7, #4]
 81042da:	3304      	adds	r3, #4
 81042dc:	2101      	movs	r1, #1
 81042de:	4618      	mov	r0, r3
 81042e0:	f000 fdf2 	bl	8104ec8 <RCCEx_PLL2_Config>
 81042e4:	4603      	mov	r3, r0
 81042e6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81042e8:	e00c      	b.n	8104304 <HAL_RCCEx_PeriphCLKConfig+0x838>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81042ea:	687b      	ldr	r3, [r7, #4]
 81042ec:	3324      	adds	r3, #36	; 0x24
 81042ee:	2101      	movs	r1, #1
 81042f0:	4618      	mov	r0, r3
 81042f2:	f000 fe9b 	bl	810502c <RCCEx_PLL3_Config>
 81042f6:	4603      	mov	r3, r0
 81042f8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81042fa:	e003      	b.n	8104304 <HAL_RCCEx_PeriphCLKConfig+0x838>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81042fc:	2301      	movs	r3, #1
 81042fe:	75fb      	strb	r3, [r7, #23]
      break;
 8104300:	e000      	b.n	8104304 <HAL_RCCEx_PeriphCLKConfig+0x838>
      break;
 8104302:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104304:	7dfb      	ldrb	r3, [r7, #23]
 8104306:	2b00      	cmp	r3, #0
 8104308:	d109      	bne.n	810431e <HAL_RCCEx_PeriphCLKConfig+0x852>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810430a:	4b24      	ldr	r3, [pc, #144]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810430c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810430e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8104312:	687b      	ldr	r3, [r7, #4]
 8104314:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104316:	4921      	ldr	r1, [pc, #132]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8104318:	4313      	orrs	r3, r2
 810431a:	654b      	str	r3, [r1, #84]	; 0x54
 810431c:	e001      	b.n	8104322 <HAL_RCCEx_PeriphCLKConfig+0x856>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810431e:	7dfb      	ldrb	r3, [r7, #23]
 8104320:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8104322:	687b      	ldr	r3, [r7, #4]
 8104324:	681b      	ldr	r3, [r3, #0]
 8104326:	f003 0302 	and.w	r3, r3, #2
 810432a:	2b00      	cmp	r3, #0
 810432c:	d03c      	beq.n	81043a8 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 810432e:	687b      	ldr	r3, [r7, #4]
 8104330:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8104332:	2b05      	cmp	r3, #5
 8104334:	d820      	bhi.n	8104378 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 8104336:	a201      	add	r2, pc, #4	; (adr r2, 810433c <HAL_RCCEx_PeriphCLKConfig+0x870>)
 8104338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810433c:	0810437f 	.word	0x0810437f
 8104340:	08104355 	.word	0x08104355
 8104344:	08104367 	.word	0x08104367
 8104348:	0810437f 	.word	0x0810437f
 810434c:	0810437f 	.word	0x0810437f
 8104350:	0810437f 	.word	0x0810437f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104354:	687b      	ldr	r3, [r7, #4]
 8104356:	3304      	adds	r3, #4
 8104358:	2101      	movs	r1, #1
 810435a:	4618      	mov	r0, r3
 810435c:	f000 fdb4 	bl	8104ec8 <RCCEx_PLL2_Config>
 8104360:	4603      	mov	r3, r0
 8104362:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8104364:	e00c      	b.n	8104380 <HAL_RCCEx_PeriphCLKConfig+0x8b4>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104366:	687b      	ldr	r3, [r7, #4]
 8104368:	3324      	adds	r3, #36	; 0x24
 810436a:	2101      	movs	r1, #1
 810436c:	4618      	mov	r0, r3
 810436e:	f000 fe5d 	bl	810502c <RCCEx_PLL3_Config>
 8104372:	4603      	mov	r3, r0
 8104374:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8104376:	e003      	b.n	8104380 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104378:	2301      	movs	r3, #1
 810437a:	75fb      	strb	r3, [r7, #23]
      break;
 810437c:	e000      	b.n	8104380 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      break;
 810437e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104380:	7dfb      	ldrb	r3, [r7, #23]
 8104382:	2b00      	cmp	r3, #0
 8104384:	d10e      	bne.n	81043a4 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8104386:	4b05      	ldr	r3, [pc, #20]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8104388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810438a:	f023 0207 	bic.w	r2, r3, #7
 810438e:	687b      	ldr	r3, [r7, #4]
 8104390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8104392:	4902      	ldr	r1, [pc, #8]	; (810439c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8104394:	4313      	orrs	r3, r2
 8104396:	654b      	str	r3, [r1, #84]	; 0x54
 8104398:	e006      	b.n	81043a8 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 810439a:	bf00      	nop
 810439c:	58024400 	.word	0x58024400
 81043a0:	58024800 	.word	0x58024800
    }
    else
    {
      /* set overall return value */
      status = ret;
 81043a4:	7dfb      	ldrb	r3, [r7, #23]
 81043a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81043a8:	687b      	ldr	r3, [r7, #4]
 81043aa:	681b      	ldr	r3, [r3, #0]
 81043ac:	f003 0304 	and.w	r3, r3, #4
 81043b0:	2b00      	cmp	r3, #0
 81043b2:	d039      	beq.n	8104428 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 81043b4:	687b      	ldr	r3, [r7, #4]
 81043b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81043ba:	2b05      	cmp	r3, #5
 81043bc:	d820      	bhi.n	8104400 <HAL_RCCEx_PeriphCLKConfig+0x934>
 81043be:	a201      	add	r2, pc, #4	; (adr r2, 81043c4 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 81043c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81043c4:	08104407 	.word	0x08104407
 81043c8:	081043dd 	.word	0x081043dd
 81043cc:	081043ef 	.word	0x081043ef
 81043d0:	08104407 	.word	0x08104407
 81043d4:	08104407 	.word	0x08104407
 81043d8:	08104407 	.word	0x08104407
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81043dc:	687b      	ldr	r3, [r7, #4]
 81043de:	3304      	adds	r3, #4
 81043e0:	2101      	movs	r1, #1
 81043e2:	4618      	mov	r0, r3
 81043e4:	f000 fd70 	bl	8104ec8 <RCCEx_PLL2_Config>
 81043e8:	4603      	mov	r3, r0
 81043ea:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 81043ec:	e00c      	b.n	8104408 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81043ee:	687b      	ldr	r3, [r7, #4]
 81043f0:	3324      	adds	r3, #36	; 0x24
 81043f2:	2101      	movs	r1, #1
 81043f4:	4618      	mov	r0, r3
 81043f6:	f000 fe19 	bl	810502c <RCCEx_PLL3_Config>
 81043fa:	4603      	mov	r3, r0
 81043fc:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 81043fe:	e003      	b.n	8104408 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104400:	2301      	movs	r3, #1
 8104402:	75fb      	strb	r3, [r7, #23]
      break;
 8104404:	e000      	b.n	8104408 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8104406:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104408:	7dfb      	ldrb	r3, [r7, #23]
 810440a:	2b00      	cmp	r3, #0
 810440c:	d10a      	bne.n	8104424 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 810440e:	4bb7      	ldr	r3, [pc, #732]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8104410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104412:	f023 0207 	bic.w	r2, r3, #7
 8104416:	687b      	ldr	r3, [r7, #4]
 8104418:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810441c:	49b3      	ldr	r1, [pc, #716]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810441e:	4313      	orrs	r3, r2
 8104420:	658b      	str	r3, [r1, #88]	; 0x58
 8104422:	e001      	b.n	8104428 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104424:	7dfb      	ldrb	r3, [r7, #23]
 8104426:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8104428:	687b      	ldr	r3, [r7, #4]
 810442a:	681b      	ldr	r3, [r3, #0]
 810442c:	f003 0320 	and.w	r3, r3, #32
 8104430:	2b00      	cmp	r3, #0
 8104432:	d04b      	beq.n	81044cc <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8104434:	687b      	ldr	r3, [r7, #4]
 8104436:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 810443a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810443e:	d02e      	beq.n	810449e <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8104440:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104444:	d828      	bhi.n	8104498 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8104446:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810444a:	d02a      	beq.n	81044a2 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 810444c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104450:	d822      	bhi.n	8104498 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8104452:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104456:	d026      	beq.n	81044a6 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8104458:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810445c:	d81c      	bhi.n	8104498 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 810445e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104462:	d010      	beq.n	8104486 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8104464:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104468:	d816      	bhi.n	8104498 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 810446a:	2b00      	cmp	r3, #0
 810446c:	d01d      	beq.n	81044aa <HAL_RCCEx_PeriphCLKConfig+0x9de>
 810446e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104472:	d111      	bne.n	8104498 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104474:	687b      	ldr	r3, [r7, #4]
 8104476:	3304      	adds	r3, #4
 8104478:	2100      	movs	r1, #0
 810447a:	4618      	mov	r0, r3
 810447c:	f000 fd24 	bl	8104ec8 <RCCEx_PLL2_Config>
 8104480:	4603      	mov	r3, r0
 8104482:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8104484:	e012      	b.n	81044ac <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104486:	687b      	ldr	r3, [r7, #4]
 8104488:	3324      	adds	r3, #36	; 0x24
 810448a:	2102      	movs	r1, #2
 810448c:	4618      	mov	r0, r3
 810448e:	f000 fdcd 	bl	810502c <RCCEx_PLL3_Config>
 8104492:	4603      	mov	r3, r0
 8104494:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8104496:	e009      	b.n	81044ac <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104498:	2301      	movs	r3, #1
 810449a:	75fb      	strb	r3, [r7, #23]
      break;
 810449c:	e006      	b.n	81044ac <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 810449e:	bf00      	nop
 81044a0:	e004      	b.n	81044ac <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81044a2:	bf00      	nop
 81044a4:	e002      	b.n	81044ac <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81044a6:	bf00      	nop
 81044a8:	e000      	b.n	81044ac <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81044aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 81044ac:	7dfb      	ldrb	r3, [r7, #23]
 81044ae:	2b00      	cmp	r3, #0
 81044b0:	d10a      	bne.n	81044c8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81044b2:	4b8e      	ldr	r3, [pc, #568]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81044b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81044b6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81044ba:	687b      	ldr	r3, [r7, #4]
 81044bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81044c0:	498a      	ldr	r1, [pc, #552]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81044c2:	4313      	orrs	r3, r2
 81044c4:	654b      	str	r3, [r1, #84]	; 0x54
 81044c6:	e001      	b.n	81044cc <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81044c8:	7dfb      	ldrb	r3, [r7, #23]
 81044ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81044cc:	687b      	ldr	r3, [r7, #4]
 81044ce:	681b      	ldr	r3, [r3, #0]
 81044d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81044d4:	2b00      	cmp	r3, #0
 81044d6:	d04b      	beq.n	8104570 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 81044d8:	687b      	ldr	r3, [r7, #4]
 81044da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81044de:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81044e2:	d02e      	beq.n	8104542 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 81044e4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81044e8:	d828      	bhi.n	810453c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 81044ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81044ee:	d02a      	beq.n	8104546 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 81044f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81044f4:	d822      	bhi.n	810453c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 81044f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81044fa:	d026      	beq.n	810454a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 81044fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104500:	d81c      	bhi.n	810453c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8104502:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8104506:	d010      	beq.n	810452a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8104508:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810450c:	d816      	bhi.n	810453c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 810450e:	2b00      	cmp	r3, #0
 8104510:	d01d      	beq.n	810454e <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8104512:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8104516:	d111      	bne.n	810453c <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104518:	687b      	ldr	r3, [r7, #4]
 810451a:	3304      	adds	r3, #4
 810451c:	2100      	movs	r1, #0
 810451e:	4618      	mov	r0, r3
 8104520:	f000 fcd2 	bl	8104ec8 <RCCEx_PLL2_Config>
 8104524:	4603      	mov	r3, r0
 8104526:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8104528:	e012      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810452a:	687b      	ldr	r3, [r7, #4]
 810452c:	3324      	adds	r3, #36	; 0x24
 810452e:	2102      	movs	r1, #2
 8104530:	4618      	mov	r0, r3
 8104532:	f000 fd7b 	bl	810502c <RCCEx_PLL3_Config>
 8104536:	4603      	mov	r3, r0
 8104538:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 810453a:	e009      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810453c:	2301      	movs	r3, #1
 810453e:	75fb      	strb	r3, [r7, #23]
      break;
 8104540:	e006      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8104542:	bf00      	nop
 8104544:	e004      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8104546:	bf00      	nop
 8104548:	e002      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 810454a:	bf00      	nop
 810454c:	e000      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 810454e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104550:	7dfb      	ldrb	r3, [r7, #23]
 8104552:	2b00      	cmp	r3, #0
 8104554:	d10a      	bne.n	810456c <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8104556:	4b65      	ldr	r3, [pc, #404]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8104558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810455a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 810455e:	687b      	ldr	r3, [r7, #4]
 8104560:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8104564:	4961      	ldr	r1, [pc, #388]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8104566:	4313      	orrs	r3, r2
 8104568:	658b      	str	r3, [r1, #88]	; 0x58
 810456a:	e001      	b.n	8104570 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810456c:	7dfb      	ldrb	r3, [r7, #23]
 810456e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8104570:	687b      	ldr	r3, [r7, #4]
 8104572:	681b      	ldr	r3, [r3, #0]
 8104574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8104578:	2b00      	cmp	r3, #0
 810457a:	d04b      	beq.n	8104614 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 810457c:	687b      	ldr	r3, [r7, #4]
 810457e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104582:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8104586:	d02e      	beq.n	81045e6 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8104588:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810458c:	d828      	bhi.n	81045e0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 810458e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104592:	d02a      	beq.n	81045ea <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8104594:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104598:	d822      	bhi.n	81045e0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 810459a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 810459e:	d026      	beq.n	81045ee <HAL_RCCEx_PeriphCLKConfig+0xb22>
 81045a0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81045a4:	d81c      	bhi.n	81045e0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81045a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81045aa:	d010      	beq.n	81045ce <HAL_RCCEx_PeriphCLKConfig+0xb02>
 81045ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81045b0:	d816      	bhi.n	81045e0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81045b2:	2b00      	cmp	r3, #0
 81045b4:	d01d      	beq.n	81045f2 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 81045b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81045ba:	d111      	bne.n	81045e0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81045bc:	687b      	ldr	r3, [r7, #4]
 81045be:	3304      	adds	r3, #4
 81045c0:	2100      	movs	r1, #0
 81045c2:	4618      	mov	r0, r3
 81045c4:	f000 fc80 	bl	8104ec8 <RCCEx_PLL2_Config>
 81045c8:	4603      	mov	r3, r0
 81045ca:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81045cc:	e012      	b.n	81045f4 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81045ce:	687b      	ldr	r3, [r7, #4]
 81045d0:	3324      	adds	r3, #36	; 0x24
 81045d2:	2102      	movs	r1, #2
 81045d4:	4618      	mov	r0, r3
 81045d6:	f000 fd29 	bl	810502c <RCCEx_PLL3_Config>
 81045da:	4603      	mov	r3, r0
 81045dc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81045de:	e009      	b.n	81045f4 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81045e0:	2301      	movs	r3, #1
 81045e2:	75fb      	strb	r3, [r7, #23]
      break;
 81045e4:	e006      	b.n	81045f4 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81045e6:	bf00      	nop
 81045e8:	e004      	b.n	81045f4 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81045ea:	bf00      	nop
 81045ec:	e002      	b.n	81045f4 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81045ee:	bf00      	nop
 81045f0:	e000      	b.n	81045f4 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81045f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81045f4:	7dfb      	ldrb	r3, [r7, #23]
 81045f6:	2b00      	cmp	r3, #0
 81045f8:	d10a      	bne.n	8104610 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81045fa:	4b3c      	ldr	r3, [pc, #240]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81045fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81045fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8104602:	687b      	ldr	r3, [r7, #4]
 8104604:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104608:	4938      	ldr	r1, [pc, #224]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810460a:	4313      	orrs	r3, r2
 810460c:	658b      	str	r3, [r1, #88]	; 0x58
 810460e:	e001      	b.n	8104614 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104610:	7dfb      	ldrb	r3, [r7, #23]
 8104612:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8104614:	687b      	ldr	r3, [r7, #4]
 8104616:	681b      	ldr	r3, [r3, #0]
 8104618:	f003 0308 	and.w	r3, r3, #8
 810461c:	2b00      	cmp	r3, #0
 810461e:	d01a      	beq.n	8104656 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8104620:	687b      	ldr	r3, [r7, #4]
 8104622:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810462a:	d10a      	bne.n	8104642 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 810462c:	687b      	ldr	r3, [r7, #4]
 810462e:	3324      	adds	r3, #36	; 0x24
 8104630:	2102      	movs	r1, #2
 8104632:	4618      	mov	r0, r3
 8104634:	f000 fcfa 	bl	810502c <RCCEx_PLL3_Config>
 8104638:	4603      	mov	r3, r0
 810463a:	2b00      	cmp	r3, #0
 810463c:	d001      	beq.n	8104642 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 810463e:	2301      	movs	r3, #1
 8104640:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8104642:	4b2a      	ldr	r3, [pc, #168]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8104644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104646:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 810464a:	687b      	ldr	r3, [r7, #4]
 810464c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104650:	4926      	ldr	r1, [pc, #152]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8104652:	4313      	orrs	r3, r2
 8104654:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8104656:	687b      	ldr	r3, [r7, #4]
 8104658:	681b      	ldr	r3, [r3, #0]
 810465a:	f003 0310 	and.w	r3, r3, #16
 810465e:	2b00      	cmp	r3, #0
 8104660:	d01a      	beq.n	8104698 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8104662:	687b      	ldr	r3, [r7, #4]
 8104664:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104668:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810466c:	d10a      	bne.n	8104684 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 810466e:	687b      	ldr	r3, [r7, #4]
 8104670:	3324      	adds	r3, #36	; 0x24
 8104672:	2102      	movs	r1, #2
 8104674:	4618      	mov	r0, r3
 8104676:	f000 fcd9 	bl	810502c <RCCEx_PLL3_Config>
 810467a:	4603      	mov	r3, r0
 810467c:	2b00      	cmp	r3, #0
 810467e:	d001      	beq.n	8104684 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8104680:	2301      	movs	r3, #1
 8104682:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8104684:	4b19      	ldr	r3, [pc, #100]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8104686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104688:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810468c:	687b      	ldr	r3, [r7, #4]
 810468e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104692:	4916      	ldr	r1, [pc, #88]	; (81046ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8104694:	4313      	orrs	r3, r2
 8104696:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8104698:	687b      	ldr	r3, [r7, #4]
 810469a:	681b      	ldr	r3, [r3, #0]
 810469c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81046a0:	2b00      	cmp	r3, #0
 81046a2:	d036      	beq.n	8104712 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 81046a4:	687b      	ldr	r3, [r7, #4]
 81046a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81046aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81046ae:	d01f      	beq.n	81046f0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 81046b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81046b4:	d817      	bhi.n	81046e6 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 81046b6:	2b00      	cmp	r3, #0
 81046b8:	d003      	beq.n	81046c2 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 81046ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81046be:	d009      	beq.n	81046d4 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 81046c0:	e011      	b.n	81046e6 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81046c2:	687b      	ldr	r3, [r7, #4]
 81046c4:	3304      	adds	r3, #4
 81046c6:	2100      	movs	r1, #0
 81046c8:	4618      	mov	r0, r3
 81046ca:	f000 fbfd 	bl	8104ec8 <RCCEx_PLL2_Config>
 81046ce:	4603      	mov	r3, r0
 81046d0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 81046d2:	e00e      	b.n	81046f2 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81046d4:	687b      	ldr	r3, [r7, #4]
 81046d6:	3324      	adds	r3, #36	; 0x24
 81046d8:	2102      	movs	r1, #2
 81046da:	4618      	mov	r0, r3
 81046dc:	f000 fca6 	bl	810502c <RCCEx_PLL3_Config>
 81046e0:	4603      	mov	r3, r0
 81046e2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 81046e4:	e005      	b.n	81046f2 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81046e6:	2301      	movs	r3, #1
 81046e8:	75fb      	strb	r3, [r7, #23]
      break;
 81046ea:	e002      	b.n	81046f2 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 81046ec:	58024400 	.word	0x58024400
      break;
 81046f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 81046f2:	7dfb      	ldrb	r3, [r7, #23]
 81046f4:	2b00      	cmp	r3, #0
 81046f6:	d10a      	bne.n	810470e <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81046f8:	4b93      	ldr	r3, [pc, #588]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81046fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81046fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8104700:	687b      	ldr	r3, [r7, #4]
 8104702:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104706:	4990      	ldr	r1, [pc, #576]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104708:	4313      	orrs	r3, r2
 810470a:	658b      	str	r3, [r1, #88]	; 0x58
 810470c:	e001      	b.n	8104712 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810470e:	7dfb      	ldrb	r3, [r7, #23]
 8104710:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8104712:	687b      	ldr	r3, [r7, #4]
 8104714:	681b      	ldr	r3, [r3, #0]
 8104716:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810471a:	2b00      	cmp	r3, #0
 810471c:	d033      	beq.n	8104786 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 810471e:	687b      	ldr	r3, [r7, #4]
 8104720:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104724:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104728:	d01c      	beq.n	8104764 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 810472a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810472e:	d816      	bhi.n	810475e <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8104730:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8104734:	d003      	beq.n	810473e <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8104736:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810473a:	d007      	beq.n	810474c <HAL_RCCEx_PeriphCLKConfig+0xc80>
 810473c:	e00f      	b.n	810475e <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810473e:	4b82      	ldr	r3, [pc, #520]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104742:	4a81      	ldr	r2, [pc, #516]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104744:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104748:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 810474a:	e00c      	b.n	8104766 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810474c:	687b      	ldr	r3, [r7, #4]
 810474e:	3324      	adds	r3, #36	; 0x24
 8104750:	2101      	movs	r1, #1
 8104752:	4618      	mov	r0, r3
 8104754:	f000 fc6a 	bl	810502c <RCCEx_PLL3_Config>
 8104758:	4603      	mov	r3, r0
 810475a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 810475c:	e003      	b.n	8104766 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810475e:	2301      	movs	r3, #1
 8104760:	75fb      	strb	r3, [r7, #23]
      break;
 8104762:	e000      	b.n	8104766 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8104764:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104766:	7dfb      	ldrb	r3, [r7, #23]
 8104768:	2b00      	cmp	r3, #0
 810476a:	d10a      	bne.n	8104782 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 810476c:	4b76      	ldr	r3, [pc, #472]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810476e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104770:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8104774:	687b      	ldr	r3, [r7, #4]
 8104776:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810477a:	4973      	ldr	r1, [pc, #460]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810477c:	4313      	orrs	r3, r2
 810477e:	654b      	str	r3, [r1, #84]	; 0x54
 8104780:	e001      	b.n	8104786 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104782:	7dfb      	ldrb	r3, [r7, #23]
 8104784:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8104786:	687b      	ldr	r3, [r7, #4]
 8104788:	681b      	ldr	r3, [r3, #0]
 810478a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810478e:	2b00      	cmp	r3, #0
 8104790:	d029      	beq.n	81047e6 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8104792:	687b      	ldr	r3, [r7, #4]
 8104794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104796:	2b00      	cmp	r3, #0
 8104798:	d003      	beq.n	81047a2 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 810479a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810479e:	d007      	beq.n	81047b0 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 81047a0:	e00f      	b.n	81047c2 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81047a2:	4b69      	ldr	r3, [pc, #420]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81047a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81047a6:	4a68      	ldr	r2, [pc, #416]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81047a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81047ac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 81047ae:	e00b      	b.n	81047c8 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81047b0:	687b      	ldr	r3, [r7, #4]
 81047b2:	3304      	adds	r3, #4
 81047b4:	2102      	movs	r1, #2
 81047b6:	4618      	mov	r0, r3
 81047b8:	f000 fb86 	bl	8104ec8 <RCCEx_PLL2_Config>
 81047bc:	4603      	mov	r3, r0
 81047be:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 81047c0:	e002      	b.n	81047c8 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 81047c2:	2301      	movs	r3, #1
 81047c4:	75fb      	strb	r3, [r7, #23]
      break;
 81047c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81047c8:	7dfb      	ldrb	r3, [r7, #23]
 81047ca:	2b00      	cmp	r3, #0
 81047cc:	d109      	bne.n	81047e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81047ce:	4b5e      	ldr	r3, [pc, #376]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81047d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81047d2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 81047d6:	687b      	ldr	r3, [r7, #4]
 81047d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81047da:	495b      	ldr	r1, [pc, #364]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81047dc:	4313      	orrs	r3, r2
 81047de:	64cb      	str	r3, [r1, #76]	; 0x4c
 81047e0:	e001      	b.n	81047e6 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81047e2:	7dfb      	ldrb	r3, [r7, #23]
 81047e4:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 81047e6:	687b      	ldr	r3, [r7, #4]
 81047e8:	681b      	ldr	r3, [r3, #0]
 81047ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81047ee:	2b00      	cmp	r3, #0
 81047f0:	d00a      	beq.n	8104808 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 81047f2:	687b      	ldr	r3, [r7, #4]
 81047f4:	3324      	adds	r3, #36	; 0x24
 81047f6:	2102      	movs	r1, #2
 81047f8:	4618      	mov	r0, r3
 81047fa:	f000 fc17 	bl	810502c <RCCEx_PLL3_Config>
 81047fe:	4603      	mov	r3, r0
 8104800:	2b00      	cmp	r3, #0
 8104802:	d001      	beq.n	8104808 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8104804:	2301      	movs	r3, #1
 8104806:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8104808:	687b      	ldr	r3, [r7, #4]
 810480a:	681b      	ldr	r3, [r3, #0]
 810480c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104810:	2b00      	cmp	r3, #0
 8104812:	d030      	beq.n	8104876 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8104814:	687b      	ldr	r3, [r7, #4]
 8104816:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104818:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810481c:	d017      	beq.n	810484e <HAL_RCCEx_PeriphCLKConfig+0xd82>
 810481e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104822:	d811      	bhi.n	8104848 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8104824:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8104828:	d013      	beq.n	8104852 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 810482a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810482e:	d80b      	bhi.n	8104848 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8104830:	2b00      	cmp	r3, #0
 8104832:	d010      	beq.n	8104856 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8104834:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104838:	d106      	bne.n	8104848 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810483a:	4b43      	ldr	r3, [pc, #268]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810483c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810483e:	4a42      	ldr	r2, [pc, #264]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104844:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8104846:	e007      	b.n	8104858 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104848:	2301      	movs	r3, #1
 810484a:	75fb      	strb	r3, [r7, #23]
      break;
 810484c:	e004      	b.n	8104858 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 810484e:	bf00      	nop
 8104850:	e002      	b.n	8104858 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8104852:	bf00      	nop
 8104854:	e000      	b.n	8104858 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8104856:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104858:	7dfb      	ldrb	r3, [r7, #23]
 810485a:	2b00      	cmp	r3, #0
 810485c:	d109      	bne.n	8104872 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 810485e:	4b3a      	ldr	r3, [pc, #232]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104862:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8104866:	687b      	ldr	r3, [r7, #4]
 8104868:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 810486a:	4937      	ldr	r1, [pc, #220]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 810486c:	4313      	orrs	r3, r2
 810486e:	654b      	str	r3, [r1, #84]	; 0x54
 8104870:	e001      	b.n	8104876 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104872:	7dfb      	ldrb	r3, [r7, #23]
 8104874:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8104876:	687b      	ldr	r3, [r7, #4]
 8104878:	681b      	ldr	r3, [r3, #0]
 810487a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 810487e:	2b00      	cmp	r3, #0
 8104880:	d008      	beq.n	8104894 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8104882:	4b31      	ldr	r3, [pc, #196]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104886:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 810488a:	687b      	ldr	r3, [r7, #4]
 810488c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810488e:	492e      	ldr	r1, [pc, #184]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104890:	4313      	orrs	r3, r2
 8104892:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8104894:	687b      	ldr	r3, [r7, #4]
 8104896:	681b      	ldr	r3, [r3, #0]
 8104898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810489c:	2b00      	cmp	r3, #0
 810489e:	d009      	beq.n	81048b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 81048a0:	4b29      	ldr	r3, [pc, #164]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81048a2:	691b      	ldr	r3, [r3, #16]
 81048a4:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 81048a8:	687b      	ldr	r3, [r7, #4]
 81048aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81048ae:	4926      	ldr	r1, [pc, #152]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81048b0:	4313      	orrs	r3, r2
 81048b2:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 81048b4:	687b      	ldr	r3, [r7, #4]
 81048b6:	681b      	ldr	r3, [r3, #0]
 81048b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81048bc:	2b00      	cmp	r3, #0
 81048be:	d008      	beq.n	81048d2 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 81048c0:	4b21      	ldr	r3, [pc, #132]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81048c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81048c4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 81048c8:	687b      	ldr	r3, [r7, #4]
 81048ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81048cc:	491e      	ldr	r1, [pc, #120]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81048ce:	4313      	orrs	r3, r2
 81048d0:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 81048d2:	687b      	ldr	r3, [r7, #4]
 81048d4:	681b      	ldr	r3, [r3, #0]
 81048d6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 81048da:	2b00      	cmp	r3, #0
 81048dc:	d00d      	beq.n	81048fa <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 81048de:	4b1a      	ldr	r3, [pc, #104]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81048e0:	691b      	ldr	r3, [r3, #16]
 81048e2:	4a19      	ldr	r2, [pc, #100]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81048e4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 81048e8:	6113      	str	r3, [r2, #16]
 81048ea:	4b17      	ldr	r3, [pc, #92]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81048ec:	691a      	ldr	r2, [r3, #16]
 81048ee:	687b      	ldr	r3, [r7, #4]
 81048f0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 81048f4:	4914      	ldr	r1, [pc, #80]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 81048f6:	4313      	orrs	r3, r2
 81048f8:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 81048fa:	687b      	ldr	r3, [r7, #4]
 81048fc:	681b      	ldr	r3, [r3, #0]
 81048fe:	2b00      	cmp	r3, #0
 8104900:	da08      	bge.n	8104914 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8104902:	4b11      	ldr	r3, [pc, #68]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104906:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 810490a:	687b      	ldr	r3, [r7, #4]
 810490c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810490e:	490e      	ldr	r1, [pc, #56]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104910:	4313      	orrs	r3, r2
 8104912:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8104914:	687b      	ldr	r3, [r7, #4]
 8104916:	681b      	ldr	r3, [r3, #0]
 8104918:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 810491c:	2b00      	cmp	r3, #0
 810491e:	d009      	beq.n	8104934 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8104920:	4b09      	ldr	r3, [pc, #36]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104924:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8104928:	687b      	ldr	r3, [r7, #4]
 810492a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810492e:	4906      	ldr	r1, [pc, #24]	; (8104948 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8104930:	4313      	orrs	r3, r2
 8104932:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8104934:	7dbb      	ldrb	r3, [r7, #22]
 8104936:	2b00      	cmp	r3, #0
 8104938:	d101      	bne.n	810493e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 810493a:	2300      	movs	r3, #0
 810493c:	e000      	b.n	8104940 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 810493e:	2301      	movs	r3, #1
}
 8104940:	4618      	mov	r0, r3
 8104942:	3718      	adds	r7, #24
 8104944:	46bd      	mov	sp, r7
 8104946:	bd80      	pop	{r7, pc}
 8104948:	58024400 	.word	0x58024400

0810494c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 810494c:	b580      	push	{r7, lr}
 810494e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8104950:	f7ff f85e 	bl	8103a10 <HAL_RCC_GetHCLKFreq>
 8104954:	4602      	mov	r2, r0
 8104956:	4b06      	ldr	r3, [pc, #24]	; (8104970 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8104958:	6a1b      	ldr	r3, [r3, #32]
 810495a:	091b      	lsrs	r3, r3, #4
 810495c:	f003 0307 	and.w	r3, r3, #7
 8104960:	4904      	ldr	r1, [pc, #16]	; (8104974 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8104962:	5ccb      	ldrb	r3, [r1, r3]
 8104964:	f003 031f 	and.w	r3, r3, #31
 8104968:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 810496c:	4618      	mov	r0, r3
 810496e:	bd80      	pop	{r7, pc}
 8104970:	58024400 	.word	0x58024400
 8104974:	0810e1f0 	.word	0x0810e1f0

08104978 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8104978:	b480      	push	{r7}
 810497a:	b089      	sub	sp, #36	; 0x24
 810497c:	af00      	add	r7, sp, #0
 810497e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104980:	4ba1      	ldr	r3, [pc, #644]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104984:	f003 0303 	and.w	r3, r3, #3
 8104988:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 810498a:	4b9f      	ldr	r3, [pc, #636]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810498c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810498e:	0b1b      	lsrs	r3, r3, #12
 8104990:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104994:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8104996:	4b9c      	ldr	r3, [pc, #624]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810499a:	091b      	lsrs	r3, r3, #4
 810499c:	f003 0301 	and.w	r3, r3, #1
 81049a0:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 81049a2:	4b99      	ldr	r3, [pc, #612]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81049a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81049a6:	08db      	lsrs	r3, r3, #3
 81049a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81049ac:	693a      	ldr	r2, [r7, #16]
 81049ae:	fb02 f303 	mul.w	r3, r2, r3
 81049b2:	ee07 3a90 	vmov	s15, r3
 81049b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81049ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 81049be:	697b      	ldr	r3, [r7, #20]
 81049c0:	2b00      	cmp	r3, #0
 81049c2:	f000 8111 	beq.w	8104be8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 81049c6:	69bb      	ldr	r3, [r7, #24]
 81049c8:	2b02      	cmp	r3, #2
 81049ca:	f000 8083 	beq.w	8104ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 81049ce:	69bb      	ldr	r3, [r7, #24]
 81049d0:	2b02      	cmp	r3, #2
 81049d2:	f200 80a1 	bhi.w	8104b18 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 81049d6:	69bb      	ldr	r3, [r7, #24]
 81049d8:	2b00      	cmp	r3, #0
 81049da:	d003      	beq.n	81049e4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 81049dc:	69bb      	ldr	r3, [r7, #24]
 81049de:	2b01      	cmp	r3, #1
 81049e0:	d056      	beq.n	8104a90 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 81049e2:	e099      	b.n	8104b18 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81049e4:	4b88      	ldr	r3, [pc, #544]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81049e6:	681b      	ldr	r3, [r3, #0]
 81049e8:	f003 0320 	and.w	r3, r3, #32
 81049ec:	2b00      	cmp	r3, #0
 81049ee:	d02d      	beq.n	8104a4c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81049f0:	4b85      	ldr	r3, [pc, #532]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81049f2:	681b      	ldr	r3, [r3, #0]
 81049f4:	08db      	lsrs	r3, r3, #3
 81049f6:	f003 0303 	and.w	r3, r3, #3
 81049fa:	4a84      	ldr	r2, [pc, #528]	; (8104c0c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 81049fc:	fa22 f303 	lsr.w	r3, r2, r3
 8104a00:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8104a02:	68bb      	ldr	r3, [r7, #8]
 8104a04:	ee07 3a90 	vmov	s15, r3
 8104a08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104a0c:	697b      	ldr	r3, [r7, #20]
 8104a0e:	ee07 3a90 	vmov	s15, r3
 8104a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104a1a:	4b7b      	ldr	r3, [pc, #492]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104a1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104a22:	ee07 3a90 	vmov	s15, r3
 8104a26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104a2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8104a2e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8104c10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104a32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104a36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104a3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104a3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104a42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104a46:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8104a4a:	e087      	b.n	8104b5c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8104a4c:	697b      	ldr	r3, [r7, #20]
 8104a4e:	ee07 3a90 	vmov	s15, r3
 8104a52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a56:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8104c14 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8104a5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104a5e:	4b6a      	ldr	r3, [pc, #424]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104a62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104a66:	ee07 3a90 	vmov	s15, r3
 8104a6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104a6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104a72:	eddf 5a67 	vldr	s11, [pc, #412]	; 8104c10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104a76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104a7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104a7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104a82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104a8a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104a8e:	e065      	b.n	8104b5c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8104a90:	697b      	ldr	r3, [r7, #20]
 8104a92:	ee07 3a90 	vmov	s15, r3
 8104a96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a9a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8104c18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104a9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104aa2:	4b59      	ldr	r3, [pc, #356]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104aaa:	ee07 3a90 	vmov	s15, r3
 8104aae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ab2:	ed97 6a03 	vldr	s12, [r7, #12]
 8104ab6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8104c10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104aba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104abe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104ac2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104ac6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104aca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104ace:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104ad2:	e043      	b.n	8104b5c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8104ad4:	697b      	ldr	r3, [r7, #20]
 8104ad6:	ee07 3a90 	vmov	s15, r3
 8104ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104ade:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8104c1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8104ae2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104ae6:	4b48      	ldr	r3, [pc, #288]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104aea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104aee:	ee07 3a90 	vmov	s15, r3
 8104af2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104af6:	ed97 6a03 	vldr	s12, [r7, #12]
 8104afa:	eddf 5a45 	vldr	s11, [pc, #276]	; 8104c10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104afe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104b02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104b06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104b0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b12:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104b16:	e021      	b.n	8104b5c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8104b18:	697b      	ldr	r3, [r7, #20]
 8104b1a:	ee07 3a90 	vmov	s15, r3
 8104b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b22:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8104c18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104b26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104b2a:	4b37      	ldr	r3, [pc, #220]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104b2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104b32:	ee07 3a90 	vmov	s15, r3
 8104b36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104b3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8104b3e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8104c10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104b42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104b46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104b4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104b4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b56:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104b5a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8104b5c:	4b2a      	ldr	r3, [pc, #168]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104b60:	0a5b      	lsrs	r3, r3, #9
 8104b62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104b66:	ee07 3a90 	vmov	s15, r3
 8104b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104b72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104b76:	edd7 6a07 	vldr	s13, [r7, #28]
 8104b7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104b7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104b82:	ee17 2a90 	vmov	r2, s15
 8104b86:	687b      	ldr	r3, [r7, #4]
 8104b88:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8104b8a:	4b1f      	ldr	r3, [pc, #124]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104b8e:	0c1b      	lsrs	r3, r3, #16
 8104b90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104b94:	ee07 3a90 	vmov	s15, r3
 8104b98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b9c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104ba0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104ba4:	edd7 6a07 	vldr	s13, [r7, #28]
 8104ba8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104bac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104bb0:	ee17 2a90 	vmov	r2, s15
 8104bb4:	687b      	ldr	r3, [r7, #4]
 8104bb6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8104bb8:	4b13      	ldr	r3, [pc, #76]	; (8104c08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104bbc:	0e1b      	lsrs	r3, r3, #24
 8104bbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104bc2:	ee07 3a90 	vmov	s15, r3
 8104bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104bca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104bce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104bd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8104bd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104bda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104bde:	ee17 2a90 	vmov	r2, s15
 8104be2:	687b      	ldr	r3, [r7, #4]
 8104be4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8104be6:	e008      	b.n	8104bfa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8104be8:	687b      	ldr	r3, [r7, #4]
 8104bea:	2200      	movs	r2, #0
 8104bec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8104bee:	687b      	ldr	r3, [r7, #4]
 8104bf0:	2200      	movs	r2, #0
 8104bf2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8104bf4:	687b      	ldr	r3, [r7, #4]
 8104bf6:	2200      	movs	r2, #0
 8104bf8:	609a      	str	r2, [r3, #8]
}
 8104bfa:	bf00      	nop
 8104bfc:	3724      	adds	r7, #36	; 0x24
 8104bfe:	46bd      	mov	sp, r7
 8104c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104c04:	4770      	bx	lr
 8104c06:	bf00      	nop
 8104c08:	58024400 	.word	0x58024400
 8104c0c:	03d09000 	.word	0x03d09000
 8104c10:	46000000 	.word	0x46000000
 8104c14:	4c742400 	.word	0x4c742400
 8104c18:	4a742400 	.word	0x4a742400
 8104c1c:	4af42400 	.word	0x4af42400

08104c20 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8104c20:	b480      	push	{r7}
 8104c22:	b089      	sub	sp, #36	; 0x24
 8104c24:	af00      	add	r7, sp, #0
 8104c26:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104c28:	4ba1      	ldr	r3, [pc, #644]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104c2c:	f003 0303 	and.w	r3, r3, #3
 8104c30:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8104c32:	4b9f      	ldr	r3, [pc, #636]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104c36:	0d1b      	lsrs	r3, r3, #20
 8104c38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104c3c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8104c3e:	4b9c      	ldr	r3, [pc, #624]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104c42:	0a1b      	lsrs	r3, r3, #8
 8104c44:	f003 0301 	and.w	r3, r3, #1
 8104c48:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8104c4a:	4b99      	ldr	r3, [pc, #612]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104c4e:	08db      	lsrs	r3, r3, #3
 8104c50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104c54:	693a      	ldr	r2, [r7, #16]
 8104c56:	fb02 f303 	mul.w	r3, r2, r3
 8104c5a:	ee07 3a90 	vmov	s15, r3
 8104c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104c62:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8104c66:	697b      	ldr	r3, [r7, #20]
 8104c68:	2b00      	cmp	r3, #0
 8104c6a:	f000 8111 	beq.w	8104e90 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8104c6e:	69bb      	ldr	r3, [r7, #24]
 8104c70:	2b02      	cmp	r3, #2
 8104c72:	f000 8083 	beq.w	8104d7c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8104c76:	69bb      	ldr	r3, [r7, #24]
 8104c78:	2b02      	cmp	r3, #2
 8104c7a:	f200 80a1 	bhi.w	8104dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8104c7e:	69bb      	ldr	r3, [r7, #24]
 8104c80:	2b00      	cmp	r3, #0
 8104c82:	d003      	beq.n	8104c8c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8104c84:	69bb      	ldr	r3, [r7, #24]
 8104c86:	2b01      	cmp	r3, #1
 8104c88:	d056      	beq.n	8104d38 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8104c8a:	e099      	b.n	8104dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104c8c:	4b88      	ldr	r3, [pc, #544]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104c8e:	681b      	ldr	r3, [r3, #0]
 8104c90:	f003 0320 	and.w	r3, r3, #32
 8104c94:	2b00      	cmp	r3, #0
 8104c96:	d02d      	beq.n	8104cf4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104c98:	4b85      	ldr	r3, [pc, #532]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104c9a:	681b      	ldr	r3, [r3, #0]
 8104c9c:	08db      	lsrs	r3, r3, #3
 8104c9e:	f003 0303 	and.w	r3, r3, #3
 8104ca2:	4a84      	ldr	r2, [pc, #528]	; (8104eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8104ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8104ca8:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104caa:	68bb      	ldr	r3, [r7, #8]
 8104cac:	ee07 3a90 	vmov	s15, r3
 8104cb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104cb4:	697b      	ldr	r3, [r7, #20]
 8104cb6:	ee07 3a90 	vmov	s15, r3
 8104cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104cc2:	4b7b      	ldr	r3, [pc, #492]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104cca:	ee07 3a90 	vmov	s15, r3
 8104cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104cd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8104cd6:	eddf 5a78 	vldr	s11, [pc, #480]	; 8104eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104ce2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104cee:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8104cf2:	e087      	b.n	8104e04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104cf4:	697b      	ldr	r3, [r7, #20]
 8104cf6:	ee07 3a90 	vmov	s15, r3
 8104cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104cfe:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8104ebc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8104d02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104d06:	4b6a      	ldr	r3, [pc, #424]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104d0e:	ee07 3a90 	vmov	s15, r3
 8104d12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104d16:	ed97 6a03 	vldr	s12, [r7, #12]
 8104d1a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8104eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104d1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104d22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104d26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104d2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104d32:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104d36:	e065      	b.n	8104e04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104d38:	697b      	ldr	r3, [r7, #20]
 8104d3a:	ee07 3a90 	vmov	s15, r3
 8104d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104d42:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8104ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8104d46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104d4a:	4b59      	ldr	r3, [pc, #356]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104d52:	ee07 3a90 	vmov	s15, r3
 8104d56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104d5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8104d5e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8104eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104d62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104d66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104d6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104d6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104d76:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104d7a:	e043      	b.n	8104e04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104d7c:	697b      	ldr	r3, [r7, #20]
 8104d7e:	ee07 3a90 	vmov	s15, r3
 8104d82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104d86:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8104ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8104d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104d8e:	4b48      	ldr	r3, [pc, #288]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104d96:	ee07 3a90 	vmov	s15, r3
 8104d9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104d9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104da2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8104eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104da6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104daa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104dae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104dba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104dbe:	e021      	b.n	8104e04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8104dc0:	697b      	ldr	r3, [r7, #20]
 8104dc2:	ee07 3a90 	vmov	s15, r3
 8104dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104dca:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8104ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8104dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104dd2:	4b37      	ldr	r3, [pc, #220]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104dda:	ee07 3a90 	vmov	s15, r3
 8104dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104de2:	ed97 6a03 	vldr	s12, [r7, #12]
 8104de6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8104eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104df2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104dfe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8104e02:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8104e04:	4b2a      	ldr	r3, [pc, #168]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104e08:	0a5b      	lsrs	r3, r3, #9
 8104e0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104e0e:	ee07 3a90 	vmov	s15, r3
 8104e12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104e16:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104e1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104e1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8104e22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104e26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104e2a:	ee17 2a90 	vmov	r2, s15
 8104e2e:	687b      	ldr	r3, [r7, #4]
 8104e30:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8104e32:	4b1f      	ldr	r3, [pc, #124]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104e36:	0c1b      	lsrs	r3, r3, #16
 8104e38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104e3c:	ee07 3a90 	vmov	s15, r3
 8104e40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104e44:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104e48:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104e4c:	edd7 6a07 	vldr	s13, [r7, #28]
 8104e50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104e54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104e58:	ee17 2a90 	vmov	r2, s15
 8104e5c:	687b      	ldr	r3, [r7, #4]
 8104e5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8104e60:	4b13      	ldr	r3, [pc, #76]	; (8104eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104e64:	0e1b      	lsrs	r3, r3, #24
 8104e66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104e6a:	ee07 3a90 	vmov	s15, r3
 8104e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104e72:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8104e76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104e7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8104e7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104e82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104e86:	ee17 2a90 	vmov	r2, s15
 8104e8a:	687b      	ldr	r3, [r7, #4]
 8104e8c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8104e8e:	e008      	b.n	8104ea2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8104e90:	687b      	ldr	r3, [r7, #4]
 8104e92:	2200      	movs	r2, #0
 8104e94:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8104e96:	687b      	ldr	r3, [r7, #4]
 8104e98:	2200      	movs	r2, #0
 8104e9a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8104e9c:	687b      	ldr	r3, [r7, #4]
 8104e9e:	2200      	movs	r2, #0
 8104ea0:	609a      	str	r2, [r3, #8]
}
 8104ea2:	bf00      	nop
 8104ea4:	3724      	adds	r7, #36	; 0x24
 8104ea6:	46bd      	mov	sp, r7
 8104ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104eac:	4770      	bx	lr
 8104eae:	bf00      	nop
 8104eb0:	58024400 	.word	0x58024400
 8104eb4:	03d09000 	.word	0x03d09000
 8104eb8:	46000000 	.word	0x46000000
 8104ebc:	4c742400 	.word	0x4c742400
 8104ec0:	4a742400 	.word	0x4a742400
 8104ec4:	4af42400 	.word	0x4af42400

08104ec8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8104ec8:	b580      	push	{r7, lr}
 8104eca:	b084      	sub	sp, #16
 8104ecc:	af00      	add	r7, sp, #0
 8104ece:	6078      	str	r0, [r7, #4]
 8104ed0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8104ed2:	2300      	movs	r3, #0
 8104ed4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8104ed6:	4b54      	ldr	r3, [pc, #336]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104eda:	f003 0303 	and.w	r3, r3, #3
 8104ede:	2b03      	cmp	r3, #3
 8104ee0:	d101      	bne.n	8104ee6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8104ee2:	2301      	movs	r3, #1
 8104ee4:	e09b      	b.n	810501e <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8104ee6:	4b50      	ldr	r3, [pc, #320]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104ee8:	681b      	ldr	r3, [r3, #0]
 8104eea:	4a4f      	ldr	r2, [pc, #316]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104eec:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8104ef0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104ef2:	f7fe f841 	bl	8102f78 <HAL_GetTick>
 8104ef6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8104ef8:	e008      	b.n	8104f0c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8104efa:	f7fe f83d 	bl	8102f78 <HAL_GetTick>
 8104efe:	4602      	mov	r2, r0
 8104f00:	68bb      	ldr	r3, [r7, #8]
 8104f02:	1ad3      	subs	r3, r2, r3
 8104f04:	2b02      	cmp	r3, #2
 8104f06:	d901      	bls.n	8104f0c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8104f08:	2303      	movs	r3, #3
 8104f0a:	e088      	b.n	810501e <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8104f0c:	4b46      	ldr	r3, [pc, #280]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f0e:	681b      	ldr	r3, [r3, #0]
 8104f10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104f14:	2b00      	cmp	r3, #0
 8104f16:	d1f0      	bne.n	8104efa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8104f18:	4b43      	ldr	r3, [pc, #268]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104f1c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8104f20:	687b      	ldr	r3, [r7, #4]
 8104f22:	681b      	ldr	r3, [r3, #0]
 8104f24:	031b      	lsls	r3, r3, #12
 8104f26:	4940      	ldr	r1, [pc, #256]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f28:	4313      	orrs	r3, r2
 8104f2a:	628b      	str	r3, [r1, #40]	; 0x28
 8104f2c:	687b      	ldr	r3, [r7, #4]
 8104f2e:	685b      	ldr	r3, [r3, #4]
 8104f30:	3b01      	subs	r3, #1
 8104f32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8104f36:	687b      	ldr	r3, [r7, #4]
 8104f38:	689b      	ldr	r3, [r3, #8]
 8104f3a:	3b01      	subs	r3, #1
 8104f3c:	025b      	lsls	r3, r3, #9
 8104f3e:	b29b      	uxth	r3, r3
 8104f40:	431a      	orrs	r2, r3
 8104f42:	687b      	ldr	r3, [r7, #4]
 8104f44:	68db      	ldr	r3, [r3, #12]
 8104f46:	3b01      	subs	r3, #1
 8104f48:	041b      	lsls	r3, r3, #16
 8104f4a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8104f4e:	431a      	orrs	r2, r3
 8104f50:	687b      	ldr	r3, [r7, #4]
 8104f52:	691b      	ldr	r3, [r3, #16]
 8104f54:	3b01      	subs	r3, #1
 8104f56:	061b      	lsls	r3, r3, #24
 8104f58:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8104f5c:	4932      	ldr	r1, [pc, #200]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f5e:	4313      	orrs	r3, r2
 8104f60:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8104f62:	4b31      	ldr	r3, [pc, #196]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104f66:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8104f6a:	687b      	ldr	r3, [r7, #4]
 8104f6c:	695b      	ldr	r3, [r3, #20]
 8104f6e:	492e      	ldr	r1, [pc, #184]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f70:	4313      	orrs	r3, r2
 8104f72:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8104f74:	4b2c      	ldr	r3, [pc, #176]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104f78:	f023 0220 	bic.w	r2, r3, #32
 8104f7c:	687b      	ldr	r3, [r7, #4]
 8104f7e:	699b      	ldr	r3, [r3, #24]
 8104f80:	4929      	ldr	r1, [pc, #164]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f82:	4313      	orrs	r3, r2
 8104f84:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8104f86:	4b28      	ldr	r3, [pc, #160]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104f8a:	4a27      	ldr	r2, [pc, #156]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f8c:	f023 0310 	bic.w	r3, r3, #16
 8104f90:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8104f92:	4b25      	ldr	r3, [pc, #148]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104f96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8104f9a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8104f9e:	687a      	ldr	r2, [r7, #4]
 8104fa0:	69d2      	ldr	r2, [r2, #28]
 8104fa2:	00d2      	lsls	r2, r2, #3
 8104fa4:	4920      	ldr	r1, [pc, #128]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104fa6:	4313      	orrs	r3, r2
 8104fa8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8104faa:	4b1f      	ldr	r3, [pc, #124]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104fae:	4a1e      	ldr	r2, [pc, #120]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104fb0:	f043 0310 	orr.w	r3, r3, #16
 8104fb4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8104fb6:	683b      	ldr	r3, [r7, #0]
 8104fb8:	2b00      	cmp	r3, #0
 8104fba:	d106      	bne.n	8104fca <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8104fbc:	4b1a      	ldr	r3, [pc, #104]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104fc0:	4a19      	ldr	r2, [pc, #100]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104fc2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8104fc6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8104fc8:	e00f      	b.n	8104fea <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8104fca:	683b      	ldr	r3, [r7, #0]
 8104fcc:	2b01      	cmp	r3, #1
 8104fce:	d106      	bne.n	8104fde <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8104fd0:	4b15      	ldr	r3, [pc, #84]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104fd4:	4a14      	ldr	r2, [pc, #80]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104fd6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8104fda:	62d3      	str	r3, [r2, #44]	; 0x2c
 8104fdc:	e005      	b.n	8104fea <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8104fde:	4b12      	ldr	r3, [pc, #72]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104fe2:	4a11      	ldr	r2, [pc, #68]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104fe4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8104fe8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8104fea:	4b0f      	ldr	r3, [pc, #60]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104fec:	681b      	ldr	r3, [r3, #0]
 8104fee:	4a0e      	ldr	r2, [pc, #56]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8104ff0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8104ff4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104ff6:	f7fd ffbf 	bl	8102f78 <HAL_GetTick>
 8104ffa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8104ffc:	e008      	b.n	8105010 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8104ffe:	f7fd ffbb 	bl	8102f78 <HAL_GetTick>
 8105002:	4602      	mov	r2, r0
 8105004:	68bb      	ldr	r3, [r7, #8]
 8105006:	1ad3      	subs	r3, r2, r3
 8105008:	2b02      	cmp	r3, #2
 810500a:	d901      	bls.n	8105010 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 810500c:	2303      	movs	r3, #3
 810500e:	e006      	b.n	810501e <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8105010:	4b05      	ldr	r3, [pc, #20]	; (8105028 <RCCEx_PLL2_Config+0x160>)
 8105012:	681b      	ldr	r3, [r3, #0]
 8105014:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105018:	2b00      	cmp	r3, #0
 810501a:	d0f0      	beq.n	8104ffe <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 810501c:	7bfb      	ldrb	r3, [r7, #15]
}
 810501e:	4618      	mov	r0, r3
 8105020:	3710      	adds	r7, #16
 8105022:	46bd      	mov	sp, r7
 8105024:	bd80      	pop	{r7, pc}
 8105026:	bf00      	nop
 8105028:	58024400 	.word	0x58024400

0810502c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 810502c:	b580      	push	{r7, lr}
 810502e:	b084      	sub	sp, #16
 8105030:	af00      	add	r7, sp, #0
 8105032:	6078      	str	r0, [r7, #4]
 8105034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105036:	2300      	movs	r3, #0
 8105038:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810503a:	4b54      	ldr	r3, [pc, #336]	; (810518c <RCCEx_PLL3_Config+0x160>)
 810503c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810503e:	f003 0303 	and.w	r3, r3, #3
 8105042:	2b03      	cmp	r3, #3
 8105044:	d101      	bne.n	810504a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8105046:	2301      	movs	r3, #1
 8105048:	e09b      	b.n	8105182 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 810504a:	4b50      	ldr	r3, [pc, #320]	; (810518c <RCCEx_PLL3_Config+0x160>)
 810504c:	681b      	ldr	r3, [r3, #0]
 810504e:	4a4f      	ldr	r2, [pc, #316]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105050:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8105054:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105056:	f7fd ff8f 	bl	8102f78 <HAL_GetTick>
 810505a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810505c:	e008      	b.n	8105070 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 810505e:	f7fd ff8b 	bl	8102f78 <HAL_GetTick>
 8105062:	4602      	mov	r2, r0
 8105064:	68bb      	ldr	r3, [r7, #8]
 8105066:	1ad3      	subs	r3, r2, r3
 8105068:	2b02      	cmp	r3, #2
 810506a:	d901      	bls.n	8105070 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 810506c:	2303      	movs	r3, #3
 810506e:	e088      	b.n	8105182 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8105070:	4b46      	ldr	r3, [pc, #280]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105072:	681b      	ldr	r3, [r3, #0]
 8105074:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105078:	2b00      	cmp	r3, #0
 810507a:	d1f0      	bne.n	810505e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 810507c:	4b43      	ldr	r3, [pc, #268]	; (810518c <RCCEx_PLL3_Config+0x160>)
 810507e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105080:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8105084:	687b      	ldr	r3, [r7, #4]
 8105086:	681b      	ldr	r3, [r3, #0]
 8105088:	051b      	lsls	r3, r3, #20
 810508a:	4940      	ldr	r1, [pc, #256]	; (810518c <RCCEx_PLL3_Config+0x160>)
 810508c:	4313      	orrs	r3, r2
 810508e:	628b      	str	r3, [r1, #40]	; 0x28
 8105090:	687b      	ldr	r3, [r7, #4]
 8105092:	685b      	ldr	r3, [r3, #4]
 8105094:	3b01      	subs	r3, #1
 8105096:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810509a:	687b      	ldr	r3, [r7, #4]
 810509c:	689b      	ldr	r3, [r3, #8]
 810509e:	3b01      	subs	r3, #1
 81050a0:	025b      	lsls	r3, r3, #9
 81050a2:	b29b      	uxth	r3, r3
 81050a4:	431a      	orrs	r2, r3
 81050a6:	687b      	ldr	r3, [r7, #4]
 81050a8:	68db      	ldr	r3, [r3, #12]
 81050aa:	3b01      	subs	r3, #1
 81050ac:	041b      	lsls	r3, r3, #16
 81050ae:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81050b2:	431a      	orrs	r2, r3
 81050b4:	687b      	ldr	r3, [r7, #4]
 81050b6:	691b      	ldr	r3, [r3, #16]
 81050b8:	3b01      	subs	r3, #1
 81050ba:	061b      	lsls	r3, r3, #24
 81050bc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81050c0:	4932      	ldr	r1, [pc, #200]	; (810518c <RCCEx_PLL3_Config+0x160>)
 81050c2:	4313      	orrs	r3, r2
 81050c4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81050c6:	4b31      	ldr	r3, [pc, #196]	; (810518c <RCCEx_PLL3_Config+0x160>)
 81050c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81050ca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 81050ce:	687b      	ldr	r3, [r7, #4]
 81050d0:	695b      	ldr	r3, [r3, #20]
 81050d2:	492e      	ldr	r1, [pc, #184]	; (810518c <RCCEx_PLL3_Config+0x160>)
 81050d4:	4313      	orrs	r3, r2
 81050d6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81050d8:	4b2c      	ldr	r3, [pc, #176]	; (810518c <RCCEx_PLL3_Config+0x160>)
 81050da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81050dc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 81050e0:	687b      	ldr	r3, [r7, #4]
 81050e2:	699b      	ldr	r3, [r3, #24]
 81050e4:	4929      	ldr	r1, [pc, #164]	; (810518c <RCCEx_PLL3_Config+0x160>)
 81050e6:	4313      	orrs	r3, r2
 81050e8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 81050ea:	4b28      	ldr	r3, [pc, #160]	; (810518c <RCCEx_PLL3_Config+0x160>)
 81050ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81050ee:	4a27      	ldr	r2, [pc, #156]	; (810518c <RCCEx_PLL3_Config+0x160>)
 81050f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81050f4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81050f6:	4b25      	ldr	r3, [pc, #148]	; (810518c <RCCEx_PLL3_Config+0x160>)
 81050f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81050fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81050fe:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8105102:	687a      	ldr	r2, [r7, #4]
 8105104:	69d2      	ldr	r2, [r2, #28]
 8105106:	00d2      	lsls	r2, r2, #3
 8105108:	4920      	ldr	r1, [pc, #128]	; (810518c <RCCEx_PLL3_Config+0x160>)
 810510a:	4313      	orrs	r3, r2
 810510c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 810510e:	4b1f      	ldr	r3, [pc, #124]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105112:	4a1e      	ldr	r2, [pc, #120]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105114:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8105118:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 810511a:	683b      	ldr	r3, [r7, #0]
 810511c:	2b00      	cmp	r3, #0
 810511e:	d106      	bne.n	810512e <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8105120:	4b1a      	ldr	r3, [pc, #104]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105124:	4a19      	ldr	r2, [pc, #100]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105126:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 810512a:	62d3      	str	r3, [r2, #44]	; 0x2c
 810512c:	e00f      	b.n	810514e <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 810512e:	683b      	ldr	r3, [r7, #0]
 8105130:	2b01      	cmp	r3, #1
 8105132:	d106      	bne.n	8105142 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8105134:	4b15      	ldr	r3, [pc, #84]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105138:	4a14      	ldr	r2, [pc, #80]	; (810518c <RCCEx_PLL3_Config+0x160>)
 810513a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 810513e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105140:	e005      	b.n	810514e <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8105142:	4b12      	ldr	r3, [pc, #72]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105146:	4a11      	ldr	r2, [pc, #68]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105148:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 810514c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 810514e:	4b0f      	ldr	r3, [pc, #60]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105150:	681b      	ldr	r3, [r3, #0]
 8105152:	4a0e      	ldr	r2, [pc, #56]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8105158:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810515a:	f7fd ff0d 	bl	8102f78 <HAL_GetTick>
 810515e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105160:	e008      	b.n	8105174 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8105162:	f7fd ff09 	bl	8102f78 <HAL_GetTick>
 8105166:	4602      	mov	r2, r0
 8105168:	68bb      	ldr	r3, [r7, #8]
 810516a:	1ad3      	subs	r3, r2, r3
 810516c:	2b02      	cmp	r3, #2
 810516e:	d901      	bls.n	8105174 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8105170:	2303      	movs	r3, #3
 8105172:	e006      	b.n	8105182 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105174:	4b05      	ldr	r3, [pc, #20]	; (810518c <RCCEx_PLL3_Config+0x160>)
 8105176:	681b      	ldr	r3, [r3, #0]
 8105178:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810517c:	2b00      	cmp	r3, #0
 810517e:	d0f0      	beq.n	8105162 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8105180:	7bfb      	ldrb	r3, [r7, #15]
}
 8105182:	4618      	mov	r0, r3
 8105184:	3710      	adds	r7, #16
 8105186:	46bd      	mov	sp, r7
 8105188:	bd80      	pop	{r7, pc}
 810518a:	bf00      	nop
 810518c:	58024400 	.word	0x58024400

08105190 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8105190:	b580      	push	{r7, lr}
 8105192:	b084      	sub	sp, #16
 8105194:	af00      	add	r7, sp, #0
 8105196:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8105198:	687b      	ldr	r3, [r7, #4]
 810519a:	2b00      	cmp	r3, #0
 810519c:	d101      	bne.n	81051a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 810519e:	2301      	movs	r3, #1
 81051a0:	e0f1      	b.n	8105386 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81051a2:	687b      	ldr	r3, [r7, #4]
 81051a4:	2200      	movs	r2, #0
 81051a6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 81051a8:	687b      	ldr	r3, [r7, #4]
 81051aa:	681b      	ldr	r3, [r3, #0]
 81051ac:	4a78      	ldr	r2, [pc, #480]	; (8105390 <HAL_SPI_Init+0x200>)
 81051ae:	4293      	cmp	r3, r2
 81051b0:	d00f      	beq.n	81051d2 <HAL_SPI_Init+0x42>
 81051b2:	687b      	ldr	r3, [r7, #4]
 81051b4:	681b      	ldr	r3, [r3, #0]
 81051b6:	4a77      	ldr	r2, [pc, #476]	; (8105394 <HAL_SPI_Init+0x204>)
 81051b8:	4293      	cmp	r3, r2
 81051ba:	d00a      	beq.n	81051d2 <HAL_SPI_Init+0x42>
 81051bc:	687b      	ldr	r3, [r7, #4]
 81051be:	681b      	ldr	r3, [r3, #0]
 81051c0:	4a75      	ldr	r2, [pc, #468]	; (8105398 <HAL_SPI_Init+0x208>)
 81051c2:	4293      	cmp	r3, r2
 81051c4:	d005      	beq.n	81051d2 <HAL_SPI_Init+0x42>
 81051c6:	687b      	ldr	r3, [r7, #4]
 81051c8:	68db      	ldr	r3, [r3, #12]
 81051ca:	2b0f      	cmp	r3, #15
 81051cc:	d901      	bls.n	81051d2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 81051ce:	2301      	movs	r3, #1
 81051d0:	e0d9      	b.n	8105386 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 81051d2:	6878      	ldr	r0, [r7, #4]
 81051d4:	f001 f877 	bl	81062c6 <SPI_GetPacketSize>
 81051d8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81051da:	687b      	ldr	r3, [r7, #4]
 81051dc:	681b      	ldr	r3, [r3, #0]
 81051de:	4a6c      	ldr	r2, [pc, #432]	; (8105390 <HAL_SPI_Init+0x200>)
 81051e0:	4293      	cmp	r3, r2
 81051e2:	d00c      	beq.n	81051fe <HAL_SPI_Init+0x6e>
 81051e4:	687b      	ldr	r3, [r7, #4]
 81051e6:	681b      	ldr	r3, [r3, #0]
 81051e8:	4a6a      	ldr	r2, [pc, #424]	; (8105394 <HAL_SPI_Init+0x204>)
 81051ea:	4293      	cmp	r3, r2
 81051ec:	d007      	beq.n	81051fe <HAL_SPI_Init+0x6e>
 81051ee:	687b      	ldr	r3, [r7, #4]
 81051f0:	681b      	ldr	r3, [r3, #0]
 81051f2:	4a69      	ldr	r2, [pc, #420]	; (8105398 <HAL_SPI_Init+0x208>)
 81051f4:	4293      	cmp	r3, r2
 81051f6:	d002      	beq.n	81051fe <HAL_SPI_Init+0x6e>
 81051f8:	68fb      	ldr	r3, [r7, #12]
 81051fa:	2b08      	cmp	r3, #8
 81051fc:	d811      	bhi.n	8105222 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81051fe:	687b      	ldr	r3, [r7, #4]
 8105200:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8105202:	4a63      	ldr	r2, [pc, #396]	; (8105390 <HAL_SPI_Init+0x200>)
 8105204:	4293      	cmp	r3, r2
 8105206:	d009      	beq.n	810521c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8105208:	687b      	ldr	r3, [r7, #4]
 810520a:	681b      	ldr	r3, [r3, #0]
 810520c:	4a61      	ldr	r2, [pc, #388]	; (8105394 <HAL_SPI_Init+0x204>)
 810520e:	4293      	cmp	r3, r2
 8105210:	d004      	beq.n	810521c <HAL_SPI_Init+0x8c>
 8105212:	687b      	ldr	r3, [r7, #4]
 8105214:	681b      	ldr	r3, [r3, #0]
 8105216:	4a60      	ldr	r2, [pc, #384]	; (8105398 <HAL_SPI_Init+0x208>)
 8105218:	4293      	cmp	r3, r2
 810521a:	d104      	bne.n	8105226 <HAL_SPI_Init+0x96>
 810521c:	68fb      	ldr	r3, [r7, #12]
 810521e:	2b10      	cmp	r3, #16
 8105220:	d901      	bls.n	8105226 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8105222:	2301      	movs	r3, #1
 8105224:	e0af      	b.n	8105386 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8105226:	687b      	ldr	r3, [r7, #4]
 8105228:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810522c:	b2db      	uxtb	r3, r3
 810522e:	2b00      	cmp	r3, #0
 8105230:	d106      	bne.n	8105240 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8105232:	687b      	ldr	r3, [r7, #4]
 8105234:	2200      	movs	r2, #0
 8105236:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 810523a:	6878      	ldr	r0, [r7, #4]
 810523c:	f7fd fbe6 	bl	8102a0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8105240:	687b      	ldr	r3, [r7, #4]
 8105242:	2202      	movs	r2, #2
 8105244:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8105248:	687b      	ldr	r3, [r7, #4]
 810524a:	681b      	ldr	r3, [r3, #0]
 810524c:	681a      	ldr	r2, [r3, #0]
 810524e:	687b      	ldr	r3, [r7, #4]
 8105250:	681b      	ldr	r3, [r3, #0]
 8105252:	f022 0201 	bic.w	r2, r2, #1
 8105256:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8105258:	687b      	ldr	r3, [r7, #4]
 810525a:	681b      	ldr	r3, [r3, #0]
 810525c:	689b      	ldr	r3, [r3, #8]
 810525e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8105262:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8105264:	687b      	ldr	r3, [r7, #4]
 8105266:	699b      	ldr	r3, [r3, #24]
 8105268:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810526c:	d119      	bne.n	81052a2 <HAL_SPI_Init+0x112>
 810526e:	687b      	ldr	r3, [r7, #4]
 8105270:	685b      	ldr	r3, [r3, #4]
 8105272:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105276:	d103      	bne.n	8105280 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8105278:	687b      	ldr	r3, [r7, #4]
 810527a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 810527c:	2b00      	cmp	r3, #0
 810527e:	d008      	beq.n	8105292 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8105280:	687b      	ldr	r3, [r7, #4]
 8105282:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8105284:	2b00      	cmp	r3, #0
 8105286:	d10c      	bne.n	81052a2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8105288:	687b      	ldr	r3, [r7, #4]
 810528a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 810528c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105290:	d107      	bne.n	81052a2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8105292:	687b      	ldr	r3, [r7, #4]
 8105294:	681b      	ldr	r3, [r3, #0]
 8105296:	681a      	ldr	r2, [r3, #0]
 8105298:	687b      	ldr	r3, [r7, #4]
 810529a:	681b      	ldr	r3, [r3, #0]
 810529c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 81052a0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 81052a2:	687b      	ldr	r3, [r7, #4]
 81052a4:	69da      	ldr	r2, [r3, #28]
 81052a6:	687b      	ldr	r3, [r7, #4]
 81052a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81052aa:	431a      	orrs	r2, r3
 81052ac:	68bb      	ldr	r3, [r7, #8]
 81052ae:	431a      	orrs	r2, r3
 81052b0:	687b      	ldr	r3, [r7, #4]
 81052b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81052b4:	ea42 0103 	orr.w	r1, r2, r3
 81052b8:	687b      	ldr	r3, [r7, #4]
 81052ba:	68da      	ldr	r2, [r3, #12]
 81052bc:	687b      	ldr	r3, [r7, #4]
 81052be:	681b      	ldr	r3, [r3, #0]
 81052c0:	430a      	orrs	r2, r1
 81052c2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 81052c4:	687b      	ldr	r3, [r7, #4]
 81052c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81052c8:	687b      	ldr	r3, [r7, #4]
 81052ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81052cc:	431a      	orrs	r2, r3
 81052ce:	687b      	ldr	r3, [r7, #4]
 81052d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81052d2:	431a      	orrs	r2, r3
 81052d4:	687b      	ldr	r3, [r7, #4]
 81052d6:	699b      	ldr	r3, [r3, #24]
 81052d8:	431a      	orrs	r2, r3
 81052da:	687b      	ldr	r3, [r7, #4]
 81052dc:	691b      	ldr	r3, [r3, #16]
 81052de:	431a      	orrs	r2, r3
 81052e0:	687b      	ldr	r3, [r7, #4]
 81052e2:	695b      	ldr	r3, [r3, #20]
 81052e4:	431a      	orrs	r2, r3
 81052e6:	687b      	ldr	r3, [r7, #4]
 81052e8:	6a1b      	ldr	r3, [r3, #32]
 81052ea:	431a      	orrs	r2, r3
 81052ec:	687b      	ldr	r3, [r7, #4]
 81052ee:	685b      	ldr	r3, [r3, #4]
 81052f0:	431a      	orrs	r2, r3
 81052f2:	687b      	ldr	r3, [r7, #4]
 81052f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81052f6:	431a      	orrs	r2, r3
 81052f8:	687b      	ldr	r3, [r7, #4]
 81052fa:	689b      	ldr	r3, [r3, #8]
 81052fc:	431a      	orrs	r2, r3
 81052fe:	687b      	ldr	r3, [r7, #4]
 8105300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8105302:	ea42 0103 	orr.w	r1, r2, r3
 8105306:	687b      	ldr	r3, [r7, #4]
 8105308:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 810530a:	687b      	ldr	r3, [r7, #4]
 810530c:	681b      	ldr	r3, [r3, #0]
 810530e:	430a      	orrs	r2, r1
 8105310:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8105312:	687b      	ldr	r3, [r7, #4]
 8105314:	685b      	ldr	r3, [r3, #4]
 8105316:	2b00      	cmp	r3, #0
 8105318:	d113      	bne.n	8105342 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 810531a:	687b      	ldr	r3, [r7, #4]
 810531c:	681b      	ldr	r3, [r3, #0]
 810531e:	689b      	ldr	r3, [r3, #8]
 8105320:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8105324:	687b      	ldr	r3, [r7, #4]
 8105326:	681b      	ldr	r3, [r3, #0]
 8105328:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810532c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 810532e:	687b      	ldr	r3, [r7, #4]
 8105330:	681b      	ldr	r3, [r3, #0]
 8105332:	689b      	ldr	r3, [r3, #8]
 8105334:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8105338:	687b      	ldr	r3, [r7, #4]
 810533a:	681b      	ldr	r3, [r3, #0]
 810533c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8105340:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8105342:	687b      	ldr	r3, [r7, #4]
 8105344:	681b      	ldr	r3, [r3, #0]
 8105346:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8105348:	687b      	ldr	r3, [r7, #4]
 810534a:	681b      	ldr	r3, [r3, #0]
 810534c:	f022 0201 	bic.w	r2, r2, #1
 8105350:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8105352:	687b      	ldr	r3, [r7, #4]
 8105354:	685b      	ldr	r3, [r3, #4]
 8105356:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810535a:	2b00      	cmp	r3, #0
 810535c:	d00a      	beq.n	8105374 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 810535e:	687b      	ldr	r3, [r7, #4]
 8105360:	681b      	ldr	r3, [r3, #0]
 8105362:	68db      	ldr	r3, [r3, #12]
 8105364:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8105368:	687b      	ldr	r3, [r7, #4]
 810536a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810536c:	687b      	ldr	r3, [r7, #4]
 810536e:	681b      	ldr	r3, [r3, #0]
 8105370:	430a      	orrs	r2, r1
 8105372:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8105374:	687b      	ldr	r3, [r7, #4]
 8105376:	2200      	movs	r2, #0
 8105378:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 810537c:	687b      	ldr	r3, [r7, #4]
 810537e:	2201      	movs	r2, #1
 8105380:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8105384:	2300      	movs	r3, #0
}
 8105386:	4618      	mov	r0, r3
 8105388:	3710      	adds	r7, #16
 810538a:	46bd      	mov	sp, r7
 810538c:	bd80      	pop	{r7, pc}
 810538e:	bf00      	nop
 8105390:	40013000 	.word	0x40013000
 8105394:	40003800 	.word	0x40003800
 8105398:	40003c00 	.word	0x40003c00

0810539c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810539c:	b580      	push	{r7, lr}
 810539e:	b08a      	sub	sp, #40	; 0x28
 81053a0:	af02      	add	r7, sp, #8
 81053a2:	60f8      	str	r0, [r7, #12]
 81053a4:	60b9      	str	r1, [r7, #8]
 81053a6:	603b      	str	r3, [r7, #0]
 81053a8:	4613      	mov	r3, r2
 81053aa:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 81053ac:	68fb      	ldr	r3, [r7, #12]
 81053ae:	681b      	ldr	r3, [r3, #0]
 81053b0:	3320      	adds	r3, #32
 81053b2:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 81053b4:	2300      	movs	r3, #0
 81053b6:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 81053b8:	68fb      	ldr	r3, [r7, #12]
 81053ba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81053be:	2b01      	cmp	r3, #1
 81053c0:	d101      	bne.n	81053c6 <HAL_SPI_Transmit+0x2a>
 81053c2:	2302      	movs	r3, #2
 81053c4:	e1d4      	b.n	8105770 <HAL_SPI_Transmit+0x3d4>
 81053c6:	68fb      	ldr	r3, [r7, #12]
 81053c8:	2201      	movs	r2, #1
 81053ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 81053ce:	f7fd fdd3 	bl	8102f78 <HAL_GetTick>
 81053d2:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 81053d4:	68fb      	ldr	r3, [r7, #12]
 81053d6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81053da:	b2db      	uxtb	r3, r3
 81053dc:	2b01      	cmp	r3, #1
 81053de:	d007      	beq.n	81053f0 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 81053e0:	2302      	movs	r3, #2
 81053e2:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 81053e4:	68fb      	ldr	r3, [r7, #12]
 81053e6:	2200      	movs	r2, #0
 81053e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 81053ec:	7efb      	ldrb	r3, [r7, #27]
 81053ee:	e1bf      	b.n	8105770 <HAL_SPI_Transmit+0x3d4>
  }

  if ((pData == NULL) || (Size == 0UL))
 81053f0:	68bb      	ldr	r3, [r7, #8]
 81053f2:	2b00      	cmp	r3, #0
 81053f4:	d002      	beq.n	81053fc <HAL_SPI_Transmit+0x60>
 81053f6:	88fb      	ldrh	r3, [r7, #6]
 81053f8:	2b00      	cmp	r3, #0
 81053fa:	d107      	bne.n	810540c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 81053fc:	2301      	movs	r3, #1
 81053fe:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8105400:	68fb      	ldr	r3, [r7, #12]
 8105402:	2200      	movs	r2, #0
 8105404:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8105408:	7efb      	ldrb	r3, [r7, #27]
 810540a:	e1b1      	b.n	8105770 <HAL_SPI_Transmit+0x3d4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 810540c:	68fb      	ldr	r3, [r7, #12]
 810540e:	2203      	movs	r2, #3
 8105410:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8105414:	68fb      	ldr	r3, [r7, #12]
 8105416:	2200      	movs	r2, #0
 8105418:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 810541c:	68fb      	ldr	r3, [r7, #12]
 810541e:	68ba      	ldr	r2, [r7, #8]
 8105420:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8105422:	68fb      	ldr	r3, [r7, #12]
 8105424:	88fa      	ldrh	r2, [r7, #6]
 8105426:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 810542a:	68fb      	ldr	r3, [r7, #12]
 810542c:	88fa      	ldrh	r2, [r7, #6]
 810542e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8105432:	68fb      	ldr	r3, [r7, #12]
 8105434:	2200      	movs	r2, #0
 8105436:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8105438:	68fb      	ldr	r3, [r7, #12]
 810543a:	2200      	movs	r2, #0
 810543c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8105440:	68fb      	ldr	r3, [r7, #12]
 8105442:	2200      	movs	r2, #0
 8105444:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8105448:	68fb      	ldr	r3, [r7, #12]
 810544a:	2200      	movs	r2, #0
 810544c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 810544e:	68fb      	ldr	r3, [r7, #12]
 8105450:	2200      	movs	r2, #0
 8105452:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8105454:	68fb      	ldr	r3, [r7, #12]
 8105456:	689b      	ldr	r3, [r3, #8]
 8105458:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 810545c:	d107      	bne.n	810546e <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 810545e:	68fb      	ldr	r3, [r7, #12]
 8105460:	681b      	ldr	r3, [r3, #0]
 8105462:	681a      	ldr	r2, [r3, #0]
 8105464:	68fb      	ldr	r3, [r7, #12]
 8105466:	681b      	ldr	r3, [r3, #0]
 8105468:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810546c:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 810546e:	68fb      	ldr	r3, [r7, #12]
 8105470:	681b      	ldr	r3, [r3, #0]
 8105472:	685b      	ldr	r3, [r3, #4]
 8105474:	0c1b      	lsrs	r3, r3, #16
 8105476:	041b      	lsls	r3, r3, #16
 8105478:	88f9      	ldrh	r1, [r7, #6]
 810547a:	68fa      	ldr	r2, [r7, #12]
 810547c:	6812      	ldr	r2, [r2, #0]
 810547e:	430b      	orrs	r3, r1
 8105480:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8105482:	68fb      	ldr	r3, [r7, #12]
 8105484:	681b      	ldr	r3, [r3, #0]
 8105486:	681a      	ldr	r2, [r3, #0]
 8105488:	68fb      	ldr	r3, [r7, #12]
 810548a:	681b      	ldr	r3, [r3, #0]
 810548c:	f042 0201 	orr.w	r2, r2, #1
 8105490:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8105492:	68fb      	ldr	r3, [r7, #12]
 8105494:	685b      	ldr	r3, [r3, #4]
 8105496:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810549a:	d107      	bne.n	81054ac <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 810549c:	68fb      	ldr	r3, [r7, #12]
 810549e:	681b      	ldr	r3, [r3, #0]
 81054a0:	681a      	ldr	r2, [r3, #0]
 81054a2:	68fb      	ldr	r3, [r7, #12]
 81054a4:	681b      	ldr	r3, [r3, #0]
 81054a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81054aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 81054ac:	68fb      	ldr	r3, [r7, #12]
 81054ae:	68db      	ldr	r3, [r3, #12]
 81054b0:	2b0f      	cmp	r3, #15
 81054b2:	d947      	bls.n	8105544 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 81054b4:	e03f      	b.n	8105536 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 81054b6:	68fb      	ldr	r3, [r7, #12]
 81054b8:	681b      	ldr	r3, [r3, #0]
 81054ba:	695b      	ldr	r3, [r3, #20]
 81054bc:	f003 0302 	and.w	r3, r3, #2
 81054c0:	2b02      	cmp	r3, #2
 81054c2:	d114      	bne.n	81054ee <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 81054c4:	68fb      	ldr	r3, [r7, #12]
 81054c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81054c8:	68fb      	ldr	r3, [r7, #12]
 81054ca:	681b      	ldr	r3, [r3, #0]
 81054cc:	6812      	ldr	r2, [r2, #0]
 81054ce:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 81054d0:	68fb      	ldr	r3, [r7, #12]
 81054d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81054d4:	1d1a      	adds	r2, r3, #4
 81054d6:	68fb      	ldr	r3, [r7, #12]
 81054d8:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 81054da:	68fb      	ldr	r3, [r7, #12]
 81054dc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81054e0:	b29b      	uxth	r3, r3
 81054e2:	3b01      	subs	r3, #1
 81054e4:	b29a      	uxth	r2, r3
 81054e6:	68fb      	ldr	r3, [r7, #12]
 81054e8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 81054ec:	e023      	b.n	8105536 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81054ee:	f7fd fd43 	bl	8102f78 <HAL_GetTick>
 81054f2:	4602      	mov	r2, r0
 81054f4:	697b      	ldr	r3, [r7, #20]
 81054f6:	1ad3      	subs	r3, r2, r3
 81054f8:	683a      	ldr	r2, [r7, #0]
 81054fa:	429a      	cmp	r2, r3
 81054fc:	d803      	bhi.n	8105506 <HAL_SPI_Transmit+0x16a>
 81054fe:	683b      	ldr	r3, [r7, #0]
 8105500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105504:	d102      	bne.n	810550c <HAL_SPI_Transmit+0x170>
 8105506:	683b      	ldr	r3, [r7, #0]
 8105508:	2b00      	cmp	r3, #0
 810550a:	d114      	bne.n	8105536 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 810550c:	68f8      	ldr	r0, [r7, #12]
 810550e:	f000 fe0c 	bl	810612a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8105512:	68fb      	ldr	r3, [r7, #12]
 8105514:	2200      	movs	r2, #0
 8105516:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810551a:	68fb      	ldr	r3, [r7, #12]
 810551c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105520:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8105524:	68fb      	ldr	r3, [r7, #12]
 8105526:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 810552a:	68fb      	ldr	r3, [r7, #12]
 810552c:	2201      	movs	r2, #1
 810552e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8105532:	2303      	movs	r3, #3
 8105534:	e11c      	b.n	8105770 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8105536:	68fb      	ldr	r3, [r7, #12]
 8105538:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810553c:	b29b      	uxth	r3, r3
 810553e:	2b00      	cmp	r3, #0
 8105540:	d1b9      	bne.n	81054b6 <HAL_SPI_Transmit+0x11a>
 8105542:	e0ef      	b.n	8105724 <HAL_SPI_Transmit+0x388>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8105544:	68fb      	ldr	r3, [r7, #12]
 8105546:	68db      	ldr	r3, [r3, #12]
 8105548:	2b07      	cmp	r3, #7
 810554a:	f240 80e4 	bls.w	8105716 <HAL_SPI_Transmit+0x37a>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 810554e:	e05d      	b.n	810560c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8105550:	68fb      	ldr	r3, [r7, #12]
 8105552:	681b      	ldr	r3, [r3, #0]
 8105554:	695b      	ldr	r3, [r3, #20]
 8105556:	f003 0302 	and.w	r3, r3, #2
 810555a:	2b02      	cmp	r3, #2
 810555c:	d132      	bne.n	81055c4 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 810555e:	68fb      	ldr	r3, [r7, #12]
 8105560:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105564:	b29b      	uxth	r3, r3
 8105566:	2b01      	cmp	r3, #1
 8105568:	d918      	bls.n	810559c <HAL_SPI_Transmit+0x200>
 810556a:	68fb      	ldr	r3, [r7, #12]
 810556c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810556e:	2b00      	cmp	r3, #0
 8105570:	d014      	beq.n	810559c <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8105572:	68fb      	ldr	r3, [r7, #12]
 8105574:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8105576:	68fb      	ldr	r3, [r7, #12]
 8105578:	681b      	ldr	r3, [r3, #0]
 810557a:	6812      	ldr	r2, [r2, #0]
 810557c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 810557e:	68fb      	ldr	r3, [r7, #12]
 8105580:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105582:	1d1a      	adds	r2, r3, #4
 8105584:	68fb      	ldr	r3, [r7, #12]
 8105586:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8105588:	68fb      	ldr	r3, [r7, #12]
 810558a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810558e:	b29b      	uxth	r3, r3
 8105590:	3b02      	subs	r3, #2
 8105592:	b29a      	uxth	r2, r3
 8105594:	68fb      	ldr	r3, [r7, #12]
 8105596:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 810559a:	e037      	b.n	810560c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 810559c:	68fb      	ldr	r3, [r7, #12]
 810559e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81055a0:	881a      	ldrh	r2, [r3, #0]
 81055a2:	69fb      	ldr	r3, [r7, #28]
 81055a4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 81055a6:	68fb      	ldr	r3, [r7, #12]
 81055a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81055aa:	1c9a      	adds	r2, r3, #2
 81055ac:	68fb      	ldr	r3, [r7, #12]
 81055ae:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 81055b0:	68fb      	ldr	r3, [r7, #12]
 81055b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81055b6:	b29b      	uxth	r3, r3
 81055b8:	3b01      	subs	r3, #1
 81055ba:	b29a      	uxth	r2, r3
 81055bc:	68fb      	ldr	r3, [r7, #12]
 81055be:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 81055c2:	e023      	b.n	810560c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81055c4:	f7fd fcd8 	bl	8102f78 <HAL_GetTick>
 81055c8:	4602      	mov	r2, r0
 81055ca:	697b      	ldr	r3, [r7, #20]
 81055cc:	1ad3      	subs	r3, r2, r3
 81055ce:	683a      	ldr	r2, [r7, #0]
 81055d0:	429a      	cmp	r2, r3
 81055d2:	d803      	bhi.n	81055dc <HAL_SPI_Transmit+0x240>
 81055d4:	683b      	ldr	r3, [r7, #0]
 81055d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 81055da:	d102      	bne.n	81055e2 <HAL_SPI_Transmit+0x246>
 81055dc:	683b      	ldr	r3, [r7, #0]
 81055de:	2b00      	cmp	r3, #0
 81055e0:	d114      	bne.n	810560c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 81055e2:	68f8      	ldr	r0, [r7, #12]
 81055e4:	f000 fda1 	bl	810612a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 81055e8:	68fb      	ldr	r3, [r7, #12]
 81055ea:	2200      	movs	r2, #0
 81055ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81055f0:	68fb      	ldr	r3, [r7, #12]
 81055f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81055f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81055fa:	68fb      	ldr	r3, [r7, #12]
 81055fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8105600:	68fb      	ldr	r3, [r7, #12]
 8105602:	2201      	movs	r2, #1
 8105604:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8105608:	2303      	movs	r3, #3
 810560a:	e0b1      	b.n	8105770 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 810560c:	68fb      	ldr	r3, [r7, #12]
 810560e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105612:	b29b      	uxth	r3, r3
 8105614:	2b00      	cmp	r3, #0
 8105616:	d19b      	bne.n	8105550 <HAL_SPI_Transmit+0x1b4>
 8105618:	e084      	b.n	8105724 <HAL_SPI_Transmit+0x388>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 810561a:	68fb      	ldr	r3, [r7, #12]
 810561c:	681b      	ldr	r3, [r3, #0]
 810561e:	695b      	ldr	r3, [r3, #20]
 8105620:	f003 0302 	and.w	r3, r3, #2
 8105624:	2b02      	cmp	r3, #2
 8105626:	d152      	bne.n	81056ce <HAL_SPI_Transmit+0x332>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8105628:	68fb      	ldr	r3, [r7, #12]
 810562a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810562e:	b29b      	uxth	r3, r3
 8105630:	2b03      	cmp	r3, #3
 8105632:	d918      	bls.n	8105666 <HAL_SPI_Transmit+0x2ca>
 8105634:	68fb      	ldr	r3, [r7, #12]
 8105636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105638:	2b40      	cmp	r3, #64	; 0x40
 810563a:	d914      	bls.n	8105666 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 810563c:	68fb      	ldr	r3, [r7, #12]
 810563e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8105640:	68fb      	ldr	r3, [r7, #12]
 8105642:	681b      	ldr	r3, [r3, #0]
 8105644:	6812      	ldr	r2, [r2, #0]
 8105646:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8105648:	68fb      	ldr	r3, [r7, #12]
 810564a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810564c:	1d1a      	adds	r2, r3, #4
 810564e:	68fb      	ldr	r3, [r7, #12]
 8105650:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8105652:	68fb      	ldr	r3, [r7, #12]
 8105654:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105658:	b29b      	uxth	r3, r3
 810565a:	3b04      	subs	r3, #4
 810565c:	b29a      	uxth	r2, r3
 810565e:	68fb      	ldr	r3, [r7, #12]
 8105660:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8105664:	e057      	b.n	8105716 <HAL_SPI_Transmit+0x37a>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8105666:	68fb      	ldr	r3, [r7, #12]
 8105668:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810566c:	b29b      	uxth	r3, r3
 810566e:	2b01      	cmp	r3, #1
 8105670:	d917      	bls.n	81056a2 <HAL_SPI_Transmit+0x306>
 8105672:	68fb      	ldr	r3, [r7, #12]
 8105674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105676:	2b00      	cmp	r3, #0
 8105678:	d013      	beq.n	81056a2 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 810567a:	68fb      	ldr	r3, [r7, #12]
 810567c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810567e:	881a      	ldrh	r2, [r3, #0]
 8105680:	69fb      	ldr	r3, [r7, #28]
 8105682:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8105684:	68fb      	ldr	r3, [r7, #12]
 8105686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105688:	1c9a      	adds	r2, r3, #2
 810568a:	68fb      	ldr	r3, [r7, #12]
 810568c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 810568e:	68fb      	ldr	r3, [r7, #12]
 8105690:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105694:	b29b      	uxth	r3, r3
 8105696:	3b02      	subs	r3, #2
 8105698:	b29a      	uxth	r2, r3
 810569a:	68fb      	ldr	r3, [r7, #12]
 810569c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 81056a0:	e039      	b.n	8105716 <HAL_SPI_Transmit+0x37a>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 81056a2:	68fb      	ldr	r3, [r7, #12]
 81056a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81056a6:	68fb      	ldr	r3, [r7, #12]
 81056a8:	681b      	ldr	r3, [r3, #0]
 81056aa:	3320      	adds	r3, #32
 81056ac:	7812      	ldrb	r2, [r2, #0]
 81056ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 81056b0:	68fb      	ldr	r3, [r7, #12]
 81056b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81056b4:	1c5a      	adds	r2, r3, #1
 81056b6:	68fb      	ldr	r3, [r7, #12]
 81056b8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 81056ba:	68fb      	ldr	r3, [r7, #12]
 81056bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81056c0:	b29b      	uxth	r3, r3
 81056c2:	3b01      	subs	r3, #1
 81056c4:	b29a      	uxth	r2, r3
 81056c6:	68fb      	ldr	r3, [r7, #12]
 81056c8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 81056cc:	e023      	b.n	8105716 <HAL_SPI_Transmit+0x37a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81056ce:	f7fd fc53 	bl	8102f78 <HAL_GetTick>
 81056d2:	4602      	mov	r2, r0
 81056d4:	697b      	ldr	r3, [r7, #20]
 81056d6:	1ad3      	subs	r3, r2, r3
 81056d8:	683a      	ldr	r2, [r7, #0]
 81056da:	429a      	cmp	r2, r3
 81056dc:	d803      	bhi.n	81056e6 <HAL_SPI_Transmit+0x34a>
 81056de:	683b      	ldr	r3, [r7, #0]
 81056e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81056e4:	d102      	bne.n	81056ec <HAL_SPI_Transmit+0x350>
 81056e6:	683b      	ldr	r3, [r7, #0]
 81056e8:	2b00      	cmp	r3, #0
 81056ea:	d114      	bne.n	8105716 <HAL_SPI_Transmit+0x37a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 81056ec:	68f8      	ldr	r0, [r7, #12]
 81056ee:	f000 fd1c 	bl	810612a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 81056f2:	68fb      	ldr	r3, [r7, #12]
 81056f4:	2200      	movs	r2, #0
 81056f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81056fa:	68fb      	ldr	r3, [r7, #12]
 81056fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105700:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8105704:	68fb      	ldr	r3, [r7, #12]
 8105706:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 810570a:	68fb      	ldr	r3, [r7, #12]
 810570c:	2201      	movs	r2, #1
 810570e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8105712:	2303      	movs	r3, #3
 8105714:	e02c      	b.n	8105770 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8105716:	68fb      	ldr	r3, [r7, #12]
 8105718:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810571c:	b29b      	uxth	r3, r3
 810571e:	2b00      	cmp	r3, #0
 8105720:	f47f af7b 	bne.w	810561a <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8105724:	683b      	ldr	r3, [r7, #0]
 8105726:	9300      	str	r3, [sp, #0]
 8105728:	697b      	ldr	r3, [r7, #20]
 810572a:	2200      	movs	r2, #0
 810572c:	2108      	movs	r1, #8
 810572e:	68f8      	ldr	r0, [r7, #12]
 8105730:	f000 fd9b 	bl	810626a <SPI_WaitOnFlagUntilTimeout>
 8105734:	4603      	mov	r3, r0
 8105736:	2b00      	cmp	r3, #0
 8105738:	d007      	beq.n	810574a <HAL_SPI_Transmit+0x3ae>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 810573a:	68fb      	ldr	r3, [r7, #12]
 810573c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105740:	f043 0220 	orr.w	r2, r3, #32
 8105744:	68fb      	ldr	r3, [r7, #12]
 8105746:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 810574a:	68f8      	ldr	r0, [r7, #12]
 810574c:	f000 fced 	bl	810612a <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8105750:	68fb      	ldr	r3, [r7, #12]
 8105752:	2200      	movs	r2, #0
 8105754:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8105758:	68fb      	ldr	r3, [r7, #12]
 810575a:	2201      	movs	r2, #1
 810575c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8105760:	68fb      	ldr	r3, [r7, #12]
 8105762:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105766:	2b00      	cmp	r3, #0
 8105768:	d001      	beq.n	810576e <HAL_SPI_Transmit+0x3d2>
  {
    return HAL_ERROR;
 810576a:	2301      	movs	r3, #1
 810576c:	e000      	b.n	8105770 <HAL_SPI_Transmit+0x3d4>
  }
  return errorcode;
 810576e:	7efb      	ldrb	r3, [r7, #27]
}
 8105770:	4618      	mov	r0, r3
 8105772:	3720      	adds	r7, #32
 8105774:	46bd      	mov	sp, r7
 8105776:	bd80      	pop	{r7, pc}

08105778 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8105778:	b580      	push	{r7, lr}
 810577a:	b08a      	sub	sp, #40	; 0x28
 810577c:	af02      	add	r7, sp, #8
 810577e:	60f8      	str	r0, [r7, #12]
 8105780:	60b9      	str	r1, [r7, #8]
 8105782:	603b      	str	r3, [r7, #0]
 8105784:	4613      	mov	r3, r2
 8105786:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8105788:	2300      	movs	r3, #0
 810578a:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 810578c:	68fb      	ldr	r3, [r7, #12]
 810578e:	681b      	ldr	r3, [r3, #0]
 8105790:	3330      	adds	r3, #48	; 0x30
 8105792:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8105794:	68fb      	ldr	r3, [r7, #12]
 8105796:	685b      	ldr	r3, [r3, #4]
 8105798:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810579c:	d112      	bne.n	81057c4 <HAL_SPI_Receive+0x4c>
 810579e:	68fb      	ldr	r3, [r7, #12]
 81057a0:	689b      	ldr	r3, [r3, #8]
 81057a2:	2b00      	cmp	r3, #0
 81057a4:	d10e      	bne.n	81057c4 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 81057a6:	68fb      	ldr	r3, [r7, #12]
 81057a8:	2204      	movs	r2, #4
 81057aa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 81057ae:	88fa      	ldrh	r2, [r7, #6]
 81057b0:	683b      	ldr	r3, [r7, #0]
 81057b2:	9300      	str	r3, [sp, #0]
 81057b4:	4613      	mov	r3, r2
 81057b6:	68ba      	ldr	r2, [r7, #8]
 81057b8:	68b9      	ldr	r1, [r7, #8]
 81057ba:	68f8      	ldr	r0, [r7, #12]
 81057bc:	f000 f9cc 	bl	8105b58 <HAL_SPI_TransmitReceive>
 81057c0:	4603      	mov	r3, r0
 81057c2:	e1c5      	b.n	8105b50 <HAL_SPI_Receive+0x3d8>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 81057c4:	68fb      	ldr	r3, [r7, #12]
 81057c6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81057ca:	2b01      	cmp	r3, #1
 81057cc:	d101      	bne.n	81057d2 <HAL_SPI_Receive+0x5a>
 81057ce:	2302      	movs	r3, #2
 81057d0:	e1be      	b.n	8105b50 <HAL_SPI_Receive+0x3d8>
 81057d2:	68fb      	ldr	r3, [r7, #12]
 81057d4:	2201      	movs	r2, #1
 81057d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 81057da:	f7fd fbcd 	bl	8102f78 <HAL_GetTick>
 81057de:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 81057e0:	68fb      	ldr	r3, [r7, #12]
 81057e2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81057e6:	b2db      	uxtb	r3, r3
 81057e8:	2b01      	cmp	r3, #1
 81057ea:	d007      	beq.n	81057fc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 81057ec:	2302      	movs	r3, #2
 81057ee:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 81057f0:	68fb      	ldr	r3, [r7, #12]
 81057f2:	2200      	movs	r2, #0
 81057f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 81057f8:	7ffb      	ldrb	r3, [r7, #31]
 81057fa:	e1a9      	b.n	8105b50 <HAL_SPI_Receive+0x3d8>
  }

  if ((pData == NULL) || (Size == 0UL))
 81057fc:	68bb      	ldr	r3, [r7, #8]
 81057fe:	2b00      	cmp	r3, #0
 8105800:	d002      	beq.n	8105808 <HAL_SPI_Receive+0x90>
 8105802:	88fb      	ldrh	r3, [r7, #6]
 8105804:	2b00      	cmp	r3, #0
 8105806:	d107      	bne.n	8105818 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 8105808:	2301      	movs	r3, #1
 810580a:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 810580c:	68fb      	ldr	r3, [r7, #12]
 810580e:	2200      	movs	r2, #0
 8105810:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8105814:	7ffb      	ldrb	r3, [r7, #31]
 8105816:	e19b      	b.n	8105b50 <HAL_SPI_Receive+0x3d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8105818:	68fb      	ldr	r3, [r7, #12]
 810581a:	2204      	movs	r2, #4
 810581c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8105820:	68fb      	ldr	r3, [r7, #12]
 8105822:	2200      	movs	r2, #0
 8105824:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8105828:	68fb      	ldr	r3, [r7, #12]
 810582a:	68ba      	ldr	r2, [r7, #8]
 810582c:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 810582e:	68fb      	ldr	r3, [r7, #12]
 8105830:	88fa      	ldrh	r2, [r7, #6]
 8105832:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8105836:	68fb      	ldr	r3, [r7, #12]
 8105838:	88fa      	ldrh	r2, [r7, #6]
 810583a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 810583e:	68fb      	ldr	r3, [r7, #12]
 8105840:	2200      	movs	r2, #0
 8105842:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8105844:	68fb      	ldr	r3, [r7, #12]
 8105846:	2200      	movs	r2, #0
 8105848:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 810584c:	68fb      	ldr	r3, [r7, #12]
 810584e:	2200      	movs	r2, #0
 8105850:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 8105854:	68fb      	ldr	r3, [r7, #12]
 8105856:	2200      	movs	r2, #0
 8105858:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 810585a:	68fb      	ldr	r3, [r7, #12]
 810585c:	2200      	movs	r2, #0
 810585e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8105860:	68fb      	ldr	r3, [r7, #12]
 8105862:	689b      	ldr	r3, [r3, #8]
 8105864:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8105868:	d107      	bne.n	810587a <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 810586a:	68fb      	ldr	r3, [r7, #12]
 810586c:	681b      	ldr	r3, [r3, #0]
 810586e:	681a      	ldr	r2, [r3, #0]
 8105870:	68fb      	ldr	r3, [r7, #12]
 8105872:	681b      	ldr	r3, [r3, #0]
 8105874:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8105878:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 810587a:	68fb      	ldr	r3, [r7, #12]
 810587c:	681b      	ldr	r3, [r3, #0]
 810587e:	685b      	ldr	r3, [r3, #4]
 8105880:	0c1b      	lsrs	r3, r3, #16
 8105882:	041b      	lsls	r3, r3, #16
 8105884:	88f9      	ldrh	r1, [r7, #6]
 8105886:	68fa      	ldr	r2, [r7, #12]
 8105888:	6812      	ldr	r2, [r2, #0]
 810588a:	430b      	orrs	r3, r1
 810588c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 810588e:	68fb      	ldr	r3, [r7, #12]
 8105890:	681b      	ldr	r3, [r3, #0]
 8105892:	681a      	ldr	r2, [r3, #0]
 8105894:	68fb      	ldr	r3, [r7, #12]
 8105896:	681b      	ldr	r3, [r3, #0]
 8105898:	f042 0201 	orr.w	r2, r2, #1
 810589c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 810589e:	68fb      	ldr	r3, [r7, #12]
 81058a0:	685b      	ldr	r3, [r3, #4]
 81058a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81058a6:	d107      	bne.n	81058b8 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 81058a8:	68fb      	ldr	r3, [r7, #12]
 81058aa:	681b      	ldr	r3, [r3, #0]
 81058ac:	681a      	ldr	r2, [r3, #0]
 81058ae:	68fb      	ldr	r3, [r7, #12]
 81058b0:	681b      	ldr	r3, [r3, #0]
 81058b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81058b6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 81058b8:	68fb      	ldr	r3, [r7, #12]
 81058ba:	68db      	ldr	r3, [r3, #12]
 81058bc:	2b0f      	cmp	r3, #15
 81058be:	d948      	bls.n	8105952 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 81058c0:	e040      	b.n	8105944 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 81058c2:	68fb      	ldr	r3, [r7, #12]
 81058c4:	681b      	ldr	r3, [r3, #0]
 81058c6:	695a      	ldr	r2, [r3, #20]
 81058c8:	f248 0308 	movw	r3, #32776	; 0x8008
 81058cc:	4013      	ands	r3, r2
 81058ce:	2b00      	cmp	r3, #0
 81058d0:	d014      	beq.n	81058fc <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 81058d2:	68fb      	ldr	r3, [r7, #12]
 81058d4:	681a      	ldr	r2, [r3, #0]
 81058d6:	68fb      	ldr	r3, [r7, #12]
 81058d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81058da:	6b12      	ldr	r2, [r2, #48]	; 0x30
 81058dc:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 81058de:	68fb      	ldr	r3, [r7, #12]
 81058e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81058e2:	1d1a      	adds	r2, r3, #4
 81058e4:	68fb      	ldr	r3, [r7, #12]
 81058e6:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 81058e8:	68fb      	ldr	r3, [r7, #12]
 81058ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81058ee:	b29b      	uxth	r3, r3
 81058f0:	3b01      	subs	r3, #1
 81058f2:	b29a      	uxth	r2, r3
 81058f4:	68fb      	ldr	r3, [r7, #12]
 81058f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 81058fa:	e023      	b.n	8105944 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81058fc:	f7fd fb3c 	bl	8102f78 <HAL_GetTick>
 8105900:	4602      	mov	r2, r0
 8105902:	697b      	ldr	r3, [r7, #20]
 8105904:	1ad3      	subs	r3, r2, r3
 8105906:	683a      	ldr	r2, [r7, #0]
 8105908:	429a      	cmp	r2, r3
 810590a:	d803      	bhi.n	8105914 <HAL_SPI_Receive+0x19c>
 810590c:	683b      	ldr	r3, [r7, #0]
 810590e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105912:	d102      	bne.n	810591a <HAL_SPI_Receive+0x1a2>
 8105914:	683b      	ldr	r3, [r7, #0]
 8105916:	2b00      	cmp	r3, #0
 8105918:	d114      	bne.n	8105944 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 810591a:	68f8      	ldr	r0, [r7, #12]
 810591c:	f000 fc05 	bl	810612a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8105920:	68fb      	ldr	r3, [r7, #12]
 8105922:	2200      	movs	r2, #0
 8105924:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8105928:	68fb      	ldr	r3, [r7, #12]
 810592a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810592e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8105932:	68fb      	ldr	r3, [r7, #12]
 8105934:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8105938:	68fb      	ldr	r3, [r7, #12]
 810593a:	2201      	movs	r2, #1
 810593c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8105940:	2303      	movs	r3, #3
 8105942:	e105      	b.n	8105b50 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8105944:	68fb      	ldr	r3, [r7, #12]
 8105946:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810594a:	b29b      	uxth	r3, r3
 810594c:	2b00      	cmp	r3, #0
 810594e:	d1b8      	bne.n	81058c2 <HAL_SPI_Receive+0x14a>
 8105950:	e0eb      	b.n	8105b2a <HAL_SPI_Receive+0x3b2>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8105952:	68fb      	ldr	r3, [r7, #12]
 8105954:	68db      	ldr	r3, [r3, #12]
 8105956:	2b07      	cmp	r3, #7
 8105958:	f240 80e0 	bls.w	8105b1c <HAL_SPI_Receive+0x3a4>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 810595c:	e05b      	b.n	8105a16 <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 810595e:	68fb      	ldr	r3, [r7, #12]
 8105960:	681b      	ldr	r3, [r3, #0]
 8105962:	695b      	ldr	r3, [r3, #20]
 8105964:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8105968:	2b00      	cmp	r3, #0
 810596a:	d030      	beq.n	81059ce <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 810596c:	68fb      	ldr	r3, [r7, #12]
 810596e:	681b      	ldr	r3, [r3, #0]
 8105970:	695b      	ldr	r3, [r3, #20]
 8105972:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8105976:	2b00      	cmp	r3, #0
 8105978:	d014      	beq.n	81059a4 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810597a:	68fb      	ldr	r3, [r7, #12]
 810597c:	681a      	ldr	r2, [r3, #0]
 810597e:	68fb      	ldr	r3, [r7, #12]
 8105980:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105982:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8105984:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8105986:	68fb      	ldr	r3, [r7, #12]
 8105988:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810598a:	1d1a      	adds	r2, r3, #4
 810598c:	68fb      	ldr	r3, [r7, #12]
 810598e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8105990:	68fb      	ldr	r3, [r7, #12]
 8105992:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105996:	b29b      	uxth	r3, r3
 8105998:	3b02      	subs	r3, #2
 810599a:	b29a      	uxth	r2, r3
 810599c:	68fb      	ldr	r3, [r7, #12]
 810599e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 81059a2:	e038      	b.n	8105a16 <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 81059a4:	68fb      	ldr	r3, [r7, #12]
 81059a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81059a8:	69ba      	ldr	r2, [r7, #24]
 81059aa:	8812      	ldrh	r2, [r2, #0]
 81059ac:	b292      	uxth	r2, r2
 81059ae:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81059b0:	68fb      	ldr	r3, [r7, #12]
 81059b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81059b4:	1c9a      	adds	r2, r3, #2
 81059b6:	68fb      	ldr	r3, [r7, #12]
 81059b8:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 81059ba:	68fb      	ldr	r3, [r7, #12]
 81059bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81059c0:	b29b      	uxth	r3, r3
 81059c2:	3b01      	subs	r3, #1
 81059c4:	b29a      	uxth	r2, r3
 81059c6:	68fb      	ldr	r3, [r7, #12]
 81059c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 81059cc:	e023      	b.n	8105a16 <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81059ce:	f7fd fad3 	bl	8102f78 <HAL_GetTick>
 81059d2:	4602      	mov	r2, r0
 81059d4:	697b      	ldr	r3, [r7, #20]
 81059d6:	1ad3      	subs	r3, r2, r3
 81059d8:	683a      	ldr	r2, [r7, #0]
 81059da:	429a      	cmp	r2, r3
 81059dc:	d803      	bhi.n	81059e6 <HAL_SPI_Receive+0x26e>
 81059de:	683b      	ldr	r3, [r7, #0]
 81059e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81059e4:	d102      	bne.n	81059ec <HAL_SPI_Receive+0x274>
 81059e6:	683b      	ldr	r3, [r7, #0]
 81059e8:	2b00      	cmp	r3, #0
 81059ea:	d114      	bne.n	8105a16 <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 81059ec:	68f8      	ldr	r0, [r7, #12]
 81059ee:	f000 fb9c 	bl	810612a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 81059f2:	68fb      	ldr	r3, [r7, #12]
 81059f4:	2200      	movs	r2, #0
 81059f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81059fa:	68fb      	ldr	r3, [r7, #12]
 81059fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105a00:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8105a04:	68fb      	ldr	r3, [r7, #12]
 8105a06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8105a0a:	68fb      	ldr	r3, [r7, #12]
 8105a0c:	2201      	movs	r2, #1
 8105a0e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8105a12:	2303      	movs	r3, #3
 8105a14:	e09c      	b.n	8105b50 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8105a16:	68fb      	ldr	r3, [r7, #12]
 8105a18:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105a1c:	b29b      	uxth	r3, r3
 8105a1e:	2b00      	cmp	r3, #0
 8105a20:	d19d      	bne.n	810595e <HAL_SPI_Receive+0x1e6>
 8105a22:	e082      	b.n	8105b2a <HAL_SPI_Receive+0x3b2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8105a24:	68fb      	ldr	r3, [r7, #12]
 8105a26:	681b      	ldr	r3, [r3, #0]
 8105a28:	695b      	ldr	r3, [r3, #20]
 8105a2a:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8105a2e:	2b00      	cmp	r3, #0
 8105a30:	d050      	beq.n	8105ad4 <HAL_SPI_Receive+0x35c>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8105a32:	68fb      	ldr	r3, [r7, #12]
 8105a34:	681b      	ldr	r3, [r3, #0]
 8105a36:	695b      	ldr	r3, [r3, #20]
 8105a38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8105a3c:	2b00      	cmp	r3, #0
 8105a3e:	d014      	beq.n	8105a6a <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8105a40:	68fb      	ldr	r3, [r7, #12]
 8105a42:	681a      	ldr	r2, [r3, #0]
 8105a44:	68fb      	ldr	r3, [r7, #12]
 8105a46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105a48:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8105a4a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8105a4c:	68fb      	ldr	r3, [r7, #12]
 8105a4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105a50:	1d1a      	adds	r2, r3, #4
 8105a52:	68fb      	ldr	r3, [r7, #12]
 8105a54:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8105a56:	68fb      	ldr	r3, [r7, #12]
 8105a58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105a5c:	b29b      	uxth	r3, r3
 8105a5e:	3b04      	subs	r3, #4
 8105a60:	b29a      	uxth	r2, r3
 8105a62:	68fb      	ldr	r3, [r7, #12]
 8105a64:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8105a68:	e058      	b.n	8105b1c <HAL_SPI_Receive+0x3a4>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8105a6a:	68fb      	ldr	r3, [r7, #12]
 8105a6c:	681b      	ldr	r3, [r3, #0]
 8105a6e:	695b      	ldr	r3, [r3, #20]
 8105a70:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8105a74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8105a78:	d914      	bls.n	8105aa4 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8105a7a:	68fb      	ldr	r3, [r7, #12]
 8105a7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105a7e:	69ba      	ldr	r2, [r7, #24]
 8105a80:	8812      	ldrh	r2, [r2, #0]
 8105a82:	b292      	uxth	r2, r2
 8105a84:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8105a86:	68fb      	ldr	r3, [r7, #12]
 8105a88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105a8a:	1c9a      	adds	r2, r3, #2
 8105a8c:	68fb      	ldr	r3, [r7, #12]
 8105a8e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8105a90:	68fb      	ldr	r3, [r7, #12]
 8105a92:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105a96:	b29b      	uxth	r3, r3
 8105a98:	3b02      	subs	r3, #2
 8105a9a:	b29a      	uxth	r2, r3
 8105a9c:	68fb      	ldr	r3, [r7, #12]
 8105a9e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8105aa2:	e03b      	b.n	8105b1c <HAL_SPI_Receive+0x3a4>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8105aa4:	68fb      	ldr	r3, [r7, #12]
 8105aa6:	681b      	ldr	r3, [r3, #0]
 8105aa8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8105aac:	68fb      	ldr	r3, [r7, #12]
 8105aae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105ab0:	7812      	ldrb	r2, [r2, #0]
 8105ab2:	b2d2      	uxtb	r2, r2
 8105ab4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8105ab6:	68fb      	ldr	r3, [r7, #12]
 8105ab8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105aba:	1c5a      	adds	r2, r3, #1
 8105abc:	68fb      	ldr	r3, [r7, #12]
 8105abe:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8105ac0:	68fb      	ldr	r3, [r7, #12]
 8105ac2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105ac6:	b29b      	uxth	r3, r3
 8105ac8:	3b01      	subs	r3, #1
 8105aca:	b29a      	uxth	r2, r3
 8105acc:	68fb      	ldr	r3, [r7, #12]
 8105ace:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8105ad2:	e023      	b.n	8105b1c <HAL_SPI_Receive+0x3a4>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8105ad4:	f7fd fa50 	bl	8102f78 <HAL_GetTick>
 8105ad8:	4602      	mov	r2, r0
 8105ada:	697b      	ldr	r3, [r7, #20]
 8105adc:	1ad3      	subs	r3, r2, r3
 8105ade:	683a      	ldr	r2, [r7, #0]
 8105ae0:	429a      	cmp	r2, r3
 8105ae2:	d803      	bhi.n	8105aec <HAL_SPI_Receive+0x374>
 8105ae4:	683b      	ldr	r3, [r7, #0]
 8105ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105aea:	d102      	bne.n	8105af2 <HAL_SPI_Receive+0x37a>
 8105aec:	683b      	ldr	r3, [r7, #0]
 8105aee:	2b00      	cmp	r3, #0
 8105af0:	d114      	bne.n	8105b1c <HAL_SPI_Receive+0x3a4>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8105af2:	68f8      	ldr	r0, [r7, #12]
 8105af4:	f000 fb19 	bl	810612a <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8105af8:	68fb      	ldr	r3, [r7, #12]
 8105afa:	2200      	movs	r2, #0
 8105afc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8105b00:	68fb      	ldr	r3, [r7, #12]
 8105b02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105b06:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8105b0a:	68fb      	ldr	r3, [r7, #12]
 8105b0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8105b10:	68fb      	ldr	r3, [r7, #12]
 8105b12:	2201      	movs	r2, #1
 8105b14:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8105b18:	2303      	movs	r3, #3
 8105b1a:	e019      	b.n	8105b50 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8105b1c:	68fb      	ldr	r3, [r7, #12]
 8105b1e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105b22:	b29b      	uxth	r3, r3
 8105b24:	2b00      	cmp	r3, #0
 8105b26:	f47f af7d 	bne.w	8105a24 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8105b2a:	68f8      	ldr	r0, [r7, #12]
 8105b2c:	f000 fafd 	bl	810612a <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8105b30:	68fb      	ldr	r3, [r7, #12]
 8105b32:	2200      	movs	r2, #0
 8105b34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8105b38:	68fb      	ldr	r3, [r7, #12]
 8105b3a:	2201      	movs	r2, #1
 8105b3c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8105b40:	68fb      	ldr	r3, [r7, #12]
 8105b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105b46:	2b00      	cmp	r3, #0
 8105b48:	d001      	beq.n	8105b4e <HAL_SPI_Receive+0x3d6>
  {
    return HAL_ERROR;
 8105b4a:	2301      	movs	r3, #1
 8105b4c:	e000      	b.n	8105b50 <HAL_SPI_Receive+0x3d8>
  }
  return errorcode;
 8105b4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8105b50:	4618      	mov	r0, r3
 8105b52:	3720      	adds	r7, #32
 8105b54:	46bd      	mov	sp, r7
 8105b56:	bd80      	pop	{r7, pc}

08105b58 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8105b58:	b580      	push	{r7, lr}
 8105b5a:	b08e      	sub	sp, #56	; 0x38
 8105b5c:	af02      	add	r7, sp, #8
 8105b5e:	60f8      	str	r0, [r7, #12]
 8105b60:	60b9      	str	r1, [r7, #8]
 8105b62:	607a      	str	r2, [r7, #4]
 8105b64:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8105b66:	2300      	movs	r3, #0
 8105b68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8105b6c:	68fb      	ldr	r3, [r7, #12]
 8105b6e:	681b      	ldr	r3, [r3, #0]
 8105b70:	3320      	adds	r3, #32
 8105b72:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8105b74:	68fb      	ldr	r3, [r7, #12]
 8105b76:	681b      	ldr	r3, [r3, #0]
 8105b78:	3330      	adds	r3, #48	; 0x30
 8105b7a:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8105b7c:	68fb      	ldr	r3, [r7, #12]
 8105b7e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8105b82:	2b01      	cmp	r3, #1
 8105b84:	d101      	bne.n	8105b8a <HAL_SPI_TransmitReceive+0x32>
 8105b86:	2302      	movs	r3, #2
 8105b88:	e2cb      	b.n	8106122 <HAL_SPI_TransmitReceive+0x5ca>
 8105b8a:	68fb      	ldr	r3, [r7, #12]
 8105b8c:	2201      	movs	r2, #1
 8105b8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8105b92:	f7fd f9f1 	bl	8102f78 <HAL_GetTick>
 8105b96:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8105b98:	887b      	ldrh	r3, [r7, #2]
 8105b9a:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8105b9c:	887b      	ldrh	r3, [r7, #2]
 8105b9e:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8105ba0:	68fb      	ldr	r3, [r7, #12]
 8105ba2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8105ba6:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8105ba8:	68fb      	ldr	r3, [r7, #12]
 8105baa:	685b      	ldr	r3, [r3, #4]
 8105bac:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8105bae:	7efb      	ldrb	r3, [r7, #27]
 8105bb0:	2b01      	cmp	r3, #1
 8105bb2:	d014      	beq.n	8105bde <HAL_SPI_TransmitReceive+0x86>
 8105bb4:	697b      	ldr	r3, [r7, #20]
 8105bb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105bba:	d106      	bne.n	8105bca <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8105bbc:	68fb      	ldr	r3, [r7, #12]
 8105bbe:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 8105bc0:	2b00      	cmp	r3, #0
 8105bc2:	d102      	bne.n	8105bca <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8105bc4:	7efb      	ldrb	r3, [r7, #27]
 8105bc6:	2b04      	cmp	r3, #4
 8105bc8:	d009      	beq.n	8105bde <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8105bca:	2302      	movs	r3, #2
 8105bcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8105bd0:	68fb      	ldr	r3, [r7, #12]
 8105bd2:	2200      	movs	r2, #0
 8105bd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8105bd8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8105bdc:	e2a1      	b.n	8106122 <HAL_SPI_TransmitReceive+0x5ca>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8105bde:	68bb      	ldr	r3, [r7, #8]
 8105be0:	2b00      	cmp	r3, #0
 8105be2:	d005      	beq.n	8105bf0 <HAL_SPI_TransmitReceive+0x98>
 8105be4:	687b      	ldr	r3, [r7, #4]
 8105be6:	2b00      	cmp	r3, #0
 8105be8:	d002      	beq.n	8105bf0 <HAL_SPI_TransmitReceive+0x98>
 8105bea:	887b      	ldrh	r3, [r7, #2]
 8105bec:	2b00      	cmp	r3, #0
 8105bee:	d109      	bne.n	8105c04 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8105bf0:	2301      	movs	r3, #1
 8105bf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8105bf6:	68fb      	ldr	r3, [r7, #12]
 8105bf8:	2200      	movs	r2, #0
 8105bfa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8105bfe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8105c02:	e28e      	b.n	8106122 <HAL_SPI_TransmitReceive+0x5ca>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8105c04:	68fb      	ldr	r3, [r7, #12]
 8105c06:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8105c0a:	b2db      	uxtb	r3, r3
 8105c0c:	2b04      	cmp	r3, #4
 8105c0e:	d003      	beq.n	8105c18 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8105c10:	68fb      	ldr	r3, [r7, #12]
 8105c12:	2205      	movs	r2, #5
 8105c14:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8105c18:	68fb      	ldr	r3, [r7, #12]
 8105c1a:	2200      	movs	r2, #0
 8105c1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8105c20:	68fb      	ldr	r3, [r7, #12]
 8105c22:	687a      	ldr	r2, [r7, #4]
 8105c24:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8105c26:	68fb      	ldr	r3, [r7, #12]
 8105c28:	887a      	ldrh	r2, [r7, #2]
 8105c2a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8105c2e:	68fb      	ldr	r3, [r7, #12]
 8105c30:	887a      	ldrh	r2, [r7, #2]
 8105c32:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8105c36:	68fb      	ldr	r3, [r7, #12]
 8105c38:	68ba      	ldr	r2, [r7, #8]
 8105c3a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8105c3c:	68fb      	ldr	r3, [r7, #12]
 8105c3e:	887a      	ldrh	r2, [r7, #2]
 8105c40:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8105c44:	68fb      	ldr	r3, [r7, #12]
 8105c46:	887a      	ldrh	r2, [r7, #2]
 8105c48:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8105c4c:	68fb      	ldr	r3, [r7, #12]
 8105c4e:	2200      	movs	r2, #0
 8105c50:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8105c52:	68fb      	ldr	r3, [r7, #12]
 8105c54:	2200      	movs	r2, #0
 8105c56:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8105c58:	68fb      	ldr	r3, [r7, #12]
 8105c5a:	681b      	ldr	r3, [r3, #0]
 8105c5c:	685b      	ldr	r3, [r3, #4]
 8105c5e:	0c1b      	lsrs	r3, r3, #16
 8105c60:	041b      	lsls	r3, r3, #16
 8105c62:	8879      	ldrh	r1, [r7, #2]
 8105c64:	68fa      	ldr	r2, [r7, #12]
 8105c66:	6812      	ldr	r2, [r2, #0]
 8105c68:	430b      	orrs	r3, r1
 8105c6a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8105c6c:	68fb      	ldr	r3, [r7, #12]
 8105c6e:	681b      	ldr	r3, [r3, #0]
 8105c70:	681a      	ldr	r2, [r3, #0]
 8105c72:	68fb      	ldr	r3, [r7, #12]
 8105c74:	681b      	ldr	r3, [r3, #0]
 8105c76:	f042 0201 	orr.w	r2, r2, #1
 8105c7a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8105c7c:	68fb      	ldr	r3, [r7, #12]
 8105c7e:	685b      	ldr	r3, [r3, #4]
 8105c80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105c84:	d107      	bne.n	8105c96 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8105c86:	68fb      	ldr	r3, [r7, #12]
 8105c88:	681b      	ldr	r3, [r3, #0]
 8105c8a:	681a      	ldr	r2, [r3, #0]
 8105c8c:	68fb      	ldr	r3, [r7, #12]
 8105c8e:	681b      	ldr	r3, [r3, #0]
 8105c90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8105c94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8105c96:	68fb      	ldr	r3, [r7, #12]
 8105c98:	68db      	ldr	r3, [r3, #12]
 8105c9a:	2b0f      	cmp	r3, #15
 8105c9c:	d970      	bls.n	8105d80 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8105c9e:	e068      	b.n	8105d72 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8105ca0:	68fb      	ldr	r3, [r7, #12]
 8105ca2:	681b      	ldr	r3, [r3, #0]
 8105ca4:	695b      	ldr	r3, [r3, #20]
 8105ca6:	f003 0302 	and.w	r3, r3, #2
 8105caa:	2b02      	cmp	r3, #2
 8105cac:	d11a      	bne.n	8105ce4 <HAL_SPI_TransmitReceive+0x18c>
 8105cae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105cb0:	2b00      	cmp	r3, #0
 8105cb2:	d017      	beq.n	8105ce4 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8105cb4:	68fb      	ldr	r3, [r7, #12]
 8105cb6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8105cb8:	68fb      	ldr	r3, [r7, #12]
 8105cba:	681b      	ldr	r3, [r3, #0]
 8105cbc:	6812      	ldr	r2, [r2, #0]
 8105cbe:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8105cc0:	68fb      	ldr	r3, [r7, #12]
 8105cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105cc4:	1d1a      	adds	r2, r3, #4
 8105cc6:	68fb      	ldr	r3, [r7, #12]
 8105cc8:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8105cca:	68fb      	ldr	r3, [r7, #12]
 8105ccc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105cd0:	b29b      	uxth	r3, r3
 8105cd2:	3b01      	subs	r3, #1
 8105cd4:	b29a      	uxth	r2, r3
 8105cd6:	68fb      	ldr	r3, [r7, #12]
 8105cd8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8105cdc:	68fb      	ldr	r3, [r7, #12]
 8105cde:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105ce2:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8105ce4:	68fb      	ldr	r3, [r7, #12]
 8105ce6:	681b      	ldr	r3, [r3, #0]
 8105ce8:	695a      	ldr	r2, [r3, #20]
 8105cea:	f248 0308 	movw	r3, #32776	; 0x8008
 8105cee:	4013      	ands	r3, r2
 8105cf0:	2b00      	cmp	r3, #0
 8105cf2:	d01a      	beq.n	8105d2a <HAL_SPI_TransmitReceive+0x1d2>
 8105cf4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8105cf6:	2b00      	cmp	r3, #0
 8105cf8:	d017      	beq.n	8105d2a <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8105cfa:	68fb      	ldr	r3, [r7, #12]
 8105cfc:	681a      	ldr	r2, [r3, #0]
 8105cfe:	68fb      	ldr	r3, [r7, #12]
 8105d00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105d02:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8105d04:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8105d06:	68fb      	ldr	r3, [r7, #12]
 8105d08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105d0a:	1d1a      	adds	r2, r3, #4
 8105d0c:	68fb      	ldr	r3, [r7, #12]
 8105d0e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8105d10:	68fb      	ldr	r3, [r7, #12]
 8105d12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105d16:	b29b      	uxth	r3, r3
 8105d18:	3b01      	subs	r3, #1
 8105d1a:	b29a      	uxth	r2, r3
 8105d1c:	68fb      	ldr	r3, [r7, #12]
 8105d1e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8105d22:	68fb      	ldr	r3, [r7, #12]
 8105d24:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105d28:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8105d2a:	f7fd f925 	bl	8102f78 <HAL_GetTick>
 8105d2e:	4602      	mov	r2, r0
 8105d30:	69fb      	ldr	r3, [r7, #28]
 8105d32:	1ad3      	subs	r3, r2, r3
 8105d34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8105d36:	429a      	cmp	r2, r3
 8105d38:	d803      	bhi.n	8105d42 <HAL_SPI_TransmitReceive+0x1ea>
 8105d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105d40:	d102      	bne.n	8105d48 <HAL_SPI_TransmitReceive+0x1f0>
 8105d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105d44:	2b00      	cmp	r3, #0
 8105d46:	d114      	bne.n	8105d72 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8105d48:	68f8      	ldr	r0, [r7, #12]
 8105d4a:	f000 f9ee 	bl	810612a <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8105d4e:	68fb      	ldr	r3, [r7, #12]
 8105d50:	2200      	movs	r2, #0
 8105d52:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8105d56:	68fb      	ldr	r3, [r7, #12]
 8105d58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105d5c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8105d60:	68fb      	ldr	r3, [r7, #12]
 8105d62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8105d66:	68fb      	ldr	r3, [r7, #12]
 8105d68:	2201      	movs	r2, #1
 8105d6a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8105d6e:	2303      	movs	r3, #3
 8105d70:	e1d7      	b.n	8106122 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8105d72:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105d74:	2b00      	cmp	r3, #0
 8105d76:	d193      	bne.n	8105ca0 <HAL_SPI_TransmitReceive+0x148>
 8105d78:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8105d7a:	2b00      	cmp	r3, #0
 8105d7c:	d190      	bne.n	8105ca0 <HAL_SPI_TransmitReceive+0x148>
 8105d7e:	e1a9      	b.n	81060d4 <HAL_SPI_TransmitReceive+0x57c>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8105d80:	68fb      	ldr	r3, [r7, #12]
 8105d82:	68db      	ldr	r3, [r3, #12]
 8105d84:	2b07      	cmp	r3, #7
 8105d86:	f240 819d 	bls.w	81060c4 <HAL_SPI_TransmitReceive+0x56c>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8105d8a:	e0a6      	b.n	8105eda <HAL_SPI_TransmitReceive+0x382>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8105d8c:	68fb      	ldr	r3, [r7, #12]
 8105d8e:	681b      	ldr	r3, [r3, #0]
 8105d90:	695b      	ldr	r3, [r3, #20]
 8105d92:	f003 0302 	and.w	r3, r3, #2
 8105d96:	2b02      	cmp	r3, #2
 8105d98:	d139      	bne.n	8105e0e <HAL_SPI_TransmitReceive+0x2b6>
 8105d9a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105d9c:	2b00      	cmp	r3, #0
 8105d9e:	d036      	beq.n	8105e0e <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8105da0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105da2:	2b01      	cmp	r3, #1
 8105da4:	d91c      	bls.n	8105de0 <HAL_SPI_TransmitReceive+0x288>
 8105da6:	68fb      	ldr	r3, [r7, #12]
 8105da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105daa:	2b00      	cmp	r3, #0
 8105dac:	d018      	beq.n	8105de0 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8105dae:	68fb      	ldr	r3, [r7, #12]
 8105db0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8105db2:	68fb      	ldr	r3, [r7, #12]
 8105db4:	681b      	ldr	r3, [r3, #0]
 8105db6:	6812      	ldr	r2, [r2, #0]
 8105db8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8105dba:	68fb      	ldr	r3, [r7, #12]
 8105dbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105dbe:	1d1a      	adds	r2, r3, #4
 8105dc0:	68fb      	ldr	r3, [r7, #12]
 8105dc2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8105dc4:	68fb      	ldr	r3, [r7, #12]
 8105dc6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105dca:	b29b      	uxth	r3, r3
 8105dcc:	3b02      	subs	r3, #2
 8105dce:	b29a      	uxth	r2, r3
 8105dd0:	68fb      	ldr	r3, [r7, #12]
 8105dd2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8105dd6:	68fb      	ldr	r3, [r7, #12]
 8105dd8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105ddc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8105dde:	e016      	b.n	8105e0e <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8105de0:	68fb      	ldr	r3, [r7, #12]
 8105de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105de4:	881a      	ldrh	r2, [r3, #0]
 8105de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105de8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8105dea:	68fb      	ldr	r3, [r7, #12]
 8105dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105dee:	1c9a      	adds	r2, r3, #2
 8105df0:	68fb      	ldr	r3, [r7, #12]
 8105df2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8105df4:	68fb      	ldr	r3, [r7, #12]
 8105df6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105dfa:	b29b      	uxth	r3, r3
 8105dfc:	3b01      	subs	r3, #1
 8105dfe:	b29a      	uxth	r2, r3
 8105e00:	68fb      	ldr	r3, [r7, #12]
 8105e02:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8105e06:	68fb      	ldr	r3, [r7, #12]
 8105e08:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105e0c:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8105e0e:	68fb      	ldr	r3, [r7, #12]
 8105e10:	681b      	ldr	r3, [r3, #0]
 8105e12:	695b      	ldr	r3, [r3, #20]
 8105e14:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8105e18:	2b00      	cmp	r3, #0
 8105e1a:	d03a      	beq.n	8105e92 <HAL_SPI_TransmitReceive+0x33a>
 8105e1c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8105e1e:	2b00      	cmp	r3, #0
 8105e20:	d037      	beq.n	8105e92 <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8105e22:	68fb      	ldr	r3, [r7, #12]
 8105e24:	681b      	ldr	r3, [r3, #0]
 8105e26:	695b      	ldr	r3, [r3, #20]
 8105e28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8105e2c:	2b00      	cmp	r3, #0
 8105e2e:	d018      	beq.n	8105e62 <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8105e30:	68fb      	ldr	r3, [r7, #12]
 8105e32:	681a      	ldr	r2, [r3, #0]
 8105e34:	68fb      	ldr	r3, [r7, #12]
 8105e36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105e38:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8105e3a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8105e3c:	68fb      	ldr	r3, [r7, #12]
 8105e3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105e40:	1d1a      	adds	r2, r3, #4
 8105e42:	68fb      	ldr	r3, [r7, #12]
 8105e44:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8105e46:	68fb      	ldr	r3, [r7, #12]
 8105e48:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105e4c:	b29b      	uxth	r3, r3
 8105e4e:	3b02      	subs	r3, #2
 8105e50:	b29a      	uxth	r2, r3
 8105e52:	68fb      	ldr	r3, [r7, #12]
 8105e54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8105e58:	68fb      	ldr	r3, [r7, #12]
 8105e5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105e5e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8105e60:	e017      	b.n	8105e92 <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8105e62:	68fb      	ldr	r3, [r7, #12]
 8105e64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105e66:	6a3a      	ldr	r2, [r7, #32]
 8105e68:	8812      	ldrh	r2, [r2, #0]
 8105e6a:	b292      	uxth	r2, r2
 8105e6c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8105e6e:	68fb      	ldr	r3, [r7, #12]
 8105e70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105e72:	1c9a      	adds	r2, r3, #2
 8105e74:	68fb      	ldr	r3, [r7, #12]
 8105e76:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8105e78:	68fb      	ldr	r3, [r7, #12]
 8105e7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105e7e:	b29b      	uxth	r3, r3
 8105e80:	3b01      	subs	r3, #1
 8105e82:	b29a      	uxth	r2, r3
 8105e84:	68fb      	ldr	r3, [r7, #12]
 8105e86:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8105e8a:	68fb      	ldr	r3, [r7, #12]
 8105e8c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105e90:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8105e92:	f7fd f871 	bl	8102f78 <HAL_GetTick>
 8105e96:	4602      	mov	r2, r0
 8105e98:	69fb      	ldr	r3, [r7, #28]
 8105e9a:	1ad3      	subs	r3, r2, r3
 8105e9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8105e9e:	429a      	cmp	r2, r3
 8105ea0:	d803      	bhi.n	8105eaa <HAL_SPI_TransmitReceive+0x352>
 8105ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105ea8:	d102      	bne.n	8105eb0 <HAL_SPI_TransmitReceive+0x358>
 8105eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105eac:	2b00      	cmp	r3, #0
 8105eae:	d114      	bne.n	8105eda <HAL_SPI_TransmitReceive+0x382>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8105eb0:	68f8      	ldr	r0, [r7, #12]
 8105eb2:	f000 f93a 	bl	810612a <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8105eb6:	68fb      	ldr	r3, [r7, #12]
 8105eb8:	2200      	movs	r2, #0
 8105eba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8105ebe:	68fb      	ldr	r3, [r7, #12]
 8105ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105ec4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8105ec8:	68fb      	ldr	r3, [r7, #12]
 8105eca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8105ece:	68fb      	ldr	r3, [r7, #12]
 8105ed0:	2201      	movs	r2, #1
 8105ed2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8105ed6:	2303      	movs	r3, #3
 8105ed8:	e123      	b.n	8106122 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8105eda:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105edc:	2b00      	cmp	r3, #0
 8105ede:	f47f af55 	bne.w	8105d8c <HAL_SPI_TransmitReceive+0x234>
 8105ee2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8105ee4:	2b00      	cmp	r3, #0
 8105ee6:	f47f af51 	bne.w	8105d8c <HAL_SPI_TransmitReceive+0x234>
 8105eea:	e0f3      	b.n	81060d4 <HAL_SPI_TransmitReceive+0x57c>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8105eec:	68fb      	ldr	r3, [r7, #12]
 8105eee:	681b      	ldr	r3, [r3, #0]
 8105ef0:	695b      	ldr	r3, [r3, #20]
 8105ef2:	f003 0302 	and.w	r3, r3, #2
 8105ef6:	2b02      	cmp	r3, #2
 8105ef8:	d15a      	bne.n	8105fb0 <HAL_SPI_TransmitReceive+0x458>
 8105efa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105efc:	2b00      	cmp	r3, #0
 8105efe:	d057      	beq.n	8105fb0 <HAL_SPI_TransmitReceive+0x458>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8105f00:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105f02:	2b03      	cmp	r3, #3
 8105f04:	d91c      	bls.n	8105f40 <HAL_SPI_TransmitReceive+0x3e8>
 8105f06:	68fb      	ldr	r3, [r7, #12]
 8105f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105f0a:	2b40      	cmp	r3, #64	; 0x40
 8105f0c:	d918      	bls.n	8105f40 <HAL_SPI_TransmitReceive+0x3e8>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8105f0e:	68fb      	ldr	r3, [r7, #12]
 8105f10:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8105f12:	68fb      	ldr	r3, [r7, #12]
 8105f14:	681b      	ldr	r3, [r3, #0]
 8105f16:	6812      	ldr	r2, [r2, #0]
 8105f18:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8105f1a:	68fb      	ldr	r3, [r7, #12]
 8105f1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105f1e:	1d1a      	adds	r2, r3, #4
 8105f20:	68fb      	ldr	r3, [r7, #12]
 8105f22:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8105f24:	68fb      	ldr	r3, [r7, #12]
 8105f26:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105f2a:	b29b      	uxth	r3, r3
 8105f2c:	3b04      	subs	r3, #4
 8105f2e:	b29a      	uxth	r2, r3
 8105f30:	68fb      	ldr	r3, [r7, #12]
 8105f32:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8105f36:	68fb      	ldr	r3, [r7, #12]
 8105f38:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105f3c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8105f3e:	e037      	b.n	8105fb0 <HAL_SPI_TransmitReceive+0x458>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8105f40:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8105f42:	2b01      	cmp	r3, #1
 8105f44:	d91b      	bls.n	8105f7e <HAL_SPI_TransmitReceive+0x426>
 8105f46:	68fb      	ldr	r3, [r7, #12]
 8105f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105f4a:	2b00      	cmp	r3, #0
 8105f4c:	d017      	beq.n	8105f7e <HAL_SPI_TransmitReceive+0x426>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8105f4e:	68fb      	ldr	r3, [r7, #12]
 8105f50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105f52:	881a      	ldrh	r2, [r3, #0]
 8105f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105f56:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8105f58:	68fb      	ldr	r3, [r7, #12]
 8105f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105f5c:	1c9a      	adds	r2, r3, #2
 8105f5e:	68fb      	ldr	r3, [r7, #12]
 8105f60:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8105f62:	68fb      	ldr	r3, [r7, #12]
 8105f64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105f68:	b29b      	uxth	r3, r3
 8105f6a:	3b02      	subs	r3, #2
 8105f6c:	b29a      	uxth	r2, r3
 8105f6e:	68fb      	ldr	r3, [r7, #12]
 8105f70:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8105f74:	68fb      	ldr	r3, [r7, #12]
 8105f76:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105f7a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8105f7c:	e018      	b.n	8105fb0 <HAL_SPI_TransmitReceive+0x458>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8105f7e:	68fb      	ldr	r3, [r7, #12]
 8105f80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8105f82:	68fb      	ldr	r3, [r7, #12]
 8105f84:	681b      	ldr	r3, [r3, #0]
 8105f86:	3320      	adds	r3, #32
 8105f88:	7812      	ldrb	r2, [r2, #0]
 8105f8a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8105f8c:	68fb      	ldr	r3, [r7, #12]
 8105f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105f90:	1c5a      	adds	r2, r3, #1
 8105f92:	68fb      	ldr	r3, [r7, #12]
 8105f94:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8105f96:	68fb      	ldr	r3, [r7, #12]
 8105f98:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105f9c:	b29b      	uxth	r3, r3
 8105f9e:	3b01      	subs	r3, #1
 8105fa0:	b29a      	uxth	r2, r3
 8105fa2:	68fb      	ldr	r3, [r7, #12]
 8105fa4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8105fa8:	68fb      	ldr	r3, [r7, #12]
 8105faa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8105fae:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8105fb0:	68fb      	ldr	r3, [r7, #12]
 8105fb2:	681b      	ldr	r3, [r3, #0]
 8105fb4:	695b      	ldr	r3, [r3, #20]
 8105fb6:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8105fba:	2b00      	cmp	r3, #0
 8105fbc:	d05e      	beq.n	810607c <HAL_SPI_TransmitReceive+0x524>
 8105fbe:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8105fc0:	2b00      	cmp	r3, #0
 8105fc2:	d05b      	beq.n	810607c <HAL_SPI_TransmitReceive+0x524>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8105fc4:	68fb      	ldr	r3, [r7, #12]
 8105fc6:	681b      	ldr	r3, [r3, #0]
 8105fc8:	695b      	ldr	r3, [r3, #20]
 8105fca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8105fce:	2b00      	cmp	r3, #0
 8105fd0:	d018      	beq.n	8106004 <HAL_SPI_TransmitReceive+0x4ac>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8105fd2:	68fb      	ldr	r3, [r7, #12]
 8105fd4:	681a      	ldr	r2, [r3, #0]
 8105fd6:	68fb      	ldr	r3, [r7, #12]
 8105fd8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105fda:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8105fdc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8105fde:	68fb      	ldr	r3, [r7, #12]
 8105fe0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105fe2:	1d1a      	adds	r2, r3, #4
 8105fe4:	68fb      	ldr	r3, [r7, #12]
 8105fe6:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8105fe8:	68fb      	ldr	r3, [r7, #12]
 8105fea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8105fee:	b29b      	uxth	r3, r3
 8105ff0:	3b04      	subs	r3, #4
 8105ff2:	b29a      	uxth	r2, r3
 8105ff4:	68fb      	ldr	r3, [r7, #12]
 8105ff6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8105ffa:	68fb      	ldr	r3, [r7, #12]
 8105ffc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8106000:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8106002:	e03b      	b.n	810607c <HAL_SPI_TransmitReceive+0x524>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8106004:	68fb      	ldr	r3, [r7, #12]
 8106006:	681b      	ldr	r3, [r3, #0]
 8106008:	695b      	ldr	r3, [r3, #20]
 810600a:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 810600e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106012:	d918      	bls.n	8106046 <HAL_SPI_TransmitReceive+0x4ee>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8106014:	68fb      	ldr	r3, [r7, #12]
 8106016:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8106018:	6a3a      	ldr	r2, [r7, #32]
 810601a:	8812      	ldrh	r2, [r2, #0]
 810601c:	b292      	uxth	r2, r2
 810601e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8106020:	68fb      	ldr	r3, [r7, #12]
 8106022:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8106024:	1c9a      	adds	r2, r3, #2
 8106026:	68fb      	ldr	r3, [r7, #12]
 8106028:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 810602a:	68fb      	ldr	r3, [r7, #12]
 810602c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8106030:	b29b      	uxth	r3, r3
 8106032:	3b02      	subs	r3, #2
 8106034:	b29a      	uxth	r2, r3
 8106036:	68fb      	ldr	r3, [r7, #12]
 8106038:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810603c:	68fb      	ldr	r3, [r7, #12]
 810603e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8106042:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8106044:	e01a      	b.n	810607c <HAL_SPI_TransmitReceive+0x524>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8106046:	68fb      	ldr	r3, [r7, #12]
 8106048:	681b      	ldr	r3, [r3, #0]
 810604a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 810604e:	68fb      	ldr	r3, [r7, #12]
 8106050:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8106052:	7812      	ldrb	r2, [r2, #0]
 8106054:	b2d2      	uxtb	r2, r2
 8106056:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8106058:	68fb      	ldr	r3, [r7, #12]
 810605a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810605c:	1c5a      	adds	r2, r3, #1
 810605e:	68fb      	ldr	r3, [r7, #12]
 8106060:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8106062:	68fb      	ldr	r3, [r7, #12]
 8106064:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8106068:	b29b      	uxth	r3, r3
 810606a:	3b01      	subs	r3, #1
 810606c:	b29a      	uxth	r2, r3
 810606e:	68fb      	ldr	r3, [r7, #12]
 8106070:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8106074:	68fb      	ldr	r3, [r7, #12]
 8106076:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810607a:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810607c:	f7fc ff7c 	bl	8102f78 <HAL_GetTick>
 8106080:	4602      	mov	r2, r0
 8106082:	69fb      	ldr	r3, [r7, #28]
 8106084:	1ad3      	subs	r3, r2, r3
 8106086:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8106088:	429a      	cmp	r2, r3
 810608a:	d803      	bhi.n	8106094 <HAL_SPI_TransmitReceive+0x53c>
 810608c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810608e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106092:	d102      	bne.n	810609a <HAL_SPI_TransmitReceive+0x542>
 8106094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106096:	2b00      	cmp	r3, #0
 8106098:	d114      	bne.n	81060c4 <HAL_SPI_TransmitReceive+0x56c>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 810609a:	68f8      	ldr	r0, [r7, #12]
 810609c:	f000 f845 	bl	810612a <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81060a0:	68fb      	ldr	r3, [r7, #12]
 81060a2:	2200      	movs	r2, #0
 81060a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81060a8:	68fb      	ldr	r3, [r7, #12]
 81060aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81060ae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81060b2:	68fb      	ldr	r3, [r7, #12]
 81060b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 81060b8:	68fb      	ldr	r3, [r7, #12]
 81060ba:	2201      	movs	r2, #1
 81060bc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81060c0:	2303      	movs	r3, #3
 81060c2:	e02e      	b.n	8106122 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81060c4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81060c6:	2b00      	cmp	r3, #0
 81060c8:	f47f af10 	bne.w	8105eec <HAL_SPI_TransmitReceive+0x394>
 81060cc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 81060ce:	2b00      	cmp	r3, #0
 81060d0:	f47f af0c 	bne.w	8105eec <HAL_SPI_TransmitReceive+0x394>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 81060d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81060d6:	9300      	str	r3, [sp, #0]
 81060d8:	69fb      	ldr	r3, [r7, #28]
 81060da:	2200      	movs	r2, #0
 81060dc:	2108      	movs	r1, #8
 81060de:	68f8      	ldr	r0, [r7, #12]
 81060e0:	f000 f8c3 	bl	810626a <SPI_WaitOnFlagUntilTimeout>
 81060e4:	4603      	mov	r3, r0
 81060e6:	2b00      	cmp	r3, #0
 81060e8:	d007      	beq.n	81060fa <HAL_SPI_TransmitReceive+0x5a2>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 81060ea:	68fb      	ldr	r3, [r7, #12]
 81060ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81060f0:	f043 0220 	orr.w	r2, r3, #32
 81060f4:	68fb      	ldr	r3, [r7, #12]
 81060f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 81060fa:	68f8      	ldr	r0, [r7, #12]
 81060fc:	f000 f815 	bl	810612a <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8106100:	68fb      	ldr	r3, [r7, #12]
 8106102:	2200      	movs	r2, #0
 8106104:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8106108:	68fb      	ldr	r3, [r7, #12]
 810610a:	2201      	movs	r2, #1
 810610c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8106110:	68fb      	ldr	r3, [r7, #12]
 8106112:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8106116:	2b00      	cmp	r3, #0
 8106118:	d001      	beq.n	810611e <HAL_SPI_TransmitReceive+0x5c6>
  {
    return HAL_ERROR;
 810611a:	2301      	movs	r3, #1
 810611c:	e001      	b.n	8106122 <HAL_SPI_TransmitReceive+0x5ca>
  }
  return errorcode;
 810611e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8106122:	4618      	mov	r0, r3
 8106124:	3730      	adds	r7, #48	; 0x30
 8106126:	46bd      	mov	sp, r7
 8106128:	bd80      	pop	{r7, pc}

0810612a <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 810612a:	b480      	push	{r7}
 810612c:	b085      	sub	sp, #20
 810612e:	af00      	add	r7, sp, #0
 8106130:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8106132:	687b      	ldr	r3, [r7, #4]
 8106134:	681b      	ldr	r3, [r3, #0]
 8106136:	695b      	ldr	r3, [r3, #20]
 8106138:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 810613a:	687b      	ldr	r3, [r7, #4]
 810613c:	681b      	ldr	r3, [r3, #0]
 810613e:	699a      	ldr	r2, [r3, #24]
 8106140:	687b      	ldr	r3, [r7, #4]
 8106142:	681b      	ldr	r3, [r3, #0]
 8106144:	f042 0208 	orr.w	r2, r2, #8
 8106148:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 810614a:	687b      	ldr	r3, [r7, #4]
 810614c:	681b      	ldr	r3, [r3, #0]
 810614e:	699a      	ldr	r2, [r3, #24]
 8106150:	687b      	ldr	r3, [r7, #4]
 8106152:	681b      	ldr	r3, [r3, #0]
 8106154:	f042 0210 	orr.w	r2, r2, #16
 8106158:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 810615a:	687b      	ldr	r3, [r7, #4]
 810615c:	681b      	ldr	r3, [r3, #0]
 810615e:	681a      	ldr	r2, [r3, #0]
 8106160:	687b      	ldr	r3, [r7, #4]
 8106162:	681b      	ldr	r3, [r3, #0]
 8106164:	f022 0201 	bic.w	r2, r2, #1
 8106168:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 810616a:	687b      	ldr	r3, [r7, #4]
 810616c:	681b      	ldr	r3, [r3, #0]
 810616e:	691b      	ldr	r3, [r3, #16]
 8106170:	687a      	ldr	r2, [r7, #4]
 8106172:	6812      	ldr	r2, [r2, #0]
 8106174:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 8106178:	f023 0303 	bic.w	r3, r3, #3
 810617c:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 810617e:	687b      	ldr	r3, [r7, #4]
 8106180:	681b      	ldr	r3, [r3, #0]
 8106182:	689a      	ldr	r2, [r3, #8]
 8106184:	687b      	ldr	r3, [r7, #4]
 8106186:	681b      	ldr	r3, [r3, #0]
 8106188:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 810618c:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 810618e:	687b      	ldr	r3, [r7, #4]
 8106190:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8106194:	b2db      	uxtb	r3, r3
 8106196:	2b04      	cmp	r3, #4
 8106198:	d014      	beq.n	81061c4 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 810619a:	68fb      	ldr	r3, [r7, #12]
 810619c:	f003 0320 	and.w	r3, r3, #32
 81061a0:	2b00      	cmp	r3, #0
 81061a2:	d00f      	beq.n	81061c4 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 81061a4:	687b      	ldr	r3, [r7, #4]
 81061a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81061aa:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 81061ae:	687b      	ldr	r3, [r7, #4]
 81061b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 81061b4:	687b      	ldr	r3, [r7, #4]
 81061b6:	681b      	ldr	r3, [r3, #0]
 81061b8:	699a      	ldr	r2, [r3, #24]
 81061ba:	687b      	ldr	r3, [r7, #4]
 81061bc:	681b      	ldr	r3, [r3, #0]
 81061be:	f042 0220 	orr.w	r2, r2, #32
 81061c2:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 81061c4:	687b      	ldr	r3, [r7, #4]
 81061c6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81061ca:	b2db      	uxtb	r3, r3
 81061cc:	2b03      	cmp	r3, #3
 81061ce:	d014      	beq.n	81061fa <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 81061d0:	68fb      	ldr	r3, [r7, #12]
 81061d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81061d6:	2b00      	cmp	r3, #0
 81061d8:	d00f      	beq.n	81061fa <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 81061da:	687b      	ldr	r3, [r7, #4]
 81061dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81061e0:	f043 0204 	orr.w	r2, r3, #4
 81061e4:	687b      	ldr	r3, [r7, #4]
 81061e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 81061ea:	687b      	ldr	r3, [r7, #4]
 81061ec:	681b      	ldr	r3, [r3, #0]
 81061ee:	699a      	ldr	r2, [r3, #24]
 81061f0:	687b      	ldr	r3, [r7, #4]
 81061f2:	681b      	ldr	r3, [r3, #0]
 81061f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 81061f8:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 81061fa:	68fb      	ldr	r3, [r7, #12]
 81061fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8106200:	2b00      	cmp	r3, #0
 8106202:	d00f      	beq.n	8106224 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8106204:	687b      	ldr	r3, [r7, #4]
 8106206:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810620a:	f043 0201 	orr.w	r2, r3, #1
 810620e:	687b      	ldr	r3, [r7, #4]
 8106210:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8106214:	687b      	ldr	r3, [r7, #4]
 8106216:	681b      	ldr	r3, [r3, #0]
 8106218:	699a      	ldr	r2, [r3, #24]
 810621a:	687b      	ldr	r3, [r7, #4]
 810621c:	681b      	ldr	r3, [r3, #0]
 810621e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8106222:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8106224:	68fb      	ldr	r3, [r7, #12]
 8106226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810622a:	2b00      	cmp	r3, #0
 810622c:	d00f      	beq.n	810624e <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 810622e:	687b      	ldr	r3, [r7, #4]
 8106230:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8106234:	f043 0208 	orr.w	r2, r3, #8
 8106238:	687b      	ldr	r3, [r7, #4]
 810623a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 810623e:	687b      	ldr	r3, [r7, #4]
 8106240:	681b      	ldr	r3, [r3, #0]
 8106242:	699a      	ldr	r2, [r3, #24]
 8106244:	687b      	ldr	r3, [r7, #4]
 8106246:	681b      	ldr	r3, [r3, #0]
 8106248:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 810624c:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 810624e:	687b      	ldr	r3, [r7, #4]
 8106250:	2200      	movs	r2, #0
 8106252:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8106256:	687b      	ldr	r3, [r7, #4]
 8106258:	2200      	movs	r2, #0
 810625a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 810625e:	bf00      	nop
 8106260:	3714      	adds	r7, #20
 8106262:	46bd      	mov	sp, r7
 8106264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106268:	4770      	bx	lr

0810626a <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 810626a:	b580      	push	{r7, lr}
 810626c:	b084      	sub	sp, #16
 810626e:	af00      	add	r7, sp, #0
 8106270:	60f8      	str	r0, [r7, #12]
 8106272:	60b9      	str	r1, [r7, #8]
 8106274:	603b      	str	r3, [r7, #0]
 8106276:	4613      	mov	r3, r2
 8106278:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 810627a:	e010      	b.n	810629e <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810627c:	f7fc fe7c 	bl	8102f78 <HAL_GetTick>
 8106280:	4602      	mov	r2, r0
 8106282:	683b      	ldr	r3, [r7, #0]
 8106284:	1ad3      	subs	r3, r2, r3
 8106286:	69ba      	ldr	r2, [r7, #24]
 8106288:	429a      	cmp	r2, r3
 810628a:	d803      	bhi.n	8106294 <SPI_WaitOnFlagUntilTimeout+0x2a>
 810628c:	69bb      	ldr	r3, [r7, #24]
 810628e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106292:	d102      	bne.n	810629a <SPI_WaitOnFlagUntilTimeout+0x30>
 8106294:	69bb      	ldr	r3, [r7, #24]
 8106296:	2b00      	cmp	r3, #0
 8106298:	d101      	bne.n	810629e <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 810629a:	2303      	movs	r3, #3
 810629c:	e00f      	b.n	81062be <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 810629e:	68fb      	ldr	r3, [r7, #12]
 81062a0:	681b      	ldr	r3, [r3, #0]
 81062a2:	695a      	ldr	r2, [r3, #20]
 81062a4:	68bb      	ldr	r3, [r7, #8]
 81062a6:	4013      	ands	r3, r2
 81062a8:	68ba      	ldr	r2, [r7, #8]
 81062aa:	429a      	cmp	r2, r3
 81062ac:	bf0c      	ite	eq
 81062ae:	2301      	moveq	r3, #1
 81062b0:	2300      	movne	r3, #0
 81062b2:	b2db      	uxtb	r3, r3
 81062b4:	461a      	mov	r2, r3
 81062b6:	79fb      	ldrb	r3, [r7, #7]
 81062b8:	429a      	cmp	r2, r3
 81062ba:	d0df      	beq.n	810627c <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 81062bc:	2300      	movs	r3, #0
}
 81062be:	4618      	mov	r0, r3
 81062c0:	3710      	adds	r7, #16
 81062c2:	46bd      	mov	sp, r7
 81062c4:	bd80      	pop	{r7, pc}

081062c6 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 81062c6:	b480      	push	{r7}
 81062c8:	b085      	sub	sp, #20
 81062ca:	af00      	add	r7, sp, #0
 81062cc:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 81062ce:	687b      	ldr	r3, [r7, #4]
 81062d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81062d2:	095b      	lsrs	r3, r3, #5
 81062d4:	3301      	adds	r3, #1
 81062d6:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 81062d8:	687b      	ldr	r3, [r7, #4]
 81062da:	68db      	ldr	r3, [r3, #12]
 81062dc:	3301      	adds	r3, #1
 81062de:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 81062e0:	68bb      	ldr	r3, [r7, #8]
 81062e2:	3307      	adds	r3, #7
 81062e4:	08db      	lsrs	r3, r3, #3
 81062e6:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 81062e8:	68bb      	ldr	r3, [r7, #8]
 81062ea:	68fa      	ldr	r2, [r7, #12]
 81062ec:	fb02 f303 	mul.w	r3, r2, r3
}
 81062f0:	4618      	mov	r0, r3
 81062f2:	3714      	adds	r7, #20
 81062f4:	46bd      	mov	sp, r7
 81062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81062fa:	4770      	bx	lr

081062fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 81062fc:	b580      	push	{r7, lr}
 81062fe:	b082      	sub	sp, #8
 8106300:	af00      	add	r7, sp, #0
 8106302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8106304:	687b      	ldr	r3, [r7, #4]
 8106306:	2b00      	cmp	r3, #0
 8106308:	d101      	bne.n	810630e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810630a:	2301      	movs	r3, #1
 810630c:	e042      	b.n	8106394 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810630e:	687b      	ldr	r3, [r7, #4]
 8106310:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8106314:	2b00      	cmp	r3, #0
 8106316:	d106      	bne.n	8106326 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8106318:	687b      	ldr	r3, [r7, #4]
 810631a:	2200      	movs	r2, #0
 810631c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8106320:	6878      	ldr	r0, [r7, #4]
 8106322:	f7fc fbed 	bl	8102b00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8106326:	687b      	ldr	r3, [r7, #4]
 8106328:	2224      	movs	r2, #36	; 0x24
 810632a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 810632e:	687b      	ldr	r3, [r7, #4]
 8106330:	681b      	ldr	r3, [r3, #0]
 8106332:	681a      	ldr	r2, [r3, #0]
 8106334:	687b      	ldr	r3, [r7, #4]
 8106336:	681b      	ldr	r3, [r3, #0]
 8106338:	f022 0201 	bic.w	r2, r2, #1
 810633c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810633e:	6878      	ldr	r0, [r7, #4]
 8106340:	f000 f996 	bl	8106670 <UART_SetConfig>
 8106344:	4603      	mov	r3, r0
 8106346:	2b01      	cmp	r3, #1
 8106348:	d101      	bne.n	810634e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810634a:	2301      	movs	r3, #1
 810634c:	e022      	b.n	8106394 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810634e:	687b      	ldr	r3, [r7, #4]
 8106350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106352:	2b00      	cmp	r3, #0
 8106354:	d002      	beq.n	810635c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8106356:	6878      	ldr	r0, [r7, #4]
 8106358:	f000 feea 	bl	8107130 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 810635c:	687b      	ldr	r3, [r7, #4]
 810635e:	681b      	ldr	r3, [r3, #0]
 8106360:	685a      	ldr	r2, [r3, #4]
 8106362:	687b      	ldr	r3, [r7, #4]
 8106364:	681b      	ldr	r3, [r3, #0]
 8106366:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 810636a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 810636c:	687b      	ldr	r3, [r7, #4]
 810636e:	681b      	ldr	r3, [r3, #0]
 8106370:	689a      	ldr	r2, [r3, #8]
 8106372:	687b      	ldr	r3, [r7, #4]
 8106374:	681b      	ldr	r3, [r3, #0]
 8106376:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 810637a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 810637c:	687b      	ldr	r3, [r7, #4]
 810637e:	681b      	ldr	r3, [r3, #0]
 8106380:	681a      	ldr	r2, [r3, #0]
 8106382:	687b      	ldr	r3, [r7, #4]
 8106384:	681b      	ldr	r3, [r3, #0]
 8106386:	f042 0201 	orr.w	r2, r2, #1
 810638a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 810638c:	6878      	ldr	r0, [r7, #4]
 810638e:	f000 ff71 	bl	8107274 <UART_CheckIdleState>
 8106392:	4603      	mov	r3, r0
}
 8106394:	4618      	mov	r0, r3
 8106396:	3708      	adds	r7, #8
 8106398:	46bd      	mov	sp, r7
 810639a:	bd80      	pop	{r7, pc}

0810639c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810639c:	b580      	push	{r7, lr}
 810639e:	b08a      	sub	sp, #40	; 0x28
 81063a0:	af02      	add	r7, sp, #8
 81063a2:	60f8      	str	r0, [r7, #12]
 81063a4:	60b9      	str	r1, [r7, #8]
 81063a6:	603b      	str	r3, [r7, #0]
 81063a8:	4613      	mov	r3, r2
 81063aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 81063ac:	68fb      	ldr	r3, [r7, #12]
 81063ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81063b2:	2b20      	cmp	r3, #32
 81063b4:	f040 8083 	bne.w	81064be <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 81063b8:	68bb      	ldr	r3, [r7, #8]
 81063ba:	2b00      	cmp	r3, #0
 81063bc:	d002      	beq.n	81063c4 <HAL_UART_Transmit+0x28>
 81063be:	88fb      	ldrh	r3, [r7, #6]
 81063c0:	2b00      	cmp	r3, #0
 81063c2:	d101      	bne.n	81063c8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 81063c4:	2301      	movs	r3, #1
 81063c6:	e07b      	b.n	81064c0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 81063c8:	68fb      	ldr	r3, [r7, #12]
 81063ca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81063ce:	2b01      	cmp	r3, #1
 81063d0:	d101      	bne.n	81063d6 <HAL_UART_Transmit+0x3a>
 81063d2:	2302      	movs	r3, #2
 81063d4:	e074      	b.n	81064c0 <HAL_UART_Transmit+0x124>
 81063d6:	68fb      	ldr	r3, [r7, #12]
 81063d8:	2201      	movs	r2, #1
 81063da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 81063de:	68fb      	ldr	r3, [r7, #12]
 81063e0:	2200      	movs	r2, #0
 81063e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 81063e6:	68fb      	ldr	r3, [r7, #12]
 81063e8:	2221      	movs	r2, #33	; 0x21
 81063ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 81063ee:	f7fc fdc3 	bl	8102f78 <HAL_GetTick>
 81063f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 81063f4:	68fb      	ldr	r3, [r7, #12]
 81063f6:	88fa      	ldrh	r2, [r7, #6]
 81063f8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 81063fc:	68fb      	ldr	r3, [r7, #12]
 81063fe:	88fa      	ldrh	r2, [r7, #6]
 8106400:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8106404:	68fb      	ldr	r3, [r7, #12]
 8106406:	689b      	ldr	r3, [r3, #8]
 8106408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810640c:	d108      	bne.n	8106420 <HAL_UART_Transmit+0x84>
 810640e:	68fb      	ldr	r3, [r7, #12]
 8106410:	691b      	ldr	r3, [r3, #16]
 8106412:	2b00      	cmp	r3, #0
 8106414:	d104      	bne.n	8106420 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8106416:	2300      	movs	r3, #0
 8106418:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 810641a:	68bb      	ldr	r3, [r7, #8]
 810641c:	61bb      	str	r3, [r7, #24]
 810641e:	e003      	b.n	8106428 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8106420:	68bb      	ldr	r3, [r7, #8]
 8106422:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8106424:	2300      	movs	r3, #0
 8106426:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8106428:	68fb      	ldr	r3, [r7, #12]
 810642a:	2200      	movs	r2, #0
 810642c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8106430:	e02c      	b.n	810648c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8106432:	683b      	ldr	r3, [r7, #0]
 8106434:	9300      	str	r3, [sp, #0]
 8106436:	697b      	ldr	r3, [r7, #20]
 8106438:	2200      	movs	r2, #0
 810643a:	2180      	movs	r1, #128	; 0x80
 810643c:	68f8      	ldr	r0, [r7, #12]
 810643e:	f000 ff64 	bl	810730a <UART_WaitOnFlagUntilTimeout>
 8106442:	4603      	mov	r3, r0
 8106444:	2b00      	cmp	r3, #0
 8106446:	d001      	beq.n	810644c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8106448:	2303      	movs	r3, #3
 810644a:	e039      	b.n	81064c0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 810644c:	69fb      	ldr	r3, [r7, #28]
 810644e:	2b00      	cmp	r3, #0
 8106450:	d10b      	bne.n	810646a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8106452:	69bb      	ldr	r3, [r7, #24]
 8106454:	881b      	ldrh	r3, [r3, #0]
 8106456:	461a      	mov	r2, r3
 8106458:	68fb      	ldr	r3, [r7, #12]
 810645a:	681b      	ldr	r3, [r3, #0]
 810645c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8106460:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8106462:	69bb      	ldr	r3, [r7, #24]
 8106464:	3302      	adds	r3, #2
 8106466:	61bb      	str	r3, [r7, #24]
 8106468:	e007      	b.n	810647a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 810646a:	69fb      	ldr	r3, [r7, #28]
 810646c:	781a      	ldrb	r2, [r3, #0]
 810646e:	68fb      	ldr	r3, [r7, #12]
 8106470:	681b      	ldr	r3, [r3, #0]
 8106472:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8106474:	69fb      	ldr	r3, [r7, #28]
 8106476:	3301      	adds	r3, #1
 8106478:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 810647a:	68fb      	ldr	r3, [r7, #12]
 810647c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8106480:	b29b      	uxth	r3, r3
 8106482:	3b01      	subs	r3, #1
 8106484:	b29a      	uxth	r2, r3
 8106486:	68fb      	ldr	r3, [r7, #12]
 8106488:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 810648c:	68fb      	ldr	r3, [r7, #12]
 810648e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8106492:	b29b      	uxth	r3, r3
 8106494:	2b00      	cmp	r3, #0
 8106496:	d1cc      	bne.n	8106432 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8106498:	683b      	ldr	r3, [r7, #0]
 810649a:	9300      	str	r3, [sp, #0]
 810649c:	697b      	ldr	r3, [r7, #20]
 810649e:	2200      	movs	r2, #0
 81064a0:	2140      	movs	r1, #64	; 0x40
 81064a2:	68f8      	ldr	r0, [r7, #12]
 81064a4:	f000 ff31 	bl	810730a <UART_WaitOnFlagUntilTimeout>
 81064a8:	4603      	mov	r3, r0
 81064aa:	2b00      	cmp	r3, #0
 81064ac:	d001      	beq.n	81064b2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 81064ae:	2303      	movs	r3, #3
 81064b0:	e006      	b.n	81064c0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 81064b2:	68fb      	ldr	r3, [r7, #12]
 81064b4:	2220      	movs	r2, #32
 81064b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 81064ba:	2300      	movs	r3, #0
 81064bc:	e000      	b.n	81064c0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 81064be:	2302      	movs	r3, #2
  }
}
 81064c0:	4618      	mov	r0, r3
 81064c2:	3720      	adds	r7, #32
 81064c4:	46bd      	mov	sp, r7
 81064c6:	bd80      	pop	{r7, pc}

081064c8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81064c8:	b580      	push	{r7, lr}
 81064ca:	b08a      	sub	sp, #40	; 0x28
 81064cc:	af02      	add	r7, sp, #8
 81064ce:	60f8      	str	r0, [r7, #12]
 81064d0:	60b9      	str	r1, [r7, #8]
 81064d2:	603b      	str	r3, [r7, #0]
 81064d4:	4613      	mov	r3, r2
 81064d6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 81064d8:	68fb      	ldr	r3, [r7, #12]
 81064da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81064de:	2b20      	cmp	r3, #32
 81064e0:	f040 80c0 	bne.w	8106664 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 81064e4:	68bb      	ldr	r3, [r7, #8]
 81064e6:	2b00      	cmp	r3, #0
 81064e8:	d002      	beq.n	81064f0 <HAL_UART_Receive+0x28>
 81064ea:	88fb      	ldrh	r3, [r7, #6]
 81064ec:	2b00      	cmp	r3, #0
 81064ee:	d101      	bne.n	81064f4 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 81064f0:	2301      	movs	r3, #1
 81064f2:	e0b8      	b.n	8106666 <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 81064f4:	68fb      	ldr	r3, [r7, #12]
 81064f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81064fa:	2b01      	cmp	r3, #1
 81064fc:	d101      	bne.n	8106502 <HAL_UART_Receive+0x3a>
 81064fe:	2302      	movs	r3, #2
 8106500:	e0b1      	b.n	8106666 <HAL_UART_Receive+0x19e>
 8106502:	68fb      	ldr	r3, [r7, #12]
 8106504:	2201      	movs	r2, #1
 8106506:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810650a:	68fb      	ldr	r3, [r7, #12]
 810650c:	2200      	movs	r2, #0
 810650e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8106512:	68fb      	ldr	r3, [r7, #12]
 8106514:	2222      	movs	r2, #34	; 0x22
 8106516:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810651a:	68fb      	ldr	r3, [r7, #12]
 810651c:	2200      	movs	r2, #0
 810651e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8106520:	f7fc fd2a 	bl	8102f78 <HAL_GetTick>
 8106524:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8106526:	68fb      	ldr	r3, [r7, #12]
 8106528:	88fa      	ldrh	r2, [r7, #6]
 810652a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 810652e:	68fb      	ldr	r3, [r7, #12]
 8106530:	88fa      	ldrh	r2, [r7, #6]
 8106532:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8106536:	68fb      	ldr	r3, [r7, #12]
 8106538:	689b      	ldr	r3, [r3, #8]
 810653a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810653e:	d10e      	bne.n	810655e <HAL_UART_Receive+0x96>
 8106540:	68fb      	ldr	r3, [r7, #12]
 8106542:	691b      	ldr	r3, [r3, #16]
 8106544:	2b00      	cmp	r3, #0
 8106546:	d105      	bne.n	8106554 <HAL_UART_Receive+0x8c>
 8106548:	68fb      	ldr	r3, [r7, #12]
 810654a:	f240 12ff 	movw	r2, #511	; 0x1ff
 810654e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8106552:	e02d      	b.n	81065b0 <HAL_UART_Receive+0xe8>
 8106554:	68fb      	ldr	r3, [r7, #12]
 8106556:	22ff      	movs	r2, #255	; 0xff
 8106558:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 810655c:	e028      	b.n	81065b0 <HAL_UART_Receive+0xe8>
 810655e:	68fb      	ldr	r3, [r7, #12]
 8106560:	689b      	ldr	r3, [r3, #8]
 8106562:	2b00      	cmp	r3, #0
 8106564:	d10d      	bne.n	8106582 <HAL_UART_Receive+0xba>
 8106566:	68fb      	ldr	r3, [r7, #12]
 8106568:	691b      	ldr	r3, [r3, #16]
 810656a:	2b00      	cmp	r3, #0
 810656c:	d104      	bne.n	8106578 <HAL_UART_Receive+0xb0>
 810656e:	68fb      	ldr	r3, [r7, #12]
 8106570:	22ff      	movs	r2, #255	; 0xff
 8106572:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8106576:	e01b      	b.n	81065b0 <HAL_UART_Receive+0xe8>
 8106578:	68fb      	ldr	r3, [r7, #12]
 810657a:	227f      	movs	r2, #127	; 0x7f
 810657c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8106580:	e016      	b.n	81065b0 <HAL_UART_Receive+0xe8>
 8106582:	68fb      	ldr	r3, [r7, #12]
 8106584:	689b      	ldr	r3, [r3, #8]
 8106586:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810658a:	d10d      	bne.n	81065a8 <HAL_UART_Receive+0xe0>
 810658c:	68fb      	ldr	r3, [r7, #12]
 810658e:	691b      	ldr	r3, [r3, #16]
 8106590:	2b00      	cmp	r3, #0
 8106592:	d104      	bne.n	810659e <HAL_UART_Receive+0xd6>
 8106594:	68fb      	ldr	r3, [r7, #12]
 8106596:	227f      	movs	r2, #127	; 0x7f
 8106598:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 810659c:	e008      	b.n	81065b0 <HAL_UART_Receive+0xe8>
 810659e:	68fb      	ldr	r3, [r7, #12]
 81065a0:	223f      	movs	r2, #63	; 0x3f
 81065a2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 81065a6:	e003      	b.n	81065b0 <HAL_UART_Receive+0xe8>
 81065a8:	68fb      	ldr	r3, [r7, #12]
 81065aa:	2200      	movs	r2, #0
 81065ac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 81065b0:	68fb      	ldr	r3, [r7, #12]
 81065b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 81065b6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 81065b8:	68fb      	ldr	r3, [r7, #12]
 81065ba:	689b      	ldr	r3, [r3, #8]
 81065bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81065c0:	d108      	bne.n	81065d4 <HAL_UART_Receive+0x10c>
 81065c2:	68fb      	ldr	r3, [r7, #12]
 81065c4:	691b      	ldr	r3, [r3, #16]
 81065c6:	2b00      	cmp	r3, #0
 81065c8:	d104      	bne.n	81065d4 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 81065ca:	2300      	movs	r3, #0
 81065cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 81065ce:	68bb      	ldr	r3, [r7, #8]
 81065d0:	61bb      	str	r3, [r7, #24]
 81065d2:	e003      	b.n	81065dc <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 81065d4:	68bb      	ldr	r3, [r7, #8]
 81065d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 81065d8:	2300      	movs	r3, #0
 81065da:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 81065dc:	68fb      	ldr	r3, [r7, #12]
 81065de:	2200      	movs	r2, #0
 81065e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 81065e4:	e032      	b.n	810664c <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 81065e6:	683b      	ldr	r3, [r7, #0]
 81065e8:	9300      	str	r3, [sp, #0]
 81065ea:	697b      	ldr	r3, [r7, #20]
 81065ec:	2200      	movs	r2, #0
 81065ee:	2120      	movs	r1, #32
 81065f0:	68f8      	ldr	r0, [r7, #12]
 81065f2:	f000 fe8a 	bl	810730a <UART_WaitOnFlagUntilTimeout>
 81065f6:	4603      	mov	r3, r0
 81065f8:	2b00      	cmp	r3, #0
 81065fa:	d001      	beq.n	8106600 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 81065fc:	2303      	movs	r3, #3
 81065fe:	e032      	b.n	8106666 <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 8106600:	69fb      	ldr	r3, [r7, #28]
 8106602:	2b00      	cmp	r3, #0
 8106604:	d10c      	bne.n	8106620 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8106606:	68fb      	ldr	r3, [r7, #12]
 8106608:	681b      	ldr	r3, [r3, #0]
 810660a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810660c:	b29a      	uxth	r2, r3
 810660e:	8a7b      	ldrh	r3, [r7, #18]
 8106610:	4013      	ands	r3, r2
 8106612:	b29a      	uxth	r2, r3
 8106614:	69bb      	ldr	r3, [r7, #24]
 8106616:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8106618:	69bb      	ldr	r3, [r7, #24]
 810661a:	3302      	adds	r3, #2
 810661c:	61bb      	str	r3, [r7, #24]
 810661e:	e00c      	b.n	810663a <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8106620:	68fb      	ldr	r3, [r7, #12]
 8106622:	681b      	ldr	r3, [r3, #0]
 8106624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106626:	b2da      	uxtb	r2, r3
 8106628:	8a7b      	ldrh	r3, [r7, #18]
 810662a:	b2db      	uxtb	r3, r3
 810662c:	4013      	ands	r3, r2
 810662e:	b2da      	uxtb	r2, r3
 8106630:	69fb      	ldr	r3, [r7, #28]
 8106632:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8106634:	69fb      	ldr	r3, [r7, #28]
 8106636:	3301      	adds	r3, #1
 8106638:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 810663a:	68fb      	ldr	r3, [r7, #12]
 810663c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8106640:	b29b      	uxth	r3, r3
 8106642:	3b01      	subs	r3, #1
 8106644:	b29a      	uxth	r2, r3
 8106646:	68fb      	ldr	r3, [r7, #12]
 8106648:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 810664c:	68fb      	ldr	r3, [r7, #12]
 810664e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8106652:	b29b      	uxth	r3, r3
 8106654:	2b00      	cmp	r3, #0
 8106656:	d1c6      	bne.n	81065e6 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8106658:	68fb      	ldr	r3, [r7, #12]
 810665a:	2220      	movs	r2, #32
 810665c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8106660:	2300      	movs	r3, #0
 8106662:	e000      	b.n	8106666 <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 8106664:	2302      	movs	r3, #2
  }
}
 8106666:	4618      	mov	r0, r3
 8106668:	3720      	adds	r7, #32
 810666a:	46bd      	mov	sp, r7
 810666c:	bd80      	pop	{r7, pc}
	...

08106670 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8106670:	b5b0      	push	{r4, r5, r7, lr}
 8106672:	b08e      	sub	sp, #56	; 0x38
 8106674:	af00      	add	r7, sp, #0
 8106676:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8106678:	2300      	movs	r3, #0
 810667a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 810667e:	687b      	ldr	r3, [r7, #4]
 8106680:	689a      	ldr	r2, [r3, #8]
 8106682:	687b      	ldr	r3, [r7, #4]
 8106684:	691b      	ldr	r3, [r3, #16]
 8106686:	431a      	orrs	r2, r3
 8106688:	687b      	ldr	r3, [r7, #4]
 810668a:	695b      	ldr	r3, [r3, #20]
 810668c:	431a      	orrs	r2, r3
 810668e:	687b      	ldr	r3, [r7, #4]
 8106690:	69db      	ldr	r3, [r3, #28]
 8106692:	4313      	orrs	r3, r2
 8106694:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8106696:	687b      	ldr	r3, [r7, #4]
 8106698:	681b      	ldr	r3, [r3, #0]
 810669a:	681a      	ldr	r2, [r3, #0]
 810669c:	4bc0      	ldr	r3, [pc, #768]	; (81069a0 <UART_SetConfig+0x330>)
 810669e:	4013      	ands	r3, r2
 81066a0:	687a      	ldr	r2, [r7, #4]
 81066a2:	6812      	ldr	r2, [r2, #0]
 81066a4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 81066a6:	430b      	orrs	r3, r1
 81066a8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 81066aa:	687b      	ldr	r3, [r7, #4]
 81066ac:	681b      	ldr	r3, [r3, #0]
 81066ae:	685b      	ldr	r3, [r3, #4]
 81066b0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 81066b4:	687b      	ldr	r3, [r7, #4]
 81066b6:	68da      	ldr	r2, [r3, #12]
 81066b8:	687b      	ldr	r3, [r7, #4]
 81066ba:	681b      	ldr	r3, [r3, #0]
 81066bc:	430a      	orrs	r2, r1
 81066be:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81066c0:	687b      	ldr	r3, [r7, #4]
 81066c2:	699b      	ldr	r3, [r3, #24]
 81066c4:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81066c6:	687b      	ldr	r3, [r7, #4]
 81066c8:	681b      	ldr	r3, [r3, #0]
 81066ca:	4ab6      	ldr	r2, [pc, #728]	; (81069a4 <UART_SetConfig+0x334>)
 81066cc:	4293      	cmp	r3, r2
 81066ce:	d004      	beq.n	81066da <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 81066d0:	687b      	ldr	r3, [r7, #4]
 81066d2:	6a1b      	ldr	r3, [r3, #32]
 81066d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81066d6:	4313      	orrs	r3, r2
 81066d8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 81066da:	687b      	ldr	r3, [r7, #4]
 81066dc:	681b      	ldr	r3, [r3, #0]
 81066de:	689b      	ldr	r3, [r3, #8]
 81066e0:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 81066e4:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 81066e8:	687a      	ldr	r2, [r7, #4]
 81066ea:	6812      	ldr	r2, [r2, #0]
 81066ec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 81066ee:	430b      	orrs	r3, r1
 81066f0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 81066f2:	687b      	ldr	r3, [r7, #4]
 81066f4:	681b      	ldr	r3, [r3, #0]
 81066f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81066f8:	f023 010f 	bic.w	r1, r3, #15
 81066fc:	687b      	ldr	r3, [r7, #4]
 81066fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8106700:	687b      	ldr	r3, [r7, #4]
 8106702:	681b      	ldr	r3, [r3, #0]
 8106704:	430a      	orrs	r2, r1
 8106706:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8106708:	687b      	ldr	r3, [r7, #4]
 810670a:	681b      	ldr	r3, [r3, #0]
 810670c:	4aa6      	ldr	r2, [pc, #664]	; (81069a8 <UART_SetConfig+0x338>)
 810670e:	4293      	cmp	r3, r2
 8106710:	d176      	bne.n	8106800 <UART_SetConfig+0x190>
 8106712:	4ba6      	ldr	r3, [pc, #664]	; (81069ac <UART_SetConfig+0x33c>)
 8106714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106716:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810671a:	2b28      	cmp	r3, #40	; 0x28
 810671c:	d86c      	bhi.n	81067f8 <UART_SetConfig+0x188>
 810671e:	a201      	add	r2, pc, #4	; (adr r2, 8106724 <UART_SetConfig+0xb4>)
 8106720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106724:	081067c9 	.word	0x081067c9
 8106728:	081067f9 	.word	0x081067f9
 810672c:	081067f9 	.word	0x081067f9
 8106730:	081067f9 	.word	0x081067f9
 8106734:	081067f9 	.word	0x081067f9
 8106738:	081067f9 	.word	0x081067f9
 810673c:	081067f9 	.word	0x081067f9
 8106740:	081067f9 	.word	0x081067f9
 8106744:	081067d1 	.word	0x081067d1
 8106748:	081067f9 	.word	0x081067f9
 810674c:	081067f9 	.word	0x081067f9
 8106750:	081067f9 	.word	0x081067f9
 8106754:	081067f9 	.word	0x081067f9
 8106758:	081067f9 	.word	0x081067f9
 810675c:	081067f9 	.word	0x081067f9
 8106760:	081067f9 	.word	0x081067f9
 8106764:	081067d9 	.word	0x081067d9
 8106768:	081067f9 	.word	0x081067f9
 810676c:	081067f9 	.word	0x081067f9
 8106770:	081067f9 	.word	0x081067f9
 8106774:	081067f9 	.word	0x081067f9
 8106778:	081067f9 	.word	0x081067f9
 810677c:	081067f9 	.word	0x081067f9
 8106780:	081067f9 	.word	0x081067f9
 8106784:	081067e1 	.word	0x081067e1
 8106788:	081067f9 	.word	0x081067f9
 810678c:	081067f9 	.word	0x081067f9
 8106790:	081067f9 	.word	0x081067f9
 8106794:	081067f9 	.word	0x081067f9
 8106798:	081067f9 	.word	0x081067f9
 810679c:	081067f9 	.word	0x081067f9
 81067a0:	081067f9 	.word	0x081067f9
 81067a4:	081067e9 	.word	0x081067e9
 81067a8:	081067f9 	.word	0x081067f9
 81067ac:	081067f9 	.word	0x081067f9
 81067b0:	081067f9 	.word	0x081067f9
 81067b4:	081067f9 	.word	0x081067f9
 81067b8:	081067f9 	.word	0x081067f9
 81067bc:	081067f9 	.word	0x081067f9
 81067c0:	081067f9 	.word	0x081067f9
 81067c4:	081067f1 	.word	0x081067f1
 81067c8:	2301      	movs	r3, #1
 81067ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067ce:	e220      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81067d0:	2304      	movs	r3, #4
 81067d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067d6:	e21c      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81067d8:	2308      	movs	r3, #8
 81067da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067de:	e218      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81067e0:	2310      	movs	r3, #16
 81067e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067e6:	e214      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81067e8:	2320      	movs	r3, #32
 81067ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067ee:	e210      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81067f0:	2340      	movs	r3, #64	; 0x40
 81067f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067f6:	e20c      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81067f8:	2380      	movs	r3, #128	; 0x80
 81067fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81067fe:	e208      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106800:	687b      	ldr	r3, [r7, #4]
 8106802:	681b      	ldr	r3, [r3, #0]
 8106804:	4a6a      	ldr	r2, [pc, #424]	; (81069b0 <UART_SetConfig+0x340>)
 8106806:	4293      	cmp	r3, r2
 8106808:	d130      	bne.n	810686c <UART_SetConfig+0x1fc>
 810680a:	4b68      	ldr	r3, [pc, #416]	; (81069ac <UART_SetConfig+0x33c>)
 810680c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810680e:	f003 0307 	and.w	r3, r3, #7
 8106812:	2b05      	cmp	r3, #5
 8106814:	d826      	bhi.n	8106864 <UART_SetConfig+0x1f4>
 8106816:	a201      	add	r2, pc, #4	; (adr r2, 810681c <UART_SetConfig+0x1ac>)
 8106818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810681c:	08106835 	.word	0x08106835
 8106820:	0810683d 	.word	0x0810683d
 8106824:	08106845 	.word	0x08106845
 8106828:	0810684d 	.word	0x0810684d
 810682c:	08106855 	.word	0x08106855
 8106830:	0810685d 	.word	0x0810685d
 8106834:	2300      	movs	r3, #0
 8106836:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810683a:	e1ea      	b.n	8106c12 <UART_SetConfig+0x5a2>
 810683c:	2304      	movs	r3, #4
 810683e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106842:	e1e6      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106844:	2308      	movs	r3, #8
 8106846:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810684a:	e1e2      	b.n	8106c12 <UART_SetConfig+0x5a2>
 810684c:	2310      	movs	r3, #16
 810684e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106852:	e1de      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106854:	2320      	movs	r3, #32
 8106856:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810685a:	e1da      	b.n	8106c12 <UART_SetConfig+0x5a2>
 810685c:	2340      	movs	r3, #64	; 0x40
 810685e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106862:	e1d6      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106864:	2380      	movs	r3, #128	; 0x80
 8106866:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810686a:	e1d2      	b.n	8106c12 <UART_SetConfig+0x5a2>
 810686c:	687b      	ldr	r3, [r7, #4]
 810686e:	681b      	ldr	r3, [r3, #0]
 8106870:	4a50      	ldr	r2, [pc, #320]	; (81069b4 <UART_SetConfig+0x344>)
 8106872:	4293      	cmp	r3, r2
 8106874:	d130      	bne.n	81068d8 <UART_SetConfig+0x268>
 8106876:	4b4d      	ldr	r3, [pc, #308]	; (81069ac <UART_SetConfig+0x33c>)
 8106878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810687a:	f003 0307 	and.w	r3, r3, #7
 810687e:	2b05      	cmp	r3, #5
 8106880:	d826      	bhi.n	81068d0 <UART_SetConfig+0x260>
 8106882:	a201      	add	r2, pc, #4	; (adr r2, 8106888 <UART_SetConfig+0x218>)
 8106884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106888:	081068a1 	.word	0x081068a1
 810688c:	081068a9 	.word	0x081068a9
 8106890:	081068b1 	.word	0x081068b1
 8106894:	081068b9 	.word	0x081068b9
 8106898:	081068c1 	.word	0x081068c1
 810689c:	081068c9 	.word	0x081068c9
 81068a0:	2300      	movs	r3, #0
 81068a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068a6:	e1b4      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81068a8:	2304      	movs	r3, #4
 81068aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068ae:	e1b0      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81068b0:	2308      	movs	r3, #8
 81068b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068b6:	e1ac      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81068b8:	2310      	movs	r3, #16
 81068ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068be:	e1a8      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81068c0:	2320      	movs	r3, #32
 81068c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068c6:	e1a4      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81068c8:	2340      	movs	r3, #64	; 0x40
 81068ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068ce:	e1a0      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81068d0:	2380      	movs	r3, #128	; 0x80
 81068d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81068d6:	e19c      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81068d8:	687b      	ldr	r3, [r7, #4]
 81068da:	681b      	ldr	r3, [r3, #0]
 81068dc:	4a36      	ldr	r2, [pc, #216]	; (81069b8 <UART_SetConfig+0x348>)
 81068de:	4293      	cmp	r3, r2
 81068e0:	d130      	bne.n	8106944 <UART_SetConfig+0x2d4>
 81068e2:	4b32      	ldr	r3, [pc, #200]	; (81069ac <UART_SetConfig+0x33c>)
 81068e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81068e6:	f003 0307 	and.w	r3, r3, #7
 81068ea:	2b05      	cmp	r3, #5
 81068ec:	d826      	bhi.n	810693c <UART_SetConfig+0x2cc>
 81068ee:	a201      	add	r2, pc, #4	; (adr r2, 81068f4 <UART_SetConfig+0x284>)
 81068f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81068f4:	0810690d 	.word	0x0810690d
 81068f8:	08106915 	.word	0x08106915
 81068fc:	0810691d 	.word	0x0810691d
 8106900:	08106925 	.word	0x08106925
 8106904:	0810692d 	.word	0x0810692d
 8106908:	08106935 	.word	0x08106935
 810690c:	2300      	movs	r3, #0
 810690e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106912:	e17e      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106914:	2304      	movs	r3, #4
 8106916:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810691a:	e17a      	b.n	8106c12 <UART_SetConfig+0x5a2>
 810691c:	2308      	movs	r3, #8
 810691e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106922:	e176      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106924:	2310      	movs	r3, #16
 8106926:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810692a:	e172      	b.n	8106c12 <UART_SetConfig+0x5a2>
 810692c:	2320      	movs	r3, #32
 810692e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106932:	e16e      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106934:	2340      	movs	r3, #64	; 0x40
 8106936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810693a:	e16a      	b.n	8106c12 <UART_SetConfig+0x5a2>
 810693c:	2380      	movs	r3, #128	; 0x80
 810693e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106942:	e166      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106944:	687b      	ldr	r3, [r7, #4]
 8106946:	681b      	ldr	r3, [r3, #0]
 8106948:	4a1c      	ldr	r2, [pc, #112]	; (81069bc <UART_SetConfig+0x34c>)
 810694a:	4293      	cmp	r3, r2
 810694c:	d140      	bne.n	81069d0 <UART_SetConfig+0x360>
 810694e:	4b17      	ldr	r3, [pc, #92]	; (81069ac <UART_SetConfig+0x33c>)
 8106950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106952:	f003 0307 	and.w	r3, r3, #7
 8106956:	2b05      	cmp	r3, #5
 8106958:	d836      	bhi.n	81069c8 <UART_SetConfig+0x358>
 810695a:	a201      	add	r2, pc, #4	; (adr r2, 8106960 <UART_SetConfig+0x2f0>)
 810695c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106960:	08106979 	.word	0x08106979
 8106964:	08106981 	.word	0x08106981
 8106968:	08106989 	.word	0x08106989
 810696c:	08106991 	.word	0x08106991
 8106970:	08106999 	.word	0x08106999
 8106974:	081069c1 	.word	0x081069c1
 8106978:	2300      	movs	r3, #0
 810697a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810697e:	e148      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106980:	2304      	movs	r3, #4
 8106982:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106986:	e144      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106988:	2308      	movs	r3, #8
 810698a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810698e:	e140      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106990:	2310      	movs	r3, #16
 8106992:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106996:	e13c      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106998:	2320      	movs	r3, #32
 810699a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810699e:	e138      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81069a0:	cfff69f3 	.word	0xcfff69f3
 81069a4:	58000c00 	.word	0x58000c00
 81069a8:	40011000 	.word	0x40011000
 81069ac:	58024400 	.word	0x58024400
 81069b0:	40004400 	.word	0x40004400
 81069b4:	40004800 	.word	0x40004800
 81069b8:	40004c00 	.word	0x40004c00
 81069bc:	40005000 	.word	0x40005000
 81069c0:	2340      	movs	r3, #64	; 0x40
 81069c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81069c6:	e124      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81069c8:	2380      	movs	r3, #128	; 0x80
 81069ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81069ce:	e120      	b.n	8106c12 <UART_SetConfig+0x5a2>
 81069d0:	687b      	ldr	r3, [r7, #4]
 81069d2:	681b      	ldr	r3, [r3, #0]
 81069d4:	4acc      	ldr	r2, [pc, #816]	; (8106d08 <UART_SetConfig+0x698>)
 81069d6:	4293      	cmp	r3, r2
 81069d8:	d176      	bne.n	8106ac8 <UART_SetConfig+0x458>
 81069da:	4bcc      	ldr	r3, [pc, #816]	; (8106d0c <UART_SetConfig+0x69c>)
 81069dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81069de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81069e2:	2b28      	cmp	r3, #40	; 0x28
 81069e4:	d86c      	bhi.n	8106ac0 <UART_SetConfig+0x450>
 81069e6:	a201      	add	r2, pc, #4	; (adr r2, 81069ec <UART_SetConfig+0x37c>)
 81069e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81069ec:	08106a91 	.word	0x08106a91
 81069f0:	08106ac1 	.word	0x08106ac1
 81069f4:	08106ac1 	.word	0x08106ac1
 81069f8:	08106ac1 	.word	0x08106ac1
 81069fc:	08106ac1 	.word	0x08106ac1
 8106a00:	08106ac1 	.word	0x08106ac1
 8106a04:	08106ac1 	.word	0x08106ac1
 8106a08:	08106ac1 	.word	0x08106ac1
 8106a0c:	08106a99 	.word	0x08106a99
 8106a10:	08106ac1 	.word	0x08106ac1
 8106a14:	08106ac1 	.word	0x08106ac1
 8106a18:	08106ac1 	.word	0x08106ac1
 8106a1c:	08106ac1 	.word	0x08106ac1
 8106a20:	08106ac1 	.word	0x08106ac1
 8106a24:	08106ac1 	.word	0x08106ac1
 8106a28:	08106ac1 	.word	0x08106ac1
 8106a2c:	08106aa1 	.word	0x08106aa1
 8106a30:	08106ac1 	.word	0x08106ac1
 8106a34:	08106ac1 	.word	0x08106ac1
 8106a38:	08106ac1 	.word	0x08106ac1
 8106a3c:	08106ac1 	.word	0x08106ac1
 8106a40:	08106ac1 	.word	0x08106ac1
 8106a44:	08106ac1 	.word	0x08106ac1
 8106a48:	08106ac1 	.word	0x08106ac1
 8106a4c:	08106aa9 	.word	0x08106aa9
 8106a50:	08106ac1 	.word	0x08106ac1
 8106a54:	08106ac1 	.word	0x08106ac1
 8106a58:	08106ac1 	.word	0x08106ac1
 8106a5c:	08106ac1 	.word	0x08106ac1
 8106a60:	08106ac1 	.word	0x08106ac1
 8106a64:	08106ac1 	.word	0x08106ac1
 8106a68:	08106ac1 	.word	0x08106ac1
 8106a6c:	08106ab1 	.word	0x08106ab1
 8106a70:	08106ac1 	.word	0x08106ac1
 8106a74:	08106ac1 	.word	0x08106ac1
 8106a78:	08106ac1 	.word	0x08106ac1
 8106a7c:	08106ac1 	.word	0x08106ac1
 8106a80:	08106ac1 	.word	0x08106ac1
 8106a84:	08106ac1 	.word	0x08106ac1
 8106a88:	08106ac1 	.word	0x08106ac1
 8106a8c:	08106ab9 	.word	0x08106ab9
 8106a90:	2301      	movs	r3, #1
 8106a92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106a96:	e0bc      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106a98:	2304      	movs	r3, #4
 8106a9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106a9e:	e0b8      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106aa0:	2308      	movs	r3, #8
 8106aa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106aa6:	e0b4      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106aa8:	2310      	movs	r3, #16
 8106aaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106aae:	e0b0      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106ab0:	2320      	movs	r3, #32
 8106ab2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106ab6:	e0ac      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106ab8:	2340      	movs	r3, #64	; 0x40
 8106aba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106abe:	e0a8      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106ac0:	2380      	movs	r3, #128	; 0x80
 8106ac2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106ac6:	e0a4      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106ac8:	687b      	ldr	r3, [r7, #4]
 8106aca:	681b      	ldr	r3, [r3, #0]
 8106acc:	4a90      	ldr	r2, [pc, #576]	; (8106d10 <UART_SetConfig+0x6a0>)
 8106ace:	4293      	cmp	r3, r2
 8106ad0:	d130      	bne.n	8106b34 <UART_SetConfig+0x4c4>
 8106ad2:	4b8e      	ldr	r3, [pc, #568]	; (8106d0c <UART_SetConfig+0x69c>)
 8106ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106ad6:	f003 0307 	and.w	r3, r3, #7
 8106ada:	2b05      	cmp	r3, #5
 8106adc:	d826      	bhi.n	8106b2c <UART_SetConfig+0x4bc>
 8106ade:	a201      	add	r2, pc, #4	; (adr r2, 8106ae4 <UART_SetConfig+0x474>)
 8106ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106ae4:	08106afd 	.word	0x08106afd
 8106ae8:	08106b05 	.word	0x08106b05
 8106aec:	08106b0d 	.word	0x08106b0d
 8106af0:	08106b15 	.word	0x08106b15
 8106af4:	08106b1d 	.word	0x08106b1d
 8106af8:	08106b25 	.word	0x08106b25
 8106afc:	2300      	movs	r3, #0
 8106afe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b02:	e086      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b04:	2304      	movs	r3, #4
 8106b06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b0a:	e082      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b0c:	2308      	movs	r3, #8
 8106b0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b12:	e07e      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b14:	2310      	movs	r3, #16
 8106b16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b1a:	e07a      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b1c:	2320      	movs	r3, #32
 8106b1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b22:	e076      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b24:	2340      	movs	r3, #64	; 0x40
 8106b26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b2a:	e072      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b2c:	2380      	movs	r3, #128	; 0x80
 8106b2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b32:	e06e      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b34:	687b      	ldr	r3, [r7, #4]
 8106b36:	681b      	ldr	r3, [r3, #0]
 8106b38:	4a76      	ldr	r2, [pc, #472]	; (8106d14 <UART_SetConfig+0x6a4>)
 8106b3a:	4293      	cmp	r3, r2
 8106b3c:	d130      	bne.n	8106ba0 <UART_SetConfig+0x530>
 8106b3e:	4b73      	ldr	r3, [pc, #460]	; (8106d0c <UART_SetConfig+0x69c>)
 8106b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106b42:	f003 0307 	and.w	r3, r3, #7
 8106b46:	2b05      	cmp	r3, #5
 8106b48:	d826      	bhi.n	8106b98 <UART_SetConfig+0x528>
 8106b4a:	a201      	add	r2, pc, #4	; (adr r2, 8106b50 <UART_SetConfig+0x4e0>)
 8106b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106b50:	08106b69 	.word	0x08106b69
 8106b54:	08106b71 	.word	0x08106b71
 8106b58:	08106b79 	.word	0x08106b79
 8106b5c:	08106b81 	.word	0x08106b81
 8106b60:	08106b89 	.word	0x08106b89
 8106b64:	08106b91 	.word	0x08106b91
 8106b68:	2300      	movs	r3, #0
 8106b6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b6e:	e050      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b70:	2304      	movs	r3, #4
 8106b72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b76:	e04c      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b78:	2308      	movs	r3, #8
 8106b7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b7e:	e048      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b80:	2310      	movs	r3, #16
 8106b82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b86:	e044      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b88:	2320      	movs	r3, #32
 8106b8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b8e:	e040      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b90:	2340      	movs	r3, #64	; 0x40
 8106b92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b96:	e03c      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106b98:	2380      	movs	r3, #128	; 0x80
 8106b9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106b9e:	e038      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106ba0:	687b      	ldr	r3, [r7, #4]
 8106ba2:	681b      	ldr	r3, [r3, #0]
 8106ba4:	4a5c      	ldr	r2, [pc, #368]	; (8106d18 <UART_SetConfig+0x6a8>)
 8106ba6:	4293      	cmp	r3, r2
 8106ba8:	d130      	bne.n	8106c0c <UART_SetConfig+0x59c>
 8106baa:	4b58      	ldr	r3, [pc, #352]	; (8106d0c <UART_SetConfig+0x69c>)
 8106bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106bae:	f003 0307 	and.w	r3, r3, #7
 8106bb2:	2b05      	cmp	r3, #5
 8106bb4:	d826      	bhi.n	8106c04 <UART_SetConfig+0x594>
 8106bb6:	a201      	add	r2, pc, #4	; (adr r2, 8106bbc <UART_SetConfig+0x54c>)
 8106bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106bbc:	08106bd5 	.word	0x08106bd5
 8106bc0:	08106bdd 	.word	0x08106bdd
 8106bc4:	08106be5 	.word	0x08106be5
 8106bc8:	08106bed 	.word	0x08106bed
 8106bcc:	08106bf5 	.word	0x08106bf5
 8106bd0:	08106bfd 	.word	0x08106bfd
 8106bd4:	2302      	movs	r3, #2
 8106bd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106bda:	e01a      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106bdc:	2304      	movs	r3, #4
 8106bde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106be2:	e016      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106be4:	2308      	movs	r3, #8
 8106be6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106bea:	e012      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106bec:	2310      	movs	r3, #16
 8106bee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106bf2:	e00e      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106bf4:	2320      	movs	r3, #32
 8106bf6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106bfa:	e00a      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106bfc:	2340      	movs	r3, #64	; 0x40
 8106bfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106c02:	e006      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106c04:	2380      	movs	r3, #128	; 0x80
 8106c06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8106c0a:	e002      	b.n	8106c12 <UART_SetConfig+0x5a2>
 8106c0c:	2380      	movs	r3, #128	; 0x80
 8106c0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8106c12:	687b      	ldr	r3, [r7, #4]
 8106c14:	681b      	ldr	r3, [r3, #0]
 8106c16:	4a40      	ldr	r2, [pc, #256]	; (8106d18 <UART_SetConfig+0x6a8>)
 8106c18:	4293      	cmp	r3, r2
 8106c1a:	f040 80ef 	bne.w	8106dfc <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8106c1e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8106c22:	2b20      	cmp	r3, #32
 8106c24:	dc46      	bgt.n	8106cb4 <UART_SetConfig+0x644>
 8106c26:	2b02      	cmp	r3, #2
 8106c28:	f2c0 8081 	blt.w	8106d2e <UART_SetConfig+0x6be>
 8106c2c:	3b02      	subs	r3, #2
 8106c2e:	2b1e      	cmp	r3, #30
 8106c30:	d87d      	bhi.n	8106d2e <UART_SetConfig+0x6be>
 8106c32:	a201      	add	r2, pc, #4	; (adr r2, 8106c38 <UART_SetConfig+0x5c8>)
 8106c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106c38:	08106cbb 	.word	0x08106cbb
 8106c3c:	08106d2f 	.word	0x08106d2f
 8106c40:	08106cc3 	.word	0x08106cc3
 8106c44:	08106d2f 	.word	0x08106d2f
 8106c48:	08106d2f 	.word	0x08106d2f
 8106c4c:	08106d2f 	.word	0x08106d2f
 8106c50:	08106cd3 	.word	0x08106cd3
 8106c54:	08106d2f 	.word	0x08106d2f
 8106c58:	08106d2f 	.word	0x08106d2f
 8106c5c:	08106d2f 	.word	0x08106d2f
 8106c60:	08106d2f 	.word	0x08106d2f
 8106c64:	08106d2f 	.word	0x08106d2f
 8106c68:	08106d2f 	.word	0x08106d2f
 8106c6c:	08106d2f 	.word	0x08106d2f
 8106c70:	08106ce3 	.word	0x08106ce3
 8106c74:	08106d2f 	.word	0x08106d2f
 8106c78:	08106d2f 	.word	0x08106d2f
 8106c7c:	08106d2f 	.word	0x08106d2f
 8106c80:	08106d2f 	.word	0x08106d2f
 8106c84:	08106d2f 	.word	0x08106d2f
 8106c88:	08106d2f 	.word	0x08106d2f
 8106c8c:	08106d2f 	.word	0x08106d2f
 8106c90:	08106d2f 	.word	0x08106d2f
 8106c94:	08106d2f 	.word	0x08106d2f
 8106c98:	08106d2f 	.word	0x08106d2f
 8106c9c:	08106d2f 	.word	0x08106d2f
 8106ca0:	08106d2f 	.word	0x08106d2f
 8106ca4:	08106d2f 	.word	0x08106d2f
 8106ca8:	08106d2f 	.word	0x08106d2f
 8106cac:	08106d2f 	.word	0x08106d2f
 8106cb0:	08106d21 	.word	0x08106d21
 8106cb4:	2b40      	cmp	r3, #64	; 0x40
 8106cb6:	d036      	beq.n	8106d26 <UART_SetConfig+0x6b6>
 8106cb8:	e039      	b.n	8106d2e <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8106cba:	f7fd fe47 	bl	810494c <HAL_RCCEx_GetD3PCLK1Freq>
 8106cbe:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106cc0:	e03b      	b.n	8106d3a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106cc2:	f107 0314 	add.w	r3, r7, #20
 8106cc6:	4618      	mov	r0, r3
 8106cc8:	f7fd fe56 	bl	8104978 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106ccc:	69bb      	ldr	r3, [r7, #24]
 8106cce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106cd0:	e033      	b.n	8106d3a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106cd2:	f107 0308 	add.w	r3, r7, #8
 8106cd6:	4618      	mov	r0, r3
 8106cd8:	f7fd ffa2 	bl	8104c20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106cdc:	68fb      	ldr	r3, [r7, #12]
 8106cde:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106ce0:	e02b      	b.n	8106d3a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106ce2:	4b0a      	ldr	r3, [pc, #40]	; (8106d0c <UART_SetConfig+0x69c>)
 8106ce4:	681b      	ldr	r3, [r3, #0]
 8106ce6:	f003 0320 	and.w	r3, r3, #32
 8106cea:	2b00      	cmp	r3, #0
 8106cec:	d009      	beq.n	8106d02 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106cee:	4b07      	ldr	r3, [pc, #28]	; (8106d0c <UART_SetConfig+0x69c>)
 8106cf0:	681b      	ldr	r3, [r3, #0]
 8106cf2:	08db      	lsrs	r3, r3, #3
 8106cf4:	f003 0303 	and.w	r3, r3, #3
 8106cf8:	4a08      	ldr	r2, [pc, #32]	; (8106d1c <UART_SetConfig+0x6ac>)
 8106cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8106cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8106d00:	e01b      	b.n	8106d3a <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8106d02:	4b06      	ldr	r3, [pc, #24]	; (8106d1c <UART_SetConfig+0x6ac>)
 8106d04:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106d06:	e018      	b.n	8106d3a <UART_SetConfig+0x6ca>
 8106d08:	40011400 	.word	0x40011400
 8106d0c:	58024400 	.word	0x58024400
 8106d10:	40007800 	.word	0x40007800
 8106d14:	40007c00 	.word	0x40007c00
 8106d18:	58000c00 	.word	0x58000c00
 8106d1c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106d20:	4bc4      	ldr	r3, [pc, #784]	; (8107034 <UART_SetConfig+0x9c4>)
 8106d22:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106d24:	e009      	b.n	8106d3a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8106d26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8106d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106d2c:	e005      	b.n	8106d3a <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8106d2e:	2300      	movs	r3, #0
 8106d30:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8106d32:	2301      	movs	r3, #1
 8106d34:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8106d38:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8106d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106d3c:	2b00      	cmp	r3, #0
 8106d3e:	f000 81da 	beq.w	81070f6 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8106d42:	687b      	ldr	r3, [r7, #4]
 8106d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106d46:	4abc      	ldr	r2, [pc, #752]	; (8107038 <UART_SetConfig+0x9c8>)
 8106d48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106d4c:	461a      	mov	r2, r3
 8106d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106d50:	fbb3 f3f2 	udiv	r3, r3, r2
 8106d54:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8106d56:	687b      	ldr	r3, [r7, #4]
 8106d58:	685a      	ldr	r2, [r3, #4]
 8106d5a:	4613      	mov	r3, r2
 8106d5c:	005b      	lsls	r3, r3, #1
 8106d5e:	4413      	add	r3, r2
 8106d60:	6a3a      	ldr	r2, [r7, #32]
 8106d62:	429a      	cmp	r2, r3
 8106d64:	d305      	bcc.n	8106d72 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8106d66:	687b      	ldr	r3, [r7, #4]
 8106d68:	685b      	ldr	r3, [r3, #4]
 8106d6a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8106d6c:	6a3a      	ldr	r2, [r7, #32]
 8106d6e:	429a      	cmp	r2, r3
 8106d70:	d903      	bls.n	8106d7a <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8106d72:	2301      	movs	r3, #1
 8106d74:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8106d78:	e1bd      	b.n	81070f6 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106d7c:	4618      	mov	r0, r3
 8106d7e:	f04f 0100 	mov.w	r1, #0
 8106d82:	687b      	ldr	r3, [r7, #4]
 8106d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106d86:	4aac      	ldr	r2, [pc, #688]	; (8107038 <UART_SetConfig+0x9c8>)
 8106d88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106d8c:	b29a      	uxth	r2, r3
 8106d8e:	f04f 0300 	mov.w	r3, #0
 8106d92:	f7fa f801 	bl	8100d98 <__aeabi_uldivmod>
 8106d96:	4602      	mov	r2, r0
 8106d98:	460b      	mov	r3, r1
 8106d9a:	4610      	mov	r0, r2
 8106d9c:	4619      	mov	r1, r3
 8106d9e:	f04f 0200 	mov.w	r2, #0
 8106da2:	f04f 0300 	mov.w	r3, #0
 8106da6:	020b      	lsls	r3, r1, #8
 8106da8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8106dac:	0202      	lsls	r2, r0, #8
 8106dae:	6879      	ldr	r1, [r7, #4]
 8106db0:	6849      	ldr	r1, [r1, #4]
 8106db2:	0849      	lsrs	r1, r1, #1
 8106db4:	4608      	mov	r0, r1
 8106db6:	f04f 0100 	mov.w	r1, #0
 8106dba:	1814      	adds	r4, r2, r0
 8106dbc:	eb43 0501 	adc.w	r5, r3, r1
 8106dc0:	687b      	ldr	r3, [r7, #4]
 8106dc2:	685b      	ldr	r3, [r3, #4]
 8106dc4:	461a      	mov	r2, r3
 8106dc6:	f04f 0300 	mov.w	r3, #0
 8106dca:	4620      	mov	r0, r4
 8106dcc:	4629      	mov	r1, r5
 8106dce:	f7f9 ffe3 	bl	8100d98 <__aeabi_uldivmod>
 8106dd2:	4602      	mov	r2, r0
 8106dd4:	460b      	mov	r3, r1
 8106dd6:	4613      	mov	r3, r2
 8106dd8:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8106dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106ddc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8106de0:	d308      	bcc.n	8106df4 <UART_SetConfig+0x784>
 8106de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106de4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106de8:	d204      	bcs.n	8106df4 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8106dea:	687b      	ldr	r3, [r7, #4]
 8106dec:	681b      	ldr	r3, [r3, #0]
 8106dee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8106df0:	60da      	str	r2, [r3, #12]
 8106df2:	e180      	b.n	81070f6 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8106df4:	2301      	movs	r3, #1
 8106df6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8106dfa:	e17c      	b.n	81070f6 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8106dfc:	687b      	ldr	r3, [r7, #4]
 8106dfe:	69db      	ldr	r3, [r3, #28]
 8106e00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8106e04:	f040 80be 	bne.w	8106f84 <UART_SetConfig+0x914>
  {
    switch (clocksource)
 8106e08:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8106e0c:	2b20      	cmp	r3, #32
 8106e0e:	dc49      	bgt.n	8106ea4 <UART_SetConfig+0x834>
 8106e10:	2b00      	cmp	r3, #0
 8106e12:	db7c      	blt.n	8106f0e <UART_SetConfig+0x89e>
 8106e14:	2b20      	cmp	r3, #32
 8106e16:	d87a      	bhi.n	8106f0e <UART_SetConfig+0x89e>
 8106e18:	a201      	add	r2, pc, #4	; (adr r2, 8106e20 <UART_SetConfig+0x7b0>)
 8106e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106e1e:	bf00      	nop
 8106e20:	08106eab 	.word	0x08106eab
 8106e24:	08106eb3 	.word	0x08106eb3
 8106e28:	08106f0f 	.word	0x08106f0f
 8106e2c:	08106f0f 	.word	0x08106f0f
 8106e30:	08106ebb 	.word	0x08106ebb
 8106e34:	08106f0f 	.word	0x08106f0f
 8106e38:	08106f0f 	.word	0x08106f0f
 8106e3c:	08106f0f 	.word	0x08106f0f
 8106e40:	08106ecb 	.word	0x08106ecb
 8106e44:	08106f0f 	.word	0x08106f0f
 8106e48:	08106f0f 	.word	0x08106f0f
 8106e4c:	08106f0f 	.word	0x08106f0f
 8106e50:	08106f0f 	.word	0x08106f0f
 8106e54:	08106f0f 	.word	0x08106f0f
 8106e58:	08106f0f 	.word	0x08106f0f
 8106e5c:	08106f0f 	.word	0x08106f0f
 8106e60:	08106edb 	.word	0x08106edb
 8106e64:	08106f0f 	.word	0x08106f0f
 8106e68:	08106f0f 	.word	0x08106f0f
 8106e6c:	08106f0f 	.word	0x08106f0f
 8106e70:	08106f0f 	.word	0x08106f0f
 8106e74:	08106f0f 	.word	0x08106f0f
 8106e78:	08106f0f 	.word	0x08106f0f
 8106e7c:	08106f0f 	.word	0x08106f0f
 8106e80:	08106f0f 	.word	0x08106f0f
 8106e84:	08106f0f 	.word	0x08106f0f
 8106e88:	08106f0f 	.word	0x08106f0f
 8106e8c:	08106f0f 	.word	0x08106f0f
 8106e90:	08106f0f 	.word	0x08106f0f
 8106e94:	08106f0f 	.word	0x08106f0f
 8106e98:	08106f0f 	.word	0x08106f0f
 8106e9c:	08106f0f 	.word	0x08106f0f
 8106ea0:	08106f01 	.word	0x08106f01
 8106ea4:	2b40      	cmp	r3, #64	; 0x40
 8106ea6:	d02e      	beq.n	8106f06 <UART_SetConfig+0x896>
 8106ea8:	e031      	b.n	8106f0e <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8106eaa:	f7fc fde3 	bl	8103a74 <HAL_RCC_GetPCLK1Freq>
 8106eae:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106eb0:	e033      	b.n	8106f1a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8106eb2:	f7fc fdf5 	bl	8103aa0 <HAL_RCC_GetPCLK2Freq>
 8106eb6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8106eb8:	e02f      	b.n	8106f1a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106eba:	f107 0314 	add.w	r3, r7, #20
 8106ebe:	4618      	mov	r0, r3
 8106ec0:	f7fd fd5a 	bl	8104978 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106ec4:	69bb      	ldr	r3, [r7, #24]
 8106ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106ec8:	e027      	b.n	8106f1a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106eca:	f107 0308 	add.w	r3, r7, #8
 8106ece:	4618      	mov	r0, r3
 8106ed0:	f7fd fea6 	bl	8104c20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106ed4:	68fb      	ldr	r3, [r7, #12]
 8106ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106ed8:	e01f      	b.n	8106f1a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106eda:	4b58      	ldr	r3, [pc, #352]	; (810703c <UART_SetConfig+0x9cc>)
 8106edc:	681b      	ldr	r3, [r3, #0]
 8106ede:	f003 0320 	and.w	r3, r3, #32
 8106ee2:	2b00      	cmp	r3, #0
 8106ee4:	d009      	beq.n	8106efa <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106ee6:	4b55      	ldr	r3, [pc, #340]	; (810703c <UART_SetConfig+0x9cc>)
 8106ee8:	681b      	ldr	r3, [r3, #0]
 8106eea:	08db      	lsrs	r3, r3, #3
 8106eec:	f003 0303 	and.w	r3, r3, #3
 8106ef0:	4a53      	ldr	r2, [pc, #332]	; (8107040 <UART_SetConfig+0x9d0>)
 8106ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8106ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8106ef8:	e00f      	b.n	8106f1a <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 8106efa:	4b51      	ldr	r3, [pc, #324]	; (8107040 <UART_SetConfig+0x9d0>)
 8106efc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106efe:	e00c      	b.n	8106f1a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106f00:	4b4c      	ldr	r3, [pc, #304]	; (8107034 <UART_SetConfig+0x9c4>)
 8106f02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106f04:	e009      	b.n	8106f1a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8106f06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8106f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8106f0c:	e005      	b.n	8106f1a <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 8106f0e:	2300      	movs	r3, #0
 8106f10:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8106f12:	2301      	movs	r3, #1
 8106f14:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8106f18:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8106f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106f1c:	2b00      	cmp	r3, #0
 8106f1e:	f000 80ea 	beq.w	81070f6 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106f22:	687b      	ldr	r3, [r7, #4]
 8106f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106f26:	4a44      	ldr	r2, [pc, #272]	; (8107038 <UART_SetConfig+0x9c8>)
 8106f28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106f2c:	461a      	mov	r2, r3
 8106f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8106f30:	fbb3 f3f2 	udiv	r3, r3, r2
 8106f34:	005a      	lsls	r2, r3, #1
 8106f36:	687b      	ldr	r3, [r7, #4]
 8106f38:	685b      	ldr	r3, [r3, #4]
 8106f3a:	085b      	lsrs	r3, r3, #1
 8106f3c:	441a      	add	r2, r3
 8106f3e:	687b      	ldr	r3, [r7, #4]
 8106f40:	685b      	ldr	r3, [r3, #4]
 8106f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8106f46:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106f4a:	2b0f      	cmp	r3, #15
 8106f4c:	d916      	bls.n	8106f7c <UART_SetConfig+0x90c>
 8106f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106f54:	d212      	bcs.n	8106f7c <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8106f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106f58:	b29b      	uxth	r3, r3
 8106f5a:	f023 030f 	bic.w	r3, r3, #15
 8106f5e:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8106f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106f62:	085b      	lsrs	r3, r3, #1
 8106f64:	b29b      	uxth	r3, r3
 8106f66:	f003 0307 	and.w	r3, r3, #7
 8106f6a:	b29a      	uxth	r2, r3
 8106f6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8106f6e:	4313      	orrs	r3, r2
 8106f70:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8106f72:	687b      	ldr	r3, [r7, #4]
 8106f74:	681b      	ldr	r3, [r3, #0]
 8106f76:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8106f78:	60da      	str	r2, [r3, #12]
 8106f7a:	e0bc      	b.n	81070f6 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8106f7c:	2301      	movs	r3, #1
 8106f7e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8106f82:	e0b8      	b.n	81070f6 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 8106f84:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8106f88:	2b20      	cmp	r3, #32
 8106f8a:	dc4b      	bgt.n	8107024 <UART_SetConfig+0x9b4>
 8106f8c:	2b00      	cmp	r3, #0
 8106f8e:	f2c0 8087 	blt.w	81070a0 <UART_SetConfig+0xa30>
 8106f92:	2b20      	cmp	r3, #32
 8106f94:	f200 8084 	bhi.w	81070a0 <UART_SetConfig+0xa30>
 8106f98:	a201      	add	r2, pc, #4	; (adr r2, 8106fa0 <UART_SetConfig+0x930>)
 8106f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106f9e:	bf00      	nop
 8106fa0:	0810702b 	.word	0x0810702b
 8106fa4:	08107045 	.word	0x08107045
 8106fa8:	081070a1 	.word	0x081070a1
 8106fac:	081070a1 	.word	0x081070a1
 8106fb0:	0810704d 	.word	0x0810704d
 8106fb4:	081070a1 	.word	0x081070a1
 8106fb8:	081070a1 	.word	0x081070a1
 8106fbc:	081070a1 	.word	0x081070a1
 8106fc0:	0810705d 	.word	0x0810705d
 8106fc4:	081070a1 	.word	0x081070a1
 8106fc8:	081070a1 	.word	0x081070a1
 8106fcc:	081070a1 	.word	0x081070a1
 8106fd0:	081070a1 	.word	0x081070a1
 8106fd4:	081070a1 	.word	0x081070a1
 8106fd8:	081070a1 	.word	0x081070a1
 8106fdc:	081070a1 	.word	0x081070a1
 8106fe0:	0810706d 	.word	0x0810706d
 8106fe4:	081070a1 	.word	0x081070a1
 8106fe8:	081070a1 	.word	0x081070a1
 8106fec:	081070a1 	.word	0x081070a1
 8106ff0:	081070a1 	.word	0x081070a1
 8106ff4:	081070a1 	.word	0x081070a1
 8106ff8:	081070a1 	.word	0x081070a1
 8106ffc:	081070a1 	.word	0x081070a1
 8107000:	081070a1 	.word	0x081070a1
 8107004:	081070a1 	.word	0x081070a1
 8107008:	081070a1 	.word	0x081070a1
 810700c:	081070a1 	.word	0x081070a1
 8107010:	081070a1 	.word	0x081070a1
 8107014:	081070a1 	.word	0x081070a1
 8107018:	081070a1 	.word	0x081070a1
 810701c:	081070a1 	.word	0x081070a1
 8107020:	08107093 	.word	0x08107093
 8107024:	2b40      	cmp	r3, #64	; 0x40
 8107026:	d037      	beq.n	8107098 <UART_SetConfig+0xa28>
 8107028:	e03a      	b.n	81070a0 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810702a:	f7fc fd23 	bl	8103a74 <HAL_RCC_GetPCLK1Freq>
 810702e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8107030:	e03c      	b.n	81070ac <UART_SetConfig+0xa3c>
 8107032:	bf00      	nop
 8107034:	003d0900 	.word	0x003d0900
 8107038:	0810e200 	.word	0x0810e200
 810703c:	58024400 	.word	0x58024400
 8107040:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8107044:	f7fc fd2c 	bl	8103aa0 <HAL_RCC_GetPCLK2Freq>
 8107048:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810704a:	e02f      	b.n	81070ac <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810704c:	f107 0314 	add.w	r3, r7, #20
 8107050:	4618      	mov	r0, r3
 8107052:	f7fd fc91 	bl	8104978 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107056:	69bb      	ldr	r3, [r7, #24]
 8107058:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810705a:	e027      	b.n	81070ac <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810705c:	f107 0308 	add.w	r3, r7, #8
 8107060:	4618      	mov	r0, r3
 8107062:	f7fd fddd 	bl	8104c20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107066:	68fb      	ldr	r3, [r7, #12]
 8107068:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810706a:	e01f      	b.n	81070ac <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810706c:	4b2c      	ldr	r3, [pc, #176]	; (8107120 <UART_SetConfig+0xab0>)
 810706e:	681b      	ldr	r3, [r3, #0]
 8107070:	f003 0320 	and.w	r3, r3, #32
 8107074:	2b00      	cmp	r3, #0
 8107076:	d009      	beq.n	810708c <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107078:	4b29      	ldr	r3, [pc, #164]	; (8107120 <UART_SetConfig+0xab0>)
 810707a:	681b      	ldr	r3, [r3, #0]
 810707c:	08db      	lsrs	r3, r3, #3
 810707e:	f003 0303 	and.w	r3, r3, #3
 8107082:	4a28      	ldr	r2, [pc, #160]	; (8107124 <UART_SetConfig+0xab4>)
 8107084:	fa22 f303 	lsr.w	r3, r2, r3
 8107088:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810708a:	e00f      	b.n	81070ac <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 810708c:	4b25      	ldr	r3, [pc, #148]	; (8107124 <UART_SetConfig+0xab4>)
 810708e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8107090:	e00c      	b.n	81070ac <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107092:	4b25      	ldr	r3, [pc, #148]	; (8107128 <UART_SetConfig+0xab8>)
 8107094:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8107096:	e009      	b.n	81070ac <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107098:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810709c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810709e:	e005      	b.n	81070ac <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 81070a0:	2300      	movs	r3, #0
 81070a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 81070a4:	2301      	movs	r3, #1
 81070a6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 81070aa:	bf00      	nop
    }

    if (pclk != 0U)
 81070ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81070ae:	2b00      	cmp	r3, #0
 81070b0:	d021      	beq.n	81070f6 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81070b2:	687b      	ldr	r3, [r7, #4]
 81070b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81070b6:	4a1d      	ldr	r2, [pc, #116]	; (810712c <UART_SetConfig+0xabc>)
 81070b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81070bc:	461a      	mov	r2, r3
 81070be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81070c0:	fbb3 f2f2 	udiv	r2, r3, r2
 81070c4:	687b      	ldr	r3, [r7, #4]
 81070c6:	685b      	ldr	r3, [r3, #4]
 81070c8:	085b      	lsrs	r3, r3, #1
 81070ca:	441a      	add	r2, r3
 81070cc:	687b      	ldr	r3, [r7, #4]
 81070ce:	685b      	ldr	r3, [r3, #4]
 81070d0:	fbb2 f3f3 	udiv	r3, r2, r3
 81070d4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81070d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81070d8:	2b0f      	cmp	r3, #15
 81070da:	d909      	bls.n	81070f0 <UART_SetConfig+0xa80>
 81070dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81070de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81070e2:	d205      	bcs.n	81070f0 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 81070e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81070e6:	b29a      	uxth	r2, r3
 81070e8:	687b      	ldr	r3, [r7, #4]
 81070ea:	681b      	ldr	r3, [r3, #0]
 81070ec:	60da      	str	r2, [r3, #12]
 81070ee:	e002      	b.n	81070f6 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 81070f0:	2301      	movs	r3, #1
 81070f2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 81070f6:	687b      	ldr	r3, [r7, #4]
 81070f8:	2201      	movs	r2, #1
 81070fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 81070fe:	687b      	ldr	r3, [r7, #4]
 8107100:	2201      	movs	r2, #1
 8107102:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8107106:	687b      	ldr	r3, [r7, #4]
 8107108:	2200      	movs	r2, #0
 810710a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 810710c:	687b      	ldr	r3, [r7, #4]
 810710e:	2200      	movs	r2, #0
 8107110:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8107112:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8107116:	4618      	mov	r0, r3
 8107118:	3738      	adds	r7, #56	; 0x38
 810711a:	46bd      	mov	sp, r7
 810711c:	bdb0      	pop	{r4, r5, r7, pc}
 810711e:	bf00      	nop
 8107120:	58024400 	.word	0x58024400
 8107124:	03d09000 	.word	0x03d09000
 8107128:	003d0900 	.word	0x003d0900
 810712c:	0810e200 	.word	0x0810e200

08107130 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8107130:	b480      	push	{r7}
 8107132:	b083      	sub	sp, #12
 8107134:	af00      	add	r7, sp, #0
 8107136:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8107138:	687b      	ldr	r3, [r7, #4]
 810713a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810713c:	f003 0301 	and.w	r3, r3, #1
 8107140:	2b00      	cmp	r3, #0
 8107142:	d00a      	beq.n	810715a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8107144:	687b      	ldr	r3, [r7, #4]
 8107146:	681b      	ldr	r3, [r3, #0]
 8107148:	685b      	ldr	r3, [r3, #4]
 810714a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 810714e:	687b      	ldr	r3, [r7, #4]
 8107150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8107152:	687b      	ldr	r3, [r7, #4]
 8107154:	681b      	ldr	r3, [r3, #0]
 8107156:	430a      	orrs	r2, r1
 8107158:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810715a:	687b      	ldr	r3, [r7, #4]
 810715c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810715e:	f003 0302 	and.w	r3, r3, #2
 8107162:	2b00      	cmp	r3, #0
 8107164:	d00a      	beq.n	810717c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8107166:	687b      	ldr	r3, [r7, #4]
 8107168:	681b      	ldr	r3, [r3, #0]
 810716a:	685b      	ldr	r3, [r3, #4]
 810716c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8107170:	687b      	ldr	r3, [r7, #4]
 8107172:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107174:	687b      	ldr	r3, [r7, #4]
 8107176:	681b      	ldr	r3, [r3, #0]
 8107178:	430a      	orrs	r2, r1
 810717a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 810717c:	687b      	ldr	r3, [r7, #4]
 810717e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107180:	f003 0304 	and.w	r3, r3, #4
 8107184:	2b00      	cmp	r3, #0
 8107186:	d00a      	beq.n	810719e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8107188:	687b      	ldr	r3, [r7, #4]
 810718a:	681b      	ldr	r3, [r3, #0]
 810718c:	685b      	ldr	r3, [r3, #4]
 810718e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8107192:	687b      	ldr	r3, [r7, #4]
 8107194:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8107196:	687b      	ldr	r3, [r7, #4]
 8107198:	681b      	ldr	r3, [r3, #0]
 810719a:	430a      	orrs	r2, r1
 810719c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 810719e:	687b      	ldr	r3, [r7, #4]
 81071a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81071a2:	f003 0308 	and.w	r3, r3, #8
 81071a6:	2b00      	cmp	r3, #0
 81071a8:	d00a      	beq.n	81071c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 81071aa:	687b      	ldr	r3, [r7, #4]
 81071ac:	681b      	ldr	r3, [r3, #0]
 81071ae:	685b      	ldr	r3, [r3, #4]
 81071b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 81071b4:	687b      	ldr	r3, [r7, #4]
 81071b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 81071b8:	687b      	ldr	r3, [r7, #4]
 81071ba:	681b      	ldr	r3, [r3, #0]
 81071bc:	430a      	orrs	r2, r1
 81071be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 81071c0:	687b      	ldr	r3, [r7, #4]
 81071c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81071c4:	f003 0310 	and.w	r3, r3, #16
 81071c8:	2b00      	cmp	r3, #0
 81071ca:	d00a      	beq.n	81071e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 81071cc:	687b      	ldr	r3, [r7, #4]
 81071ce:	681b      	ldr	r3, [r3, #0]
 81071d0:	689b      	ldr	r3, [r3, #8]
 81071d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 81071d6:	687b      	ldr	r3, [r7, #4]
 81071d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 81071da:	687b      	ldr	r3, [r7, #4]
 81071dc:	681b      	ldr	r3, [r3, #0]
 81071de:	430a      	orrs	r2, r1
 81071e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 81071e2:	687b      	ldr	r3, [r7, #4]
 81071e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81071e6:	f003 0320 	and.w	r3, r3, #32
 81071ea:	2b00      	cmp	r3, #0
 81071ec:	d00a      	beq.n	8107204 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 81071ee:	687b      	ldr	r3, [r7, #4]
 81071f0:	681b      	ldr	r3, [r3, #0]
 81071f2:	689b      	ldr	r3, [r3, #8]
 81071f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 81071f8:	687b      	ldr	r3, [r7, #4]
 81071fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 81071fc:	687b      	ldr	r3, [r7, #4]
 81071fe:	681b      	ldr	r3, [r3, #0]
 8107200:	430a      	orrs	r2, r1
 8107202:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8107204:	687b      	ldr	r3, [r7, #4]
 8107206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810720c:	2b00      	cmp	r3, #0
 810720e:	d01a      	beq.n	8107246 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8107210:	687b      	ldr	r3, [r7, #4]
 8107212:	681b      	ldr	r3, [r3, #0]
 8107214:	685b      	ldr	r3, [r3, #4]
 8107216:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810721a:	687b      	ldr	r3, [r7, #4]
 810721c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810721e:	687b      	ldr	r3, [r7, #4]
 8107220:	681b      	ldr	r3, [r3, #0]
 8107222:	430a      	orrs	r2, r1
 8107224:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8107226:	687b      	ldr	r3, [r7, #4]
 8107228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810722a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810722e:	d10a      	bne.n	8107246 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8107230:	687b      	ldr	r3, [r7, #4]
 8107232:	681b      	ldr	r3, [r3, #0]
 8107234:	685b      	ldr	r3, [r3, #4]
 8107236:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810723a:	687b      	ldr	r3, [r7, #4]
 810723c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810723e:	687b      	ldr	r3, [r7, #4]
 8107240:	681b      	ldr	r3, [r3, #0]
 8107242:	430a      	orrs	r2, r1
 8107244:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8107246:	687b      	ldr	r3, [r7, #4]
 8107248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810724a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810724e:	2b00      	cmp	r3, #0
 8107250:	d00a      	beq.n	8107268 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8107252:	687b      	ldr	r3, [r7, #4]
 8107254:	681b      	ldr	r3, [r3, #0]
 8107256:	685b      	ldr	r3, [r3, #4]
 8107258:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 810725c:	687b      	ldr	r3, [r7, #4]
 810725e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8107260:	687b      	ldr	r3, [r7, #4]
 8107262:	681b      	ldr	r3, [r3, #0]
 8107264:	430a      	orrs	r2, r1
 8107266:	605a      	str	r2, [r3, #4]
  }
}
 8107268:	bf00      	nop
 810726a:	370c      	adds	r7, #12
 810726c:	46bd      	mov	sp, r7
 810726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107272:	4770      	bx	lr

08107274 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8107274:	b580      	push	{r7, lr}
 8107276:	b086      	sub	sp, #24
 8107278:	af02      	add	r7, sp, #8
 810727a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 810727c:	687b      	ldr	r3, [r7, #4]
 810727e:	2200      	movs	r2, #0
 8107280:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8107284:	f7fb fe78 	bl	8102f78 <HAL_GetTick>
 8107288:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810728a:	687b      	ldr	r3, [r7, #4]
 810728c:	681b      	ldr	r3, [r3, #0]
 810728e:	681b      	ldr	r3, [r3, #0]
 8107290:	f003 0308 	and.w	r3, r3, #8
 8107294:	2b08      	cmp	r3, #8
 8107296:	d10e      	bne.n	81072b6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8107298:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810729c:	9300      	str	r3, [sp, #0]
 810729e:	68fb      	ldr	r3, [r7, #12]
 81072a0:	2200      	movs	r2, #0
 81072a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 81072a6:	6878      	ldr	r0, [r7, #4]
 81072a8:	f000 f82f 	bl	810730a <UART_WaitOnFlagUntilTimeout>
 81072ac:	4603      	mov	r3, r0
 81072ae:	2b00      	cmp	r3, #0
 81072b0:	d001      	beq.n	81072b6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 81072b2:	2303      	movs	r3, #3
 81072b4:	e025      	b.n	8107302 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 81072b6:	687b      	ldr	r3, [r7, #4]
 81072b8:	681b      	ldr	r3, [r3, #0]
 81072ba:	681b      	ldr	r3, [r3, #0]
 81072bc:	f003 0304 	and.w	r3, r3, #4
 81072c0:	2b04      	cmp	r3, #4
 81072c2:	d10e      	bne.n	81072e2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81072c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 81072c8:	9300      	str	r3, [sp, #0]
 81072ca:	68fb      	ldr	r3, [r7, #12]
 81072cc:	2200      	movs	r2, #0
 81072ce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 81072d2:	6878      	ldr	r0, [r7, #4]
 81072d4:	f000 f819 	bl	810730a <UART_WaitOnFlagUntilTimeout>
 81072d8:	4603      	mov	r3, r0
 81072da:	2b00      	cmp	r3, #0
 81072dc:	d001      	beq.n	81072e2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 81072de:	2303      	movs	r3, #3
 81072e0:	e00f      	b.n	8107302 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 81072e2:	687b      	ldr	r3, [r7, #4]
 81072e4:	2220      	movs	r2, #32
 81072e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 81072ea:	687b      	ldr	r3, [r7, #4]
 81072ec:	2220      	movs	r2, #32
 81072ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81072f2:	687b      	ldr	r3, [r7, #4]
 81072f4:	2200      	movs	r2, #0
 81072f6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 81072f8:	687b      	ldr	r3, [r7, #4]
 81072fa:	2200      	movs	r2, #0
 81072fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8107300:	2300      	movs	r3, #0
}
 8107302:	4618      	mov	r0, r3
 8107304:	3710      	adds	r7, #16
 8107306:	46bd      	mov	sp, r7
 8107308:	bd80      	pop	{r7, pc}

0810730a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810730a:	b580      	push	{r7, lr}
 810730c:	b09c      	sub	sp, #112	; 0x70
 810730e:	af00      	add	r7, sp, #0
 8107310:	60f8      	str	r0, [r7, #12]
 8107312:	60b9      	str	r1, [r7, #8]
 8107314:	603b      	str	r3, [r7, #0]
 8107316:	4613      	mov	r3, r2
 8107318:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810731a:	e0a9      	b.n	8107470 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810731c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 810731e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8107322:	f000 80a5 	beq.w	8107470 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8107326:	f7fb fe27 	bl	8102f78 <HAL_GetTick>
 810732a:	4602      	mov	r2, r0
 810732c:	683b      	ldr	r3, [r7, #0]
 810732e:	1ad3      	subs	r3, r2, r3
 8107330:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8107332:	429a      	cmp	r2, r3
 8107334:	d302      	bcc.n	810733c <UART_WaitOnFlagUntilTimeout+0x32>
 8107336:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8107338:	2b00      	cmp	r3, #0
 810733a:	d140      	bne.n	81073be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810733c:	68fb      	ldr	r3, [r7, #12]
 810733e:	681b      	ldr	r3, [r3, #0]
 8107340:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107342:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8107344:	e853 3f00 	ldrex	r3, [r3]
 8107348:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 810734a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810734c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8107350:	667b      	str	r3, [r7, #100]	; 0x64
 8107352:	68fb      	ldr	r3, [r7, #12]
 8107354:	681b      	ldr	r3, [r3, #0]
 8107356:	461a      	mov	r2, r3
 8107358:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 810735a:	65fb      	str	r3, [r7, #92]	; 0x5c
 810735c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810735e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8107360:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8107362:	e841 2300 	strex	r3, r2, [r1]
 8107366:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8107368:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810736a:	2b00      	cmp	r3, #0
 810736c:	d1e6      	bne.n	810733c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810736e:	68fb      	ldr	r3, [r7, #12]
 8107370:	681b      	ldr	r3, [r3, #0]
 8107372:	3308      	adds	r3, #8
 8107374:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107378:	e853 3f00 	ldrex	r3, [r3]
 810737c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 810737e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107380:	f023 0301 	bic.w	r3, r3, #1
 8107384:	663b      	str	r3, [r7, #96]	; 0x60
 8107386:	68fb      	ldr	r3, [r7, #12]
 8107388:	681b      	ldr	r3, [r3, #0]
 810738a:	3308      	adds	r3, #8
 810738c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 810738e:	64ba      	str	r2, [r7, #72]	; 0x48
 8107390:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107392:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8107394:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8107396:	e841 2300 	strex	r3, r2, [r1]
 810739a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 810739c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810739e:	2b00      	cmp	r3, #0
 81073a0:	d1e5      	bne.n	810736e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 81073a2:	68fb      	ldr	r3, [r7, #12]
 81073a4:	2220      	movs	r2, #32
 81073a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 81073aa:	68fb      	ldr	r3, [r7, #12]
 81073ac:	2220      	movs	r2, #32
 81073ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 81073b2:	68fb      	ldr	r3, [r7, #12]
 81073b4:	2200      	movs	r2, #0
 81073b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 81073ba:	2303      	movs	r3, #3
 81073bc:	e069      	b.n	8107492 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 81073be:	68fb      	ldr	r3, [r7, #12]
 81073c0:	681b      	ldr	r3, [r3, #0]
 81073c2:	681b      	ldr	r3, [r3, #0]
 81073c4:	f003 0304 	and.w	r3, r3, #4
 81073c8:	2b00      	cmp	r3, #0
 81073ca:	d051      	beq.n	8107470 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 81073cc:	68fb      	ldr	r3, [r7, #12]
 81073ce:	681b      	ldr	r3, [r3, #0]
 81073d0:	69db      	ldr	r3, [r3, #28]
 81073d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 81073d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81073da:	d149      	bne.n	8107470 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 81073dc:	68fb      	ldr	r3, [r7, #12]
 81073de:	681b      	ldr	r3, [r3, #0]
 81073e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81073e4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 81073e6:	68fb      	ldr	r3, [r7, #12]
 81073e8:	681b      	ldr	r3, [r3, #0]
 81073ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81073ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81073ee:	e853 3f00 	ldrex	r3, [r3]
 81073f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 81073f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81073f6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 81073fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 81073fc:	68fb      	ldr	r3, [r7, #12]
 81073fe:	681b      	ldr	r3, [r3, #0]
 8107400:	461a      	mov	r2, r3
 8107402:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8107404:	637b      	str	r3, [r7, #52]	; 0x34
 8107406:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107408:	6b39      	ldr	r1, [r7, #48]	; 0x30
 810740a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810740c:	e841 2300 	strex	r3, r2, [r1]
 8107410:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8107412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8107414:	2b00      	cmp	r3, #0
 8107416:	d1e6      	bne.n	81073e6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8107418:	68fb      	ldr	r3, [r7, #12]
 810741a:	681b      	ldr	r3, [r3, #0]
 810741c:	3308      	adds	r3, #8
 810741e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107420:	697b      	ldr	r3, [r7, #20]
 8107422:	e853 3f00 	ldrex	r3, [r3]
 8107426:	613b      	str	r3, [r7, #16]
   return(result);
 8107428:	693b      	ldr	r3, [r7, #16]
 810742a:	f023 0301 	bic.w	r3, r3, #1
 810742e:	66bb      	str	r3, [r7, #104]	; 0x68
 8107430:	68fb      	ldr	r3, [r7, #12]
 8107432:	681b      	ldr	r3, [r3, #0]
 8107434:	3308      	adds	r3, #8
 8107436:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8107438:	623a      	str	r2, [r7, #32]
 810743a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810743c:	69f9      	ldr	r1, [r7, #28]
 810743e:	6a3a      	ldr	r2, [r7, #32]
 8107440:	e841 2300 	strex	r3, r2, [r1]
 8107444:	61bb      	str	r3, [r7, #24]
   return(result);
 8107446:	69bb      	ldr	r3, [r7, #24]
 8107448:	2b00      	cmp	r3, #0
 810744a:	d1e5      	bne.n	8107418 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 810744c:	68fb      	ldr	r3, [r7, #12]
 810744e:	2220      	movs	r2, #32
 8107450:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8107454:	68fb      	ldr	r3, [r7, #12]
 8107456:	2220      	movs	r2, #32
 8107458:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810745c:	68fb      	ldr	r3, [r7, #12]
 810745e:	2220      	movs	r2, #32
 8107460:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8107464:	68fb      	ldr	r3, [r7, #12]
 8107466:	2200      	movs	r2, #0
 8107468:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 810746c:	2303      	movs	r3, #3
 810746e:	e010      	b.n	8107492 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8107470:	68fb      	ldr	r3, [r7, #12]
 8107472:	681b      	ldr	r3, [r3, #0]
 8107474:	69da      	ldr	r2, [r3, #28]
 8107476:	68bb      	ldr	r3, [r7, #8]
 8107478:	4013      	ands	r3, r2
 810747a:	68ba      	ldr	r2, [r7, #8]
 810747c:	429a      	cmp	r2, r3
 810747e:	bf0c      	ite	eq
 8107480:	2301      	moveq	r3, #1
 8107482:	2300      	movne	r3, #0
 8107484:	b2db      	uxtb	r3, r3
 8107486:	461a      	mov	r2, r3
 8107488:	79fb      	ldrb	r3, [r7, #7]
 810748a:	429a      	cmp	r2, r3
 810748c:	f43f af46 	beq.w	810731c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8107490:	2300      	movs	r3, #0
}
 8107492:	4618      	mov	r0, r3
 8107494:	3770      	adds	r7, #112	; 0x70
 8107496:	46bd      	mov	sp, r7
 8107498:	bd80      	pop	{r7, pc}

0810749a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810749a:	b480      	push	{r7}
 810749c:	b085      	sub	sp, #20
 810749e:	af00      	add	r7, sp, #0
 81074a0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 81074a2:	687b      	ldr	r3, [r7, #4]
 81074a4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81074a8:	2b01      	cmp	r3, #1
 81074aa:	d101      	bne.n	81074b0 <HAL_UARTEx_DisableFifoMode+0x16>
 81074ac:	2302      	movs	r3, #2
 81074ae:	e027      	b.n	8107500 <HAL_UARTEx_DisableFifoMode+0x66>
 81074b0:	687b      	ldr	r3, [r7, #4]
 81074b2:	2201      	movs	r2, #1
 81074b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81074b8:	687b      	ldr	r3, [r7, #4]
 81074ba:	2224      	movs	r2, #36	; 0x24
 81074bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81074c0:	687b      	ldr	r3, [r7, #4]
 81074c2:	681b      	ldr	r3, [r3, #0]
 81074c4:	681b      	ldr	r3, [r3, #0]
 81074c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81074c8:	687b      	ldr	r3, [r7, #4]
 81074ca:	681b      	ldr	r3, [r3, #0]
 81074cc:	681a      	ldr	r2, [r3, #0]
 81074ce:	687b      	ldr	r3, [r7, #4]
 81074d0:	681b      	ldr	r3, [r3, #0]
 81074d2:	f022 0201 	bic.w	r2, r2, #1
 81074d6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 81074d8:	68fb      	ldr	r3, [r7, #12]
 81074da:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 81074de:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 81074e0:	687b      	ldr	r3, [r7, #4]
 81074e2:	2200      	movs	r2, #0
 81074e4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81074e6:	687b      	ldr	r3, [r7, #4]
 81074e8:	681b      	ldr	r3, [r3, #0]
 81074ea:	68fa      	ldr	r2, [r7, #12]
 81074ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81074ee:	687b      	ldr	r3, [r7, #4]
 81074f0:	2220      	movs	r2, #32
 81074f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81074f6:	687b      	ldr	r3, [r7, #4]
 81074f8:	2200      	movs	r2, #0
 81074fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81074fe:	2300      	movs	r3, #0
}
 8107500:	4618      	mov	r0, r3
 8107502:	3714      	adds	r7, #20
 8107504:	46bd      	mov	sp, r7
 8107506:	f85d 7b04 	ldr.w	r7, [sp], #4
 810750a:	4770      	bx	lr

0810750c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810750c:	b580      	push	{r7, lr}
 810750e:	b084      	sub	sp, #16
 8107510:	af00      	add	r7, sp, #0
 8107512:	6078      	str	r0, [r7, #4]
 8107514:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8107516:	687b      	ldr	r3, [r7, #4]
 8107518:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810751c:	2b01      	cmp	r3, #1
 810751e:	d101      	bne.n	8107524 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8107520:	2302      	movs	r3, #2
 8107522:	e02d      	b.n	8107580 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8107524:	687b      	ldr	r3, [r7, #4]
 8107526:	2201      	movs	r2, #1
 8107528:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810752c:	687b      	ldr	r3, [r7, #4]
 810752e:	2224      	movs	r2, #36	; 0x24
 8107530:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8107534:	687b      	ldr	r3, [r7, #4]
 8107536:	681b      	ldr	r3, [r3, #0]
 8107538:	681b      	ldr	r3, [r3, #0]
 810753a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810753c:	687b      	ldr	r3, [r7, #4]
 810753e:	681b      	ldr	r3, [r3, #0]
 8107540:	681a      	ldr	r2, [r3, #0]
 8107542:	687b      	ldr	r3, [r7, #4]
 8107544:	681b      	ldr	r3, [r3, #0]
 8107546:	f022 0201 	bic.w	r2, r2, #1
 810754a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 810754c:	687b      	ldr	r3, [r7, #4]
 810754e:	681b      	ldr	r3, [r3, #0]
 8107550:	689b      	ldr	r3, [r3, #8]
 8107552:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8107556:	687b      	ldr	r3, [r7, #4]
 8107558:	681b      	ldr	r3, [r3, #0]
 810755a:	683a      	ldr	r2, [r7, #0]
 810755c:	430a      	orrs	r2, r1
 810755e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8107560:	6878      	ldr	r0, [r7, #4]
 8107562:	f000 f84f 	bl	8107604 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8107566:	687b      	ldr	r3, [r7, #4]
 8107568:	681b      	ldr	r3, [r3, #0]
 810756a:	68fa      	ldr	r2, [r7, #12]
 810756c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810756e:	687b      	ldr	r3, [r7, #4]
 8107570:	2220      	movs	r2, #32
 8107572:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8107576:	687b      	ldr	r3, [r7, #4]
 8107578:	2200      	movs	r2, #0
 810757a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810757e:	2300      	movs	r3, #0
}
 8107580:	4618      	mov	r0, r3
 8107582:	3710      	adds	r7, #16
 8107584:	46bd      	mov	sp, r7
 8107586:	bd80      	pop	{r7, pc}

08107588 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8107588:	b580      	push	{r7, lr}
 810758a:	b084      	sub	sp, #16
 810758c:	af00      	add	r7, sp, #0
 810758e:	6078      	str	r0, [r7, #4]
 8107590:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8107592:	687b      	ldr	r3, [r7, #4]
 8107594:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8107598:	2b01      	cmp	r3, #1
 810759a:	d101      	bne.n	81075a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 810759c:	2302      	movs	r3, #2
 810759e:	e02d      	b.n	81075fc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 81075a0:	687b      	ldr	r3, [r7, #4]
 81075a2:	2201      	movs	r2, #1
 81075a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81075a8:	687b      	ldr	r3, [r7, #4]
 81075aa:	2224      	movs	r2, #36	; 0x24
 81075ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81075b0:	687b      	ldr	r3, [r7, #4]
 81075b2:	681b      	ldr	r3, [r3, #0]
 81075b4:	681b      	ldr	r3, [r3, #0]
 81075b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81075b8:	687b      	ldr	r3, [r7, #4]
 81075ba:	681b      	ldr	r3, [r3, #0]
 81075bc:	681a      	ldr	r2, [r3, #0]
 81075be:	687b      	ldr	r3, [r7, #4]
 81075c0:	681b      	ldr	r3, [r3, #0]
 81075c2:	f022 0201 	bic.w	r2, r2, #1
 81075c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 81075c8:	687b      	ldr	r3, [r7, #4]
 81075ca:	681b      	ldr	r3, [r3, #0]
 81075cc:	689b      	ldr	r3, [r3, #8]
 81075ce:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 81075d2:	687b      	ldr	r3, [r7, #4]
 81075d4:	681b      	ldr	r3, [r3, #0]
 81075d6:	683a      	ldr	r2, [r7, #0]
 81075d8:	430a      	orrs	r2, r1
 81075da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81075dc:	6878      	ldr	r0, [r7, #4]
 81075de:	f000 f811 	bl	8107604 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81075e2:	687b      	ldr	r3, [r7, #4]
 81075e4:	681b      	ldr	r3, [r3, #0]
 81075e6:	68fa      	ldr	r2, [r7, #12]
 81075e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81075ea:	687b      	ldr	r3, [r7, #4]
 81075ec:	2220      	movs	r2, #32
 81075ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81075f2:	687b      	ldr	r3, [r7, #4]
 81075f4:	2200      	movs	r2, #0
 81075f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81075fa:	2300      	movs	r3, #0
}
 81075fc:	4618      	mov	r0, r3
 81075fe:	3710      	adds	r7, #16
 8107600:	46bd      	mov	sp, r7
 8107602:	bd80      	pop	{r7, pc}

08107604 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8107604:	b480      	push	{r7}
 8107606:	b085      	sub	sp, #20
 8107608:	af00      	add	r7, sp, #0
 810760a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 810760c:	687b      	ldr	r3, [r7, #4]
 810760e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107610:	2b00      	cmp	r3, #0
 8107612:	d108      	bne.n	8107626 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8107614:	687b      	ldr	r3, [r7, #4]
 8107616:	2201      	movs	r2, #1
 8107618:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 810761c:	687b      	ldr	r3, [r7, #4]
 810761e:	2201      	movs	r2, #1
 8107620:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8107624:	e031      	b.n	810768a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8107626:	2310      	movs	r3, #16
 8107628:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 810762a:	2310      	movs	r3, #16
 810762c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 810762e:	687b      	ldr	r3, [r7, #4]
 8107630:	681b      	ldr	r3, [r3, #0]
 8107632:	689b      	ldr	r3, [r3, #8]
 8107634:	0e5b      	lsrs	r3, r3, #25
 8107636:	b2db      	uxtb	r3, r3
 8107638:	f003 0307 	and.w	r3, r3, #7
 810763c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810763e:	687b      	ldr	r3, [r7, #4]
 8107640:	681b      	ldr	r3, [r3, #0]
 8107642:	689b      	ldr	r3, [r3, #8]
 8107644:	0f5b      	lsrs	r3, r3, #29
 8107646:	b2db      	uxtb	r3, r3
 8107648:	f003 0307 	and.w	r3, r3, #7
 810764c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810764e:	7bbb      	ldrb	r3, [r7, #14]
 8107650:	7b3a      	ldrb	r2, [r7, #12]
 8107652:	4911      	ldr	r1, [pc, #68]	; (8107698 <UARTEx_SetNbDataToProcess+0x94>)
 8107654:	5c8a      	ldrb	r2, [r1, r2]
 8107656:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 810765a:	7b3a      	ldrb	r2, [r7, #12]
 810765c:	490f      	ldr	r1, [pc, #60]	; (810769c <UARTEx_SetNbDataToProcess+0x98>)
 810765e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8107660:	fb93 f3f2 	sdiv	r3, r3, r2
 8107664:	b29a      	uxth	r2, r3
 8107666:	687b      	ldr	r3, [r7, #4]
 8107668:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810766c:	7bfb      	ldrb	r3, [r7, #15]
 810766e:	7b7a      	ldrb	r2, [r7, #13]
 8107670:	4909      	ldr	r1, [pc, #36]	; (8107698 <UARTEx_SetNbDataToProcess+0x94>)
 8107672:	5c8a      	ldrb	r2, [r1, r2]
 8107674:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8107678:	7b7a      	ldrb	r2, [r7, #13]
 810767a:	4908      	ldr	r1, [pc, #32]	; (810769c <UARTEx_SetNbDataToProcess+0x98>)
 810767c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810767e:	fb93 f3f2 	sdiv	r3, r3, r2
 8107682:	b29a      	uxth	r2, r3
 8107684:	687b      	ldr	r3, [r7, #4]
 8107686:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 810768a:	bf00      	nop
 810768c:	3714      	adds	r7, #20
 810768e:	46bd      	mov	sp, r7
 8107690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107694:	4770      	bx	lr
 8107696:	bf00      	nop
 8107698:	0810e218 	.word	0x0810e218
 810769c:	0810e220 	.word	0x0810e220

081076a0 <__errno>:
 81076a0:	4b01      	ldr	r3, [pc, #4]	; (81076a8 <__errno+0x8>)
 81076a2:	6818      	ldr	r0, [r3, #0]
 81076a4:	4770      	bx	lr
 81076a6:	bf00      	nop
 81076a8:	10000060 	.word	0x10000060

081076ac <__libc_init_array>:
 81076ac:	b570      	push	{r4, r5, r6, lr}
 81076ae:	4d0d      	ldr	r5, [pc, #52]	; (81076e4 <__libc_init_array+0x38>)
 81076b0:	4c0d      	ldr	r4, [pc, #52]	; (81076e8 <__libc_init_array+0x3c>)
 81076b2:	1b64      	subs	r4, r4, r5
 81076b4:	10a4      	asrs	r4, r4, #2
 81076b6:	2600      	movs	r6, #0
 81076b8:	42a6      	cmp	r6, r4
 81076ba:	d109      	bne.n	81076d0 <__libc_init_array+0x24>
 81076bc:	4d0b      	ldr	r5, [pc, #44]	; (81076ec <__libc_init_array+0x40>)
 81076be:	4c0c      	ldr	r4, [pc, #48]	; (81076f0 <__libc_init_array+0x44>)
 81076c0:	f006 fd74 	bl	810e1ac <_init>
 81076c4:	1b64      	subs	r4, r4, r5
 81076c6:	10a4      	asrs	r4, r4, #2
 81076c8:	2600      	movs	r6, #0
 81076ca:	42a6      	cmp	r6, r4
 81076cc:	d105      	bne.n	81076da <__libc_init_array+0x2e>
 81076ce:	bd70      	pop	{r4, r5, r6, pc}
 81076d0:	f855 3b04 	ldr.w	r3, [r5], #4
 81076d4:	4798      	blx	r3
 81076d6:	3601      	adds	r6, #1
 81076d8:	e7ee      	b.n	81076b8 <__libc_init_array+0xc>
 81076da:	f855 3b04 	ldr.w	r3, [r5], #4
 81076de:	4798      	blx	r3
 81076e0:	3601      	adds	r6, #1
 81076e2:	e7f2      	b.n	81076ca <__libc_init_array+0x1e>
 81076e4:	0810e900 	.word	0x0810e900
 81076e8:	0810e900 	.word	0x0810e900
 81076ec:	0810e900 	.word	0x0810e900
 81076f0:	0810e904 	.word	0x0810e904

081076f4 <malloc>:
 81076f4:	4b02      	ldr	r3, [pc, #8]	; (8107700 <malloc+0xc>)
 81076f6:	4601      	mov	r1, r0
 81076f8:	6818      	ldr	r0, [r3, #0]
 81076fa:	f000 b85b 	b.w	81077b4 <_malloc_r>
 81076fe:	bf00      	nop
 8107700:	10000060 	.word	0x10000060

08107704 <memset>:
 8107704:	4402      	add	r2, r0
 8107706:	4603      	mov	r3, r0
 8107708:	4293      	cmp	r3, r2
 810770a:	d100      	bne.n	810770e <memset+0xa>
 810770c:	4770      	bx	lr
 810770e:	f803 1b01 	strb.w	r1, [r3], #1
 8107712:	e7f9      	b.n	8107708 <memset+0x4>

08107714 <_free_r>:
 8107714:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8107716:	2900      	cmp	r1, #0
 8107718:	d048      	beq.n	81077ac <_free_r+0x98>
 810771a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810771e:	9001      	str	r0, [sp, #4]
 8107720:	2b00      	cmp	r3, #0
 8107722:	f1a1 0404 	sub.w	r4, r1, #4
 8107726:	bfb8      	it	lt
 8107728:	18e4      	addlt	r4, r4, r3
 810772a:	f003 fc3f 	bl	810afac <__malloc_lock>
 810772e:	4a20      	ldr	r2, [pc, #128]	; (81077b0 <_free_r+0x9c>)
 8107730:	9801      	ldr	r0, [sp, #4]
 8107732:	6813      	ldr	r3, [r2, #0]
 8107734:	4615      	mov	r5, r2
 8107736:	b933      	cbnz	r3, 8107746 <_free_r+0x32>
 8107738:	6063      	str	r3, [r4, #4]
 810773a:	6014      	str	r4, [r2, #0]
 810773c:	b003      	add	sp, #12
 810773e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8107742:	f003 bc39 	b.w	810afb8 <__malloc_unlock>
 8107746:	42a3      	cmp	r3, r4
 8107748:	d90b      	bls.n	8107762 <_free_r+0x4e>
 810774a:	6821      	ldr	r1, [r4, #0]
 810774c:	1862      	adds	r2, r4, r1
 810774e:	4293      	cmp	r3, r2
 8107750:	bf04      	itt	eq
 8107752:	681a      	ldreq	r2, [r3, #0]
 8107754:	685b      	ldreq	r3, [r3, #4]
 8107756:	6063      	str	r3, [r4, #4]
 8107758:	bf04      	itt	eq
 810775a:	1852      	addeq	r2, r2, r1
 810775c:	6022      	streq	r2, [r4, #0]
 810775e:	602c      	str	r4, [r5, #0]
 8107760:	e7ec      	b.n	810773c <_free_r+0x28>
 8107762:	461a      	mov	r2, r3
 8107764:	685b      	ldr	r3, [r3, #4]
 8107766:	b10b      	cbz	r3, 810776c <_free_r+0x58>
 8107768:	42a3      	cmp	r3, r4
 810776a:	d9fa      	bls.n	8107762 <_free_r+0x4e>
 810776c:	6811      	ldr	r1, [r2, #0]
 810776e:	1855      	adds	r5, r2, r1
 8107770:	42a5      	cmp	r5, r4
 8107772:	d10b      	bne.n	810778c <_free_r+0x78>
 8107774:	6824      	ldr	r4, [r4, #0]
 8107776:	4421      	add	r1, r4
 8107778:	1854      	adds	r4, r2, r1
 810777a:	42a3      	cmp	r3, r4
 810777c:	6011      	str	r1, [r2, #0]
 810777e:	d1dd      	bne.n	810773c <_free_r+0x28>
 8107780:	681c      	ldr	r4, [r3, #0]
 8107782:	685b      	ldr	r3, [r3, #4]
 8107784:	6053      	str	r3, [r2, #4]
 8107786:	4421      	add	r1, r4
 8107788:	6011      	str	r1, [r2, #0]
 810778a:	e7d7      	b.n	810773c <_free_r+0x28>
 810778c:	d902      	bls.n	8107794 <_free_r+0x80>
 810778e:	230c      	movs	r3, #12
 8107790:	6003      	str	r3, [r0, #0]
 8107792:	e7d3      	b.n	810773c <_free_r+0x28>
 8107794:	6825      	ldr	r5, [r4, #0]
 8107796:	1961      	adds	r1, r4, r5
 8107798:	428b      	cmp	r3, r1
 810779a:	bf04      	itt	eq
 810779c:	6819      	ldreq	r1, [r3, #0]
 810779e:	685b      	ldreq	r3, [r3, #4]
 81077a0:	6063      	str	r3, [r4, #4]
 81077a2:	bf04      	itt	eq
 81077a4:	1949      	addeq	r1, r1, r5
 81077a6:	6021      	streq	r1, [r4, #0]
 81077a8:	6054      	str	r4, [r2, #4]
 81077aa:	e7c7      	b.n	810773c <_free_r+0x28>
 81077ac:	b003      	add	sp, #12
 81077ae:	bd30      	pop	{r4, r5, pc}
 81077b0:	1000025c 	.word	0x1000025c

081077b4 <_malloc_r>:
 81077b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81077b6:	1ccd      	adds	r5, r1, #3
 81077b8:	f025 0503 	bic.w	r5, r5, #3
 81077bc:	3508      	adds	r5, #8
 81077be:	2d0c      	cmp	r5, #12
 81077c0:	bf38      	it	cc
 81077c2:	250c      	movcc	r5, #12
 81077c4:	2d00      	cmp	r5, #0
 81077c6:	4606      	mov	r6, r0
 81077c8:	db01      	blt.n	81077ce <_malloc_r+0x1a>
 81077ca:	42a9      	cmp	r1, r5
 81077cc:	d903      	bls.n	81077d6 <_malloc_r+0x22>
 81077ce:	230c      	movs	r3, #12
 81077d0:	6033      	str	r3, [r6, #0]
 81077d2:	2000      	movs	r0, #0
 81077d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 81077d6:	f003 fbe9 	bl	810afac <__malloc_lock>
 81077da:	4921      	ldr	r1, [pc, #132]	; (8107860 <_malloc_r+0xac>)
 81077dc:	680a      	ldr	r2, [r1, #0]
 81077de:	4614      	mov	r4, r2
 81077e0:	b99c      	cbnz	r4, 810780a <_malloc_r+0x56>
 81077e2:	4f20      	ldr	r7, [pc, #128]	; (8107864 <_malloc_r+0xb0>)
 81077e4:	683b      	ldr	r3, [r7, #0]
 81077e6:	b923      	cbnz	r3, 81077f2 <_malloc_r+0x3e>
 81077e8:	4621      	mov	r1, r4
 81077ea:	4630      	mov	r0, r6
 81077ec:	f000 ff44 	bl	8108678 <_sbrk_r>
 81077f0:	6038      	str	r0, [r7, #0]
 81077f2:	4629      	mov	r1, r5
 81077f4:	4630      	mov	r0, r6
 81077f6:	f000 ff3f 	bl	8108678 <_sbrk_r>
 81077fa:	1c43      	adds	r3, r0, #1
 81077fc:	d123      	bne.n	8107846 <_malloc_r+0x92>
 81077fe:	230c      	movs	r3, #12
 8107800:	6033      	str	r3, [r6, #0]
 8107802:	4630      	mov	r0, r6
 8107804:	f003 fbd8 	bl	810afb8 <__malloc_unlock>
 8107808:	e7e3      	b.n	81077d2 <_malloc_r+0x1e>
 810780a:	6823      	ldr	r3, [r4, #0]
 810780c:	1b5b      	subs	r3, r3, r5
 810780e:	d417      	bmi.n	8107840 <_malloc_r+0x8c>
 8107810:	2b0b      	cmp	r3, #11
 8107812:	d903      	bls.n	810781c <_malloc_r+0x68>
 8107814:	6023      	str	r3, [r4, #0]
 8107816:	441c      	add	r4, r3
 8107818:	6025      	str	r5, [r4, #0]
 810781a:	e004      	b.n	8107826 <_malloc_r+0x72>
 810781c:	6863      	ldr	r3, [r4, #4]
 810781e:	42a2      	cmp	r2, r4
 8107820:	bf0c      	ite	eq
 8107822:	600b      	streq	r3, [r1, #0]
 8107824:	6053      	strne	r3, [r2, #4]
 8107826:	4630      	mov	r0, r6
 8107828:	f003 fbc6 	bl	810afb8 <__malloc_unlock>
 810782c:	f104 000b 	add.w	r0, r4, #11
 8107830:	1d23      	adds	r3, r4, #4
 8107832:	f020 0007 	bic.w	r0, r0, #7
 8107836:	1ac2      	subs	r2, r0, r3
 8107838:	d0cc      	beq.n	81077d4 <_malloc_r+0x20>
 810783a:	1a1b      	subs	r3, r3, r0
 810783c:	50a3      	str	r3, [r4, r2]
 810783e:	e7c9      	b.n	81077d4 <_malloc_r+0x20>
 8107840:	4622      	mov	r2, r4
 8107842:	6864      	ldr	r4, [r4, #4]
 8107844:	e7cc      	b.n	81077e0 <_malloc_r+0x2c>
 8107846:	1cc4      	adds	r4, r0, #3
 8107848:	f024 0403 	bic.w	r4, r4, #3
 810784c:	42a0      	cmp	r0, r4
 810784e:	d0e3      	beq.n	8107818 <_malloc_r+0x64>
 8107850:	1a21      	subs	r1, r4, r0
 8107852:	4630      	mov	r0, r6
 8107854:	f000 ff10 	bl	8108678 <_sbrk_r>
 8107858:	3001      	adds	r0, #1
 810785a:	d1dd      	bne.n	8107818 <_malloc_r+0x64>
 810785c:	e7cf      	b.n	81077fe <_malloc_r+0x4a>
 810785e:	bf00      	nop
 8107860:	1000025c 	.word	0x1000025c
 8107864:	10000260 	.word	0x10000260

08107868 <__cvt>:
 8107868:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810786c:	ec55 4b10 	vmov	r4, r5, d0
 8107870:	2d00      	cmp	r5, #0
 8107872:	460e      	mov	r6, r1
 8107874:	4619      	mov	r1, r3
 8107876:	462b      	mov	r3, r5
 8107878:	bfbb      	ittet	lt
 810787a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 810787e:	461d      	movlt	r5, r3
 8107880:	2300      	movge	r3, #0
 8107882:	232d      	movlt	r3, #45	; 0x2d
 8107884:	700b      	strb	r3, [r1, #0]
 8107886:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8107888:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 810788c:	4691      	mov	r9, r2
 810788e:	f023 0820 	bic.w	r8, r3, #32
 8107892:	bfbc      	itt	lt
 8107894:	4622      	movlt	r2, r4
 8107896:	4614      	movlt	r4, r2
 8107898:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 810789c:	d005      	beq.n	81078aa <__cvt+0x42>
 810789e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 81078a2:	d100      	bne.n	81078a6 <__cvt+0x3e>
 81078a4:	3601      	adds	r6, #1
 81078a6:	2102      	movs	r1, #2
 81078a8:	e000      	b.n	81078ac <__cvt+0x44>
 81078aa:	2103      	movs	r1, #3
 81078ac:	ab03      	add	r3, sp, #12
 81078ae:	9301      	str	r3, [sp, #4]
 81078b0:	ab02      	add	r3, sp, #8
 81078b2:	9300      	str	r3, [sp, #0]
 81078b4:	ec45 4b10 	vmov	d0, r4, r5
 81078b8:	4653      	mov	r3, sl
 81078ba:	4632      	mov	r2, r6
 81078bc:	f001 ffd8 	bl	8109870 <_dtoa_r>
 81078c0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 81078c4:	4607      	mov	r7, r0
 81078c6:	d102      	bne.n	81078ce <__cvt+0x66>
 81078c8:	f019 0f01 	tst.w	r9, #1
 81078cc:	d022      	beq.n	8107914 <__cvt+0xac>
 81078ce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 81078d2:	eb07 0906 	add.w	r9, r7, r6
 81078d6:	d110      	bne.n	81078fa <__cvt+0x92>
 81078d8:	783b      	ldrb	r3, [r7, #0]
 81078da:	2b30      	cmp	r3, #48	; 0x30
 81078dc:	d10a      	bne.n	81078f4 <__cvt+0x8c>
 81078de:	2200      	movs	r2, #0
 81078e0:	2300      	movs	r3, #0
 81078e2:	4620      	mov	r0, r4
 81078e4:	4629      	mov	r1, r5
 81078e6:	f7f9 f977 	bl	8100bd8 <__aeabi_dcmpeq>
 81078ea:	b918      	cbnz	r0, 81078f4 <__cvt+0x8c>
 81078ec:	f1c6 0601 	rsb	r6, r6, #1
 81078f0:	f8ca 6000 	str.w	r6, [sl]
 81078f4:	f8da 3000 	ldr.w	r3, [sl]
 81078f8:	4499      	add	r9, r3
 81078fa:	2200      	movs	r2, #0
 81078fc:	2300      	movs	r3, #0
 81078fe:	4620      	mov	r0, r4
 8107900:	4629      	mov	r1, r5
 8107902:	f7f9 f969 	bl	8100bd8 <__aeabi_dcmpeq>
 8107906:	b108      	cbz	r0, 810790c <__cvt+0xa4>
 8107908:	f8cd 900c 	str.w	r9, [sp, #12]
 810790c:	2230      	movs	r2, #48	; 0x30
 810790e:	9b03      	ldr	r3, [sp, #12]
 8107910:	454b      	cmp	r3, r9
 8107912:	d307      	bcc.n	8107924 <__cvt+0xbc>
 8107914:	9b03      	ldr	r3, [sp, #12]
 8107916:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8107918:	1bdb      	subs	r3, r3, r7
 810791a:	4638      	mov	r0, r7
 810791c:	6013      	str	r3, [r2, #0]
 810791e:	b004      	add	sp, #16
 8107920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8107924:	1c59      	adds	r1, r3, #1
 8107926:	9103      	str	r1, [sp, #12]
 8107928:	701a      	strb	r2, [r3, #0]
 810792a:	e7f0      	b.n	810790e <__cvt+0xa6>

0810792c <__exponent>:
 810792c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810792e:	4603      	mov	r3, r0
 8107930:	2900      	cmp	r1, #0
 8107932:	bfb8      	it	lt
 8107934:	4249      	neglt	r1, r1
 8107936:	f803 2b02 	strb.w	r2, [r3], #2
 810793a:	bfb4      	ite	lt
 810793c:	222d      	movlt	r2, #45	; 0x2d
 810793e:	222b      	movge	r2, #43	; 0x2b
 8107940:	2909      	cmp	r1, #9
 8107942:	7042      	strb	r2, [r0, #1]
 8107944:	dd2a      	ble.n	810799c <__exponent+0x70>
 8107946:	f10d 0407 	add.w	r4, sp, #7
 810794a:	46a4      	mov	ip, r4
 810794c:	270a      	movs	r7, #10
 810794e:	46a6      	mov	lr, r4
 8107950:	460a      	mov	r2, r1
 8107952:	fb91 f6f7 	sdiv	r6, r1, r7
 8107956:	fb07 1516 	mls	r5, r7, r6, r1
 810795a:	3530      	adds	r5, #48	; 0x30
 810795c:	2a63      	cmp	r2, #99	; 0x63
 810795e:	f104 34ff 	add.w	r4, r4, #4294967295
 8107962:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8107966:	4631      	mov	r1, r6
 8107968:	dcf1      	bgt.n	810794e <__exponent+0x22>
 810796a:	3130      	adds	r1, #48	; 0x30
 810796c:	f1ae 0502 	sub.w	r5, lr, #2
 8107970:	f804 1c01 	strb.w	r1, [r4, #-1]
 8107974:	1c44      	adds	r4, r0, #1
 8107976:	4629      	mov	r1, r5
 8107978:	4561      	cmp	r1, ip
 810797a:	d30a      	bcc.n	8107992 <__exponent+0x66>
 810797c:	f10d 0209 	add.w	r2, sp, #9
 8107980:	eba2 020e 	sub.w	r2, r2, lr
 8107984:	4565      	cmp	r5, ip
 8107986:	bf88      	it	hi
 8107988:	2200      	movhi	r2, #0
 810798a:	4413      	add	r3, r2
 810798c:	1a18      	subs	r0, r3, r0
 810798e:	b003      	add	sp, #12
 8107990:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8107992:	f811 2b01 	ldrb.w	r2, [r1], #1
 8107996:	f804 2f01 	strb.w	r2, [r4, #1]!
 810799a:	e7ed      	b.n	8107978 <__exponent+0x4c>
 810799c:	2330      	movs	r3, #48	; 0x30
 810799e:	3130      	adds	r1, #48	; 0x30
 81079a0:	7083      	strb	r3, [r0, #2]
 81079a2:	70c1      	strb	r1, [r0, #3]
 81079a4:	1d03      	adds	r3, r0, #4
 81079a6:	e7f1      	b.n	810798c <__exponent+0x60>

081079a8 <_printf_float>:
 81079a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81079ac:	ed2d 8b02 	vpush	{d8}
 81079b0:	b08d      	sub	sp, #52	; 0x34
 81079b2:	460c      	mov	r4, r1
 81079b4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 81079b8:	4616      	mov	r6, r2
 81079ba:	461f      	mov	r7, r3
 81079bc:	4605      	mov	r5, r0
 81079be:	f003 fa69 	bl	810ae94 <_localeconv_r>
 81079c2:	f8d0 a000 	ldr.w	sl, [r0]
 81079c6:	4650      	mov	r0, sl
 81079c8:	f7f8 fc8a 	bl	81002e0 <strlen>
 81079cc:	2300      	movs	r3, #0
 81079ce:	930a      	str	r3, [sp, #40]	; 0x28
 81079d0:	6823      	ldr	r3, [r4, #0]
 81079d2:	9305      	str	r3, [sp, #20]
 81079d4:	f8d8 3000 	ldr.w	r3, [r8]
 81079d8:	f894 b018 	ldrb.w	fp, [r4, #24]
 81079dc:	3307      	adds	r3, #7
 81079de:	f023 0307 	bic.w	r3, r3, #7
 81079e2:	f103 0208 	add.w	r2, r3, #8
 81079e6:	f8c8 2000 	str.w	r2, [r8]
 81079ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 81079ee:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 81079f2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 81079f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 81079fa:	9307      	str	r3, [sp, #28]
 81079fc:	f8cd 8018 	str.w	r8, [sp, #24]
 8107a00:	ee08 0a10 	vmov	s16, r0
 8107a04:	4b9f      	ldr	r3, [pc, #636]	; (8107c84 <_printf_float+0x2dc>)
 8107a06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8107a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8107a0e:	f7f9 f915 	bl	8100c3c <__aeabi_dcmpun>
 8107a12:	bb88      	cbnz	r0, 8107a78 <_printf_float+0xd0>
 8107a14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8107a18:	4b9a      	ldr	r3, [pc, #616]	; (8107c84 <_printf_float+0x2dc>)
 8107a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8107a1e:	f7f9 f8ef 	bl	8100c00 <__aeabi_dcmple>
 8107a22:	bb48      	cbnz	r0, 8107a78 <_printf_float+0xd0>
 8107a24:	2200      	movs	r2, #0
 8107a26:	2300      	movs	r3, #0
 8107a28:	4640      	mov	r0, r8
 8107a2a:	4649      	mov	r1, r9
 8107a2c:	f7f9 f8de 	bl	8100bec <__aeabi_dcmplt>
 8107a30:	b110      	cbz	r0, 8107a38 <_printf_float+0x90>
 8107a32:	232d      	movs	r3, #45	; 0x2d
 8107a34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107a38:	4b93      	ldr	r3, [pc, #588]	; (8107c88 <_printf_float+0x2e0>)
 8107a3a:	4894      	ldr	r0, [pc, #592]	; (8107c8c <_printf_float+0x2e4>)
 8107a3c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8107a40:	bf94      	ite	ls
 8107a42:	4698      	movls	r8, r3
 8107a44:	4680      	movhi	r8, r0
 8107a46:	2303      	movs	r3, #3
 8107a48:	6123      	str	r3, [r4, #16]
 8107a4a:	9b05      	ldr	r3, [sp, #20]
 8107a4c:	f023 0204 	bic.w	r2, r3, #4
 8107a50:	6022      	str	r2, [r4, #0]
 8107a52:	f04f 0900 	mov.w	r9, #0
 8107a56:	9700      	str	r7, [sp, #0]
 8107a58:	4633      	mov	r3, r6
 8107a5a:	aa0b      	add	r2, sp, #44	; 0x2c
 8107a5c:	4621      	mov	r1, r4
 8107a5e:	4628      	mov	r0, r5
 8107a60:	f000 f9d8 	bl	8107e14 <_printf_common>
 8107a64:	3001      	adds	r0, #1
 8107a66:	f040 8090 	bne.w	8107b8a <_printf_float+0x1e2>
 8107a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8107a6e:	b00d      	add	sp, #52	; 0x34
 8107a70:	ecbd 8b02 	vpop	{d8}
 8107a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107a78:	4642      	mov	r2, r8
 8107a7a:	464b      	mov	r3, r9
 8107a7c:	4640      	mov	r0, r8
 8107a7e:	4649      	mov	r1, r9
 8107a80:	f7f9 f8dc 	bl	8100c3c <__aeabi_dcmpun>
 8107a84:	b140      	cbz	r0, 8107a98 <_printf_float+0xf0>
 8107a86:	464b      	mov	r3, r9
 8107a88:	2b00      	cmp	r3, #0
 8107a8a:	bfbc      	itt	lt
 8107a8c:	232d      	movlt	r3, #45	; 0x2d
 8107a8e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8107a92:	487f      	ldr	r0, [pc, #508]	; (8107c90 <_printf_float+0x2e8>)
 8107a94:	4b7f      	ldr	r3, [pc, #508]	; (8107c94 <_printf_float+0x2ec>)
 8107a96:	e7d1      	b.n	8107a3c <_printf_float+0x94>
 8107a98:	6863      	ldr	r3, [r4, #4]
 8107a9a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8107a9e:	9206      	str	r2, [sp, #24]
 8107aa0:	1c5a      	adds	r2, r3, #1
 8107aa2:	d13f      	bne.n	8107b24 <_printf_float+0x17c>
 8107aa4:	2306      	movs	r3, #6
 8107aa6:	6063      	str	r3, [r4, #4]
 8107aa8:	9b05      	ldr	r3, [sp, #20]
 8107aaa:	6861      	ldr	r1, [r4, #4]
 8107aac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8107ab0:	2300      	movs	r3, #0
 8107ab2:	9303      	str	r3, [sp, #12]
 8107ab4:	ab0a      	add	r3, sp, #40	; 0x28
 8107ab6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8107aba:	ab09      	add	r3, sp, #36	; 0x24
 8107abc:	ec49 8b10 	vmov	d0, r8, r9
 8107ac0:	9300      	str	r3, [sp, #0]
 8107ac2:	6022      	str	r2, [r4, #0]
 8107ac4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8107ac8:	4628      	mov	r0, r5
 8107aca:	f7ff fecd 	bl	8107868 <__cvt>
 8107ace:	9b06      	ldr	r3, [sp, #24]
 8107ad0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8107ad2:	2b47      	cmp	r3, #71	; 0x47
 8107ad4:	4680      	mov	r8, r0
 8107ad6:	d108      	bne.n	8107aea <_printf_float+0x142>
 8107ad8:	1cc8      	adds	r0, r1, #3
 8107ada:	db02      	blt.n	8107ae2 <_printf_float+0x13a>
 8107adc:	6863      	ldr	r3, [r4, #4]
 8107ade:	4299      	cmp	r1, r3
 8107ae0:	dd41      	ble.n	8107b66 <_printf_float+0x1be>
 8107ae2:	f1ab 0b02 	sub.w	fp, fp, #2
 8107ae6:	fa5f fb8b 	uxtb.w	fp, fp
 8107aea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8107aee:	d820      	bhi.n	8107b32 <_printf_float+0x18a>
 8107af0:	3901      	subs	r1, #1
 8107af2:	465a      	mov	r2, fp
 8107af4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8107af8:	9109      	str	r1, [sp, #36]	; 0x24
 8107afa:	f7ff ff17 	bl	810792c <__exponent>
 8107afe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107b00:	1813      	adds	r3, r2, r0
 8107b02:	2a01      	cmp	r2, #1
 8107b04:	4681      	mov	r9, r0
 8107b06:	6123      	str	r3, [r4, #16]
 8107b08:	dc02      	bgt.n	8107b10 <_printf_float+0x168>
 8107b0a:	6822      	ldr	r2, [r4, #0]
 8107b0c:	07d2      	lsls	r2, r2, #31
 8107b0e:	d501      	bpl.n	8107b14 <_printf_float+0x16c>
 8107b10:	3301      	adds	r3, #1
 8107b12:	6123      	str	r3, [r4, #16]
 8107b14:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8107b18:	2b00      	cmp	r3, #0
 8107b1a:	d09c      	beq.n	8107a56 <_printf_float+0xae>
 8107b1c:	232d      	movs	r3, #45	; 0x2d
 8107b1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107b22:	e798      	b.n	8107a56 <_printf_float+0xae>
 8107b24:	9a06      	ldr	r2, [sp, #24]
 8107b26:	2a47      	cmp	r2, #71	; 0x47
 8107b28:	d1be      	bne.n	8107aa8 <_printf_float+0x100>
 8107b2a:	2b00      	cmp	r3, #0
 8107b2c:	d1bc      	bne.n	8107aa8 <_printf_float+0x100>
 8107b2e:	2301      	movs	r3, #1
 8107b30:	e7b9      	b.n	8107aa6 <_printf_float+0xfe>
 8107b32:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8107b36:	d118      	bne.n	8107b6a <_printf_float+0x1c2>
 8107b38:	2900      	cmp	r1, #0
 8107b3a:	6863      	ldr	r3, [r4, #4]
 8107b3c:	dd0b      	ble.n	8107b56 <_printf_float+0x1ae>
 8107b3e:	6121      	str	r1, [r4, #16]
 8107b40:	b913      	cbnz	r3, 8107b48 <_printf_float+0x1a0>
 8107b42:	6822      	ldr	r2, [r4, #0]
 8107b44:	07d0      	lsls	r0, r2, #31
 8107b46:	d502      	bpl.n	8107b4e <_printf_float+0x1a6>
 8107b48:	3301      	adds	r3, #1
 8107b4a:	440b      	add	r3, r1
 8107b4c:	6123      	str	r3, [r4, #16]
 8107b4e:	65a1      	str	r1, [r4, #88]	; 0x58
 8107b50:	f04f 0900 	mov.w	r9, #0
 8107b54:	e7de      	b.n	8107b14 <_printf_float+0x16c>
 8107b56:	b913      	cbnz	r3, 8107b5e <_printf_float+0x1b6>
 8107b58:	6822      	ldr	r2, [r4, #0]
 8107b5a:	07d2      	lsls	r2, r2, #31
 8107b5c:	d501      	bpl.n	8107b62 <_printf_float+0x1ba>
 8107b5e:	3302      	adds	r3, #2
 8107b60:	e7f4      	b.n	8107b4c <_printf_float+0x1a4>
 8107b62:	2301      	movs	r3, #1
 8107b64:	e7f2      	b.n	8107b4c <_printf_float+0x1a4>
 8107b66:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8107b6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107b6c:	4299      	cmp	r1, r3
 8107b6e:	db05      	blt.n	8107b7c <_printf_float+0x1d4>
 8107b70:	6823      	ldr	r3, [r4, #0]
 8107b72:	6121      	str	r1, [r4, #16]
 8107b74:	07d8      	lsls	r0, r3, #31
 8107b76:	d5ea      	bpl.n	8107b4e <_printf_float+0x1a6>
 8107b78:	1c4b      	adds	r3, r1, #1
 8107b7a:	e7e7      	b.n	8107b4c <_printf_float+0x1a4>
 8107b7c:	2900      	cmp	r1, #0
 8107b7e:	bfd4      	ite	le
 8107b80:	f1c1 0202 	rsble	r2, r1, #2
 8107b84:	2201      	movgt	r2, #1
 8107b86:	4413      	add	r3, r2
 8107b88:	e7e0      	b.n	8107b4c <_printf_float+0x1a4>
 8107b8a:	6823      	ldr	r3, [r4, #0]
 8107b8c:	055a      	lsls	r2, r3, #21
 8107b8e:	d407      	bmi.n	8107ba0 <_printf_float+0x1f8>
 8107b90:	6923      	ldr	r3, [r4, #16]
 8107b92:	4642      	mov	r2, r8
 8107b94:	4631      	mov	r1, r6
 8107b96:	4628      	mov	r0, r5
 8107b98:	47b8      	blx	r7
 8107b9a:	3001      	adds	r0, #1
 8107b9c:	d12c      	bne.n	8107bf8 <_printf_float+0x250>
 8107b9e:	e764      	b.n	8107a6a <_printf_float+0xc2>
 8107ba0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8107ba4:	f240 80e0 	bls.w	8107d68 <_printf_float+0x3c0>
 8107ba8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8107bac:	2200      	movs	r2, #0
 8107bae:	2300      	movs	r3, #0
 8107bb0:	f7f9 f812 	bl	8100bd8 <__aeabi_dcmpeq>
 8107bb4:	2800      	cmp	r0, #0
 8107bb6:	d034      	beq.n	8107c22 <_printf_float+0x27a>
 8107bb8:	4a37      	ldr	r2, [pc, #220]	; (8107c98 <_printf_float+0x2f0>)
 8107bba:	2301      	movs	r3, #1
 8107bbc:	4631      	mov	r1, r6
 8107bbe:	4628      	mov	r0, r5
 8107bc0:	47b8      	blx	r7
 8107bc2:	3001      	adds	r0, #1
 8107bc4:	f43f af51 	beq.w	8107a6a <_printf_float+0xc2>
 8107bc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107bcc:	429a      	cmp	r2, r3
 8107bce:	db02      	blt.n	8107bd6 <_printf_float+0x22e>
 8107bd0:	6823      	ldr	r3, [r4, #0]
 8107bd2:	07d8      	lsls	r0, r3, #31
 8107bd4:	d510      	bpl.n	8107bf8 <_printf_float+0x250>
 8107bd6:	ee18 3a10 	vmov	r3, s16
 8107bda:	4652      	mov	r2, sl
 8107bdc:	4631      	mov	r1, r6
 8107bde:	4628      	mov	r0, r5
 8107be0:	47b8      	blx	r7
 8107be2:	3001      	adds	r0, #1
 8107be4:	f43f af41 	beq.w	8107a6a <_printf_float+0xc2>
 8107be8:	f04f 0800 	mov.w	r8, #0
 8107bec:	f104 091a 	add.w	r9, r4, #26
 8107bf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107bf2:	3b01      	subs	r3, #1
 8107bf4:	4543      	cmp	r3, r8
 8107bf6:	dc09      	bgt.n	8107c0c <_printf_float+0x264>
 8107bf8:	6823      	ldr	r3, [r4, #0]
 8107bfa:	079b      	lsls	r3, r3, #30
 8107bfc:	f100 8105 	bmi.w	8107e0a <_printf_float+0x462>
 8107c00:	68e0      	ldr	r0, [r4, #12]
 8107c02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8107c04:	4298      	cmp	r0, r3
 8107c06:	bfb8      	it	lt
 8107c08:	4618      	movlt	r0, r3
 8107c0a:	e730      	b.n	8107a6e <_printf_float+0xc6>
 8107c0c:	2301      	movs	r3, #1
 8107c0e:	464a      	mov	r2, r9
 8107c10:	4631      	mov	r1, r6
 8107c12:	4628      	mov	r0, r5
 8107c14:	47b8      	blx	r7
 8107c16:	3001      	adds	r0, #1
 8107c18:	f43f af27 	beq.w	8107a6a <_printf_float+0xc2>
 8107c1c:	f108 0801 	add.w	r8, r8, #1
 8107c20:	e7e6      	b.n	8107bf0 <_printf_float+0x248>
 8107c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8107c24:	2b00      	cmp	r3, #0
 8107c26:	dc39      	bgt.n	8107c9c <_printf_float+0x2f4>
 8107c28:	4a1b      	ldr	r2, [pc, #108]	; (8107c98 <_printf_float+0x2f0>)
 8107c2a:	2301      	movs	r3, #1
 8107c2c:	4631      	mov	r1, r6
 8107c2e:	4628      	mov	r0, r5
 8107c30:	47b8      	blx	r7
 8107c32:	3001      	adds	r0, #1
 8107c34:	f43f af19 	beq.w	8107a6a <_printf_float+0xc2>
 8107c38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107c3c:	4313      	orrs	r3, r2
 8107c3e:	d102      	bne.n	8107c46 <_printf_float+0x29e>
 8107c40:	6823      	ldr	r3, [r4, #0]
 8107c42:	07d9      	lsls	r1, r3, #31
 8107c44:	d5d8      	bpl.n	8107bf8 <_printf_float+0x250>
 8107c46:	ee18 3a10 	vmov	r3, s16
 8107c4a:	4652      	mov	r2, sl
 8107c4c:	4631      	mov	r1, r6
 8107c4e:	4628      	mov	r0, r5
 8107c50:	47b8      	blx	r7
 8107c52:	3001      	adds	r0, #1
 8107c54:	f43f af09 	beq.w	8107a6a <_printf_float+0xc2>
 8107c58:	f04f 0900 	mov.w	r9, #0
 8107c5c:	f104 0a1a 	add.w	sl, r4, #26
 8107c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8107c62:	425b      	negs	r3, r3
 8107c64:	454b      	cmp	r3, r9
 8107c66:	dc01      	bgt.n	8107c6c <_printf_float+0x2c4>
 8107c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107c6a:	e792      	b.n	8107b92 <_printf_float+0x1ea>
 8107c6c:	2301      	movs	r3, #1
 8107c6e:	4652      	mov	r2, sl
 8107c70:	4631      	mov	r1, r6
 8107c72:	4628      	mov	r0, r5
 8107c74:	47b8      	blx	r7
 8107c76:	3001      	adds	r0, #1
 8107c78:	f43f aef7 	beq.w	8107a6a <_printf_float+0xc2>
 8107c7c:	f109 0901 	add.w	r9, r9, #1
 8107c80:	e7ee      	b.n	8107c60 <_printf_float+0x2b8>
 8107c82:	bf00      	nop
 8107c84:	7fefffff 	.word	0x7fefffff
 8107c88:	0810e22c 	.word	0x0810e22c
 8107c8c:	0810e230 	.word	0x0810e230
 8107c90:	0810e238 	.word	0x0810e238
 8107c94:	0810e234 	.word	0x0810e234
 8107c98:	0810e23c 	.word	0x0810e23c
 8107c9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107c9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8107ca0:	429a      	cmp	r2, r3
 8107ca2:	bfa8      	it	ge
 8107ca4:	461a      	movge	r2, r3
 8107ca6:	2a00      	cmp	r2, #0
 8107ca8:	4691      	mov	r9, r2
 8107caa:	dc37      	bgt.n	8107d1c <_printf_float+0x374>
 8107cac:	f04f 0b00 	mov.w	fp, #0
 8107cb0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8107cb4:	f104 021a 	add.w	r2, r4, #26
 8107cb8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8107cba:	9305      	str	r3, [sp, #20]
 8107cbc:	eba3 0309 	sub.w	r3, r3, r9
 8107cc0:	455b      	cmp	r3, fp
 8107cc2:	dc33      	bgt.n	8107d2c <_printf_float+0x384>
 8107cc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107cc8:	429a      	cmp	r2, r3
 8107cca:	db3b      	blt.n	8107d44 <_printf_float+0x39c>
 8107ccc:	6823      	ldr	r3, [r4, #0]
 8107cce:	07da      	lsls	r2, r3, #31
 8107cd0:	d438      	bmi.n	8107d44 <_printf_float+0x39c>
 8107cd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107cd4:	9b05      	ldr	r3, [sp, #20]
 8107cd6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8107cd8:	1ad3      	subs	r3, r2, r3
 8107cda:	eba2 0901 	sub.w	r9, r2, r1
 8107cde:	4599      	cmp	r9, r3
 8107ce0:	bfa8      	it	ge
 8107ce2:	4699      	movge	r9, r3
 8107ce4:	f1b9 0f00 	cmp.w	r9, #0
 8107ce8:	dc35      	bgt.n	8107d56 <_printf_float+0x3ae>
 8107cea:	f04f 0800 	mov.w	r8, #0
 8107cee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8107cf2:	f104 0a1a 	add.w	sl, r4, #26
 8107cf6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107cfa:	1a9b      	subs	r3, r3, r2
 8107cfc:	eba3 0309 	sub.w	r3, r3, r9
 8107d00:	4543      	cmp	r3, r8
 8107d02:	f77f af79 	ble.w	8107bf8 <_printf_float+0x250>
 8107d06:	2301      	movs	r3, #1
 8107d08:	4652      	mov	r2, sl
 8107d0a:	4631      	mov	r1, r6
 8107d0c:	4628      	mov	r0, r5
 8107d0e:	47b8      	blx	r7
 8107d10:	3001      	adds	r0, #1
 8107d12:	f43f aeaa 	beq.w	8107a6a <_printf_float+0xc2>
 8107d16:	f108 0801 	add.w	r8, r8, #1
 8107d1a:	e7ec      	b.n	8107cf6 <_printf_float+0x34e>
 8107d1c:	4613      	mov	r3, r2
 8107d1e:	4631      	mov	r1, r6
 8107d20:	4642      	mov	r2, r8
 8107d22:	4628      	mov	r0, r5
 8107d24:	47b8      	blx	r7
 8107d26:	3001      	adds	r0, #1
 8107d28:	d1c0      	bne.n	8107cac <_printf_float+0x304>
 8107d2a:	e69e      	b.n	8107a6a <_printf_float+0xc2>
 8107d2c:	2301      	movs	r3, #1
 8107d2e:	4631      	mov	r1, r6
 8107d30:	4628      	mov	r0, r5
 8107d32:	9205      	str	r2, [sp, #20]
 8107d34:	47b8      	blx	r7
 8107d36:	3001      	adds	r0, #1
 8107d38:	f43f ae97 	beq.w	8107a6a <_printf_float+0xc2>
 8107d3c:	9a05      	ldr	r2, [sp, #20]
 8107d3e:	f10b 0b01 	add.w	fp, fp, #1
 8107d42:	e7b9      	b.n	8107cb8 <_printf_float+0x310>
 8107d44:	ee18 3a10 	vmov	r3, s16
 8107d48:	4652      	mov	r2, sl
 8107d4a:	4631      	mov	r1, r6
 8107d4c:	4628      	mov	r0, r5
 8107d4e:	47b8      	blx	r7
 8107d50:	3001      	adds	r0, #1
 8107d52:	d1be      	bne.n	8107cd2 <_printf_float+0x32a>
 8107d54:	e689      	b.n	8107a6a <_printf_float+0xc2>
 8107d56:	9a05      	ldr	r2, [sp, #20]
 8107d58:	464b      	mov	r3, r9
 8107d5a:	4442      	add	r2, r8
 8107d5c:	4631      	mov	r1, r6
 8107d5e:	4628      	mov	r0, r5
 8107d60:	47b8      	blx	r7
 8107d62:	3001      	adds	r0, #1
 8107d64:	d1c1      	bne.n	8107cea <_printf_float+0x342>
 8107d66:	e680      	b.n	8107a6a <_printf_float+0xc2>
 8107d68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107d6a:	2a01      	cmp	r2, #1
 8107d6c:	dc01      	bgt.n	8107d72 <_printf_float+0x3ca>
 8107d6e:	07db      	lsls	r3, r3, #31
 8107d70:	d538      	bpl.n	8107de4 <_printf_float+0x43c>
 8107d72:	2301      	movs	r3, #1
 8107d74:	4642      	mov	r2, r8
 8107d76:	4631      	mov	r1, r6
 8107d78:	4628      	mov	r0, r5
 8107d7a:	47b8      	blx	r7
 8107d7c:	3001      	adds	r0, #1
 8107d7e:	f43f ae74 	beq.w	8107a6a <_printf_float+0xc2>
 8107d82:	ee18 3a10 	vmov	r3, s16
 8107d86:	4652      	mov	r2, sl
 8107d88:	4631      	mov	r1, r6
 8107d8a:	4628      	mov	r0, r5
 8107d8c:	47b8      	blx	r7
 8107d8e:	3001      	adds	r0, #1
 8107d90:	f43f ae6b 	beq.w	8107a6a <_printf_float+0xc2>
 8107d94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8107d98:	2200      	movs	r2, #0
 8107d9a:	2300      	movs	r3, #0
 8107d9c:	f7f8 ff1c 	bl	8100bd8 <__aeabi_dcmpeq>
 8107da0:	b9d8      	cbnz	r0, 8107dda <_printf_float+0x432>
 8107da2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107da4:	f108 0201 	add.w	r2, r8, #1
 8107da8:	3b01      	subs	r3, #1
 8107daa:	4631      	mov	r1, r6
 8107dac:	4628      	mov	r0, r5
 8107dae:	47b8      	blx	r7
 8107db0:	3001      	adds	r0, #1
 8107db2:	d10e      	bne.n	8107dd2 <_printf_float+0x42a>
 8107db4:	e659      	b.n	8107a6a <_printf_float+0xc2>
 8107db6:	2301      	movs	r3, #1
 8107db8:	4652      	mov	r2, sl
 8107dba:	4631      	mov	r1, r6
 8107dbc:	4628      	mov	r0, r5
 8107dbe:	47b8      	blx	r7
 8107dc0:	3001      	adds	r0, #1
 8107dc2:	f43f ae52 	beq.w	8107a6a <_printf_float+0xc2>
 8107dc6:	f108 0801 	add.w	r8, r8, #1
 8107dca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107dcc:	3b01      	subs	r3, #1
 8107dce:	4543      	cmp	r3, r8
 8107dd0:	dcf1      	bgt.n	8107db6 <_printf_float+0x40e>
 8107dd2:	464b      	mov	r3, r9
 8107dd4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8107dd8:	e6dc      	b.n	8107b94 <_printf_float+0x1ec>
 8107dda:	f04f 0800 	mov.w	r8, #0
 8107dde:	f104 0a1a 	add.w	sl, r4, #26
 8107de2:	e7f2      	b.n	8107dca <_printf_float+0x422>
 8107de4:	2301      	movs	r3, #1
 8107de6:	4642      	mov	r2, r8
 8107de8:	e7df      	b.n	8107daa <_printf_float+0x402>
 8107dea:	2301      	movs	r3, #1
 8107dec:	464a      	mov	r2, r9
 8107dee:	4631      	mov	r1, r6
 8107df0:	4628      	mov	r0, r5
 8107df2:	47b8      	blx	r7
 8107df4:	3001      	adds	r0, #1
 8107df6:	f43f ae38 	beq.w	8107a6a <_printf_float+0xc2>
 8107dfa:	f108 0801 	add.w	r8, r8, #1
 8107dfe:	68e3      	ldr	r3, [r4, #12]
 8107e00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8107e02:	1a5b      	subs	r3, r3, r1
 8107e04:	4543      	cmp	r3, r8
 8107e06:	dcf0      	bgt.n	8107dea <_printf_float+0x442>
 8107e08:	e6fa      	b.n	8107c00 <_printf_float+0x258>
 8107e0a:	f04f 0800 	mov.w	r8, #0
 8107e0e:	f104 0919 	add.w	r9, r4, #25
 8107e12:	e7f4      	b.n	8107dfe <_printf_float+0x456>

08107e14 <_printf_common>:
 8107e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8107e18:	4616      	mov	r6, r2
 8107e1a:	4699      	mov	r9, r3
 8107e1c:	688a      	ldr	r2, [r1, #8]
 8107e1e:	690b      	ldr	r3, [r1, #16]
 8107e20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8107e24:	4293      	cmp	r3, r2
 8107e26:	bfb8      	it	lt
 8107e28:	4613      	movlt	r3, r2
 8107e2a:	6033      	str	r3, [r6, #0]
 8107e2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8107e30:	4607      	mov	r7, r0
 8107e32:	460c      	mov	r4, r1
 8107e34:	b10a      	cbz	r2, 8107e3a <_printf_common+0x26>
 8107e36:	3301      	adds	r3, #1
 8107e38:	6033      	str	r3, [r6, #0]
 8107e3a:	6823      	ldr	r3, [r4, #0]
 8107e3c:	0699      	lsls	r1, r3, #26
 8107e3e:	bf42      	ittt	mi
 8107e40:	6833      	ldrmi	r3, [r6, #0]
 8107e42:	3302      	addmi	r3, #2
 8107e44:	6033      	strmi	r3, [r6, #0]
 8107e46:	6825      	ldr	r5, [r4, #0]
 8107e48:	f015 0506 	ands.w	r5, r5, #6
 8107e4c:	d106      	bne.n	8107e5c <_printf_common+0x48>
 8107e4e:	f104 0a19 	add.w	sl, r4, #25
 8107e52:	68e3      	ldr	r3, [r4, #12]
 8107e54:	6832      	ldr	r2, [r6, #0]
 8107e56:	1a9b      	subs	r3, r3, r2
 8107e58:	42ab      	cmp	r3, r5
 8107e5a:	dc26      	bgt.n	8107eaa <_printf_common+0x96>
 8107e5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8107e60:	1e13      	subs	r3, r2, #0
 8107e62:	6822      	ldr	r2, [r4, #0]
 8107e64:	bf18      	it	ne
 8107e66:	2301      	movne	r3, #1
 8107e68:	0692      	lsls	r2, r2, #26
 8107e6a:	d42b      	bmi.n	8107ec4 <_printf_common+0xb0>
 8107e6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8107e70:	4649      	mov	r1, r9
 8107e72:	4638      	mov	r0, r7
 8107e74:	47c0      	blx	r8
 8107e76:	3001      	adds	r0, #1
 8107e78:	d01e      	beq.n	8107eb8 <_printf_common+0xa4>
 8107e7a:	6823      	ldr	r3, [r4, #0]
 8107e7c:	68e5      	ldr	r5, [r4, #12]
 8107e7e:	6832      	ldr	r2, [r6, #0]
 8107e80:	f003 0306 	and.w	r3, r3, #6
 8107e84:	2b04      	cmp	r3, #4
 8107e86:	bf08      	it	eq
 8107e88:	1aad      	subeq	r5, r5, r2
 8107e8a:	68a3      	ldr	r3, [r4, #8]
 8107e8c:	6922      	ldr	r2, [r4, #16]
 8107e8e:	bf0c      	ite	eq
 8107e90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8107e94:	2500      	movne	r5, #0
 8107e96:	4293      	cmp	r3, r2
 8107e98:	bfc4      	itt	gt
 8107e9a:	1a9b      	subgt	r3, r3, r2
 8107e9c:	18ed      	addgt	r5, r5, r3
 8107e9e:	2600      	movs	r6, #0
 8107ea0:	341a      	adds	r4, #26
 8107ea2:	42b5      	cmp	r5, r6
 8107ea4:	d11a      	bne.n	8107edc <_printf_common+0xc8>
 8107ea6:	2000      	movs	r0, #0
 8107ea8:	e008      	b.n	8107ebc <_printf_common+0xa8>
 8107eaa:	2301      	movs	r3, #1
 8107eac:	4652      	mov	r2, sl
 8107eae:	4649      	mov	r1, r9
 8107eb0:	4638      	mov	r0, r7
 8107eb2:	47c0      	blx	r8
 8107eb4:	3001      	adds	r0, #1
 8107eb6:	d103      	bne.n	8107ec0 <_printf_common+0xac>
 8107eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8107ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8107ec0:	3501      	adds	r5, #1
 8107ec2:	e7c6      	b.n	8107e52 <_printf_common+0x3e>
 8107ec4:	18e1      	adds	r1, r4, r3
 8107ec6:	1c5a      	adds	r2, r3, #1
 8107ec8:	2030      	movs	r0, #48	; 0x30
 8107eca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8107ece:	4422      	add	r2, r4
 8107ed0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8107ed4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8107ed8:	3302      	adds	r3, #2
 8107eda:	e7c7      	b.n	8107e6c <_printf_common+0x58>
 8107edc:	2301      	movs	r3, #1
 8107ede:	4622      	mov	r2, r4
 8107ee0:	4649      	mov	r1, r9
 8107ee2:	4638      	mov	r0, r7
 8107ee4:	47c0      	blx	r8
 8107ee6:	3001      	adds	r0, #1
 8107ee8:	d0e6      	beq.n	8107eb8 <_printf_common+0xa4>
 8107eea:	3601      	adds	r6, #1
 8107eec:	e7d9      	b.n	8107ea2 <_printf_common+0x8e>
	...

08107ef0 <_printf_i>:
 8107ef0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8107ef4:	460c      	mov	r4, r1
 8107ef6:	4691      	mov	r9, r2
 8107ef8:	7e27      	ldrb	r7, [r4, #24]
 8107efa:	990c      	ldr	r1, [sp, #48]	; 0x30
 8107efc:	2f78      	cmp	r7, #120	; 0x78
 8107efe:	4680      	mov	r8, r0
 8107f00:	469a      	mov	sl, r3
 8107f02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8107f06:	d807      	bhi.n	8107f18 <_printf_i+0x28>
 8107f08:	2f62      	cmp	r7, #98	; 0x62
 8107f0a:	d80a      	bhi.n	8107f22 <_printf_i+0x32>
 8107f0c:	2f00      	cmp	r7, #0
 8107f0e:	f000 80d8 	beq.w	81080c2 <_printf_i+0x1d2>
 8107f12:	2f58      	cmp	r7, #88	; 0x58
 8107f14:	f000 80a3 	beq.w	810805e <_printf_i+0x16e>
 8107f18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8107f1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8107f20:	e03a      	b.n	8107f98 <_printf_i+0xa8>
 8107f22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8107f26:	2b15      	cmp	r3, #21
 8107f28:	d8f6      	bhi.n	8107f18 <_printf_i+0x28>
 8107f2a:	a001      	add	r0, pc, #4	; (adr r0, 8107f30 <_printf_i+0x40>)
 8107f2c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8107f30:	08107f89 	.word	0x08107f89
 8107f34:	08107f9d 	.word	0x08107f9d
 8107f38:	08107f19 	.word	0x08107f19
 8107f3c:	08107f19 	.word	0x08107f19
 8107f40:	08107f19 	.word	0x08107f19
 8107f44:	08107f19 	.word	0x08107f19
 8107f48:	08107f9d 	.word	0x08107f9d
 8107f4c:	08107f19 	.word	0x08107f19
 8107f50:	08107f19 	.word	0x08107f19
 8107f54:	08107f19 	.word	0x08107f19
 8107f58:	08107f19 	.word	0x08107f19
 8107f5c:	081080a9 	.word	0x081080a9
 8107f60:	08107fcd 	.word	0x08107fcd
 8107f64:	0810808b 	.word	0x0810808b
 8107f68:	08107f19 	.word	0x08107f19
 8107f6c:	08107f19 	.word	0x08107f19
 8107f70:	081080cb 	.word	0x081080cb
 8107f74:	08107f19 	.word	0x08107f19
 8107f78:	08107fcd 	.word	0x08107fcd
 8107f7c:	08107f19 	.word	0x08107f19
 8107f80:	08107f19 	.word	0x08107f19
 8107f84:	08108093 	.word	0x08108093
 8107f88:	680b      	ldr	r3, [r1, #0]
 8107f8a:	1d1a      	adds	r2, r3, #4
 8107f8c:	681b      	ldr	r3, [r3, #0]
 8107f8e:	600a      	str	r2, [r1, #0]
 8107f90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8107f94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8107f98:	2301      	movs	r3, #1
 8107f9a:	e0a3      	b.n	81080e4 <_printf_i+0x1f4>
 8107f9c:	6825      	ldr	r5, [r4, #0]
 8107f9e:	6808      	ldr	r0, [r1, #0]
 8107fa0:	062e      	lsls	r6, r5, #24
 8107fa2:	f100 0304 	add.w	r3, r0, #4
 8107fa6:	d50a      	bpl.n	8107fbe <_printf_i+0xce>
 8107fa8:	6805      	ldr	r5, [r0, #0]
 8107faa:	600b      	str	r3, [r1, #0]
 8107fac:	2d00      	cmp	r5, #0
 8107fae:	da03      	bge.n	8107fb8 <_printf_i+0xc8>
 8107fb0:	232d      	movs	r3, #45	; 0x2d
 8107fb2:	426d      	negs	r5, r5
 8107fb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107fb8:	485e      	ldr	r0, [pc, #376]	; (8108134 <_printf_i+0x244>)
 8107fba:	230a      	movs	r3, #10
 8107fbc:	e019      	b.n	8107ff2 <_printf_i+0x102>
 8107fbe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8107fc2:	6805      	ldr	r5, [r0, #0]
 8107fc4:	600b      	str	r3, [r1, #0]
 8107fc6:	bf18      	it	ne
 8107fc8:	b22d      	sxthne	r5, r5
 8107fca:	e7ef      	b.n	8107fac <_printf_i+0xbc>
 8107fcc:	680b      	ldr	r3, [r1, #0]
 8107fce:	6825      	ldr	r5, [r4, #0]
 8107fd0:	1d18      	adds	r0, r3, #4
 8107fd2:	6008      	str	r0, [r1, #0]
 8107fd4:	0628      	lsls	r0, r5, #24
 8107fd6:	d501      	bpl.n	8107fdc <_printf_i+0xec>
 8107fd8:	681d      	ldr	r5, [r3, #0]
 8107fda:	e002      	b.n	8107fe2 <_printf_i+0xf2>
 8107fdc:	0669      	lsls	r1, r5, #25
 8107fde:	d5fb      	bpl.n	8107fd8 <_printf_i+0xe8>
 8107fe0:	881d      	ldrh	r5, [r3, #0]
 8107fe2:	4854      	ldr	r0, [pc, #336]	; (8108134 <_printf_i+0x244>)
 8107fe4:	2f6f      	cmp	r7, #111	; 0x6f
 8107fe6:	bf0c      	ite	eq
 8107fe8:	2308      	moveq	r3, #8
 8107fea:	230a      	movne	r3, #10
 8107fec:	2100      	movs	r1, #0
 8107fee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8107ff2:	6866      	ldr	r6, [r4, #4]
 8107ff4:	60a6      	str	r6, [r4, #8]
 8107ff6:	2e00      	cmp	r6, #0
 8107ff8:	bfa2      	ittt	ge
 8107ffa:	6821      	ldrge	r1, [r4, #0]
 8107ffc:	f021 0104 	bicge.w	r1, r1, #4
 8108000:	6021      	strge	r1, [r4, #0]
 8108002:	b90d      	cbnz	r5, 8108008 <_printf_i+0x118>
 8108004:	2e00      	cmp	r6, #0
 8108006:	d04d      	beq.n	81080a4 <_printf_i+0x1b4>
 8108008:	4616      	mov	r6, r2
 810800a:	fbb5 f1f3 	udiv	r1, r5, r3
 810800e:	fb03 5711 	mls	r7, r3, r1, r5
 8108012:	5dc7      	ldrb	r7, [r0, r7]
 8108014:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8108018:	462f      	mov	r7, r5
 810801a:	42bb      	cmp	r3, r7
 810801c:	460d      	mov	r5, r1
 810801e:	d9f4      	bls.n	810800a <_printf_i+0x11a>
 8108020:	2b08      	cmp	r3, #8
 8108022:	d10b      	bne.n	810803c <_printf_i+0x14c>
 8108024:	6823      	ldr	r3, [r4, #0]
 8108026:	07df      	lsls	r7, r3, #31
 8108028:	d508      	bpl.n	810803c <_printf_i+0x14c>
 810802a:	6923      	ldr	r3, [r4, #16]
 810802c:	6861      	ldr	r1, [r4, #4]
 810802e:	4299      	cmp	r1, r3
 8108030:	bfde      	ittt	le
 8108032:	2330      	movle	r3, #48	; 0x30
 8108034:	f806 3c01 	strble.w	r3, [r6, #-1]
 8108038:	f106 36ff 	addle.w	r6, r6, #4294967295
 810803c:	1b92      	subs	r2, r2, r6
 810803e:	6122      	str	r2, [r4, #16]
 8108040:	f8cd a000 	str.w	sl, [sp]
 8108044:	464b      	mov	r3, r9
 8108046:	aa03      	add	r2, sp, #12
 8108048:	4621      	mov	r1, r4
 810804a:	4640      	mov	r0, r8
 810804c:	f7ff fee2 	bl	8107e14 <_printf_common>
 8108050:	3001      	adds	r0, #1
 8108052:	d14c      	bne.n	81080ee <_printf_i+0x1fe>
 8108054:	f04f 30ff 	mov.w	r0, #4294967295
 8108058:	b004      	add	sp, #16
 810805a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810805e:	4835      	ldr	r0, [pc, #212]	; (8108134 <_printf_i+0x244>)
 8108060:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8108064:	6823      	ldr	r3, [r4, #0]
 8108066:	680e      	ldr	r6, [r1, #0]
 8108068:	061f      	lsls	r7, r3, #24
 810806a:	f856 5b04 	ldr.w	r5, [r6], #4
 810806e:	600e      	str	r6, [r1, #0]
 8108070:	d514      	bpl.n	810809c <_printf_i+0x1ac>
 8108072:	07d9      	lsls	r1, r3, #31
 8108074:	bf44      	itt	mi
 8108076:	f043 0320 	orrmi.w	r3, r3, #32
 810807a:	6023      	strmi	r3, [r4, #0]
 810807c:	b91d      	cbnz	r5, 8108086 <_printf_i+0x196>
 810807e:	6823      	ldr	r3, [r4, #0]
 8108080:	f023 0320 	bic.w	r3, r3, #32
 8108084:	6023      	str	r3, [r4, #0]
 8108086:	2310      	movs	r3, #16
 8108088:	e7b0      	b.n	8107fec <_printf_i+0xfc>
 810808a:	6823      	ldr	r3, [r4, #0]
 810808c:	f043 0320 	orr.w	r3, r3, #32
 8108090:	6023      	str	r3, [r4, #0]
 8108092:	2378      	movs	r3, #120	; 0x78
 8108094:	4828      	ldr	r0, [pc, #160]	; (8108138 <_printf_i+0x248>)
 8108096:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 810809a:	e7e3      	b.n	8108064 <_printf_i+0x174>
 810809c:	065e      	lsls	r6, r3, #25
 810809e:	bf48      	it	mi
 81080a0:	b2ad      	uxthmi	r5, r5
 81080a2:	e7e6      	b.n	8108072 <_printf_i+0x182>
 81080a4:	4616      	mov	r6, r2
 81080a6:	e7bb      	b.n	8108020 <_printf_i+0x130>
 81080a8:	680b      	ldr	r3, [r1, #0]
 81080aa:	6826      	ldr	r6, [r4, #0]
 81080ac:	6960      	ldr	r0, [r4, #20]
 81080ae:	1d1d      	adds	r5, r3, #4
 81080b0:	600d      	str	r5, [r1, #0]
 81080b2:	0635      	lsls	r5, r6, #24
 81080b4:	681b      	ldr	r3, [r3, #0]
 81080b6:	d501      	bpl.n	81080bc <_printf_i+0x1cc>
 81080b8:	6018      	str	r0, [r3, #0]
 81080ba:	e002      	b.n	81080c2 <_printf_i+0x1d2>
 81080bc:	0671      	lsls	r1, r6, #25
 81080be:	d5fb      	bpl.n	81080b8 <_printf_i+0x1c8>
 81080c0:	8018      	strh	r0, [r3, #0]
 81080c2:	2300      	movs	r3, #0
 81080c4:	6123      	str	r3, [r4, #16]
 81080c6:	4616      	mov	r6, r2
 81080c8:	e7ba      	b.n	8108040 <_printf_i+0x150>
 81080ca:	680b      	ldr	r3, [r1, #0]
 81080cc:	1d1a      	adds	r2, r3, #4
 81080ce:	600a      	str	r2, [r1, #0]
 81080d0:	681e      	ldr	r6, [r3, #0]
 81080d2:	6862      	ldr	r2, [r4, #4]
 81080d4:	2100      	movs	r1, #0
 81080d6:	4630      	mov	r0, r6
 81080d8:	f7f8 f90a 	bl	81002f0 <memchr>
 81080dc:	b108      	cbz	r0, 81080e2 <_printf_i+0x1f2>
 81080de:	1b80      	subs	r0, r0, r6
 81080e0:	6060      	str	r0, [r4, #4]
 81080e2:	6863      	ldr	r3, [r4, #4]
 81080e4:	6123      	str	r3, [r4, #16]
 81080e6:	2300      	movs	r3, #0
 81080e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81080ec:	e7a8      	b.n	8108040 <_printf_i+0x150>
 81080ee:	6923      	ldr	r3, [r4, #16]
 81080f0:	4632      	mov	r2, r6
 81080f2:	4649      	mov	r1, r9
 81080f4:	4640      	mov	r0, r8
 81080f6:	47d0      	blx	sl
 81080f8:	3001      	adds	r0, #1
 81080fa:	d0ab      	beq.n	8108054 <_printf_i+0x164>
 81080fc:	6823      	ldr	r3, [r4, #0]
 81080fe:	079b      	lsls	r3, r3, #30
 8108100:	d413      	bmi.n	810812a <_printf_i+0x23a>
 8108102:	68e0      	ldr	r0, [r4, #12]
 8108104:	9b03      	ldr	r3, [sp, #12]
 8108106:	4298      	cmp	r0, r3
 8108108:	bfb8      	it	lt
 810810a:	4618      	movlt	r0, r3
 810810c:	e7a4      	b.n	8108058 <_printf_i+0x168>
 810810e:	2301      	movs	r3, #1
 8108110:	4632      	mov	r2, r6
 8108112:	4649      	mov	r1, r9
 8108114:	4640      	mov	r0, r8
 8108116:	47d0      	blx	sl
 8108118:	3001      	adds	r0, #1
 810811a:	d09b      	beq.n	8108054 <_printf_i+0x164>
 810811c:	3501      	adds	r5, #1
 810811e:	68e3      	ldr	r3, [r4, #12]
 8108120:	9903      	ldr	r1, [sp, #12]
 8108122:	1a5b      	subs	r3, r3, r1
 8108124:	42ab      	cmp	r3, r5
 8108126:	dcf2      	bgt.n	810810e <_printf_i+0x21e>
 8108128:	e7eb      	b.n	8108102 <_printf_i+0x212>
 810812a:	2500      	movs	r5, #0
 810812c:	f104 0619 	add.w	r6, r4, #25
 8108130:	e7f5      	b.n	810811e <_printf_i+0x22e>
 8108132:	bf00      	nop
 8108134:	0810e23e 	.word	0x0810e23e
 8108138:	0810e24f 	.word	0x0810e24f

0810813c <_scanf_float>:
 810813c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108140:	b087      	sub	sp, #28
 8108142:	4617      	mov	r7, r2
 8108144:	9303      	str	r3, [sp, #12]
 8108146:	688b      	ldr	r3, [r1, #8]
 8108148:	1e5a      	subs	r2, r3, #1
 810814a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 810814e:	bf83      	ittte	hi
 8108150:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8108154:	195b      	addhi	r3, r3, r5
 8108156:	9302      	strhi	r3, [sp, #8]
 8108158:	2300      	movls	r3, #0
 810815a:	bf86      	itte	hi
 810815c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8108160:	608b      	strhi	r3, [r1, #8]
 8108162:	9302      	strls	r3, [sp, #8]
 8108164:	680b      	ldr	r3, [r1, #0]
 8108166:	468b      	mov	fp, r1
 8108168:	2500      	movs	r5, #0
 810816a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 810816e:	f84b 3b1c 	str.w	r3, [fp], #28
 8108172:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8108176:	4680      	mov	r8, r0
 8108178:	460c      	mov	r4, r1
 810817a:	465e      	mov	r6, fp
 810817c:	46aa      	mov	sl, r5
 810817e:	46a9      	mov	r9, r5
 8108180:	9501      	str	r5, [sp, #4]
 8108182:	68a2      	ldr	r2, [r4, #8]
 8108184:	b152      	cbz	r2, 810819c <_scanf_float+0x60>
 8108186:	683b      	ldr	r3, [r7, #0]
 8108188:	781b      	ldrb	r3, [r3, #0]
 810818a:	2b4e      	cmp	r3, #78	; 0x4e
 810818c:	d864      	bhi.n	8108258 <_scanf_float+0x11c>
 810818e:	2b40      	cmp	r3, #64	; 0x40
 8108190:	d83c      	bhi.n	810820c <_scanf_float+0xd0>
 8108192:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8108196:	b2c8      	uxtb	r0, r1
 8108198:	280e      	cmp	r0, #14
 810819a:	d93a      	bls.n	8108212 <_scanf_float+0xd6>
 810819c:	f1b9 0f00 	cmp.w	r9, #0
 81081a0:	d003      	beq.n	81081aa <_scanf_float+0x6e>
 81081a2:	6823      	ldr	r3, [r4, #0]
 81081a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81081a8:	6023      	str	r3, [r4, #0]
 81081aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 81081ae:	f1ba 0f01 	cmp.w	sl, #1
 81081b2:	f200 8113 	bhi.w	81083dc <_scanf_float+0x2a0>
 81081b6:	455e      	cmp	r6, fp
 81081b8:	f200 8105 	bhi.w	81083c6 <_scanf_float+0x28a>
 81081bc:	2501      	movs	r5, #1
 81081be:	4628      	mov	r0, r5
 81081c0:	b007      	add	sp, #28
 81081c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81081c6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 81081ca:	2a0d      	cmp	r2, #13
 81081cc:	d8e6      	bhi.n	810819c <_scanf_float+0x60>
 81081ce:	a101      	add	r1, pc, #4	; (adr r1, 81081d4 <_scanf_float+0x98>)
 81081d0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 81081d4:	08108313 	.word	0x08108313
 81081d8:	0810819d 	.word	0x0810819d
 81081dc:	0810819d 	.word	0x0810819d
 81081e0:	0810819d 	.word	0x0810819d
 81081e4:	08108373 	.word	0x08108373
 81081e8:	0810834b 	.word	0x0810834b
 81081ec:	0810819d 	.word	0x0810819d
 81081f0:	0810819d 	.word	0x0810819d
 81081f4:	08108321 	.word	0x08108321
 81081f8:	0810819d 	.word	0x0810819d
 81081fc:	0810819d 	.word	0x0810819d
 8108200:	0810819d 	.word	0x0810819d
 8108204:	0810819d 	.word	0x0810819d
 8108208:	081082d9 	.word	0x081082d9
 810820c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8108210:	e7db      	b.n	81081ca <_scanf_float+0x8e>
 8108212:	290e      	cmp	r1, #14
 8108214:	d8c2      	bhi.n	810819c <_scanf_float+0x60>
 8108216:	a001      	add	r0, pc, #4	; (adr r0, 810821c <_scanf_float+0xe0>)
 8108218:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 810821c:	081082cb 	.word	0x081082cb
 8108220:	0810819d 	.word	0x0810819d
 8108224:	081082cb 	.word	0x081082cb
 8108228:	0810835f 	.word	0x0810835f
 810822c:	0810819d 	.word	0x0810819d
 8108230:	08108279 	.word	0x08108279
 8108234:	081082b5 	.word	0x081082b5
 8108238:	081082b5 	.word	0x081082b5
 810823c:	081082b5 	.word	0x081082b5
 8108240:	081082b5 	.word	0x081082b5
 8108244:	081082b5 	.word	0x081082b5
 8108248:	081082b5 	.word	0x081082b5
 810824c:	081082b5 	.word	0x081082b5
 8108250:	081082b5 	.word	0x081082b5
 8108254:	081082b5 	.word	0x081082b5
 8108258:	2b6e      	cmp	r3, #110	; 0x6e
 810825a:	d809      	bhi.n	8108270 <_scanf_float+0x134>
 810825c:	2b60      	cmp	r3, #96	; 0x60
 810825e:	d8b2      	bhi.n	81081c6 <_scanf_float+0x8a>
 8108260:	2b54      	cmp	r3, #84	; 0x54
 8108262:	d077      	beq.n	8108354 <_scanf_float+0x218>
 8108264:	2b59      	cmp	r3, #89	; 0x59
 8108266:	d199      	bne.n	810819c <_scanf_float+0x60>
 8108268:	2d07      	cmp	r5, #7
 810826a:	d197      	bne.n	810819c <_scanf_float+0x60>
 810826c:	2508      	movs	r5, #8
 810826e:	e029      	b.n	81082c4 <_scanf_float+0x188>
 8108270:	2b74      	cmp	r3, #116	; 0x74
 8108272:	d06f      	beq.n	8108354 <_scanf_float+0x218>
 8108274:	2b79      	cmp	r3, #121	; 0x79
 8108276:	e7f6      	b.n	8108266 <_scanf_float+0x12a>
 8108278:	6821      	ldr	r1, [r4, #0]
 810827a:	05c8      	lsls	r0, r1, #23
 810827c:	d51a      	bpl.n	81082b4 <_scanf_float+0x178>
 810827e:	9b02      	ldr	r3, [sp, #8]
 8108280:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8108284:	6021      	str	r1, [r4, #0]
 8108286:	f109 0901 	add.w	r9, r9, #1
 810828a:	b11b      	cbz	r3, 8108294 <_scanf_float+0x158>
 810828c:	3b01      	subs	r3, #1
 810828e:	3201      	adds	r2, #1
 8108290:	9302      	str	r3, [sp, #8]
 8108292:	60a2      	str	r2, [r4, #8]
 8108294:	68a3      	ldr	r3, [r4, #8]
 8108296:	3b01      	subs	r3, #1
 8108298:	60a3      	str	r3, [r4, #8]
 810829a:	6923      	ldr	r3, [r4, #16]
 810829c:	3301      	adds	r3, #1
 810829e:	6123      	str	r3, [r4, #16]
 81082a0:	687b      	ldr	r3, [r7, #4]
 81082a2:	3b01      	subs	r3, #1
 81082a4:	2b00      	cmp	r3, #0
 81082a6:	607b      	str	r3, [r7, #4]
 81082a8:	f340 8084 	ble.w	81083b4 <_scanf_float+0x278>
 81082ac:	683b      	ldr	r3, [r7, #0]
 81082ae:	3301      	adds	r3, #1
 81082b0:	603b      	str	r3, [r7, #0]
 81082b2:	e766      	b.n	8108182 <_scanf_float+0x46>
 81082b4:	eb1a 0f05 	cmn.w	sl, r5
 81082b8:	f47f af70 	bne.w	810819c <_scanf_float+0x60>
 81082bc:	6822      	ldr	r2, [r4, #0]
 81082be:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 81082c2:	6022      	str	r2, [r4, #0]
 81082c4:	f806 3b01 	strb.w	r3, [r6], #1
 81082c8:	e7e4      	b.n	8108294 <_scanf_float+0x158>
 81082ca:	6822      	ldr	r2, [r4, #0]
 81082cc:	0610      	lsls	r0, r2, #24
 81082ce:	f57f af65 	bpl.w	810819c <_scanf_float+0x60>
 81082d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 81082d6:	e7f4      	b.n	81082c2 <_scanf_float+0x186>
 81082d8:	f1ba 0f00 	cmp.w	sl, #0
 81082dc:	d10e      	bne.n	81082fc <_scanf_float+0x1c0>
 81082de:	f1b9 0f00 	cmp.w	r9, #0
 81082e2:	d10e      	bne.n	8108302 <_scanf_float+0x1c6>
 81082e4:	6822      	ldr	r2, [r4, #0]
 81082e6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 81082ea:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 81082ee:	d108      	bne.n	8108302 <_scanf_float+0x1c6>
 81082f0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 81082f4:	6022      	str	r2, [r4, #0]
 81082f6:	f04f 0a01 	mov.w	sl, #1
 81082fa:	e7e3      	b.n	81082c4 <_scanf_float+0x188>
 81082fc:	f1ba 0f02 	cmp.w	sl, #2
 8108300:	d055      	beq.n	81083ae <_scanf_float+0x272>
 8108302:	2d01      	cmp	r5, #1
 8108304:	d002      	beq.n	810830c <_scanf_float+0x1d0>
 8108306:	2d04      	cmp	r5, #4
 8108308:	f47f af48 	bne.w	810819c <_scanf_float+0x60>
 810830c:	3501      	adds	r5, #1
 810830e:	b2ed      	uxtb	r5, r5
 8108310:	e7d8      	b.n	81082c4 <_scanf_float+0x188>
 8108312:	f1ba 0f01 	cmp.w	sl, #1
 8108316:	f47f af41 	bne.w	810819c <_scanf_float+0x60>
 810831a:	f04f 0a02 	mov.w	sl, #2
 810831e:	e7d1      	b.n	81082c4 <_scanf_float+0x188>
 8108320:	b97d      	cbnz	r5, 8108342 <_scanf_float+0x206>
 8108322:	f1b9 0f00 	cmp.w	r9, #0
 8108326:	f47f af3c 	bne.w	81081a2 <_scanf_float+0x66>
 810832a:	6822      	ldr	r2, [r4, #0]
 810832c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8108330:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8108334:	f47f af39 	bne.w	81081aa <_scanf_float+0x6e>
 8108338:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 810833c:	6022      	str	r2, [r4, #0]
 810833e:	2501      	movs	r5, #1
 8108340:	e7c0      	b.n	81082c4 <_scanf_float+0x188>
 8108342:	2d03      	cmp	r5, #3
 8108344:	d0e2      	beq.n	810830c <_scanf_float+0x1d0>
 8108346:	2d05      	cmp	r5, #5
 8108348:	e7de      	b.n	8108308 <_scanf_float+0x1cc>
 810834a:	2d02      	cmp	r5, #2
 810834c:	f47f af26 	bne.w	810819c <_scanf_float+0x60>
 8108350:	2503      	movs	r5, #3
 8108352:	e7b7      	b.n	81082c4 <_scanf_float+0x188>
 8108354:	2d06      	cmp	r5, #6
 8108356:	f47f af21 	bne.w	810819c <_scanf_float+0x60>
 810835a:	2507      	movs	r5, #7
 810835c:	e7b2      	b.n	81082c4 <_scanf_float+0x188>
 810835e:	6822      	ldr	r2, [r4, #0]
 8108360:	0591      	lsls	r1, r2, #22
 8108362:	f57f af1b 	bpl.w	810819c <_scanf_float+0x60>
 8108366:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 810836a:	6022      	str	r2, [r4, #0]
 810836c:	f8cd 9004 	str.w	r9, [sp, #4]
 8108370:	e7a8      	b.n	81082c4 <_scanf_float+0x188>
 8108372:	6822      	ldr	r2, [r4, #0]
 8108374:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8108378:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 810837c:	d006      	beq.n	810838c <_scanf_float+0x250>
 810837e:	0550      	lsls	r0, r2, #21
 8108380:	f57f af0c 	bpl.w	810819c <_scanf_float+0x60>
 8108384:	f1b9 0f00 	cmp.w	r9, #0
 8108388:	f43f af0f 	beq.w	81081aa <_scanf_float+0x6e>
 810838c:	0591      	lsls	r1, r2, #22
 810838e:	bf58      	it	pl
 8108390:	9901      	ldrpl	r1, [sp, #4]
 8108392:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8108396:	bf58      	it	pl
 8108398:	eba9 0101 	subpl.w	r1, r9, r1
 810839c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 81083a0:	bf58      	it	pl
 81083a2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 81083a6:	6022      	str	r2, [r4, #0]
 81083a8:	f04f 0900 	mov.w	r9, #0
 81083ac:	e78a      	b.n	81082c4 <_scanf_float+0x188>
 81083ae:	f04f 0a03 	mov.w	sl, #3
 81083b2:	e787      	b.n	81082c4 <_scanf_float+0x188>
 81083b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 81083b8:	4639      	mov	r1, r7
 81083ba:	4640      	mov	r0, r8
 81083bc:	4798      	blx	r3
 81083be:	2800      	cmp	r0, #0
 81083c0:	f43f aedf 	beq.w	8108182 <_scanf_float+0x46>
 81083c4:	e6ea      	b.n	810819c <_scanf_float+0x60>
 81083c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81083ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81083ce:	463a      	mov	r2, r7
 81083d0:	4640      	mov	r0, r8
 81083d2:	4798      	blx	r3
 81083d4:	6923      	ldr	r3, [r4, #16]
 81083d6:	3b01      	subs	r3, #1
 81083d8:	6123      	str	r3, [r4, #16]
 81083da:	e6ec      	b.n	81081b6 <_scanf_float+0x7a>
 81083dc:	1e6b      	subs	r3, r5, #1
 81083de:	2b06      	cmp	r3, #6
 81083e0:	d825      	bhi.n	810842e <_scanf_float+0x2f2>
 81083e2:	2d02      	cmp	r5, #2
 81083e4:	d836      	bhi.n	8108454 <_scanf_float+0x318>
 81083e6:	455e      	cmp	r6, fp
 81083e8:	f67f aee8 	bls.w	81081bc <_scanf_float+0x80>
 81083ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81083f0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81083f4:	463a      	mov	r2, r7
 81083f6:	4640      	mov	r0, r8
 81083f8:	4798      	blx	r3
 81083fa:	6923      	ldr	r3, [r4, #16]
 81083fc:	3b01      	subs	r3, #1
 81083fe:	6123      	str	r3, [r4, #16]
 8108400:	e7f1      	b.n	81083e6 <_scanf_float+0x2aa>
 8108402:	9802      	ldr	r0, [sp, #8]
 8108404:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8108408:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 810840c:	9002      	str	r0, [sp, #8]
 810840e:	463a      	mov	r2, r7
 8108410:	4640      	mov	r0, r8
 8108412:	4798      	blx	r3
 8108414:	6923      	ldr	r3, [r4, #16]
 8108416:	3b01      	subs	r3, #1
 8108418:	6123      	str	r3, [r4, #16]
 810841a:	f10a 3aff 	add.w	sl, sl, #4294967295
 810841e:	fa5f fa8a 	uxtb.w	sl, sl
 8108422:	f1ba 0f02 	cmp.w	sl, #2
 8108426:	d1ec      	bne.n	8108402 <_scanf_float+0x2c6>
 8108428:	3d03      	subs	r5, #3
 810842a:	b2ed      	uxtb	r5, r5
 810842c:	1b76      	subs	r6, r6, r5
 810842e:	6823      	ldr	r3, [r4, #0]
 8108430:	05da      	lsls	r2, r3, #23
 8108432:	d52f      	bpl.n	8108494 <_scanf_float+0x358>
 8108434:	055b      	lsls	r3, r3, #21
 8108436:	d510      	bpl.n	810845a <_scanf_float+0x31e>
 8108438:	455e      	cmp	r6, fp
 810843a:	f67f aebf 	bls.w	81081bc <_scanf_float+0x80>
 810843e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8108442:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8108446:	463a      	mov	r2, r7
 8108448:	4640      	mov	r0, r8
 810844a:	4798      	blx	r3
 810844c:	6923      	ldr	r3, [r4, #16]
 810844e:	3b01      	subs	r3, #1
 8108450:	6123      	str	r3, [r4, #16]
 8108452:	e7f1      	b.n	8108438 <_scanf_float+0x2fc>
 8108454:	46aa      	mov	sl, r5
 8108456:	9602      	str	r6, [sp, #8]
 8108458:	e7df      	b.n	810841a <_scanf_float+0x2de>
 810845a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 810845e:	6923      	ldr	r3, [r4, #16]
 8108460:	2965      	cmp	r1, #101	; 0x65
 8108462:	f103 33ff 	add.w	r3, r3, #4294967295
 8108466:	f106 35ff 	add.w	r5, r6, #4294967295
 810846a:	6123      	str	r3, [r4, #16]
 810846c:	d00c      	beq.n	8108488 <_scanf_float+0x34c>
 810846e:	2945      	cmp	r1, #69	; 0x45
 8108470:	d00a      	beq.n	8108488 <_scanf_float+0x34c>
 8108472:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8108476:	463a      	mov	r2, r7
 8108478:	4640      	mov	r0, r8
 810847a:	4798      	blx	r3
 810847c:	6923      	ldr	r3, [r4, #16]
 810847e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8108482:	3b01      	subs	r3, #1
 8108484:	1eb5      	subs	r5, r6, #2
 8108486:	6123      	str	r3, [r4, #16]
 8108488:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810848c:	463a      	mov	r2, r7
 810848e:	4640      	mov	r0, r8
 8108490:	4798      	blx	r3
 8108492:	462e      	mov	r6, r5
 8108494:	6825      	ldr	r5, [r4, #0]
 8108496:	f015 0510 	ands.w	r5, r5, #16
 810849a:	d158      	bne.n	810854e <_scanf_float+0x412>
 810849c:	7035      	strb	r5, [r6, #0]
 810849e:	6823      	ldr	r3, [r4, #0]
 81084a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 81084a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 81084a8:	d11c      	bne.n	81084e4 <_scanf_float+0x3a8>
 81084aa:	9b01      	ldr	r3, [sp, #4]
 81084ac:	454b      	cmp	r3, r9
 81084ae:	eba3 0209 	sub.w	r2, r3, r9
 81084b2:	d124      	bne.n	81084fe <_scanf_float+0x3c2>
 81084b4:	2200      	movs	r2, #0
 81084b6:	4659      	mov	r1, fp
 81084b8:	4640      	mov	r0, r8
 81084ba:	f000 ffff 	bl	81094bc <_strtod_r>
 81084be:	9b03      	ldr	r3, [sp, #12]
 81084c0:	6821      	ldr	r1, [r4, #0]
 81084c2:	681b      	ldr	r3, [r3, #0]
 81084c4:	f011 0f02 	tst.w	r1, #2
 81084c8:	ec57 6b10 	vmov	r6, r7, d0
 81084cc:	f103 0204 	add.w	r2, r3, #4
 81084d0:	d020      	beq.n	8108514 <_scanf_float+0x3d8>
 81084d2:	9903      	ldr	r1, [sp, #12]
 81084d4:	600a      	str	r2, [r1, #0]
 81084d6:	681b      	ldr	r3, [r3, #0]
 81084d8:	e9c3 6700 	strd	r6, r7, [r3]
 81084dc:	68e3      	ldr	r3, [r4, #12]
 81084de:	3301      	adds	r3, #1
 81084e0:	60e3      	str	r3, [r4, #12]
 81084e2:	e66c      	b.n	81081be <_scanf_float+0x82>
 81084e4:	9b04      	ldr	r3, [sp, #16]
 81084e6:	2b00      	cmp	r3, #0
 81084e8:	d0e4      	beq.n	81084b4 <_scanf_float+0x378>
 81084ea:	9905      	ldr	r1, [sp, #20]
 81084ec:	230a      	movs	r3, #10
 81084ee:	462a      	mov	r2, r5
 81084f0:	3101      	adds	r1, #1
 81084f2:	4640      	mov	r0, r8
 81084f4:	f001 f86c 	bl	81095d0 <_strtol_r>
 81084f8:	9b04      	ldr	r3, [sp, #16]
 81084fa:	9e05      	ldr	r6, [sp, #20]
 81084fc:	1ac2      	subs	r2, r0, r3
 81084fe:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8108502:	429e      	cmp	r6, r3
 8108504:	bf28      	it	cs
 8108506:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 810850a:	4912      	ldr	r1, [pc, #72]	; (8108554 <_scanf_float+0x418>)
 810850c:	4630      	mov	r0, r6
 810850e:	f000 f98f 	bl	8108830 <siprintf>
 8108512:	e7cf      	b.n	81084b4 <_scanf_float+0x378>
 8108514:	f011 0f04 	tst.w	r1, #4
 8108518:	9903      	ldr	r1, [sp, #12]
 810851a:	600a      	str	r2, [r1, #0]
 810851c:	d1db      	bne.n	81084d6 <_scanf_float+0x39a>
 810851e:	f8d3 8000 	ldr.w	r8, [r3]
 8108522:	ee10 2a10 	vmov	r2, s0
 8108526:	ee10 0a10 	vmov	r0, s0
 810852a:	463b      	mov	r3, r7
 810852c:	4639      	mov	r1, r7
 810852e:	f7f8 fb85 	bl	8100c3c <__aeabi_dcmpun>
 8108532:	b128      	cbz	r0, 8108540 <_scanf_float+0x404>
 8108534:	4808      	ldr	r0, [pc, #32]	; (8108558 <_scanf_float+0x41c>)
 8108536:	f000 f975 	bl	8108824 <nanf>
 810853a:	ed88 0a00 	vstr	s0, [r8]
 810853e:	e7cd      	b.n	81084dc <_scanf_float+0x3a0>
 8108540:	4630      	mov	r0, r6
 8108542:	4639      	mov	r1, r7
 8108544:	f7f8 fbd8 	bl	8100cf8 <__aeabi_d2f>
 8108548:	f8c8 0000 	str.w	r0, [r8]
 810854c:	e7c6      	b.n	81084dc <_scanf_float+0x3a0>
 810854e:	2500      	movs	r5, #0
 8108550:	e635      	b.n	81081be <_scanf_float+0x82>
 8108552:	bf00      	nop
 8108554:	0810e260 	.word	0x0810e260
 8108558:	0810e6d8 	.word	0x0810e6d8

0810855c <iprintf>:
 810855c:	b40f      	push	{r0, r1, r2, r3}
 810855e:	4b0a      	ldr	r3, [pc, #40]	; (8108588 <iprintf+0x2c>)
 8108560:	b513      	push	{r0, r1, r4, lr}
 8108562:	681c      	ldr	r4, [r3, #0]
 8108564:	b124      	cbz	r4, 8108570 <iprintf+0x14>
 8108566:	69a3      	ldr	r3, [r4, #24]
 8108568:	b913      	cbnz	r3, 8108570 <iprintf+0x14>
 810856a:	4620      	mov	r0, r4
 810856c:	f002 f886 	bl	810a67c <__sinit>
 8108570:	ab05      	add	r3, sp, #20
 8108572:	9a04      	ldr	r2, [sp, #16]
 8108574:	68a1      	ldr	r1, [r4, #8]
 8108576:	9301      	str	r3, [sp, #4]
 8108578:	4620      	mov	r0, r4
 810857a:	f003 fb73 	bl	810bc64 <_vfiprintf_r>
 810857e:	b002      	add	sp, #8
 8108580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8108584:	b004      	add	sp, #16
 8108586:	4770      	bx	lr
 8108588:	10000060 	.word	0x10000060

0810858c <_puts_r>:
 810858c:	b570      	push	{r4, r5, r6, lr}
 810858e:	460e      	mov	r6, r1
 8108590:	4605      	mov	r5, r0
 8108592:	b118      	cbz	r0, 810859c <_puts_r+0x10>
 8108594:	6983      	ldr	r3, [r0, #24]
 8108596:	b90b      	cbnz	r3, 810859c <_puts_r+0x10>
 8108598:	f002 f870 	bl	810a67c <__sinit>
 810859c:	69ab      	ldr	r3, [r5, #24]
 810859e:	68ac      	ldr	r4, [r5, #8]
 81085a0:	b913      	cbnz	r3, 81085a8 <_puts_r+0x1c>
 81085a2:	4628      	mov	r0, r5
 81085a4:	f002 f86a 	bl	810a67c <__sinit>
 81085a8:	4b2c      	ldr	r3, [pc, #176]	; (810865c <_puts_r+0xd0>)
 81085aa:	429c      	cmp	r4, r3
 81085ac:	d120      	bne.n	81085f0 <_puts_r+0x64>
 81085ae:	686c      	ldr	r4, [r5, #4]
 81085b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 81085b2:	07db      	lsls	r3, r3, #31
 81085b4:	d405      	bmi.n	81085c2 <_puts_r+0x36>
 81085b6:	89a3      	ldrh	r3, [r4, #12]
 81085b8:	0598      	lsls	r0, r3, #22
 81085ba:	d402      	bmi.n	81085c2 <_puts_r+0x36>
 81085bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 81085be:	f002 fc6e 	bl	810ae9e <__retarget_lock_acquire_recursive>
 81085c2:	89a3      	ldrh	r3, [r4, #12]
 81085c4:	0719      	lsls	r1, r3, #28
 81085c6:	d51d      	bpl.n	8108604 <_puts_r+0x78>
 81085c8:	6923      	ldr	r3, [r4, #16]
 81085ca:	b1db      	cbz	r3, 8108604 <_puts_r+0x78>
 81085cc:	3e01      	subs	r6, #1
 81085ce:	68a3      	ldr	r3, [r4, #8]
 81085d0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 81085d4:	3b01      	subs	r3, #1
 81085d6:	60a3      	str	r3, [r4, #8]
 81085d8:	bb39      	cbnz	r1, 810862a <_puts_r+0x9e>
 81085da:	2b00      	cmp	r3, #0
 81085dc:	da38      	bge.n	8108650 <_puts_r+0xc4>
 81085de:	4622      	mov	r2, r4
 81085e0:	210a      	movs	r1, #10
 81085e2:	4628      	mov	r0, r5
 81085e4:	f000 fff6 	bl	81095d4 <__swbuf_r>
 81085e8:	3001      	adds	r0, #1
 81085ea:	d011      	beq.n	8108610 <_puts_r+0x84>
 81085ec:	250a      	movs	r5, #10
 81085ee:	e011      	b.n	8108614 <_puts_r+0x88>
 81085f0:	4b1b      	ldr	r3, [pc, #108]	; (8108660 <_puts_r+0xd4>)
 81085f2:	429c      	cmp	r4, r3
 81085f4:	d101      	bne.n	81085fa <_puts_r+0x6e>
 81085f6:	68ac      	ldr	r4, [r5, #8]
 81085f8:	e7da      	b.n	81085b0 <_puts_r+0x24>
 81085fa:	4b1a      	ldr	r3, [pc, #104]	; (8108664 <_puts_r+0xd8>)
 81085fc:	429c      	cmp	r4, r3
 81085fe:	bf08      	it	eq
 8108600:	68ec      	ldreq	r4, [r5, #12]
 8108602:	e7d5      	b.n	81085b0 <_puts_r+0x24>
 8108604:	4621      	mov	r1, r4
 8108606:	4628      	mov	r0, r5
 8108608:	f001 f836 	bl	8109678 <__swsetup_r>
 810860c:	2800      	cmp	r0, #0
 810860e:	d0dd      	beq.n	81085cc <_puts_r+0x40>
 8108610:	f04f 35ff 	mov.w	r5, #4294967295
 8108614:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8108616:	07da      	lsls	r2, r3, #31
 8108618:	d405      	bmi.n	8108626 <_puts_r+0x9a>
 810861a:	89a3      	ldrh	r3, [r4, #12]
 810861c:	059b      	lsls	r3, r3, #22
 810861e:	d402      	bmi.n	8108626 <_puts_r+0x9a>
 8108620:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8108622:	f002 fc3d 	bl	810aea0 <__retarget_lock_release_recursive>
 8108626:	4628      	mov	r0, r5
 8108628:	bd70      	pop	{r4, r5, r6, pc}
 810862a:	2b00      	cmp	r3, #0
 810862c:	da04      	bge.n	8108638 <_puts_r+0xac>
 810862e:	69a2      	ldr	r2, [r4, #24]
 8108630:	429a      	cmp	r2, r3
 8108632:	dc06      	bgt.n	8108642 <_puts_r+0xb6>
 8108634:	290a      	cmp	r1, #10
 8108636:	d004      	beq.n	8108642 <_puts_r+0xb6>
 8108638:	6823      	ldr	r3, [r4, #0]
 810863a:	1c5a      	adds	r2, r3, #1
 810863c:	6022      	str	r2, [r4, #0]
 810863e:	7019      	strb	r1, [r3, #0]
 8108640:	e7c5      	b.n	81085ce <_puts_r+0x42>
 8108642:	4622      	mov	r2, r4
 8108644:	4628      	mov	r0, r5
 8108646:	f000 ffc5 	bl	81095d4 <__swbuf_r>
 810864a:	3001      	adds	r0, #1
 810864c:	d1bf      	bne.n	81085ce <_puts_r+0x42>
 810864e:	e7df      	b.n	8108610 <_puts_r+0x84>
 8108650:	6823      	ldr	r3, [r4, #0]
 8108652:	250a      	movs	r5, #10
 8108654:	1c5a      	adds	r2, r3, #1
 8108656:	6022      	str	r2, [r4, #0]
 8108658:	701d      	strb	r5, [r3, #0]
 810865a:	e7db      	b.n	8108614 <_puts_r+0x88>
 810865c:	0810e470 	.word	0x0810e470
 8108660:	0810e490 	.word	0x0810e490
 8108664:	0810e450 	.word	0x0810e450

08108668 <puts>:
 8108668:	4b02      	ldr	r3, [pc, #8]	; (8108674 <puts+0xc>)
 810866a:	4601      	mov	r1, r0
 810866c:	6818      	ldr	r0, [r3, #0]
 810866e:	f7ff bf8d 	b.w	810858c <_puts_r>
 8108672:	bf00      	nop
 8108674:	10000060 	.word	0x10000060

08108678 <_sbrk_r>:
 8108678:	b538      	push	{r3, r4, r5, lr}
 810867a:	4d06      	ldr	r5, [pc, #24]	; (8108694 <_sbrk_r+0x1c>)
 810867c:	2300      	movs	r3, #0
 810867e:	4604      	mov	r4, r0
 8108680:	4608      	mov	r0, r1
 8108682:	602b      	str	r3, [r5, #0]
 8108684:	f7fa fb70 	bl	8102d68 <_sbrk>
 8108688:	1c43      	adds	r3, r0, #1
 810868a:	d102      	bne.n	8108692 <_sbrk_r+0x1a>
 810868c:	682b      	ldr	r3, [r5, #0]
 810868e:	b103      	cbz	r3, 8108692 <_sbrk_r+0x1a>
 8108690:	6023      	str	r3, [r4, #0]
 8108692:	bd38      	pop	{r3, r4, r5, pc}
 8108694:	100205cc 	.word	0x100205cc

08108698 <setvbuf>:
 8108698:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810869c:	461d      	mov	r5, r3
 810869e:	4b5d      	ldr	r3, [pc, #372]	; (8108814 <setvbuf+0x17c>)
 81086a0:	681f      	ldr	r7, [r3, #0]
 81086a2:	4604      	mov	r4, r0
 81086a4:	460e      	mov	r6, r1
 81086a6:	4690      	mov	r8, r2
 81086a8:	b127      	cbz	r7, 81086b4 <setvbuf+0x1c>
 81086aa:	69bb      	ldr	r3, [r7, #24]
 81086ac:	b913      	cbnz	r3, 81086b4 <setvbuf+0x1c>
 81086ae:	4638      	mov	r0, r7
 81086b0:	f001 ffe4 	bl	810a67c <__sinit>
 81086b4:	4b58      	ldr	r3, [pc, #352]	; (8108818 <setvbuf+0x180>)
 81086b6:	429c      	cmp	r4, r3
 81086b8:	d167      	bne.n	810878a <setvbuf+0xf2>
 81086ba:	687c      	ldr	r4, [r7, #4]
 81086bc:	f1b8 0f02 	cmp.w	r8, #2
 81086c0:	d006      	beq.n	81086d0 <setvbuf+0x38>
 81086c2:	f1b8 0f01 	cmp.w	r8, #1
 81086c6:	f200 809f 	bhi.w	8108808 <setvbuf+0x170>
 81086ca:	2d00      	cmp	r5, #0
 81086cc:	f2c0 809c 	blt.w	8108808 <setvbuf+0x170>
 81086d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 81086d2:	07db      	lsls	r3, r3, #31
 81086d4:	d405      	bmi.n	81086e2 <setvbuf+0x4a>
 81086d6:	89a3      	ldrh	r3, [r4, #12]
 81086d8:	0598      	lsls	r0, r3, #22
 81086da:	d402      	bmi.n	81086e2 <setvbuf+0x4a>
 81086dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 81086de:	f002 fbde 	bl	810ae9e <__retarget_lock_acquire_recursive>
 81086e2:	4621      	mov	r1, r4
 81086e4:	4638      	mov	r0, r7
 81086e6:	f001 ff35 	bl	810a554 <_fflush_r>
 81086ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 81086ec:	b141      	cbz	r1, 8108700 <setvbuf+0x68>
 81086ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 81086f2:	4299      	cmp	r1, r3
 81086f4:	d002      	beq.n	81086fc <setvbuf+0x64>
 81086f6:	4638      	mov	r0, r7
 81086f8:	f7ff f80c 	bl	8107714 <_free_r>
 81086fc:	2300      	movs	r3, #0
 81086fe:	6363      	str	r3, [r4, #52]	; 0x34
 8108700:	2300      	movs	r3, #0
 8108702:	61a3      	str	r3, [r4, #24]
 8108704:	6063      	str	r3, [r4, #4]
 8108706:	89a3      	ldrh	r3, [r4, #12]
 8108708:	0619      	lsls	r1, r3, #24
 810870a:	d503      	bpl.n	8108714 <setvbuf+0x7c>
 810870c:	6921      	ldr	r1, [r4, #16]
 810870e:	4638      	mov	r0, r7
 8108710:	f7ff f800 	bl	8107714 <_free_r>
 8108714:	89a3      	ldrh	r3, [r4, #12]
 8108716:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 810871a:	f023 0303 	bic.w	r3, r3, #3
 810871e:	f1b8 0f02 	cmp.w	r8, #2
 8108722:	81a3      	strh	r3, [r4, #12]
 8108724:	d06c      	beq.n	8108800 <setvbuf+0x168>
 8108726:	ab01      	add	r3, sp, #4
 8108728:	466a      	mov	r2, sp
 810872a:	4621      	mov	r1, r4
 810872c:	4638      	mov	r0, r7
 810872e:	f002 fbb8 	bl	810aea2 <__swhatbuf_r>
 8108732:	89a3      	ldrh	r3, [r4, #12]
 8108734:	4318      	orrs	r0, r3
 8108736:	81a0      	strh	r0, [r4, #12]
 8108738:	2d00      	cmp	r5, #0
 810873a:	d130      	bne.n	810879e <setvbuf+0x106>
 810873c:	9d00      	ldr	r5, [sp, #0]
 810873e:	4628      	mov	r0, r5
 8108740:	f7fe ffd8 	bl	81076f4 <malloc>
 8108744:	4606      	mov	r6, r0
 8108746:	2800      	cmp	r0, #0
 8108748:	d155      	bne.n	81087f6 <setvbuf+0x15e>
 810874a:	f8dd 9000 	ldr.w	r9, [sp]
 810874e:	45a9      	cmp	r9, r5
 8108750:	d14a      	bne.n	81087e8 <setvbuf+0x150>
 8108752:	f04f 35ff 	mov.w	r5, #4294967295
 8108756:	2200      	movs	r2, #0
 8108758:	60a2      	str	r2, [r4, #8]
 810875a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 810875e:	6022      	str	r2, [r4, #0]
 8108760:	6122      	str	r2, [r4, #16]
 8108762:	2201      	movs	r2, #1
 8108764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8108768:	6162      	str	r2, [r4, #20]
 810876a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810876c:	f043 0302 	orr.w	r3, r3, #2
 8108770:	07d2      	lsls	r2, r2, #31
 8108772:	81a3      	strh	r3, [r4, #12]
 8108774:	d405      	bmi.n	8108782 <setvbuf+0xea>
 8108776:	f413 7f00 	tst.w	r3, #512	; 0x200
 810877a:	d102      	bne.n	8108782 <setvbuf+0xea>
 810877c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810877e:	f002 fb8f 	bl	810aea0 <__retarget_lock_release_recursive>
 8108782:	4628      	mov	r0, r5
 8108784:	b003      	add	sp, #12
 8108786:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810878a:	4b24      	ldr	r3, [pc, #144]	; (810881c <setvbuf+0x184>)
 810878c:	429c      	cmp	r4, r3
 810878e:	d101      	bne.n	8108794 <setvbuf+0xfc>
 8108790:	68bc      	ldr	r4, [r7, #8]
 8108792:	e793      	b.n	81086bc <setvbuf+0x24>
 8108794:	4b22      	ldr	r3, [pc, #136]	; (8108820 <setvbuf+0x188>)
 8108796:	429c      	cmp	r4, r3
 8108798:	bf08      	it	eq
 810879a:	68fc      	ldreq	r4, [r7, #12]
 810879c:	e78e      	b.n	81086bc <setvbuf+0x24>
 810879e:	2e00      	cmp	r6, #0
 81087a0:	d0cd      	beq.n	810873e <setvbuf+0xa6>
 81087a2:	69bb      	ldr	r3, [r7, #24]
 81087a4:	b913      	cbnz	r3, 81087ac <setvbuf+0x114>
 81087a6:	4638      	mov	r0, r7
 81087a8:	f001 ff68 	bl	810a67c <__sinit>
 81087ac:	f1b8 0f01 	cmp.w	r8, #1
 81087b0:	bf08      	it	eq
 81087b2:	89a3      	ldrheq	r3, [r4, #12]
 81087b4:	6026      	str	r6, [r4, #0]
 81087b6:	bf04      	itt	eq
 81087b8:	f043 0301 	orreq.w	r3, r3, #1
 81087bc:	81a3      	strheq	r3, [r4, #12]
 81087be:	89a2      	ldrh	r2, [r4, #12]
 81087c0:	f012 0308 	ands.w	r3, r2, #8
 81087c4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 81087c8:	d01c      	beq.n	8108804 <setvbuf+0x16c>
 81087ca:	07d3      	lsls	r3, r2, #31
 81087cc:	bf41      	itttt	mi
 81087ce:	2300      	movmi	r3, #0
 81087d0:	426d      	negmi	r5, r5
 81087d2:	60a3      	strmi	r3, [r4, #8]
 81087d4:	61a5      	strmi	r5, [r4, #24]
 81087d6:	bf58      	it	pl
 81087d8:	60a5      	strpl	r5, [r4, #8]
 81087da:	6e65      	ldr	r5, [r4, #100]	; 0x64
 81087dc:	f015 0501 	ands.w	r5, r5, #1
 81087e0:	d115      	bne.n	810880e <setvbuf+0x176>
 81087e2:	f412 7f00 	tst.w	r2, #512	; 0x200
 81087e6:	e7c8      	b.n	810877a <setvbuf+0xe2>
 81087e8:	4648      	mov	r0, r9
 81087ea:	f7fe ff83 	bl	81076f4 <malloc>
 81087ee:	4606      	mov	r6, r0
 81087f0:	2800      	cmp	r0, #0
 81087f2:	d0ae      	beq.n	8108752 <setvbuf+0xba>
 81087f4:	464d      	mov	r5, r9
 81087f6:	89a3      	ldrh	r3, [r4, #12]
 81087f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81087fc:	81a3      	strh	r3, [r4, #12]
 81087fe:	e7d0      	b.n	81087a2 <setvbuf+0x10a>
 8108800:	2500      	movs	r5, #0
 8108802:	e7a8      	b.n	8108756 <setvbuf+0xbe>
 8108804:	60a3      	str	r3, [r4, #8]
 8108806:	e7e8      	b.n	81087da <setvbuf+0x142>
 8108808:	f04f 35ff 	mov.w	r5, #4294967295
 810880c:	e7b9      	b.n	8108782 <setvbuf+0xea>
 810880e:	2500      	movs	r5, #0
 8108810:	e7b7      	b.n	8108782 <setvbuf+0xea>
 8108812:	bf00      	nop
 8108814:	10000060 	.word	0x10000060
 8108818:	0810e470 	.word	0x0810e470
 810881c:	0810e490 	.word	0x0810e490
 8108820:	0810e450 	.word	0x0810e450

08108824 <nanf>:
 8108824:	ed9f 0a01 	vldr	s0, [pc, #4]	; 810882c <nanf+0x8>
 8108828:	4770      	bx	lr
 810882a:	bf00      	nop
 810882c:	7fc00000 	.word	0x7fc00000

08108830 <siprintf>:
 8108830:	b40e      	push	{r1, r2, r3}
 8108832:	b500      	push	{lr}
 8108834:	b09c      	sub	sp, #112	; 0x70
 8108836:	ab1d      	add	r3, sp, #116	; 0x74
 8108838:	9002      	str	r0, [sp, #8]
 810883a:	9006      	str	r0, [sp, #24]
 810883c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8108840:	4809      	ldr	r0, [pc, #36]	; (8108868 <siprintf+0x38>)
 8108842:	9107      	str	r1, [sp, #28]
 8108844:	9104      	str	r1, [sp, #16]
 8108846:	4909      	ldr	r1, [pc, #36]	; (810886c <siprintf+0x3c>)
 8108848:	f853 2b04 	ldr.w	r2, [r3], #4
 810884c:	9105      	str	r1, [sp, #20]
 810884e:	6800      	ldr	r0, [r0, #0]
 8108850:	9301      	str	r3, [sp, #4]
 8108852:	a902      	add	r1, sp, #8
 8108854:	f003 f8dc 	bl	810ba10 <_svfiprintf_r>
 8108858:	9b02      	ldr	r3, [sp, #8]
 810885a:	2200      	movs	r2, #0
 810885c:	701a      	strb	r2, [r3, #0]
 810885e:	b01c      	add	sp, #112	; 0x70
 8108860:	f85d eb04 	ldr.w	lr, [sp], #4
 8108864:	b003      	add	sp, #12
 8108866:	4770      	bx	lr
 8108868:	10000060 	.word	0x10000060
 810886c:	ffff0208 	.word	0xffff0208

08108870 <sulp>:
 8108870:	b570      	push	{r4, r5, r6, lr}
 8108872:	4604      	mov	r4, r0
 8108874:	460d      	mov	r5, r1
 8108876:	ec45 4b10 	vmov	d0, r4, r5
 810887a:	4616      	mov	r6, r2
 810887c:	f002 ff0e 	bl	810b69c <__ulp>
 8108880:	ec51 0b10 	vmov	r0, r1, d0
 8108884:	b17e      	cbz	r6, 81088a6 <sulp+0x36>
 8108886:	f3c5 530a 	ubfx	r3, r5, #20, #11
 810888a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 810888e:	2b00      	cmp	r3, #0
 8108890:	dd09      	ble.n	81088a6 <sulp+0x36>
 8108892:	051b      	lsls	r3, r3, #20
 8108894:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8108898:	2400      	movs	r4, #0
 810889a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 810889e:	4622      	mov	r2, r4
 81088a0:	462b      	mov	r3, r5
 81088a2:	f7f7 ff31 	bl	8100708 <__aeabi_dmul>
 81088a6:	bd70      	pop	{r4, r5, r6, pc}

081088a8 <_strtod_l>:
 81088a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81088ac:	b0a3      	sub	sp, #140	; 0x8c
 81088ae:	461f      	mov	r7, r3
 81088b0:	2300      	movs	r3, #0
 81088b2:	931e      	str	r3, [sp, #120]	; 0x78
 81088b4:	4ba4      	ldr	r3, [pc, #656]	; (8108b48 <_strtod_l+0x2a0>)
 81088b6:	9219      	str	r2, [sp, #100]	; 0x64
 81088b8:	681b      	ldr	r3, [r3, #0]
 81088ba:	9307      	str	r3, [sp, #28]
 81088bc:	4604      	mov	r4, r0
 81088be:	4618      	mov	r0, r3
 81088c0:	4688      	mov	r8, r1
 81088c2:	f7f7 fd0d 	bl	81002e0 <strlen>
 81088c6:	f04f 0a00 	mov.w	sl, #0
 81088ca:	4605      	mov	r5, r0
 81088cc:	f04f 0b00 	mov.w	fp, #0
 81088d0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 81088d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81088d6:	781a      	ldrb	r2, [r3, #0]
 81088d8:	2a2b      	cmp	r2, #43	; 0x2b
 81088da:	d04c      	beq.n	8108976 <_strtod_l+0xce>
 81088dc:	d839      	bhi.n	8108952 <_strtod_l+0xaa>
 81088de:	2a0d      	cmp	r2, #13
 81088e0:	d832      	bhi.n	8108948 <_strtod_l+0xa0>
 81088e2:	2a08      	cmp	r2, #8
 81088e4:	d832      	bhi.n	810894c <_strtod_l+0xa4>
 81088e6:	2a00      	cmp	r2, #0
 81088e8:	d03c      	beq.n	8108964 <_strtod_l+0xbc>
 81088ea:	2300      	movs	r3, #0
 81088ec:	930e      	str	r3, [sp, #56]	; 0x38
 81088ee:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 81088f0:	7833      	ldrb	r3, [r6, #0]
 81088f2:	2b30      	cmp	r3, #48	; 0x30
 81088f4:	f040 80b4 	bne.w	8108a60 <_strtod_l+0x1b8>
 81088f8:	7873      	ldrb	r3, [r6, #1]
 81088fa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 81088fe:	2b58      	cmp	r3, #88	; 0x58
 8108900:	d16c      	bne.n	81089dc <_strtod_l+0x134>
 8108902:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8108904:	9301      	str	r3, [sp, #4]
 8108906:	ab1e      	add	r3, sp, #120	; 0x78
 8108908:	9702      	str	r7, [sp, #8]
 810890a:	9300      	str	r3, [sp, #0]
 810890c:	4a8f      	ldr	r2, [pc, #572]	; (8108b4c <_strtod_l+0x2a4>)
 810890e:	ab1f      	add	r3, sp, #124	; 0x7c
 8108910:	a91d      	add	r1, sp, #116	; 0x74
 8108912:	4620      	mov	r0, r4
 8108914:	f001 ffb6 	bl	810a884 <__gethex>
 8108918:	f010 0707 	ands.w	r7, r0, #7
 810891c:	4605      	mov	r5, r0
 810891e:	d005      	beq.n	810892c <_strtod_l+0x84>
 8108920:	2f06      	cmp	r7, #6
 8108922:	d12a      	bne.n	810897a <_strtod_l+0xd2>
 8108924:	3601      	adds	r6, #1
 8108926:	2300      	movs	r3, #0
 8108928:	961d      	str	r6, [sp, #116]	; 0x74
 810892a:	930e      	str	r3, [sp, #56]	; 0x38
 810892c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 810892e:	2b00      	cmp	r3, #0
 8108930:	f040 8596 	bne.w	8109460 <_strtod_l+0xbb8>
 8108934:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8108936:	b1db      	cbz	r3, 8108970 <_strtod_l+0xc8>
 8108938:	4652      	mov	r2, sl
 810893a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 810893e:	ec43 2b10 	vmov	d0, r2, r3
 8108942:	b023      	add	sp, #140	; 0x8c
 8108944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108948:	2a20      	cmp	r2, #32
 810894a:	d1ce      	bne.n	81088ea <_strtod_l+0x42>
 810894c:	3301      	adds	r3, #1
 810894e:	931d      	str	r3, [sp, #116]	; 0x74
 8108950:	e7c0      	b.n	81088d4 <_strtod_l+0x2c>
 8108952:	2a2d      	cmp	r2, #45	; 0x2d
 8108954:	d1c9      	bne.n	81088ea <_strtod_l+0x42>
 8108956:	2201      	movs	r2, #1
 8108958:	920e      	str	r2, [sp, #56]	; 0x38
 810895a:	1c5a      	adds	r2, r3, #1
 810895c:	921d      	str	r2, [sp, #116]	; 0x74
 810895e:	785b      	ldrb	r3, [r3, #1]
 8108960:	2b00      	cmp	r3, #0
 8108962:	d1c4      	bne.n	81088ee <_strtod_l+0x46>
 8108964:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8108966:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 810896a:	2b00      	cmp	r3, #0
 810896c:	f040 8576 	bne.w	810945c <_strtod_l+0xbb4>
 8108970:	4652      	mov	r2, sl
 8108972:	465b      	mov	r3, fp
 8108974:	e7e3      	b.n	810893e <_strtod_l+0x96>
 8108976:	2200      	movs	r2, #0
 8108978:	e7ee      	b.n	8108958 <_strtod_l+0xb0>
 810897a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 810897c:	b13a      	cbz	r2, 810898e <_strtod_l+0xe6>
 810897e:	2135      	movs	r1, #53	; 0x35
 8108980:	a820      	add	r0, sp, #128	; 0x80
 8108982:	f002 ff96 	bl	810b8b2 <__copybits>
 8108986:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108988:	4620      	mov	r0, r4
 810898a:	f002 fb5b 	bl	810b044 <_Bfree>
 810898e:	3f01      	subs	r7, #1
 8108990:	2f05      	cmp	r7, #5
 8108992:	d807      	bhi.n	81089a4 <_strtod_l+0xfc>
 8108994:	e8df f007 	tbb	[pc, r7]
 8108998:	1d180b0e 	.word	0x1d180b0e
 810899c:	030e      	.short	0x030e
 810899e:	f04f 0b00 	mov.w	fp, #0
 81089a2:	46da      	mov	sl, fp
 81089a4:	0728      	lsls	r0, r5, #28
 81089a6:	d5c1      	bpl.n	810892c <_strtod_l+0x84>
 81089a8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 81089ac:	e7be      	b.n	810892c <_strtod_l+0x84>
 81089ae:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 81089b2:	e7f7      	b.n	81089a4 <_strtod_l+0xfc>
 81089b4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 81089b8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 81089ba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 81089be:	f202 4233 	addw	r2, r2, #1075	; 0x433
 81089c2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 81089c6:	e7ed      	b.n	81089a4 <_strtod_l+0xfc>
 81089c8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8108b50 <_strtod_l+0x2a8>
 81089cc:	f04f 0a00 	mov.w	sl, #0
 81089d0:	e7e8      	b.n	81089a4 <_strtod_l+0xfc>
 81089d2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 81089d6:	f04f 3aff 	mov.w	sl, #4294967295
 81089da:	e7e3      	b.n	81089a4 <_strtod_l+0xfc>
 81089dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81089de:	1c5a      	adds	r2, r3, #1
 81089e0:	921d      	str	r2, [sp, #116]	; 0x74
 81089e2:	785b      	ldrb	r3, [r3, #1]
 81089e4:	2b30      	cmp	r3, #48	; 0x30
 81089e6:	d0f9      	beq.n	81089dc <_strtod_l+0x134>
 81089e8:	2b00      	cmp	r3, #0
 81089ea:	d09f      	beq.n	810892c <_strtod_l+0x84>
 81089ec:	2301      	movs	r3, #1
 81089ee:	f04f 0900 	mov.w	r9, #0
 81089f2:	9304      	str	r3, [sp, #16]
 81089f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81089f6:	930a      	str	r3, [sp, #40]	; 0x28
 81089f8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 81089fc:	464f      	mov	r7, r9
 81089fe:	220a      	movs	r2, #10
 8108a00:	981d      	ldr	r0, [sp, #116]	; 0x74
 8108a02:	7806      	ldrb	r6, [r0, #0]
 8108a04:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8108a08:	b2d9      	uxtb	r1, r3
 8108a0a:	2909      	cmp	r1, #9
 8108a0c:	d92a      	bls.n	8108a64 <_strtod_l+0x1bc>
 8108a0e:	9907      	ldr	r1, [sp, #28]
 8108a10:	462a      	mov	r2, r5
 8108a12:	f003 faa4 	bl	810bf5e <strncmp>
 8108a16:	b398      	cbz	r0, 8108a80 <_strtod_l+0x1d8>
 8108a18:	2000      	movs	r0, #0
 8108a1a:	4633      	mov	r3, r6
 8108a1c:	463d      	mov	r5, r7
 8108a1e:	9007      	str	r0, [sp, #28]
 8108a20:	4602      	mov	r2, r0
 8108a22:	2b65      	cmp	r3, #101	; 0x65
 8108a24:	d001      	beq.n	8108a2a <_strtod_l+0x182>
 8108a26:	2b45      	cmp	r3, #69	; 0x45
 8108a28:	d118      	bne.n	8108a5c <_strtod_l+0x1b4>
 8108a2a:	b91d      	cbnz	r5, 8108a34 <_strtod_l+0x18c>
 8108a2c:	9b04      	ldr	r3, [sp, #16]
 8108a2e:	4303      	orrs	r3, r0
 8108a30:	d098      	beq.n	8108964 <_strtod_l+0xbc>
 8108a32:	2500      	movs	r5, #0
 8108a34:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8108a38:	f108 0301 	add.w	r3, r8, #1
 8108a3c:	931d      	str	r3, [sp, #116]	; 0x74
 8108a3e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8108a42:	2b2b      	cmp	r3, #43	; 0x2b
 8108a44:	d075      	beq.n	8108b32 <_strtod_l+0x28a>
 8108a46:	2b2d      	cmp	r3, #45	; 0x2d
 8108a48:	d07b      	beq.n	8108b42 <_strtod_l+0x29a>
 8108a4a:	f04f 0c00 	mov.w	ip, #0
 8108a4e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8108a52:	2909      	cmp	r1, #9
 8108a54:	f240 8082 	bls.w	8108b5c <_strtod_l+0x2b4>
 8108a58:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8108a5c:	2600      	movs	r6, #0
 8108a5e:	e09d      	b.n	8108b9c <_strtod_l+0x2f4>
 8108a60:	2300      	movs	r3, #0
 8108a62:	e7c4      	b.n	81089ee <_strtod_l+0x146>
 8108a64:	2f08      	cmp	r7, #8
 8108a66:	bfd8      	it	le
 8108a68:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8108a6a:	f100 0001 	add.w	r0, r0, #1
 8108a6e:	bfda      	itte	le
 8108a70:	fb02 3301 	mlale	r3, r2, r1, r3
 8108a74:	9309      	strle	r3, [sp, #36]	; 0x24
 8108a76:	fb02 3909 	mlagt	r9, r2, r9, r3
 8108a7a:	3701      	adds	r7, #1
 8108a7c:	901d      	str	r0, [sp, #116]	; 0x74
 8108a7e:	e7bf      	b.n	8108a00 <_strtod_l+0x158>
 8108a80:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108a82:	195a      	adds	r2, r3, r5
 8108a84:	921d      	str	r2, [sp, #116]	; 0x74
 8108a86:	5d5b      	ldrb	r3, [r3, r5]
 8108a88:	2f00      	cmp	r7, #0
 8108a8a:	d037      	beq.n	8108afc <_strtod_l+0x254>
 8108a8c:	9007      	str	r0, [sp, #28]
 8108a8e:	463d      	mov	r5, r7
 8108a90:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8108a94:	2a09      	cmp	r2, #9
 8108a96:	d912      	bls.n	8108abe <_strtod_l+0x216>
 8108a98:	2201      	movs	r2, #1
 8108a9a:	e7c2      	b.n	8108a22 <_strtod_l+0x17a>
 8108a9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108a9e:	1c5a      	adds	r2, r3, #1
 8108aa0:	921d      	str	r2, [sp, #116]	; 0x74
 8108aa2:	785b      	ldrb	r3, [r3, #1]
 8108aa4:	3001      	adds	r0, #1
 8108aa6:	2b30      	cmp	r3, #48	; 0x30
 8108aa8:	d0f8      	beq.n	8108a9c <_strtod_l+0x1f4>
 8108aaa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8108aae:	2a08      	cmp	r2, #8
 8108ab0:	f200 84db 	bhi.w	810946a <_strtod_l+0xbc2>
 8108ab4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8108ab6:	9007      	str	r0, [sp, #28]
 8108ab8:	2000      	movs	r0, #0
 8108aba:	920a      	str	r2, [sp, #40]	; 0x28
 8108abc:	4605      	mov	r5, r0
 8108abe:	3b30      	subs	r3, #48	; 0x30
 8108ac0:	f100 0201 	add.w	r2, r0, #1
 8108ac4:	d014      	beq.n	8108af0 <_strtod_l+0x248>
 8108ac6:	9907      	ldr	r1, [sp, #28]
 8108ac8:	4411      	add	r1, r2
 8108aca:	9107      	str	r1, [sp, #28]
 8108acc:	462a      	mov	r2, r5
 8108ace:	eb00 0e05 	add.w	lr, r0, r5
 8108ad2:	210a      	movs	r1, #10
 8108ad4:	4572      	cmp	r2, lr
 8108ad6:	d113      	bne.n	8108b00 <_strtod_l+0x258>
 8108ad8:	182a      	adds	r2, r5, r0
 8108ada:	2a08      	cmp	r2, #8
 8108adc:	f105 0501 	add.w	r5, r5, #1
 8108ae0:	4405      	add	r5, r0
 8108ae2:	dc1c      	bgt.n	8108b1e <_strtod_l+0x276>
 8108ae4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8108ae6:	220a      	movs	r2, #10
 8108ae8:	fb02 3301 	mla	r3, r2, r1, r3
 8108aec:	9309      	str	r3, [sp, #36]	; 0x24
 8108aee:	2200      	movs	r2, #0
 8108af0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108af2:	1c59      	adds	r1, r3, #1
 8108af4:	911d      	str	r1, [sp, #116]	; 0x74
 8108af6:	785b      	ldrb	r3, [r3, #1]
 8108af8:	4610      	mov	r0, r2
 8108afa:	e7c9      	b.n	8108a90 <_strtod_l+0x1e8>
 8108afc:	4638      	mov	r0, r7
 8108afe:	e7d2      	b.n	8108aa6 <_strtod_l+0x1fe>
 8108b00:	2a08      	cmp	r2, #8
 8108b02:	dc04      	bgt.n	8108b0e <_strtod_l+0x266>
 8108b04:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8108b06:	434e      	muls	r6, r1
 8108b08:	9609      	str	r6, [sp, #36]	; 0x24
 8108b0a:	3201      	adds	r2, #1
 8108b0c:	e7e2      	b.n	8108ad4 <_strtod_l+0x22c>
 8108b0e:	f102 0c01 	add.w	ip, r2, #1
 8108b12:	f1bc 0f10 	cmp.w	ip, #16
 8108b16:	bfd8      	it	le
 8108b18:	fb01 f909 	mulle.w	r9, r1, r9
 8108b1c:	e7f5      	b.n	8108b0a <_strtod_l+0x262>
 8108b1e:	2d10      	cmp	r5, #16
 8108b20:	bfdc      	itt	le
 8108b22:	220a      	movle	r2, #10
 8108b24:	fb02 3909 	mlale	r9, r2, r9, r3
 8108b28:	e7e1      	b.n	8108aee <_strtod_l+0x246>
 8108b2a:	2300      	movs	r3, #0
 8108b2c:	9307      	str	r3, [sp, #28]
 8108b2e:	2201      	movs	r2, #1
 8108b30:	e77c      	b.n	8108a2c <_strtod_l+0x184>
 8108b32:	f04f 0c00 	mov.w	ip, #0
 8108b36:	f108 0302 	add.w	r3, r8, #2
 8108b3a:	931d      	str	r3, [sp, #116]	; 0x74
 8108b3c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8108b40:	e785      	b.n	8108a4e <_strtod_l+0x1a6>
 8108b42:	f04f 0c01 	mov.w	ip, #1
 8108b46:	e7f6      	b.n	8108b36 <_strtod_l+0x28e>
 8108b48:	0810e51c 	.word	0x0810e51c
 8108b4c:	0810e268 	.word	0x0810e268
 8108b50:	7ff00000 	.word	0x7ff00000
 8108b54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108b56:	1c59      	adds	r1, r3, #1
 8108b58:	911d      	str	r1, [sp, #116]	; 0x74
 8108b5a:	785b      	ldrb	r3, [r3, #1]
 8108b5c:	2b30      	cmp	r3, #48	; 0x30
 8108b5e:	d0f9      	beq.n	8108b54 <_strtod_l+0x2ac>
 8108b60:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8108b64:	2908      	cmp	r1, #8
 8108b66:	f63f af79 	bhi.w	8108a5c <_strtod_l+0x1b4>
 8108b6a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8108b6e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108b70:	9308      	str	r3, [sp, #32]
 8108b72:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108b74:	1c59      	adds	r1, r3, #1
 8108b76:	911d      	str	r1, [sp, #116]	; 0x74
 8108b78:	785b      	ldrb	r3, [r3, #1]
 8108b7a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8108b7e:	2e09      	cmp	r6, #9
 8108b80:	d937      	bls.n	8108bf2 <_strtod_l+0x34a>
 8108b82:	9e08      	ldr	r6, [sp, #32]
 8108b84:	1b89      	subs	r1, r1, r6
 8108b86:	2908      	cmp	r1, #8
 8108b88:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8108b8c:	dc02      	bgt.n	8108b94 <_strtod_l+0x2ec>
 8108b8e:	4576      	cmp	r6, lr
 8108b90:	bfa8      	it	ge
 8108b92:	4676      	movge	r6, lr
 8108b94:	f1bc 0f00 	cmp.w	ip, #0
 8108b98:	d000      	beq.n	8108b9c <_strtod_l+0x2f4>
 8108b9a:	4276      	negs	r6, r6
 8108b9c:	2d00      	cmp	r5, #0
 8108b9e:	d14f      	bne.n	8108c40 <_strtod_l+0x398>
 8108ba0:	9904      	ldr	r1, [sp, #16]
 8108ba2:	4301      	orrs	r1, r0
 8108ba4:	f47f aec2 	bne.w	810892c <_strtod_l+0x84>
 8108ba8:	2a00      	cmp	r2, #0
 8108baa:	f47f aedb 	bne.w	8108964 <_strtod_l+0xbc>
 8108bae:	2b69      	cmp	r3, #105	; 0x69
 8108bb0:	d027      	beq.n	8108c02 <_strtod_l+0x35a>
 8108bb2:	dc24      	bgt.n	8108bfe <_strtod_l+0x356>
 8108bb4:	2b49      	cmp	r3, #73	; 0x49
 8108bb6:	d024      	beq.n	8108c02 <_strtod_l+0x35a>
 8108bb8:	2b4e      	cmp	r3, #78	; 0x4e
 8108bba:	f47f aed3 	bne.w	8108964 <_strtod_l+0xbc>
 8108bbe:	499e      	ldr	r1, [pc, #632]	; (8108e38 <_strtod_l+0x590>)
 8108bc0:	a81d      	add	r0, sp, #116	; 0x74
 8108bc2:	f002 f8b7 	bl	810ad34 <__match>
 8108bc6:	2800      	cmp	r0, #0
 8108bc8:	f43f aecc 	beq.w	8108964 <_strtod_l+0xbc>
 8108bcc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108bce:	781b      	ldrb	r3, [r3, #0]
 8108bd0:	2b28      	cmp	r3, #40	; 0x28
 8108bd2:	d12d      	bne.n	8108c30 <_strtod_l+0x388>
 8108bd4:	4999      	ldr	r1, [pc, #612]	; (8108e3c <_strtod_l+0x594>)
 8108bd6:	aa20      	add	r2, sp, #128	; 0x80
 8108bd8:	a81d      	add	r0, sp, #116	; 0x74
 8108bda:	f002 f8bf 	bl	810ad5c <__hexnan>
 8108bde:	2805      	cmp	r0, #5
 8108be0:	d126      	bne.n	8108c30 <_strtod_l+0x388>
 8108be2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8108be4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8108be8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8108bec:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8108bf0:	e69c      	b.n	810892c <_strtod_l+0x84>
 8108bf2:	210a      	movs	r1, #10
 8108bf4:	fb01 3e0e 	mla	lr, r1, lr, r3
 8108bf8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8108bfc:	e7b9      	b.n	8108b72 <_strtod_l+0x2ca>
 8108bfe:	2b6e      	cmp	r3, #110	; 0x6e
 8108c00:	e7db      	b.n	8108bba <_strtod_l+0x312>
 8108c02:	498f      	ldr	r1, [pc, #572]	; (8108e40 <_strtod_l+0x598>)
 8108c04:	a81d      	add	r0, sp, #116	; 0x74
 8108c06:	f002 f895 	bl	810ad34 <__match>
 8108c0a:	2800      	cmp	r0, #0
 8108c0c:	f43f aeaa 	beq.w	8108964 <_strtod_l+0xbc>
 8108c10:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108c12:	498c      	ldr	r1, [pc, #560]	; (8108e44 <_strtod_l+0x59c>)
 8108c14:	3b01      	subs	r3, #1
 8108c16:	a81d      	add	r0, sp, #116	; 0x74
 8108c18:	931d      	str	r3, [sp, #116]	; 0x74
 8108c1a:	f002 f88b 	bl	810ad34 <__match>
 8108c1e:	b910      	cbnz	r0, 8108c26 <_strtod_l+0x37e>
 8108c20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108c22:	3301      	adds	r3, #1
 8108c24:	931d      	str	r3, [sp, #116]	; 0x74
 8108c26:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8108e54 <_strtod_l+0x5ac>
 8108c2a:	f04f 0a00 	mov.w	sl, #0
 8108c2e:	e67d      	b.n	810892c <_strtod_l+0x84>
 8108c30:	4885      	ldr	r0, [pc, #532]	; (8108e48 <_strtod_l+0x5a0>)
 8108c32:	f003 f949 	bl	810bec8 <nan>
 8108c36:	ed8d 0b04 	vstr	d0, [sp, #16]
 8108c3a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8108c3e:	e675      	b.n	810892c <_strtod_l+0x84>
 8108c40:	9b07      	ldr	r3, [sp, #28]
 8108c42:	9809      	ldr	r0, [sp, #36]	; 0x24
 8108c44:	1af3      	subs	r3, r6, r3
 8108c46:	2f00      	cmp	r7, #0
 8108c48:	bf08      	it	eq
 8108c4a:	462f      	moveq	r7, r5
 8108c4c:	2d10      	cmp	r5, #16
 8108c4e:	9308      	str	r3, [sp, #32]
 8108c50:	46a8      	mov	r8, r5
 8108c52:	bfa8      	it	ge
 8108c54:	f04f 0810 	movge.w	r8, #16
 8108c58:	f7f7 fcdc 	bl	8100614 <__aeabi_ui2d>
 8108c5c:	2d09      	cmp	r5, #9
 8108c5e:	4682      	mov	sl, r0
 8108c60:	468b      	mov	fp, r1
 8108c62:	dd13      	ble.n	8108c8c <_strtod_l+0x3e4>
 8108c64:	4b79      	ldr	r3, [pc, #484]	; (8108e4c <_strtod_l+0x5a4>)
 8108c66:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8108c6a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8108c6e:	f7f7 fd4b 	bl	8100708 <__aeabi_dmul>
 8108c72:	4682      	mov	sl, r0
 8108c74:	4648      	mov	r0, r9
 8108c76:	468b      	mov	fp, r1
 8108c78:	f7f7 fccc 	bl	8100614 <__aeabi_ui2d>
 8108c7c:	4602      	mov	r2, r0
 8108c7e:	460b      	mov	r3, r1
 8108c80:	4650      	mov	r0, sl
 8108c82:	4659      	mov	r1, fp
 8108c84:	f7f7 fb8a 	bl	810039c <__adddf3>
 8108c88:	4682      	mov	sl, r0
 8108c8a:	468b      	mov	fp, r1
 8108c8c:	2d0f      	cmp	r5, #15
 8108c8e:	dc38      	bgt.n	8108d02 <_strtod_l+0x45a>
 8108c90:	9b08      	ldr	r3, [sp, #32]
 8108c92:	2b00      	cmp	r3, #0
 8108c94:	f43f ae4a 	beq.w	810892c <_strtod_l+0x84>
 8108c98:	dd24      	ble.n	8108ce4 <_strtod_l+0x43c>
 8108c9a:	2b16      	cmp	r3, #22
 8108c9c:	dc0b      	bgt.n	8108cb6 <_strtod_l+0x40e>
 8108c9e:	4d6b      	ldr	r5, [pc, #428]	; (8108e4c <_strtod_l+0x5a4>)
 8108ca0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8108ca4:	e9d5 0100 	ldrd	r0, r1, [r5]
 8108ca8:	4652      	mov	r2, sl
 8108caa:	465b      	mov	r3, fp
 8108cac:	f7f7 fd2c 	bl	8100708 <__aeabi_dmul>
 8108cb0:	4682      	mov	sl, r0
 8108cb2:	468b      	mov	fp, r1
 8108cb4:	e63a      	b.n	810892c <_strtod_l+0x84>
 8108cb6:	9a08      	ldr	r2, [sp, #32]
 8108cb8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8108cbc:	4293      	cmp	r3, r2
 8108cbe:	db20      	blt.n	8108d02 <_strtod_l+0x45a>
 8108cc0:	4c62      	ldr	r4, [pc, #392]	; (8108e4c <_strtod_l+0x5a4>)
 8108cc2:	f1c5 050f 	rsb	r5, r5, #15
 8108cc6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8108cca:	4652      	mov	r2, sl
 8108ccc:	465b      	mov	r3, fp
 8108cce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8108cd2:	f7f7 fd19 	bl	8100708 <__aeabi_dmul>
 8108cd6:	9b08      	ldr	r3, [sp, #32]
 8108cd8:	1b5d      	subs	r5, r3, r5
 8108cda:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8108cde:	e9d4 2300 	ldrd	r2, r3, [r4]
 8108ce2:	e7e3      	b.n	8108cac <_strtod_l+0x404>
 8108ce4:	9b08      	ldr	r3, [sp, #32]
 8108ce6:	3316      	adds	r3, #22
 8108ce8:	db0b      	blt.n	8108d02 <_strtod_l+0x45a>
 8108cea:	9b07      	ldr	r3, [sp, #28]
 8108cec:	4a57      	ldr	r2, [pc, #348]	; (8108e4c <_strtod_l+0x5a4>)
 8108cee:	1b9e      	subs	r6, r3, r6
 8108cf0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8108cf4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8108cf8:	4650      	mov	r0, sl
 8108cfa:	4659      	mov	r1, fp
 8108cfc:	f7f7 fe2e 	bl	810095c <__aeabi_ddiv>
 8108d00:	e7d6      	b.n	8108cb0 <_strtod_l+0x408>
 8108d02:	9b08      	ldr	r3, [sp, #32]
 8108d04:	eba5 0808 	sub.w	r8, r5, r8
 8108d08:	4498      	add	r8, r3
 8108d0a:	f1b8 0f00 	cmp.w	r8, #0
 8108d0e:	dd71      	ble.n	8108df4 <_strtod_l+0x54c>
 8108d10:	f018 030f 	ands.w	r3, r8, #15
 8108d14:	d00a      	beq.n	8108d2c <_strtod_l+0x484>
 8108d16:	494d      	ldr	r1, [pc, #308]	; (8108e4c <_strtod_l+0x5a4>)
 8108d18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8108d1c:	4652      	mov	r2, sl
 8108d1e:	465b      	mov	r3, fp
 8108d20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8108d24:	f7f7 fcf0 	bl	8100708 <__aeabi_dmul>
 8108d28:	4682      	mov	sl, r0
 8108d2a:	468b      	mov	fp, r1
 8108d2c:	f038 080f 	bics.w	r8, r8, #15
 8108d30:	d04d      	beq.n	8108dce <_strtod_l+0x526>
 8108d32:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8108d36:	dd22      	ble.n	8108d7e <_strtod_l+0x4d6>
 8108d38:	2500      	movs	r5, #0
 8108d3a:	462e      	mov	r6, r5
 8108d3c:	9509      	str	r5, [sp, #36]	; 0x24
 8108d3e:	9507      	str	r5, [sp, #28]
 8108d40:	2322      	movs	r3, #34	; 0x22
 8108d42:	f8df b110 	ldr.w	fp, [pc, #272]	; 8108e54 <_strtod_l+0x5ac>
 8108d46:	6023      	str	r3, [r4, #0]
 8108d48:	f04f 0a00 	mov.w	sl, #0
 8108d4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108d4e:	2b00      	cmp	r3, #0
 8108d50:	f43f adec 	beq.w	810892c <_strtod_l+0x84>
 8108d54:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108d56:	4620      	mov	r0, r4
 8108d58:	f002 f974 	bl	810b044 <_Bfree>
 8108d5c:	9907      	ldr	r1, [sp, #28]
 8108d5e:	4620      	mov	r0, r4
 8108d60:	f002 f970 	bl	810b044 <_Bfree>
 8108d64:	4631      	mov	r1, r6
 8108d66:	4620      	mov	r0, r4
 8108d68:	f002 f96c 	bl	810b044 <_Bfree>
 8108d6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8108d6e:	4620      	mov	r0, r4
 8108d70:	f002 f968 	bl	810b044 <_Bfree>
 8108d74:	4629      	mov	r1, r5
 8108d76:	4620      	mov	r0, r4
 8108d78:	f002 f964 	bl	810b044 <_Bfree>
 8108d7c:	e5d6      	b.n	810892c <_strtod_l+0x84>
 8108d7e:	2300      	movs	r3, #0
 8108d80:	ea4f 1828 	mov.w	r8, r8, asr #4
 8108d84:	4650      	mov	r0, sl
 8108d86:	4659      	mov	r1, fp
 8108d88:	4699      	mov	r9, r3
 8108d8a:	f1b8 0f01 	cmp.w	r8, #1
 8108d8e:	dc21      	bgt.n	8108dd4 <_strtod_l+0x52c>
 8108d90:	b10b      	cbz	r3, 8108d96 <_strtod_l+0x4ee>
 8108d92:	4682      	mov	sl, r0
 8108d94:	468b      	mov	fp, r1
 8108d96:	4b2e      	ldr	r3, [pc, #184]	; (8108e50 <_strtod_l+0x5a8>)
 8108d98:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8108d9c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8108da0:	4652      	mov	r2, sl
 8108da2:	465b      	mov	r3, fp
 8108da4:	e9d9 0100 	ldrd	r0, r1, [r9]
 8108da8:	f7f7 fcae 	bl	8100708 <__aeabi_dmul>
 8108dac:	4b29      	ldr	r3, [pc, #164]	; (8108e54 <_strtod_l+0x5ac>)
 8108dae:	460a      	mov	r2, r1
 8108db0:	400b      	ands	r3, r1
 8108db2:	4929      	ldr	r1, [pc, #164]	; (8108e58 <_strtod_l+0x5b0>)
 8108db4:	428b      	cmp	r3, r1
 8108db6:	4682      	mov	sl, r0
 8108db8:	d8be      	bhi.n	8108d38 <_strtod_l+0x490>
 8108dba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8108dbe:	428b      	cmp	r3, r1
 8108dc0:	bf86      	itte	hi
 8108dc2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8108e5c <_strtod_l+0x5b4>
 8108dc6:	f04f 3aff 	movhi.w	sl, #4294967295
 8108dca:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8108dce:	2300      	movs	r3, #0
 8108dd0:	9304      	str	r3, [sp, #16]
 8108dd2:	e081      	b.n	8108ed8 <_strtod_l+0x630>
 8108dd4:	f018 0f01 	tst.w	r8, #1
 8108dd8:	d007      	beq.n	8108dea <_strtod_l+0x542>
 8108dda:	4b1d      	ldr	r3, [pc, #116]	; (8108e50 <_strtod_l+0x5a8>)
 8108ddc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8108de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108de4:	f7f7 fc90 	bl	8100708 <__aeabi_dmul>
 8108de8:	2301      	movs	r3, #1
 8108dea:	f109 0901 	add.w	r9, r9, #1
 8108dee:	ea4f 0868 	mov.w	r8, r8, asr #1
 8108df2:	e7ca      	b.n	8108d8a <_strtod_l+0x4e2>
 8108df4:	d0eb      	beq.n	8108dce <_strtod_l+0x526>
 8108df6:	f1c8 0800 	rsb	r8, r8, #0
 8108dfa:	f018 020f 	ands.w	r2, r8, #15
 8108dfe:	d00a      	beq.n	8108e16 <_strtod_l+0x56e>
 8108e00:	4b12      	ldr	r3, [pc, #72]	; (8108e4c <_strtod_l+0x5a4>)
 8108e02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8108e06:	4650      	mov	r0, sl
 8108e08:	4659      	mov	r1, fp
 8108e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108e0e:	f7f7 fda5 	bl	810095c <__aeabi_ddiv>
 8108e12:	4682      	mov	sl, r0
 8108e14:	468b      	mov	fp, r1
 8108e16:	ea5f 1828 	movs.w	r8, r8, asr #4
 8108e1a:	d0d8      	beq.n	8108dce <_strtod_l+0x526>
 8108e1c:	f1b8 0f1f 	cmp.w	r8, #31
 8108e20:	dd1e      	ble.n	8108e60 <_strtod_l+0x5b8>
 8108e22:	2500      	movs	r5, #0
 8108e24:	462e      	mov	r6, r5
 8108e26:	9509      	str	r5, [sp, #36]	; 0x24
 8108e28:	9507      	str	r5, [sp, #28]
 8108e2a:	2322      	movs	r3, #34	; 0x22
 8108e2c:	f04f 0a00 	mov.w	sl, #0
 8108e30:	f04f 0b00 	mov.w	fp, #0
 8108e34:	6023      	str	r3, [r4, #0]
 8108e36:	e789      	b.n	8108d4c <_strtod_l+0x4a4>
 8108e38:	0810e239 	.word	0x0810e239
 8108e3c:	0810e27c 	.word	0x0810e27c
 8108e40:	0810e231 	.word	0x0810e231
 8108e44:	0810e3bc 	.word	0x0810e3bc
 8108e48:	0810e6d8 	.word	0x0810e6d8
 8108e4c:	0810e5b8 	.word	0x0810e5b8
 8108e50:	0810e590 	.word	0x0810e590
 8108e54:	7ff00000 	.word	0x7ff00000
 8108e58:	7ca00000 	.word	0x7ca00000
 8108e5c:	7fefffff 	.word	0x7fefffff
 8108e60:	f018 0310 	ands.w	r3, r8, #16
 8108e64:	bf18      	it	ne
 8108e66:	236a      	movne	r3, #106	; 0x6a
 8108e68:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8109220 <_strtod_l+0x978>
 8108e6c:	9304      	str	r3, [sp, #16]
 8108e6e:	4650      	mov	r0, sl
 8108e70:	4659      	mov	r1, fp
 8108e72:	2300      	movs	r3, #0
 8108e74:	f018 0f01 	tst.w	r8, #1
 8108e78:	d004      	beq.n	8108e84 <_strtod_l+0x5dc>
 8108e7a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8108e7e:	f7f7 fc43 	bl	8100708 <__aeabi_dmul>
 8108e82:	2301      	movs	r3, #1
 8108e84:	ea5f 0868 	movs.w	r8, r8, asr #1
 8108e88:	f109 0908 	add.w	r9, r9, #8
 8108e8c:	d1f2      	bne.n	8108e74 <_strtod_l+0x5cc>
 8108e8e:	b10b      	cbz	r3, 8108e94 <_strtod_l+0x5ec>
 8108e90:	4682      	mov	sl, r0
 8108e92:	468b      	mov	fp, r1
 8108e94:	9b04      	ldr	r3, [sp, #16]
 8108e96:	b1bb      	cbz	r3, 8108ec8 <_strtod_l+0x620>
 8108e98:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8108e9c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8108ea0:	2b00      	cmp	r3, #0
 8108ea2:	4659      	mov	r1, fp
 8108ea4:	dd10      	ble.n	8108ec8 <_strtod_l+0x620>
 8108ea6:	2b1f      	cmp	r3, #31
 8108ea8:	f340 8128 	ble.w	81090fc <_strtod_l+0x854>
 8108eac:	2b34      	cmp	r3, #52	; 0x34
 8108eae:	bfde      	ittt	le
 8108eb0:	3b20      	suble	r3, #32
 8108eb2:	f04f 32ff 	movle.w	r2, #4294967295
 8108eb6:	fa02 f303 	lslle.w	r3, r2, r3
 8108eba:	f04f 0a00 	mov.w	sl, #0
 8108ebe:	bfcc      	ite	gt
 8108ec0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8108ec4:	ea03 0b01 	andle.w	fp, r3, r1
 8108ec8:	2200      	movs	r2, #0
 8108eca:	2300      	movs	r3, #0
 8108ecc:	4650      	mov	r0, sl
 8108ece:	4659      	mov	r1, fp
 8108ed0:	f7f7 fe82 	bl	8100bd8 <__aeabi_dcmpeq>
 8108ed4:	2800      	cmp	r0, #0
 8108ed6:	d1a4      	bne.n	8108e22 <_strtod_l+0x57a>
 8108ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108eda:	9300      	str	r3, [sp, #0]
 8108edc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8108ede:	462b      	mov	r3, r5
 8108ee0:	463a      	mov	r2, r7
 8108ee2:	4620      	mov	r0, r4
 8108ee4:	f002 f91a 	bl	810b11c <__s2b>
 8108ee8:	9009      	str	r0, [sp, #36]	; 0x24
 8108eea:	2800      	cmp	r0, #0
 8108eec:	f43f af24 	beq.w	8108d38 <_strtod_l+0x490>
 8108ef0:	9b07      	ldr	r3, [sp, #28]
 8108ef2:	1b9e      	subs	r6, r3, r6
 8108ef4:	9b08      	ldr	r3, [sp, #32]
 8108ef6:	2b00      	cmp	r3, #0
 8108ef8:	bfb4      	ite	lt
 8108efa:	4633      	movlt	r3, r6
 8108efc:	2300      	movge	r3, #0
 8108efe:	9310      	str	r3, [sp, #64]	; 0x40
 8108f00:	9b08      	ldr	r3, [sp, #32]
 8108f02:	2500      	movs	r5, #0
 8108f04:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8108f08:	9318      	str	r3, [sp, #96]	; 0x60
 8108f0a:	462e      	mov	r6, r5
 8108f0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108f0e:	4620      	mov	r0, r4
 8108f10:	6859      	ldr	r1, [r3, #4]
 8108f12:	f002 f857 	bl	810afc4 <_Balloc>
 8108f16:	9007      	str	r0, [sp, #28]
 8108f18:	2800      	cmp	r0, #0
 8108f1a:	f43f af11 	beq.w	8108d40 <_strtod_l+0x498>
 8108f1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108f20:	691a      	ldr	r2, [r3, #16]
 8108f22:	3202      	adds	r2, #2
 8108f24:	f103 010c 	add.w	r1, r3, #12
 8108f28:	0092      	lsls	r2, r2, #2
 8108f2a:	300c      	adds	r0, #12
 8108f2c:	f002 f830 	bl	810af90 <memcpy>
 8108f30:	ec4b ab10 	vmov	d0, sl, fp
 8108f34:	aa20      	add	r2, sp, #128	; 0x80
 8108f36:	a91f      	add	r1, sp, #124	; 0x7c
 8108f38:	4620      	mov	r0, r4
 8108f3a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8108f3e:	f002 fc29 	bl	810b794 <__d2b>
 8108f42:	901e      	str	r0, [sp, #120]	; 0x78
 8108f44:	2800      	cmp	r0, #0
 8108f46:	f43f aefb 	beq.w	8108d40 <_strtod_l+0x498>
 8108f4a:	2101      	movs	r1, #1
 8108f4c:	4620      	mov	r0, r4
 8108f4e:	f002 f97f 	bl	810b250 <__i2b>
 8108f52:	4606      	mov	r6, r0
 8108f54:	2800      	cmp	r0, #0
 8108f56:	f43f aef3 	beq.w	8108d40 <_strtod_l+0x498>
 8108f5a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8108f5c:	9904      	ldr	r1, [sp, #16]
 8108f5e:	2b00      	cmp	r3, #0
 8108f60:	bfab      	itete	ge
 8108f62:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8108f64:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8108f66:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8108f68:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8108f6c:	bfac      	ite	ge
 8108f6e:	eb03 0902 	addge.w	r9, r3, r2
 8108f72:	1ad7      	sublt	r7, r2, r3
 8108f74:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8108f76:	eba3 0801 	sub.w	r8, r3, r1
 8108f7a:	4490      	add	r8, r2
 8108f7c:	4ba3      	ldr	r3, [pc, #652]	; (810920c <_strtod_l+0x964>)
 8108f7e:	f108 38ff 	add.w	r8, r8, #4294967295
 8108f82:	4598      	cmp	r8, r3
 8108f84:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8108f88:	f280 80cc 	bge.w	8109124 <_strtod_l+0x87c>
 8108f8c:	eba3 0308 	sub.w	r3, r3, r8
 8108f90:	2b1f      	cmp	r3, #31
 8108f92:	eba2 0203 	sub.w	r2, r2, r3
 8108f96:	f04f 0101 	mov.w	r1, #1
 8108f9a:	f300 80b6 	bgt.w	810910a <_strtod_l+0x862>
 8108f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8108fa2:	9311      	str	r3, [sp, #68]	; 0x44
 8108fa4:	2300      	movs	r3, #0
 8108fa6:	930c      	str	r3, [sp, #48]	; 0x30
 8108fa8:	eb09 0802 	add.w	r8, r9, r2
 8108fac:	9b04      	ldr	r3, [sp, #16]
 8108fae:	45c1      	cmp	r9, r8
 8108fb0:	4417      	add	r7, r2
 8108fb2:	441f      	add	r7, r3
 8108fb4:	464b      	mov	r3, r9
 8108fb6:	bfa8      	it	ge
 8108fb8:	4643      	movge	r3, r8
 8108fba:	42bb      	cmp	r3, r7
 8108fbc:	bfa8      	it	ge
 8108fbe:	463b      	movge	r3, r7
 8108fc0:	2b00      	cmp	r3, #0
 8108fc2:	bfc2      	ittt	gt
 8108fc4:	eba8 0803 	subgt.w	r8, r8, r3
 8108fc8:	1aff      	subgt	r7, r7, r3
 8108fca:	eba9 0903 	subgt.w	r9, r9, r3
 8108fce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8108fd0:	2b00      	cmp	r3, #0
 8108fd2:	dd17      	ble.n	8109004 <_strtod_l+0x75c>
 8108fd4:	4631      	mov	r1, r6
 8108fd6:	461a      	mov	r2, r3
 8108fd8:	4620      	mov	r0, r4
 8108fda:	f002 f9f5 	bl	810b3c8 <__pow5mult>
 8108fde:	4606      	mov	r6, r0
 8108fe0:	2800      	cmp	r0, #0
 8108fe2:	f43f aead 	beq.w	8108d40 <_strtod_l+0x498>
 8108fe6:	4601      	mov	r1, r0
 8108fe8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8108fea:	4620      	mov	r0, r4
 8108fec:	f002 f946 	bl	810b27c <__multiply>
 8108ff0:	900f      	str	r0, [sp, #60]	; 0x3c
 8108ff2:	2800      	cmp	r0, #0
 8108ff4:	f43f aea4 	beq.w	8108d40 <_strtod_l+0x498>
 8108ff8:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108ffa:	4620      	mov	r0, r4
 8108ffc:	f002 f822 	bl	810b044 <_Bfree>
 8109000:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8109002:	931e      	str	r3, [sp, #120]	; 0x78
 8109004:	f1b8 0f00 	cmp.w	r8, #0
 8109008:	f300 8091 	bgt.w	810912e <_strtod_l+0x886>
 810900c:	9b08      	ldr	r3, [sp, #32]
 810900e:	2b00      	cmp	r3, #0
 8109010:	dd08      	ble.n	8109024 <_strtod_l+0x77c>
 8109012:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8109014:	9907      	ldr	r1, [sp, #28]
 8109016:	4620      	mov	r0, r4
 8109018:	f002 f9d6 	bl	810b3c8 <__pow5mult>
 810901c:	9007      	str	r0, [sp, #28]
 810901e:	2800      	cmp	r0, #0
 8109020:	f43f ae8e 	beq.w	8108d40 <_strtod_l+0x498>
 8109024:	2f00      	cmp	r7, #0
 8109026:	dd08      	ble.n	810903a <_strtod_l+0x792>
 8109028:	9907      	ldr	r1, [sp, #28]
 810902a:	463a      	mov	r2, r7
 810902c:	4620      	mov	r0, r4
 810902e:	f002 fa25 	bl	810b47c <__lshift>
 8109032:	9007      	str	r0, [sp, #28]
 8109034:	2800      	cmp	r0, #0
 8109036:	f43f ae83 	beq.w	8108d40 <_strtod_l+0x498>
 810903a:	f1b9 0f00 	cmp.w	r9, #0
 810903e:	dd08      	ble.n	8109052 <_strtod_l+0x7aa>
 8109040:	4631      	mov	r1, r6
 8109042:	464a      	mov	r2, r9
 8109044:	4620      	mov	r0, r4
 8109046:	f002 fa19 	bl	810b47c <__lshift>
 810904a:	4606      	mov	r6, r0
 810904c:	2800      	cmp	r0, #0
 810904e:	f43f ae77 	beq.w	8108d40 <_strtod_l+0x498>
 8109052:	9a07      	ldr	r2, [sp, #28]
 8109054:	991e      	ldr	r1, [sp, #120]	; 0x78
 8109056:	4620      	mov	r0, r4
 8109058:	f002 fa98 	bl	810b58c <__mdiff>
 810905c:	4605      	mov	r5, r0
 810905e:	2800      	cmp	r0, #0
 8109060:	f43f ae6e 	beq.w	8108d40 <_strtod_l+0x498>
 8109064:	68c3      	ldr	r3, [r0, #12]
 8109066:	930f      	str	r3, [sp, #60]	; 0x3c
 8109068:	2300      	movs	r3, #0
 810906a:	60c3      	str	r3, [r0, #12]
 810906c:	4631      	mov	r1, r6
 810906e:	f002 fa71 	bl	810b554 <__mcmp>
 8109072:	2800      	cmp	r0, #0
 8109074:	da65      	bge.n	8109142 <_strtod_l+0x89a>
 8109076:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8109078:	ea53 030a 	orrs.w	r3, r3, sl
 810907c:	f040 8087 	bne.w	810918e <_strtod_l+0x8e6>
 8109080:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109084:	2b00      	cmp	r3, #0
 8109086:	f040 8082 	bne.w	810918e <_strtod_l+0x8e6>
 810908a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 810908e:	0d1b      	lsrs	r3, r3, #20
 8109090:	051b      	lsls	r3, r3, #20
 8109092:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8109096:	d97a      	bls.n	810918e <_strtod_l+0x8e6>
 8109098:	696b      	ldr	r3, [r5, #20]
 810909a:	b913      	cbnz	r3, 81090a2 <_strtod_l+0x7fa>
 810909c:	692b      	ldr	r3, [r5, #16]
 810909e:	2b01      	cmp	r3, #1
 81090a0:	dd75      	ble.n	810918e <_strtod_l+0x8e6>
 81090a2:	4629      	mov	r1, r5
 81090a4:	2201      	movs	r2, #1
 81090a6:	4620      	mov	r0, r4
 81090a8:	f002 f9e8 	bl	810b47c <__lshift>
 81090ac:	4631      	mov	r1, r6
 81090ae:	4605      	mov	r5, r0
 81090b0:	f002 fa50 	bl	810b554 <__mcmp>
 81090b4:	2800      	cmp	r0, #0
 81090b6:	dd6a      	ble.n	810918e <_strtod_l+0x8e6>
 81090b8:	9904      	ldr	r1, [sp, #16]
 81090ba:	4a55      	ldr	r2, [pc, #340]	; (8109210 <_strtod_l+0x968>)
 81090bc:	465b      	mov	r3, fp
 81090be:	2900      	cmp	r1, #0
 81090c0:	f000 8085 	beq.w	81091ce <_strtod_l+0x926>
 81090c4:	ea02 010b 	and.w	r1, r2, fp
 81090c8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 81090cc:	dc7f      	bgt.n	81091ce <_strtod_l+0x926>
 81090ce:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 81090d2:	f77f aeaa 	ble.w	8108e2a <_strtod_l+0x582>
 81090d6:	4a4f      	ldr	r2, [pc, #316]	; (8109214 <_strtod_l+0x96c>)
 81090d8:	2300      	movs	r3, #0
 81090da:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 81090de:	4650      	mov	r0, sl
 81090e0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 81090e4:	4659      	mov	r1, fp
 81090e6:	f7f7 fb0f 	bl	8100708 <__aeabi_dmul>
 81090ea:	460b      	mov	r3, r1
 81090ec:	4303      	orrs	r3, r0
 81090ee:	bf08      	it	eq
 81090f0:	2322      	moveq	r3, #34	; 0x22
 81090f2:	4682      	mov	sl, r0
 81090f4:	468b      	mov	fp, r1
 81090f6:	bf08      	it	eq
 81090f8:	6023      	streq	r3, [r4, #0]
 81090fa:	e62b      	b.n	8108d54 <_strtod_l+0x4ac>
 81090fc:	f04f 32ff 	mov.w	r2, #4294967295
 8109100:	fa02 f303 	lsl.w	r3, r2, r3
 8109104:	ea03 0a0a 	and.w	sl, r3, sl
 8109108:	e6de      	b.n	8108ec8 <_strtod_l+0x620>
 810910a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 810910e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8109112:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8109116:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 810911a:	fa01 f308 	lsl.w	r3, r1, r8
 810911e:	930c      	str	r3, [sp, #48]	; 0x30
 8109120:	9111      	str	r1, [sp, #68]	; 0x44
 8109122:	e741      	b.n	8108fa8 <_strtod_l+0x700>
 8109124:	2300      	movs	r3, #0
 8109126:	930c      	str	r3, [sp, #48]	; 0x30
 8109128:	2301      	movs	r3, #1
 810912a:	9311      	str	r3, [sp, #68]	; 0x44
 810912c:	e73c      	b.n	8108fa8 <_strtod_l+0x700>
 810912e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8109130:	4642      	mov	r2, r8
 8109132:	4620      	mov	r0, r4
 8109134:	f002 f9a2 	bl	810b47c <__lshift>
 8109138:	901e      	str	r0, [sp, #120]	; 0x78
 810913a:	2800      	cmp	r0, #0
 810913c:	f47f af66 	bne.w	810900c <_strtod_l+0x764>
 8109140:	e5fe      	b.n	8108d40 <_strtod_l+0x498>
 8109142:	465f      	mov	r7, fp
 8109144:	d16e      	bne.n	8109224 <_strtod_l+0x97c>
 8109146:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8109148:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810914c:	b342      	cbz	r2, 81091a0 <_strtod_l+0x8f8>
 810914e:	4a32      	ldr	r2, [pc, #200]	; (8109218 <_strtod_l+0x970>)
 8109150:	4293      	cmp	r3, r2
 8109152:	d128      	bne.n	81091a6 <_strtod_l+0x8fe>
 8109154:	9b04      	ldr	r3, [sp, #16]
 8109156:	4650      	mov	r0, sl
 8109158:	b1eb      	cbz	r3, 8109196 <_strtod_l+0x8ee>
 810915a:	4a2d      	ldr	r2, [pc, #180]	; (8109210 <_strtod_l+0x968>)
 810915c:	403a      	ands	r2, r7
 810915e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8109162:	f04f 31ff 	mov.w	r1, #4294967295
 8109166:	d819      	bhi.n	810919c <_strtod_l+0x8f4>
 8109168:	0d12      	lsrs	r2, r2, #20
 810916a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 810916e:	fa01 f303 	lsl.w	r3, r1, r3
 8109172:	4298      	cmp	r0, r3
 8109174:	d117      	bne.n	81091a6 <_strtod_l+0x8fe>
 8109176:	4b29      	ldr	r3, [pc, #164]	; (810921c <_strtod_l+0x974>)
 8109178:	429f      	cmp	r7, r3
 810917a:	d102      	bne.n	8109182 <_strtod_l+0x8da>
 810917c:	3001      	adds	r0, #1
 810917e:	f43f addf 	beq.w	8108d40 <_strtod_l+0x498>
 8109182:	4b23      	ldr	r3, [pc, #140]	; (8109210 <_strtod_l+0x968>)
 8109184:	403b      	ands	r3, r7
 8109186:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 810918a:	f04f 0a00 	mov.w	sl, #0
 810918e:	9b04      	ldr	r3, [sp, #16]
 8109190:	2b00      	cmp	r3, #0
 8109192:	d1a0      	bne.n	81090d6 <_strtod_l+0x82e>
 8109194:	e5de      	b.n	8108d54 <_strtod_l+0x4ac>
 8109196:	f04f 33ff 	mov.w	r3, #4294967295
 810919a:	e7ea      	b.n	8109172 <_strtod_l+0x8ca>
 810919c:	460b      	mov	r3, r1
 810919e:	e7e8      	b.n	8109172 <_strtod_l+0x8ca>
 81091a0:	ea53 030a 	orrs.w	r3, r3, sl
 81091a4:	d088      	beq.n	81090b8 <_strtod_l+0x810>
 81091a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 81091a8:	b1db      	cbz	r3, 81091e2 <_strtod_l+0x93a>
 81091aa:	423b      	tst	r3, r7
 81091ac:	d0ef      	beq.n	810918e <_strtod_l+0x8e6>
 81091ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 81091b0:	9a04      	ldr	r2, [sp, #16]
 81091b2:	4650      	mov	r0, sl
 81091b4:	4659      	mov	r1, fp
 81091b6:	b1c3      	cbz	r3, 81091ea <_strtod_l+0x942>
 81091b8:	f7ff fb5a 	bl	8108870 <sulp>
 81091bc:	4602      	mov	r2, r0
 81091be:	460b      	mov	r3, r1
 81091c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 81091c4:	f7f7 f8ea 	bl	810039c <__adddf3>
 81091c8:	4682      	mov	sl, r0
 81091ca:	468b      	mov	fp, r1
 81091cc:	e7df      	b.n	810918e <_strtod_l+0x8e6>
 81091ce:	4013      	ands	r3, r2
 81091d0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 81091d4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 81091d8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 81091dc:	f04f 3aff 	mov.w	sl, #4294967295
 81091e0:	e7d5      	b.n	810918e <_strtod_l+0x8e6>
 81091e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 81091e4:	ea13 0f0a 	tst.w	r3, sl
 81091e8:	e7e0      	b.n	81091ac <_strtod_l+0x904>
 81091ea:	f7ff fb41 	bl	8108870 <sulp>
 81091ee:	4602      	mov	r2, r0
 81091f0:	460b      	mov	r3, r1
 81091f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 81091f6:	f7f7 f8cf 	bl	8100398 <__aeabi_dsub>
 81091fa:	2200      	movs	r2, #0
 81091fc:	2300      	movs	r3, #0
 81091fe:	4682      	mov	sl, r0
 8109200:	468b      	mov	fp, r1
 8109202:	f7f7 fce9 	bl	8100bd8 <__aeabi_dcmpeq>
 8109206:	2800      	cmp	r0, #0
 8109208:	d0c1      	beq.n	810918e <_strtod_l+0x8e6>
 810920a:	e60e      	b.n	8108e2a <_strtod_l+0x582>
 810920c:	fffffc02 	.word	0xfffffc02
 8109210:	7ff00000 	.word	0x7ff00000
 8109214:	39500000 	.word	0x39500000
 8109218:	000fffff 	.word	0x000fffff
 810921c:	7fefffff 	.word	0x7fefffff
 8109220:	0810e290 	.word	0x0810e290
 8109224:	4631      	mov	r1, r6
 8109226:	4628      	mov	r0, r5
 8109228:	f002 fb10 	bl	810b84c <__ratio>
 810922c:	ec59 8b10 	vmov	r8, r9, d0
 8109230:	ee10 0a10 	vmov	r0, s0
 8109234:	2200      	movs	r2, #0
 8109236:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 810923a:	4649      	mov	r1, r9
 810923c:	f7f7 fce0 	bl	8100c00 <__aeabi_dcmple>
 8109240:	2800      	cmp	r0, #0
 8109242:	d07c      	beq.n	810933e <_strtod_l+0xa96>
 8109244:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8109246:	2b00      	cmp	r3, #0
 8109248:	d04c      	beq.n	81092e4 <_strtod_l+0xa3c>
 810924a:	4b95      	ldr	r3, [pc, #596]	; (81094a0 <_strtod_l+0xbf8>)
 810924c:	2200      	movs	r2, #0
 810924e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8109252:	f8df 924c 	ldr.w	r9, [pc, #588]	; 81094a0 <_strtod_l+0xbf8>
 8109256:	f04f 0800 	mov.w	r8, #0
 810925a:	4b92      	ldr	r3, [pc, #584]	; (81094a4 <_strtod_l+0xbfc>)
 810925c:	403b      	ands	r3, r7
 810925e:	9311      	str	r3, [sp, #68]	; 0x44
 8109260:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8109262:	4b91      	ldr	r3, [pc, #580]	; (81094a8 <_strtod_l+0xc00>)
 8109264:	429a      	cmp	r2, r3
 8109266:	f040 80b2 	bne.w	81093ce <_strtod_l+0xb26>
 810926a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 810926e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8109272:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8109276:	ec4b ab10 	vmov	d0, sl, fp
 810927a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 810927e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8109282:	f002 fa0b 	bl	810b69c <__ulp>
 8109286:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 810928a:	ec53 2b10 	vmov	r2, r3, d0
 810928e:	f7f7 fa3b 	bl	8100708 <__aeabi_dmul>
 8109292:	4652      	mov	r2, sl
 8109294:	465b      	mov	r3, fp
 8109296:	f7f7 f881 	bl	810039c <__adddf3>
 810929a:	460b      	mov	r3, r1
 810929c:	4981      	ldr	r1, [pc, #516]	; (81094a4 <_strtod_l+0xbfc>)
 810929e:	4a83      	ldr	r2, [pc, #524]	; (81094ac <_strtod_l+0xc04>)
 81092a0:	4019      	ands	r1, r3
 81092a2:	4291      	cmp	r1, r2
 81092a4:	4682      	mov	sl, r0
 81092a6:	d95e      	bls.n	8109366 <_strtod_l+0xabe>
 81092a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81092aa:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 81092ae:	4293      	cmp	r3, r2
 81092b0:	d103      	bne.n	81092ba <_strtod_l+0xa12>
 81092b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81092b4:	3301      	adds	r3, #1
 81092b6:	f43f ad43 	beq.w	8108d40 <_strtod_l+0x498>
 81092ba:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 81094b8 <_strtod_l+0xc10>
 81092be:	f04f 3aff 	mov.w	sl, #4294967295
 81092c2:	991e      	ldr	r1, [sp, #120]	; 0x78
 81092c4:	4620      	mov	r0, r4
 81092c6:	f001 febd 	bl	810b044 <_Bfree>
 81092ca:	9907      	ldr	r1, [sp, #28]
 81092cc:	4620      	mov	r0, r4
 81092ce:	f001 feb9 	bl	810b044 <_Bfree>
 81092d2:	4631      	mov	r1, r6
 81092d4:	4620      	mov	r0, r4
 81092d6:	f001 feb5 	bl	810b044 <_Bfree>
 81092da:	4629      	mov	r1, r5
 81092dc:	4620      	mov	r0, r4
 81092de:	f001 feb1 	bl	810b044 <_Bfree>
 81092e2:	e613      	b.n	8108f0c <_strtod_l+0x664>
 81092e4:	f1ba 0f00 	cmp.w	sl, #0
 81092e8:	d11b      	bne.n	8109322 <_strtod_l+0xa7a>
 81092ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 81092ee:	b9f3      	cbnz	r3, 810932e <_strtod_l+0xa86>
 81092f0:	4b6b      	ldr	r3, [pc, #428]	; (81094a0 <_strtod_l+0xbf8>)
 81092f2:	2200      	movs	r2, #0
 81092f4:	4640      	mov	r0, r8
 81092f6:	4649      	mov	r1, r9
 81092f8:	f7f7 fc78 	bl	8100bec <__aeabi_dcmplt>
 81092fc:	b9d0      	cbnz	r0, 8109334 <_strtod_l+0xa8c>
 81092fe:	4640      	mov	r0, r8
 8109300:	4649      	mov	r1, r9
 8109302:	4b6b      	ldr	r3, [pc, #428]	; (81094b0 <_strtod_l+0xc08>)
 8109304:	2200      	movs	r2, #0
 8109306:	f7f7 f9ff 	bl	8100708 <__aeabi_dmul>
 810930a:	4680      	mov	r8, r0
 810930c:	4689      	mov	r9, r1
 810930e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8109312:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8109316:	931b      	str	r3, [sp, #108]	; 0x6c
 8109318:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 810931c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8109320:	e79b      	b.n	810925a <_strtod_l+0x9b2>
 8109322:	f1ba 0f01 	cmp.w	sl, #1
 8109326:	d102      	bne.n	810932e <_strtod_l+0xa86>
 8109328:	2f00      	cmp	r7, #0
 810932a:	f43f ad7e 	beq.w	8108e2a <_strtod_l+0x582>
 810932e:	4b61      	ldr	r3, [pc, #388]	; (81094b4 <_strtod_l+0xc0c>)
 8109330:	2200      	movs	r2, #0
 8109332:	e78c      	b.n	810924e <_strtod_l+0x9a6>
 8109334:	f8df 9178 	ldr.w	r9, [pc, #376]	; 81094b0 <_strtod_l+0xc08>
 8109338:	f04f 0800 	mov.w	r8, #0
 810933c:	e7e7      	b.n	810930e <_strtod_l+0xa66>
 810933e:	4b5c      	ldr	r3, [pc, #368]	; (81094b0 <_strtod_l+0xc08>)
 8109340:	4640      	mov	r0, r8
 8109342:	4649      	mov	r1, r9
 8109344:	2200      	movs	r2, #0
 8109346:	f7f7 f9df 	bl	8100708 <__aeabi_dmul>
 810934a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 810934c:	4680      	mov	r8, r0
 810934e:	4689      	mov	r9, r1
 8109350:	b933      	cbnz	r3, 8109360 <_strtod_l+0xab8>
 8109352:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109356:	9012      	str	r0, [sp, #72]	; 0x48
 8109358:	9313      	str	r3, [sp, #76]	; 0x4c
 810935a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 810935e:	e7dd      	b.n	810931c <_strtod_l+0xa74>
 8109360:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8109364:	e7f9      	b.n	810935a <_strtod_l+0xab2>
 8109366:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 810936a:	9b04      	ldr	r3, [sp, #16]
 810936c:	2b00      	cmp	r3, #0
 810936e:	d1a8      	bne.n	81092c2 <_strtod_l+0xa1a>
 8109370:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8109374:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8109376:	0d1b      	lsrs	r3, r3, #20
 8109378:	051b      	lsls	r3, r3, #20
 810937a:	429a      	cmp	r2, r3
 810937c:	d1a1      	bne.n	81092c2 <_strtod_l+0xa1a>
 810937e:	4640      	mov	r0, r8
 8109380:	4649      	mov	r1, r9
 8109382:	f7f7 fe7b 	bl	810107c <__aeabi_d2lz>
 8109386:	f7f7 f991 	bl	81006ac <__aeabi_l2d>
 810938a:	4602      	mov	r2, r0
 810938c:	460b      	mov	r3, r1
 810938e:	4640      	mov	r0, r8
 8109390:	4649      	mov	r1, r9
 8109392:	f7f7 f801 	bl	8100398 <__aeabi_dsub>
 8109396:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8109398:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810939c:	ea43 030a 	orr.w	r3, r3, sl
 81093a0:	4313      	orrs	r3, r2
 81093a2:	4680      	mov	r8, r0
 81093a4:	4689      	mov	r9, r1
 81093a6:	d053      	beq.n	8109450 <_strtod_l+0xba8>
 81093a8:	a335      	add	r3, pc, #212	; (adr r3, 8109480 <_strtod_l+0xbd8>)
 81093aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81093ae:	f7f7 fc1d 	bl	8100bec <__aeabi_dcmplt>
 81093b2:	2800      	cmp	r0, #0
 81093b4:	f47f acce 	bne.w	8108d54 <_strtod_l+0x4ac>
 81093b8:	a333      	add	r3, pc, #204	; (adr r3, 8109488 <_strtod_l+0xbe0>)
 81093ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 81093be:	4640      	mov	r0, r8
 81093c0:	4649      	mov	r1, r9
 81093c2:	f7f7 fc31 	bl	8100c28 <__aeabi_dcmpgt>
 81093c6:	2800      	cmp	r0, #0
 81093c8:	f43f af7b 	beq.w	81092c2 <_strtod_l+0xa1a>
 81093cc:	e4c2      	b.n	8108d54 <_strtod_l+0x4ac>
 81093ce:	9b04      	ldr	r3, [sp, #16]
 81093d0:	b333      	cbz	r3, 8109420 <_strtod_l+0xb78>
 81093d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 81093d4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 81093d8:	d822      	bhi.n	8109420 <_strtod_l+0xb78>
 81093da:	a32d      	add	r3, pc, #180	; (adr r3, 8109490 <_strtod_l+0xbe8>)
 81093dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81093e0:	4640      	mov	r0, r8
 81093e2:	4649      	mov	r1, r9
 81093e4:	f7f7 fc0c 	bl	8100c00 <__aeabi_dcmple>
 81093e8:	b1a0      	cbz	r0, 8109414 <_strtod_l+0xb6c>
 81093ea:	4649      	mov	r1, r9
 81093ec:	4640      	mov	r0, r8
 81093ee:	f7f7 fc63 	bl	8100cb8 <__aeabi_d2uiz>
 81093f2:	2801      	cmp	r0, #1
 81093f4:	bf38      	it	cc
 81093f6:	2001      	movcc	r0, #1
 81093f8:	f7f7 f90c 	bl	8100614 <__aeabi_ui2d>
 81093fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 81093fe:	4680      	mov	r8, r0
 8109400:	4689      	mov	r9, r1
 8109402:	bb13      	cbnz	r3, 810944a <_strtod_l+0xba2>
 8109404:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109408:	9014      	str	r0, [sp, #80]	; 0x50
 810940a:	9315      	str	r3, [sp, #84]	; 0x54
 810940c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8109410:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8109414:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109416:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8109418:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 810941c:	1a9b      	subs	r3, r3, r2
 810941e:	930d      	str	r3, [sp, #52]	; 0x34
 8109420:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8109424:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8109428:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 810942c:	f002 f936 	bl	810b69c <__ulp>
 8109430:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8109434:	ec53 2b10 	vmov	r2, r3, d0
 8109438:	f7f7 f966 	bl	8100708 <__aeabi_dmul>
 810943c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8109440:	f7f6 ffac 	bl	810039c <__adddf3>
 8109444:	4682      	mov	sl, r0
 8109446:	468b      	mov	fp, r1
 8109448:	e78f      	b.n	810936a <_strtod_l+0xac2>
 810944a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 810944e:	e7dd      	b.n	810940c <_strtod_l+0xb64>
 8109450:	a311      	add	r3, pc, #68	; (adr r3, 8109498 <_strtod_l+0xbf0>)
 8109452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109456:	f7f7 fbc9 	bl	8100bec <__aeabi_dcmplt>
 810945a:	e7b4      	b.n	81093c6 <_strtod_l+0xb1e>
 810945c:	2300      	movs	r3, #0
 810945e:	930e      	str	r3, [sp, #56]	; 0x38
 8109460:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8109462:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8109464:	6013      	str	r3, [r2, #0]
 8109466:	f7ff ba65 	b.w	8108934 <_strtod_l+0x8c>
 810946a:	2b65      	cmp	r3, #101	; 0x65
 810946c:	f43f ab5d 	beq.w	8108b2a <_strtod_l+0x282>
 8109470:	2b45      	cmp	r3, #69	; 0x45
 8109472:	f43f ab5a 	beq.w	8108b2a <_strtod_l+0x282>
 8109476:	2201      	movs	r2, #1
 8109478:	f7ff bb92 	b.w	8108ba0 <_strtod_l+0x2f8>
 810947c:	f3af 8000 	nop.w
 8109480:	94a03595 	.word	0x94a03595
 8109484:	3fdfffff 	.word	0x3fdfffff
 8109488:	35afe535 	.word	0x35afe535
 810948c:	3fe00000 	.word	0x3fe00000
 8109490:	ffc00000 	.word	0xffc00000
 8109494:	41dfffff 	.word	0x41dfffff
 8109498:	94a03595 	.word	0x94a03595
 810949c:	3fcfffff 	.word	0x3fcfffff
 81094a0:	3ff00000 	.word	0x3ff00000
 81094a4:	7ff00000 	.word	0x7ff00000
 81094a8:	7fe00000 	.word	0x7fe00000
 81094ac:	7c9fffff 	.word	0x7c9fffff
 81094b0:	3fe00000 	.word	0x3fe00000
 81094b4:	bff00000 	.word	0xbff00000
 81094b8:	7fefffff 	.word	0x7fefffff

081094bc <_strtod_r>:
 81094bc:	4b01      	ldr	r3, [pc, #4]	; (81094c4 <_strtod_r+0x8>)
 81094be:	f7ff b9f3 	b.w	81088a8 <_strtod_l>
 81094c2:	bf00      	nop
 81094c4:	100000c8 	.word	0x100000c8

081094c8 <_strtol_l.isra.0>:
 81094c8:	2b01      	cmp	r3, #1
 81094ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81094ce:	d001      	beq.n	81094d4 <_strtol_l.isra.0+0xc>
 81094d0:	2b24      	cmp	r3, #36	; 0x24
 81094d2:	d906      	bls.n	81094e2 <_strtol_l.isra.0+0x1a>
 81094d4:	f7fe f8e4 	bl	81076a0 <__errno>
 81094d8:	2316      	movs	r3, #22
 81094da:	6003      	str	r3, [r0, #0]
 81094dc:	2000      	movs	r0, #0
 81094de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81094e2:	4f3a      	ldr	r7, [pc, #232]	; (81095cc <_strtol_l.isra.0+0x104>)
 81094e4:	468e      	mov	lr, r1
 81094e6:	4676      	mov	r6, lr
 81094e8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 81094ec:	5de5      	ldrb	r5, [r4, r7]
 81094ee:	f015 0508 	ands.w	r5, r5, #8
 81094f2:	d1f8      	bne.n	81094e6 <_strtol_l.isra.0+0x1e>
 81094f4:	2c2d      	cmp	r4, #45	; 0x2d
 81094f6:	d134      	bne.n	8109562 <_strtol_l.isra.0+0x9a>
 81094f8:	f89e 4000 	ldrb.w	r4, [lr]
 81094fc:	f04f 0801 	mov.w	r8, #1
 8109500:	f106 0e02 	add.w	lr, r6, #2
 8109504:	2b00      	cmp	r3, #0
 8109506:	d05c      	beq.n	81095c2 <_strtol_l.isra.0+0xfa>
 8109508:	2b10      	cmp	r3, #16
 810950a:	d10c      	bne.n	8109526 <_strtol_l.isra.0+0x5e>
 810950c:	2c30      	cmp	r4, #48	; 0x30
 810950e:	d10a      	bne.n	8109526 <_strtol_l.isra.0+0x5e>
 8109510:	f89e 4000 	ldrb.w	r4, [lr]
 8109514:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8109518:	2c58      	cmp	r4, #88	; 0x58
 810951a:	d14d      	bne.n	81095b8 <_strtol_l.isra.0+0xf0>
 810951c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8109520:	2310      	movs	r3, #16
 8109522:	f10e 0e02 	add.w	lr, lr, #2
 8109526:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 810952a:	f10c 3cff 	add.w	ip, ip, #4294967295
 810952e:	2600      	movs	r6, #0
 8109530:	fbbc f9f3 	udiv	r9, ip, r3
 8109534:	4635      	mov	r5, r6
 8109536:	fb03 ca19 	mls	sl, r3, r9, ip
 810953a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 810953e:	2f09      	cmp	r7, #9
 8109540:	d818      	bhi.n	8109574 <_strtol_l.isra.0+0xac>
 8109542:	463c      	mov	r4, r7
 8109544:	42a3      	cmp	r3, r4
 8109546:	dd24      	ble.n	8109592 <_strtol_l.isra.0+0xca>
 8109548:	2e00      	cmp	r6, #0
 810954a:	db1f      	blt.n	810958c <_strtol_l.isra.0+0xc4>
 810954c:	45a9      	cmp	r9, r5
 810954e:	d31d      	bcc.n	810958c <_strtol_l.isra.0+0xc4>
 8109550:	d101      	bne.n	8109556 <_strtol_l.isra.0+0x8e>
 8109552:	45a2      	cmp	sl, r4
 8109554:	db1a      	blt.n	810958c <_strtol_l.isra.0+0xc4>
 8109556:	fb05 4503 	mla	r5, r5, r3, r4
 810955a:	2601      	movs	r6, #1
 810955c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8109560:	e7eb      	b.n	810953a <_strtol_l.isra.0+0x72>
 8109562:	2c2b      	cmp	r4, #43	; 0x2b
 8109564:	bf08      	it	eq
 8109566:	f89e 4000 	ldrbeq.w	r4, [lr]
 810956a:	46a8      	mov	r8, r5
 810956c:	bf08      	it	eq
 810956e:	f106 0e02 	addeq.w	lr, r6, #2
 8109572:	e7c7      	b.n	8109504 <_strtol_l.isra.0+0x3c>
 8109574:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8109578:	2f19      	cmp	r7, #25
 810957a:	d801      	bhi.n	8109580 <_strtol_l.isra.0+0xb8>
 810957c:	3c37      	subs	r4, #55	; 0x37
 810957e:	e7e1      	b.n	8109544 <_strtol_l.isra.0+0x7c>
 8109580:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8109584:	2f19      	cmp	r7, #25
 8109586:	d804      	bhi.n	8109592 <_strtol_l.isra.0+0xca>
 8109588:	3c57      	subs	r4, #87	; 0x57
 810958a:	e7db      	b.n	8109544 <_strtol_l.isra.0+0x7c>
 810958c:	f04f 36ff 	mov.w	r6, #4294967295
 8109590:	e7e4      	b.n	810955c <_strtol_l.isra.0+0x94>
 8109592:	2e00      	cmp	r6, #0
 8109594:	da05      	bge.n	81095a2 <_strtol_l.isra.0+0xda>
 8109596:	2322      	movs	r3, #34	; 0x22
 8109598:	6003      	str	r3, [r0, #0]
 810959a:	4665      	mov	r5, ip
 810959c:	b942      	cbnz	r2, 81095b0 <_strtol_l.isra.0+0xe8>
 810959e:	4628      	mov	r0, r5
 81095a0:	e79d      	b.n	81094de <_strtol_l.isra.0+0x16>
 81095a2:	f1b8 0f00 	cmp.w	r8, #0
 81095a6:	d000      	beq.n	81095aa <_strtol_l.isra.0+0xe2>
 81095a8:	426d      	negs	r5, r5
 81095aa:	2a00      	cmp	r2, #0
 81095ac:	d0f7      	beq.n	810959e <_strtol_l.isra.0+0xd6>
 81095ae:	b10e      	cbz	r6, 81095b4 <_strtol_l.isra.0+0xec>
 81095b0:	f10e 31ff 	add.w	r1, lr, #4294967295
 81095b4:	6011      	str	r1, [r2, #0]
 81095b6:	e7f2      	b.n	810959e <_strtol_l.isra.0+0xd6>
 81095b8:	2430      	movs	r4, #48	; 0x30
 81095ba:	2b00      	cmp	r3, #0
 81095bc:	d1b3      	bne.n	8109526 <_strtol_l.isra.0+0x5e>
 81095be:	2308      	movs	r3, #8
 81095c0:	e7b1      	b.n	8109526 <_strtol_l.isra.0+0x5e>
 81095c2:	2c30      	cmp	r4, #48	; 0x30
 81095c4:	d0a4      	beq.n	8109510 <_strtol_l.isra.0+0x48>
 81095c6:	230a      	movs	r3, #10
 81095c8:	e7ad      	b.n	8109526 <_strtol_l.isra.0+0x5e>
 81095ca:	bf00      	nop
 81095cc:	0810e2b9 	.word	0x0810e2b9

081095d0 <_strtol_r>:
 81095d0:	f7ff bf7a 	b.w	81094c8 <_strtol_l.isra.0>

081095d4 <__swbuf_r>:
 81095d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81095d6:	460e      	mov	r6, r1
 81095d8:	4614      	mov	r4, r2
 81095da:	4605      	mov	r5, r0
 81095dc:	b118      	cbz	r0, 81095e6 <__swbuf_r+0x12>
 81095de:	6983      	ldr	r3, [r0, #24]
 81095e0:	b90b      	cbnz	r3, 81095e6 <__swbuf_r+0x12>
 81095e2:	f001 f84b 	bl	810a67c <__sinit>
 81095e6:	4b21      	ldr	r3, [pc, #132]	; (810966c <__swbuf_r+0x98>)
 81095e8:	429c      	cmp	r4, r3
 81095ea:	d12b      	bne.n	8109644 <__swbuf_r+0x70>
 81095ec:	686c      	ldr	r4, [r5, #4]
 81095ee:	69a3      	ldr	r3, [r4, #24]
 81095f0:	60a3      	str	r3, [r4, #8]
 81095f2:	89a3      	ldrh	r3, [r4, #12]
 81095f4:	071a      	lsls	r2, r3, #28
 81095f6:	d52f      	bpl.n	8109658 <__swbuf_r+0x84>
 81095f8:	6923      	ldr	r3, [r4, #16]
 81095fa:	b36b      	cbz	r3, 8109658 <__swbuf_r+0x84>
 81095fc:	6923      	ldr	r3, [r4, #16]
 81095fe:	6820      	ldr	r0, [r4, #0]
 8109600:	1ac0      	subs	r0, r0, r3
 8109602:	6963      	ldr	r3, [r4, #20]
 8109604:	b2f6      	uxtb	r6, r6
 8109606:	4283      	cmp	r3, r0
 8109608:	4637      	mov	r7, r6
 810960a:	dc04      	bgt.n	8109616 <__swbuf_r+0x42>
 810960c:	4621      	mov	r1, r4
 810960e:	4628      	mov	r0, r5
 8109610:	f000 ffa0 	bl	810a554 <_fflush_r>
 8109614:	bb30      	cbnz	r0, 8109664 <__swbuf_r+0x90>
 8109616:	68a3      	ldr	r3, [r4, #8]
 8109618:	3b01      	subs	r3, #1
 810961a:	60a3      	str	r3, [r4, #8]
 810961c:	6823      	ldr	r3, [r4, #0]
 810961e:	1c5a      	adds	r2, r3, #1
 8109620:	6022      	str	r2, [r4, #0]
 8109622:	701e      	strb	r6, [r3, #0]
 8109624:	6963      	ldr	r3, [r4, #20]
 8109626:	3001      	adds	r0, #1
 8109628:	4283      	cmp	r3, r0
 810962a:	d004      	beq.n	8109636 <__swbuf_r+0x62>
 810962c:	89a3      	ldrh	r3, [r4, #12]
 810962e:	07db      	lsls	r3, r3, #31
 8109630:	d506      	bpl.n	8109640 <__swbuf_r+0x6c>
 8109632:	2e0a      	cmp	r6, #10
 8109634:	d104      	bne.n	8109640 <__swbuf_r+0x6c>
 8109636:	4621      	mov	r1, r4
 8109638:	4628      	mov	r0, r5
 810963a:	f000 ff8b 	bl	810a554 <_fflush_r>
 810963e:	b988      	cbnz	r0, 8109664 <__swbuf_r+0x90>
 8109640:	4638      	mov	r0, r7
 8109642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8109644:	4b0a      	ldr	r3, [pc, #40]	; (8109670 <__swbuf_r+0x9c>)
 8109646:	429c      	cmp	r4, r3
 8109648:	d101      	bne.n	810964e <__swbuf_r+0x7a>
 810964a:	68ac      	ldr	r4, [r5, #8]
 810964c:	e7cf      	b.n	81095ee <__swbuf_r+0x1a>
 810964e:	4b09      	ldr	r3, [pc, #36]	; (8109674 <__swbuf_r+0xa0>)
 8109650:	429c      	cmp	r4, r3
 8109652:	bf08      	it	eq
 8109654:	68ec      	ldreq	r4, [r5, #12]
 8109656:	e7ca      	b.n	81095ee <__swbuf_r+0x1a>
 8109658:	4621      	mov	r1, r4
 810965a:	4628      	mov	r0, r5
 810965c:	f000 f80c 	bl	8109678 <__swsetup_r>
 8109660:	2800      	cmp	r0, #0
 8109662:	d0cb      	beq.n	81095fc <__swbuf_r+0x28>
 8109664:	f04f 37ff 	mov.w	r7, #4294967295
 8109668:	e7ea      	b.n	8109640 <__swbuf_r+0x6c>
 810966a:	bf00      	nop
 810966c:	0810e470 	.word	0x0810e470
 8109670:	0810e490 	.word	0x0810e490
 8109674:	0810e450 	.word	0x0810e450

08109678 <__swsetup_r>:
 8109678:	4b32      	ldr	r3, [pc, #200]	; (8109744 <__swsetup_r+0xcc>)
 810967a:	b570      	push	{r4, r5, r6, lr}
 810967c:	681d      	ldr	r5, [r3, #0]
 810967e:	4606      	mov	r6, r0
 8109680:	460c      	mov	r4, r1
 8109682:	b125      	cbz	r5, 810968e <__swsetup_r+0x16>
 8109684:	69ab      	ldr	r3, [r5, #24]
 8109686:	b913      	cbnz	r3, 810968e <__swsetup_r+0x16>
 8109688:	4628      	mov	r0, r5
 810968a:	f000 fff7 	bl	810a67c <__sinit>
 810968e:	4b2e      	ldr	r3, [pc, #184]	; (8109748 <__swsetup_r+0xd0>)
 8109690:	429c      	cmp	r4, r3
 8109692:	d10f      	bne.n	81096b4 <__swsetup_r+0x3c>
 8109694:	686c      	ldr	r4, [r5, #4]
 8109696:	89a3      	ldrh	r3, [r4, #12]
 8109698:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810969c:	0719      	lsls	r1, r3, #28
 810969e:	d42c      	bmi.n	81096fa <__swsetup_r+0x82>
 81096a0:	06dd      	lsls	r5, r3, #27
 81096a2:	d411      	bmi.n	81096c8 <__swsetup_r+0x50>
 81096a4:	2309      	movs	r3, #9
 81096a6:	6033      	str	r3, [r6, #0]
 81096a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 81096ac:	81a3      	strh	r3, [r4, #12]
 81096ae:	f04f 30ff 	mov.w	r0, #4294967295
 81096b2:	e03e      	b.n	8109732 <__swsetup_r+0xba>
 81096b4:	4b25      	ldr	r3, [pc, #148]	; (810974c <__swsetup_r+0xd4>)
 81096b6:	429c      	cmp	r4, r3
 81096b8:	d101      	bne.n	81096be <__swsetup_r+0x46>
 81096ba:	68ac      	ldr	r4, [r5, #8]
 81096bc:	e7eb      	b.n	8109696 <__swsetup_r+0x1e>
 81096be:	4b24      	ldr	r3, [pc, #144]	; (8109750 <__swsetup_r+0xd8>)
 81096c0:	429c      	cmp	r4, r3
 81096c2:	bf08      	it	eq
 81096c4:	68ec      	ldreq	r4, [r5, #12]
 81096c6:	e7e6      	b.n	8109696 <__swsetup_r+0x1e>
 81096c8:	0758      	lsls	r0, r3, #29
 81096ca:	d512      	bpl.n	81096f2 <__swsetup_r+0x7a>
 81096cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 81096ce:	b141      	cbz	r1, 81096e2 <__swsetup_r+0x6a>
 81096d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 81096d4:	4299      	cmp	r1, r3
 81096d6:	d002      	beq.n	81096de <__swsetup_r+0x66>
 81096d8:	4630      	mov	r0, r6
 81096da:	f7fe f81b 	bl	8107714 <_free_r>
 81096de:	2300      	movs	r3, #0
 81096e0:	6363      	str	r3, [r4, #52]	; 0x34
 81096e2:	89a3      	ldrh	r3, [r4, #12]
 81096e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 81096e8:	81a3      	strh	r3, [r4, #12]
 81096ea:	2300      	movs	r3, #0
 81096ec:	6063      	str	r3, [r4, #4]
 81096ee:	6923      	ldr	r3, [r4, #16]
 81096f0:	6023      	str	r3, [r4, #0]
 81096f2:	89a3      	ldrh	r3, [r4, #12]
 81096f4:	f043 0308 	orr.w	r3, r3, #8
 81096f8:	81a3      	strh	r3, [r4, #12]
 81096fa:	6923      	ldr	r3, [r4, #16]
 81096fc:	b94b      	cbnz	r3, 8109712 <__swsetup_r+0x9a>
 81096fe:	89a3      	ldrh	r3, [r4, #12]
 8109700:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8109704:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8109708:	d003      	beq.n	8109712 <__swsetup_r+0x9a>
 810970a:	4621      	mov	r1, r4
 810970c:	4630      	mov	r0, r6
 810970e:	f001 fbed 	bl	810aeec <__smakebuf_r>
 8109712:	89a0      	ldrh	r0, [r4, #12]
 8109714:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8109718:	f010 0301 	ands.w	r3, r0, #1
 810971c:	d00a      	beq.n	8109734 <__swsetup_r+0xbc>
 810971e:	2300      	movs	r3, #0
 8109720:	60a3      	str	r3, [r4, #8]
 8109722:	6963      	ldr	r3, [r4, #20]
 8109724:	425b      	negs	r3, r3
 8109726:	61a3      	str	r3, [r4, #24]
 8109728:	6923      	ldr	r3, [r4, #16]
 810972a:	b943      	cbnz	r3, 810973e <__swsetup_r+0xc6>
 810972c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8109730:	d1ba      	bne.n	81096a8 <__swsetup_r+0x30>
 8109732:	bd70      	pop	{r4, r5, r6, pc}
 8109734:	0781      	lsls	r1, r0, #30
 8109736:	bf58      	it	pl
 8109738:	6963      	ldrpl	r3, [r4, #20]
 810973a:	60a3      	str	r3, [r4, #8]
 810973c:	e7f4      	b.n	8109728 <__swsetup_r+0xb0>
 810973e:	2000      	movs	r0, #0
 8109740:	e7f7      	b.n	8109732 <__swsetup_r+0xba>
 8109742:	bf00      	nop
 8109744:	10000060 	.word	0x10000060
 8109748:	0810e470 	.word	0x0810e470
 810974c:	0810e490 	.word	0x0810e490
 8109750:	0810e450 	.word	0x0810e450

08109754 <quorem>:
 8109754:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109758:	6903      	ldr	r3, [r0, #16]
 810975a:	690c      	ldr	r4, [r1, #16]
 810975c:	42a3      	cmp	r3, r4
 810975e:	4607      	mov	r7, r0
 8109760:	f2c0 8081 	blt.w	8109866 <quorem+0x112>
 8109764:	3c01      	subs	r4, #1
 8109766:	f101 0814 	add.w	r8, r1, #20
 810976a:	f100 0514 	add.w	r5, r0, #20
 810976e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8109772:	9301      	str	r3, [sp, #4]
 8109774:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8109778:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810977c:	3301      	adds	r3, #1
 810977e:	429a      	cmp	r2, r3
 8109780:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8109784:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8109788:	fbb2 f6f3 	udiv	r6, r2, r3
 810978c:	d331      	bcc.n	81097f2 <quorem+0x9e>
 810978e:	f04f 0e00 	mov.w	lr, #0
 8109792:	4640      	mov	r0, r8
 8109794:	46ac      	mov	ip, r5
 8109796:	46f2      	mov	sl, lr
 8109798:	f850 2b04 	ldr.w	r2, [r0], #4
 810979c:	b293      	uxth	r3, r2
 810979e:	fb06 e303 	mla	r3, r6, r3, lr
 81097a2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 81097a6:	b29b      	uxth	r3, r3
 81097a8:	ebaa 0303 	sub.w	r3, sl, r3
 81097ac:	0c12      	lsrs	r2, r2, #16
 81097ae:	f8dc a000 	ldr.w	sl, [ip]
 81097b2:	fb06 e202 	mla	r2, r6, r2, lr
 81097b6:	fa13 f38a 	uxtah	r3, r3, sl
 81097ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 81097be:	fa1f fa82 	uxth.w	sl, r2
 81097c2:	f8dc 2000 	ldr.w	r2, [ip]
 81097c6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 81097ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 81097ce:	b29b      	uxth	r3, r3
 81097d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 81097d4:	4581      	cmp	r9, r0
 81097d6:	f84c 3b04 	str.w	r3, [ip], #4
 81097da:	ea4f 4a22 	mov.w	sl, r2, asr #16
 81097de:	d2db      	bcs.n	8109798 <quorem+0x44>
 81097e0:	f855 300b 	ldr.w	r3, [r5, fp]
 81097e4:	b92b      	cbnz	r3, 81097f2 <quorem+0x9e>
 81097e6:	9b01      	ldr	r3, [sp, #4]
 81097e8:	3b04      	subs	r3, #4
 81097ea:	429d      	cmp	r5, r3
 81097ec:	461a      	mov	r2, r3
 81097ee:	d32e      	bcc.n	810984e <quorem+0xfa>
 81097f0:	613c      	str	r4, [r7, #16]
 81097f2:	4638      	mov	r0, r7
 81097f4:	f001 feae 	bl	810b554 <__mcmp>
 81097f8:	2800      	cmp	r0, #0
 81097fa:	db24      	blt.n	8109846 <quorem+0xf2>
 81097fc:	3601      	adds	r6, #1
 81097fe:	4628      	mov	r0, r5
 8109800:	f04f 0c00 	mov.w	ip, #0
 8109804:	f858 2b04 	ldr.w	r2, [r8], #4
 8109808:	f8d0 e000 	ldr.w	lr, [r0]
 810980c:	b293      	uxth	r3, r2
 810980e:	ebac 0303 	sub.w	r3, ip, r3
 8109812:	0c12      	lsrs	r2, r2, #16
 8109814:	fa13 f38e 	uxtah	r3, r3, lr
 8109818:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 810981c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8109820:	b29b      	uxth	r3, r3
 8109822:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8109826:	45c1      	cmp	r9, r8
 8109828:	f840 3b04 	str.w	r3, [r0], #4
 810982c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8109830:	d2e8      	bcs.n	8109804 <quorem+0xb0>
 8109832:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8109836:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810983a:	b922      	cbnz	r2, 8109846 <quorem+0xf2>
 810983c:	3b04      	subs	r3, #4
 810983e:	429d      	cmp	r5, r3
 8109840:	461a      	mov	r2, r3
 8109842:	d30a      	bcc.n	810985a <quorem+0x106>
 8109844:	613c      	str	r4, [r7, #16]
 8109846:	4630      	mov	r0, r6
 8109848:	b003      	add	sp, #12
 810984a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810984e:	6812      	ldr	r2, [r2, #0]
 8109850:	3b04      	subs	r3, #4
 8109852:	2a00      	cmp	r2, #0
 8109854:	d1cc      	bne.n	81097f0 <quorem+0x9c>
 8109856:	3c01      	subs	r4, #1
 8109858:	e7c7      	b.n	81097ea <quorem+0x96>
 810985a:	6812      	ldr	r2, [r2, #0]
 810985c:	3b04      	subs	r3, #4
 810985e:	2a00      	cmp	r2, #0
 8109860:	d1f0      	bne.n	8109844 <quorem+0xf0>
 8109862:	3c01      	subs	r4, #1
 8109864:	e7eb      	b.n	810983e <quorem+0xea>
 8109866:	2000      	movs	r0, #0
 8109868:	e7ee      	b.n	8109848 <quorem+0xf4>
 810986a:	0000      	movs	r0, r0
 810986c:	0000      	movs	r0, r0
	...

08109870 <_dtoa_r>:
 8109870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109874:	ed2d 8b02 	vpush	{d8}
 8109878:	ec57 6b10 	vmov	r6, r7, d0
 810987c:	b095      	sub	sp, #84	; 0x54
 810987e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8109880:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8109884:	9105      	str	r1, [sp, #20]
 8109886:	e9cd 6702 	strd	r6, r7, [sp, #8]
 810988a:	4604      	mov	r4, r0
 810988c:	9209      	str	r2, [sp, #36]	; 0x24
 810988e:	930f      	str	r3, [sp, #60]	; 0x3c
 8109890:	b975      	cbnz	r5, 81098b0 <_dtoa_r+0x40>
 8109892:	2010      	movs	r0, #16
 8109894:	f7fd ff2e 	bl	81076f4 <malloc>
 8109898:	4602      	mov	r2, r0
 810989a:	6260      	str	r0, [r4, #36]	; 0x24
 810989c:	b920      	cbnz	r0, 81098a8 <_dtoa_r+0x38>
 810989e:	4bb2      	ldr	r3, [pc, #712]	; (8109b68 <_dtoa_r+0x2f8>)
 81098a0:	21ea      	movs	r1, #234	; 0xea
 81098a2:	48b2      	ldr	r0, [pc, #712]	; (8109b6c <_dtoa_r+0x2fc>)
 81098a4:	f002 fb8c 	bl	810bfc0 <__assert_func>
 81098a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 81098ac:	6005      	str	r5, [r0, #0]
 81098ae:	60c5      	str	r5, [r0, #12]
 81098b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81098b2:	6819      	ldr	r1, [r3, #0]
 81098b4:	b151      	cbz	r1, 81098cc <_dtoa_r+0x5c>
 81098b6:	685a      	ldr	r2, [r3, #4]
 81098b8:	604a      	str	r2, [r1, #4]
 81098ba:	2301      	movs	r3, #1
 81098bc:	4093      	lsls	r3, r2
 81098be:	608b      	str	r3, [r1, #8]
 81098c0:	4620      	mov	r0, r4
 81098c2:	f001 fbbf 	bl	810b044 <_Bfree>
 81098c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81098c8:	2200      	movs	r2, #0
 81098ca:	601a      	str	r2, [r3, #0]
 81098cc:	1e3b      	subs	r3, r7, #0
 81098ce:	bfb9      	ittee	lt
 81098d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 81098d4:	9303      	strlt	r3, [sp, #12]
 81098d6:	2300      	movge	r3, #0
 81098d8:	f8c8 3000 	strge.w	r3, [r8]
 81098dc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 81098e0:	4ba3      	ldr	r3, [pc, #652]	; (8109b70 <_dtoa_r+0x300>)
 81098e2:	bfbc      	itt	lt
 81098e4:	2201      	movlt	r2, #1
 81098e6:	f8c8 2000 	strlt.w	r2, [r8]
 81098ea:	ea33 0309 	bics.w	r3, r3, r9
 81098ee:	d11b      	bne.n	8109928 <_dtoa_r+0xb8>
 81098f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 81098f2:	f242 730f 	movw	r3, #9999	; 0x270f
 81098f6:	6013      	str	r3, [r2, #0]
 81098f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 81098fc:	4333      	orrs	r3, r6
 81098fe:	f000 857a 	beq.w	810a3f6 <_dtoa_r+0xb86>
 8109902:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8109904:	b963      	cbnz	r3, 8109920 <_dtoa_r+0xb0>
 8109906:	4b9b      	ldr	r3, [pc, #620]	; (8109b74 <_dtoa_r+0x304>)
 8109908:	e024      	b.n	8109954 <_dtoa_r+0xe4>
 810990a:	4b9b      	ldr	r3, [pc, #620]	; (8109b78 <_dtoa_r+0x308>)
 810990c:	9300      	str	r3, [sp, #0]
 810990e:	3308      	adds	r3, #8
 8109910:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8109912:	6013      	str	r3, [r2, #0]
 8109914:	9800      	ldr	r0, [sp, #0]
 8109916:	b015      	add	sp, #84	; 0x54
 8109918:	ecbd 8b02 	vpop	{d8}
 810991c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109920:	4b94      	ldr	r3, [pc, #592]	; (8109b74 <_dtoa_r+0x304>)
 8109922:	9300      	str	r3, [sp, #0]
 8109924:	3303      	adds	r3, #3
 8109926:	e7f3      	b.n	8109910 <_dtoa_r+0xa0>
 8109928:	ed9d 7b02 	vldr	d7, [sp, #8]
 810992c:	2200      	movs	r2, #0
 810992e:	ec51 0b17 	vmov	r0, r1, d7
 8109932:	2300      	movs	r3, #0
 8109934:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8109938:	f7f7 f94e 	bl	8100bd8 <__aeabi_dcmpeq>
 810993c:	4680      	mov	r8, r0
 810993e:	b158      	cbz	r0, 8109958 <_dtoa_r+0xe8>
 8109940:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8109942:	2301      	movs	r3, #1
 8109944:	6013      	str	r3, [r2, #0]
 8109946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8109948:	2b00      	cmp	r3, #0
 810994a:	f000 8551 	beq.w	810a3f0 <_dtoa_r+0xb80>
 810994e:	488b      	ldr	r0, [pc, #556]	; (8109b7c <_dtoa_r+0x30c>)
 8109950:	6018      	str	r0, [r3, #0]
 8109952:	1e43      	subs	r3, r0, #1
 8109954:	9300      	str	r3, [sp, #0]
 8109956:	e7dd      	b.n	8109914 <_dtoa_r+0xa4>
 8109958:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 810995c:	aa12      	add	r2, sp, #72	; 0x48
 810995e:	a913      	add	r1, sp, #76	; 0x4c
 8109960:	4620      	mov	r0, r4
 8109962:	f001 ff17 	bl	810b794 <__d2b>
 8109966:	f3c9 550a 	ubfx	r5, r9, #20, #11
 810996a:	4683      	mov	fp, r0
 810996c:	2d00      	cmp	r5, #0
 810996e:	d07c      	beq.n	8109a6a <_dtoa_r+0x1fa>
 8109970:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109972:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8109976:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810997a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 810997e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8109982:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8109986:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 810998a:	4b7d      	ldr	r3, [pc, #500]	; (8109b80 <_dtoa_r+0x310>)
 810998c:	2200      	movs	r2, #0
 810998e:	4630      	mov	r0, r6
 8109990:	4639      	mov	r1, r7
 8109992:	f7f6 fd01 	bl	8100398 <__aeabi_dsub>
 8109996:	a36e      	add	r3, pc, #440	; (adr r3, 8109b50 <_dtoa_r+0x2e0>)
 8109998:	e9d3 2300 	ldrd	r2, r3, [r3]
 810999c:	f7f6 feb4 	bl	8100708 <__aeabi_dmul>
 81099a0:	a36d      	add	r3, pc, #436	; (adr r3, 8109b58 <_dtoa_r+0x2e8>)
 81099a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81099a6:	f7f6 fcf9 	bl	810039c <__adddf3>
 81099aa:	4606      	mov	r6, r0
 81099ac:	4628      	mov	r0, r5
 81099ae:	460f      	mov	r7, r1
 81099b0:	f7f6 fe40 	bl	8100634 <__aeabi_i2d>
 81099b4:	a36a      	add	r3, pc, #424	; (adr r3, 8109b60 <_dtoa_r+0x2f0>)
 81099b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81099ba:	f7f6 fea5 	bl	8100708 <__aeabi_dmul>
 81099be:	4602      	mov	r2, r0
 81099c0:	460b      	mov	r3, r1
 81099c2:	4630      	mov	r0, r6
 81099c4:	4639      	mov	r1, r7
 81099c6:	f7f6 fce9 	bl	810039c <__adddf3>
 81099ca:	4606      	mov	r6, r0
 81099cc:	460f      	mov	r7, r1
 81099ce:	f7f7 f94b 	bl	8100c68 <__aeabi_d2iz>
 81099d2:	2200      	movs	r2, #0
 81099d4:	4682      	mov	sl, r0
 81099d6:	2300      	movs	r3, #0
 81099d8:	4630      	mov	r0, r6
 81099da:	4639      	mov	r1, r7
 81099dc:	f7f7 f906 	bl	8100bec <__aeabi_dcmplt>
 81099e0:	b148      	cbz	r0, 81099f6 <_dtoa_r+0x186>
 81099e2:	4650      	mov	r0, sl
 81099e4:	f7f6 fe26 	bl	8100634 <__aeabi_i2d>
 81099e8:	4632      	mov	r2, r6
 81099ea:	463b      	mov	r3, r7
 81099ec:	f7f7 f8f4 	bl	8100bd8 <__aeabi_dcmpeq>
 81099f0:	b908      	cbnz	r0, 81099f6 <_dtoa_r+0x186>
 81099f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 81099f6:	f1ba 0f16 	cmp.w	sl, #22
 81099fa:	d854      	bhi.n	8109aa6 <_dtoa_r+0x236>
 81099fc:	4b61      	ldr	r3, [pc, #388]	; (8109b84 <_dtoa_r+0x314>)
 81099fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8109a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109a06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8109a0a:	f7f7 f8ef 	bl	8100bec <__aeabi_dcmplt>
 8109a0e:	2800      	cmp	r0, #0
 8109a10:	d04b      	beq.n	8109aaa <_dtoa_r+0x23a>
 8109a12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8109a16:	2300      	movs	r3, #0
 8109a18:	930e      	str	r3, [sp, #56]	; 0x38
 8109a1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8109a1c:	1b5d      	subs	r5, r3, r5
 8109a1e:	1e6b      	subs	r3, r5, #1
 8109a20:	9304      	str	r3, [sp, #16]
 8109a22:	bf43      	ittte	mi
 8109a24:	2300      	movmi	r3, #0
 8109a26:	f1c5 0801 	rsbmi	r8, r5, #1
 8109a2a:	9304      	strmi	r3, [sp, #16]
 8109a2c:	f04f 0800 	movpl.w	r8, #0
 8109a30:	f1ba 0f00 	cmp.w	sl, #0
 8109a34:	db3b      	blt.n	8109aae <_dtoa_r+0x23e>
 8109a36:	9b04      	ldr	r3, [sp, #16]
 8109a38:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8109a3c:	4453      	add	r3, sl
 8109a3e:	9304      	str	r3, [sp, #16]
 8109a40:	2300      	movs	r3, #0
 8109a42:	9306      	str	r3, [sp, #24]
 8109a44:	9b05      	ldr	r3, [sp, #20]
 8109a46:	2b09      	cmp	r3, #9
 8109a48:	d869      	bhi.n	8109b1e <_dtoa_r+0x2ae>
 8109a4a:	2b05      	cmp	r3, #5
 8109a4c:	bfc4      	itt	gt
 8109a4e:	3b04      	subgt	r3, #4
 8109a50:	9305      	strgt	r3, [sp, #20]
 8109a52:	9b05      	ldr	r3, [sp, #20]
 8109a54:	f1a3 0302 	sub.w	r3, r3, #2
 8109a58:	bfcc      	ite	gt
 8109a5a:	2500      	movgt	r5, #0
 8109a5c:	2501      	movle	r5, #1
 8109a5e:	2b03      	cmp	r3, #3
 8109a60:	d869      	bhi.n	8109b36 <_dtoa_r+0x2c6>
 8109a62:	e8df f003 	tbb	[pc, r3]
 8109a66:	4e2c      	.short	0x4e2c
 8109a68:	5a4c      	.short	0x5a4c
 8109a6a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8109a6e:	441d      	add	r5, r3
 8109a70:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8109a74:	2b20      	cmp	r3, #32
 8109a76:	bfc1      	itttt	gt
 8109a78:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8109a7c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8109a80:	fa09 f303 	lslgt.w	r3, r9, r3
 8109a84:	fa26 f000 	lsrgt.w	r0, r6, r0
 8109a88:	bfda      	itte	le
 8109a8a:	f1c3 0320 	rsble	r3, r3, #32
 8109a8e:	fa06 f003 	lslle.w	r0, r6, r3
 8109a92:	4318      	orrgt	r0, r3
 8109a94:	f7f6 fdbe 	bl	8100614 <__aeabi_ui2d>
 8109a98:	2301      	movs	r3, #1
 8109a9a:	4606      	mov	r6, r0
 8109a9c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8109aa0:	3d01      	subs	r5, #1
 8109aa2:	9310      	str	r3, [sp, #64]	; 0x40
 8109aa4:	e771      	b.n	810998a <_dtoa_r+0x11a>
 8109aa6:	2301      	movs	r3, #1
 8109aa8:	e7b6      	b.n	8109a18 <_dtoa_r+0x1a8>
 8109aaa:	900e      	str	r0, [sp, #56]	; 0x38
 8109aac:	e7b5      	b.n	8109a1a <_dtoa_r+0x1aa>
 8109aae:	f1ca 0300 	rsb	r3, sl, #0
 8109ab2:	9306      	str	r3, [sp, #24]
 8109ab4:	2300      	movs	r3, #0
 8109ab6:	eba8 080a 	sub.w	r8, r8, sl
 8109aba:	930d      	str	r3, [sp, #52]	; 0x34
 8109abc:	e7c2      	b.n	8109a44 <_dtoa_r+0x1d4>
 8109abe:	2300      	movs	r3, #0
 8109ac0:	9308      	str	r3, [sp, #32]
 8109ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109ac4:	2b00      	cmp	r3, #0
 8109ac6:	dc39      	bgt.n	8109b3c <_dtoa_r+0x2cc>
 8109ac8:	f04f 0901 	mov.w	r9, #1
 8109acc:	f8cd 9004 	str.w	r9, [sp, #4]
 8109ad0:	464b      	mov	r3, r9
 8109ad2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8109ad6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8109ad8:	2200      	movs	r2, #0
 8109ada:	6042      	str	r2, [r0, #4]
 8109adc:	2204      	movs	r2, #4
 8109ade:	f102 0614 	add.w	r6, r2, #20
 8109ae2:	429e      	cmp	r6, r3
 8109ae4:	6841      	ldr	r1, [r0, #4]
 8109ae6:	d92f      	bls.n	8109b48 <_dtoa_r+0x2d8>
 8109ae8:	4620      	mov	r0, r4
 8109aea:	f001 fa6b 	bl	810afc4 <_Balloc>
 8109aee:	9000      	str	r0, [sp, #0]
 8109af0:	2800      	cmp	r0, #0
 8109af2:	d14b      	bne.n	8109b8c <_dtoa_r+0x31c>
 8109af4:	4b24      	ldr	r3, [pc, #144]	; (8109b88 <_dtoa_r+0x318>)
 8109af6:	4602      	mov	r2, r0
 8109af8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8109afc:	e6d1      	b.n	81098a2 <_dtoa_r+0x32>
 8109afe:	2301      	movs	r3, #1
 8109b00:	e7de      	b.n	8109ac0 <_dtoa_r+0x250>
 8109b02:	2300      	movs	r3, #0
 8109b04:	9308      	str	r3, [sp, #32]
 8109b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109b08:	eb0a 0903 	add.w	r9, sl, r3
 8109b0c:	f109 0301 	add.w	r3, r9, #1
 8109b10:	2b01      	cmp	r3, #1
 8109b12:	9301      	str	r3, [sp, #4]
 8109b14:	bfb8      	it	lt
 8109b16:	2301      	movlt	r3, #1
 8109b18:	e7dd      	b.n	8109ad6 <_dtoa_r+0x266>
 8109b1a:	2301      	movs	r3, #1
 8109b1c:	e7f2      	b.n	8109b04 <_dtoa_r+0x294>
 8109b1e:	2501      	movs	r5, #1
 8109b20:	2300      	movs	r3, #0
 8109b22:	9305      	str	r3, [sp, #20]
 8109b24:	9508      	str	r5, [sp, #32]
 8109b26:	f04f 39ff 	mov.w	r9, #4294967295
 8109b2a:	2200      	movs	r2, #0
 8109b2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8109b30:	2312      	movs	r3, #18
 8109b32:	9209      	str	r2, [sp, #36]	; 0x24
 8109b34:	e7cf      	b.n	8109ad6 <_dtoa_r+0x266>
 8109b36:	2301      	movs	r3, #1
 8109b38:	9308      	str	r3, [sp, #32]
 8109b3a:	e7f4      	b.n	8109b26 <_dtoa_r+0x2b6>
 8109b3c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8109b40:	f8cd 9004 	str.w	r9, [sp, #4]
 8109b44:	464b      	mov	r3, r9
 8109b46:	e7c6      	b.n	8109ad6 <_dtoa_r+0x266>
 8109b48:	3101      	adds	r1, #1
 8109b4a:	6041      	str	r1, [r0, #4]
 8109b4c:	0052      	lsls	r2, r2, #1
 8109b4e:	e7c6      	b.n	8109ade <_dtoa_r+0x26e>
 8109b50:	636f4361 	.word	0x636f4361
 8109b54:	3fd287a7 	.word	0x3fd287a7
 8109b58:	8b60c8b3 	.word	0x8b60c8b3
 8109b5c:	3fc68a28 	.word	0x3fc68a28
 8109b60:	509f79fb 	.word	0x509f79fb
 8109b64:	3fd34413 	.word	0x3fd34413
 8109b68:	0810e3c6 	.word	0x0810e3c6
 8109b6c:	0810e3dd 	.word	0x0810e3dd
 8109b70:	7ff00000 	.word	0x7ff00000
 8109b74:	0810e3c2 	.word	0x0810e3c2
 8109b78:	0810e3b9 	.word	0x0810e3b9
 8109b7c:	0810e23d 	.word	0x0810e23d
 8109b80:	3ff80000 	.word	0x3ff80000
 8109b84:	0810e5b8 	.word	0x0810e5b8
 8109b88:	0810e43c 	.word	0x0810e43c
 8109b8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8109b8e:	9a00      	ldr	r2, [sp, #0]
 8109b90:	601a      	str	r2, [r3, #0]
 8109b92:	9b01      	ldr	r3, [sp, #4]
 8109b94:	2b0e      	cmp	r3, #14
 8109b96:	f200 80ad 	bhi.w	8109cf4 <_dtoa_r+0x484>
 8109b9a:	2d00      	cmp	r5, #0
 8109b9c:	f000 80aa 	beq.w	8109cf4 <_dtoa_r+0x484>
 8109ba0:	f1ba 0f00 	cmp.w	sl, #0
 8109ba4:	dd36      	ble.n	8109c14 <_dtoa_r+0x3a4>
 8109ba6:	4ac3      	ldr	r2, [pc, #780]	; (8109eb4 <_dtoa_r+0x644>)
 8109ba8:	f00a 030f 	and.w	r3, sl, #15
 8109bac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8109bb0:	ed93 7b00 	vldr	d7, [r3]
 8109bb4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8109bb8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8109bbc:	eeb0 8a47 	vmov.f32	s16, s14
 8109bc0:	eef0 8a67 	vmov.f32	s17, s15
 8109bc4:	d016      	beq.n	8109bf4 <_dtoa_r+0x384>
 8109bc6:	4bbc      	ldr	r3, [pc, #752]	; (8109eb8 <_dtoa_r+0x648>)
 8109bc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8109bcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8109bd0:	f7f6 fec4 	bl	810095c <__aeabi_ddiv>
 8109bd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109bd8:	f007 070f 	and.w	r7, r7, #15
 8109bdc:	2503      	movs	r5, #3
 8109bde:	4eb6      	ldr	r6, [pc, #728]	; (8109eb8 <_dtoa_r+0x648>)
 8109be0:	b957      	cbnz	r7, 8109bf8 <_dtoa_r+0x388>
 8109be2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8109be6:	ec53 2b18 	vmov	r2, r3, d8
 8109bea:	f7f6 feb7 	bl	810095c <__aeabi_ddiv>
 8109bee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109bf2:	e029      	b.n	8109c48 <_dtoa_r+0x3d8>
 8109bf4:	2502      	movs	r5, #2
 8109bf6:	e7f2      	b.n	8109bde <_dtoa_r+0x36e>
 8109bf8:	07f9      	lsls	r1, r7, #31
 8109bfa:	d508      	bpl.n	8109c0e <_dtoa_r+0x39e>
 8109bfc:	ec51 0b18 	vmov	r0, r1, d8
 8109c00:	e9d6 2300 	ldrd	r2, r3, [r6]
 8109c04:	f7f6 fd80 	bl	8100708 <__aeabi_dmul>
 8109c08:	ec41 0b18 	vmov	d8, r0, r1
 8109c0c:	3501      	adds	r5, #1
 8109c0e:	107f      	asrs	r7, r7, #1
 8109c10:	3608      	adds	r6, #8
 8109c12:	e7e5      	b.n	8109be0 <_dtoa_r+0x370>
 8109c14:	f000 80a6 	beq.w	8109d64 <_dtoa_r+0x4f4>
 8109c18:	f1ca 0600 	rsb	r6, sl, #0
 8109c1c:	4ba5      	ldr	r3, [pc, #660]	; (8109eb4 <_dtoa_r+0x644>)
 8109c1e:	4fa6      	ldr	r7, [pc, #664]	; (8109eb8 <_dtoa_r+0x648>)
 8109c20:	f006 020f 	and.w	r2, r6, #15
 8109c24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8109c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109c2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8109c30:	f7f6 fd6a 	bl	8100708 <__aeabi_dmul>
 8109c34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109c38:	1136      	asrs	r6, r6, #4
 8109c3a:	2300      	movs	r3, #0
 8109c3c:	2502      	movs	r5, #2
 8109c3e:	2e00      	cmp	r6, #0
 8109c40:	f040 8085 	bne.w	8109d4e <_dtoa_r+0x4de>
 8109c44:	2b00      	cmp	r3, #0
 8109c46:	d1d2      	bne.n	8109bee <_dtoa_r+0x37e>
 8109c48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8109c4a:	2b00      	cmp	r3, #0
 8109c4c:	f000 808c 	beq.w	8109d68 <_dtoa_r+0x4f8>
 8109c50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8109c54:	4b99      	ldr	r3, [pc, #612]	; (8109ebc <_dtoa_r+0x64c>)
 8109c56:	2200      	movs	r2, #0
 8109c58:	4630      	mov	r0, r6
 8109c5a:	4639      	mov	r1, r7
 8109c5c:	f7f6 ffc6 	bl	8100bec <__aeabi_dcmplt>
 8109c60:	2800      	cmp	r0, #0
 8109c62:	f000 8081 	beq.w	8109d68 <_dtoa_r+0x4f8>
 8109c66:	9b01      	ldr	r3, [sp, #4]
 8109c68:	2b00      	cmp	r3, #0
 8109c6a:	d07d      	beq.n	8109d68 <_dtoa_r+0x4f8>
 8109c6c:	f1b9 0f00 	cmp.w	r9, #0
 8109c70:	dd3c      	ble.n	8109cec <_dtoa_r+0x47c>
 8109c72:	f10a 33ff 	add.w	r3, sl, #4294967295
 8109c76:	9307      	str	r3, [sp, #28]
 8109c78:	2200      	movs	r2, #0
 8109c7a:	4b91      	ldr	r3, [pc, #580]	; (8109ec0 <_dtoa_r+0x650>)
 8109c7c:	4630      	mov	r0, r6
 8109c7e:	4639      	mov	r1, r7
 8109c80:	f7f6 fd42 	bl	8100708 <__aeabi_dmul>
 8109c84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109c88:	3501      	adds	r5, #1
 8109c8a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8109c8e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8109c92:	4628      	mov	r0, r5
 8109c94:	f7f6 fcce 	bl	8100634 <__aeabi_i2d>
 8109c98:	4632      	mov	r2, r6
 8109c9a:	463b      	mov	r3, r7
 8109c9c:	f7f6 fd34 	bl	8100708 <__aeabi_dmul>
 8109ca0:	4b88      	ldr	r3, [pc, #544]	; (8109ec4 <_dtoa_r+0x654>)
 8109ca2:	2200      	movs	r2, #0
 8109ca4:	f7f6 fb7a 	bl	810039c <__adddf3>
 8109ca8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8109cac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109cb0:	9303      	str	r3, [sp, #12]
 8109cb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8109cb4:	2b00      	cmp	r3, #0
 8109cb6:	d15c      	bne.n	8109d72 <_dtoa_r+0x502>
 8109cb8:	4b83      	ldr	r3, [pc, #524]	; (8109ec8 <_dtoa_r+0x658>)
 8109cba:	2200      	movs	r2, #0
 8109cbc:	4630      	mov	r0, r6
 8109cbe:	4639      	mov	r1, r7
 8109cc0:	f7f6 fb6a 	bl	8100398 <__aeabi_dsub>
 8109cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8109cc8:	4606      	mov	r6, r0
 8109cca:	460f      	mov	r7, r1
 8109ccc:	f7f6 ffac 	bl	8100c28 <__aeabi_dcmpgt>
 8109cd0:	2800      	cmp	r0, #0
 8109cd2:	f040 8296 	bne.w	810a202 <_dtoa_r+0x992>
 8109cd6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8109cda:	4630      	mov	r0, r6
 8109cdc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109ce0:	4639      	mov	r1, r7
 8109ce2:	f7f6 ff83 	bl	8100bec <__aeabi_dcmplt>
 8109ce6:	2800      	cmp	r0, #0
 8109ce8:	f040 8288 	bne.w	810a1fc <_dtoa_r+0x98c>
 8109cec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8109cf0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8109cf4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8109cf6:	2b00      	cmp	r3, #0
 8109cf8:	f2c0 8158 	blt.w	8109fac <_dtoa_r+0x73c>
 8109cfc:	f1ba 0f0e 	cmp.w	sl, #14
 8109d00:	f300 8154 	bgt.w	8109fac <_dtoa_r+0x73c>
 8109d04:	4b6b      	ldr	r3, [pc, #428]	; (8109eb4 <_dtoa_r+0x644>)
 8109d06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8109d0a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8109d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109d10:	2b00      	cmp	r3, #0
 8109d12:	f280 80e3 	bge.w	8109edc <_dtoa_r+0x66c>
 8109d16:	9b01      	ldr	r3, [sp, #4]
 8109d18:	2b00      	cmp	r3, #0
 8109d1a:	f300 80df 	bgt.w	8109edc <_dtoa_r+0x66c>
 8109d1e:	f040 826d 	bne.w	810a1fc <_dtoa_r+0x98c>
 8109d22:	4b69      	ldr	r3, [pc, #420]	; (8109ec8 <_dtoa_r+0x658>)
 8109d24:	2200      	movs	r2, #0
 8109d26:	4640      	mov	r0, r8
 8109d28:	4649      	mov	r1, r9
 8109d2a:	f7f6 fced 	bl	8100708 <__aeabi_dmul>
 8109d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8109d32:	f7f6 ff6f 	bl	8100c14 <__aeabi_dcmpge>
 8109d36:	9e01      	ldr	r6, [sp, #4]
 8109d38:	4637      	mov	r7, r6
 8109d3a:	2800      	cmp	r0, #0
 8109d3c:	f040 8243 	bne.w	810a1c6 <_dtoa_r+0x956>
 8109d40:	9d00      	ldr	r5, [sp, #0]
 8109d42:	2331      	movs	r3, #49	; 0x31
 8109d44:	f805 3b01 	strb.w	r3, [r5], #1
 8109d48:	f10a 0a01 	add.w	sl, sl, #1
 8109d4c:	e23f      	b.n	810a1ce <_dtoa_r+0x95e>
 8109d4e:	07f2      	lsls	r2, r6, #31
 8109d50:	d505      	bpl.n	8109d5e <_dtoa_r+0x4ee>
 8109d52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8109d56:	f7f6 fcd7 	bl	8100708 <__aeabi_dmul>
 8109d5a:	3501      	adds	r5, #1
 8109d5c:	2301      	movs	r3, #1
 8109d5e:	1076      	asrs	r6, r6, #1
 8109d60:	3708      	adds	r7, #8
 8109d62:	e76c      	b.n	8109c3e <_dtoa_r+0x3ce>
 8109d64:	2502      	movs	r5, #2
 8109d66:	e76f      	b.n	8109c48 <_dtoa_r+0x3d8>
 8109d68:	9b01      	ldr	r3, [sp, #4]
 8109d6a:	f8cd a01c 	str.w	sl, [sp, #28]
 8109d6e:	930c      	str	r3, [sp, #48]	; 0x30
 8109d70:	e78d      	b.n	8109c8e <_dtoa_r+0x41e>
 8109d72:	9900      	ldr	r1, [sp, #0]
 8109d74:	980c      	ldr	r0, [sp, #48]	; 0x30
 8109d76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8109d78:	4b4e      	ldr	r3, [pc, #312]	; (8109eb4 <_dtoa_r+0x644>)
 8109d7a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8109d7e:	4401      	add	r1, r0
 8109d80:	9102      	str	r1, [sp, #8]
 8109d82:	9908      	ldr	r1, [sp, #32]
 8109d84:	eeb0 8a47 	vmov.f32	s16, s14
 8109d88:	eef0 8a67 	vmov.f32	s17, s15
 8109d8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8109d90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8109d94:	2900      	cmp	r1, #0
 8109d96:	d045      	beq.n	8109e24 <_dtoa_r+0x5b4>
 8109d98:	494c      	ldr	r1, [pc, #304]	; (8109ecc <_dtoa_r+0x65c>)
 8109d9a:	2000      	movs	r0, #0
 8109d9c:	f7f6 fdde 	bl	810095c <__aeabi_ddiv>
 8109da0:	ec53 2b18 	vmov	r2, r3, d8
 8109da4:	f7f6 faf8 	bl	8100398 <__aeabi_dsub>
 8109da8:	9d00      	ldr	r5, [sp, #0]
 8109daa:	ec41 0b18 	vmov	d8, r0, r1
 8109dae:	4639      	mov	r1, r7
 8109db0:	4630      	mov	r0, r6
 8109db2:	f7f6 ff59 	bl	8100c68 <__aeabi_d2iz>
 8109db6:	900c      	str	r0, [sp, #48]	; 0x30
 8109db8:	f7f6 fc3c 	bl	8100634 <__aeabi_i2d>
 8109dbc:	4602      	mov	r2, r0
 8109dbe:	460b      	mov	r3, r1
 8109dc0:	4630      	mov	r0, r6
 8109dc2:	4639      	mov	r1, r7
 8109dc4:	f7f6 fae8 	bl	8100398 <__aeabi_dsub>
 8109dc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8109dca:	3330      	adds	r3, #48	; 0x30
 8109dcc:	f805 3b01 	strb.w	r3, [r5], #1
 8109dd0:	ec53 2b18 	vmov	r2, r3, d8
 8109dd4:	4606      	mov	r6, r0
 8109dd6:	460f      	mov	r7, r1
 8109dd8:	f7f6 ff08 	bl	8100bec <__aeabi_dcmplt>
 8109ddc:	2800      	cmp	r0, #0
 8109dde:	d165      	bne.n	8109eac <_dtoa_r+0x63c>
 8109de0:	4632      	mov	r2, r6
 8109de2:	463b      	mov	r3, r7
 8109de4:	4935      	ldr	r1, [pc, #212]	; (8109ebc <_dtoa_r+0x64c>)
 8109de6:	2000      	movs	r0, #0
 8109de8:	f7f6 fad6 	bl	8100398 <__aeabi_dsub>
 8109dec:	ec53 2b18 	vmov	r2, r3, d8
 8109df0:	f7f6 fefc 	bl	8100bec <__aeabi_dcmplt>
 8109df4:	2800      	cmp	r0, #0
 8109df6:	f040 80b9 	bne.w	8109f6c <_dtoa_r+0x6fc>
 8109dfa:	9b02      	ldr	r3, [sp, #8]
 8109dfc:	429d      	cmp	r5, r3
 8109dfe:	f43f af75 	beq.w	8109cec <_dtoa_r+0x47c>
 8109e02:	4b2f      	ldr	r3, [pc, #188]	; (8109ec0 <_dtoa_r+0x650>)
 8109e04:	ec51 0b18 	vmov	r0, r1, d8
 8109e08:	2200      	movs	r2, #0
 8109e0a:	f7f6 fc7d 	bl	8100708 <__aeabi_dmul>
 8109e0e:	4b2c      	ldr	r3, [pc, #176]	; (8109ec0 <_dtoa_r+0x650>)
 8109e10:	ec41 0b18 	vmov	d8, r0, r1
 8109e14:	2200      	movs	r2, #0
 8109e16:	4630      	mov	r0, r6
 8109e18:	4639      	mov	r1, r7
 8109e1a:	f7f6 fc75 	bl	8100708 <__aeabi_dmul>
 8109e1e:	4606      	mov	r6, r0
 8109e20:	460f      	mov	r7, r1
 8109e22:	e7c4      	b.n	8109dae <_dtoa_r+0x53e>
 8109e24:	ec51 0b17 	vmov	r0, r1, d7
 8109e28:	f7f6 fc6e 	bl	8100708 <__aeabi_dmul>
 8109e2c:	9b02      	ldr	r3, [sp, #8]
 8109e2e:	9d00      	ldr	r5, [sp, #0]
 8109e30:	930c      	str	r3, [sp, #48]	; 0x30
 8109e32:	ec41 0b18 	vmov	d8, r0, r1
 8109e36:	4639      	mov	r1, r7
 8109e38:	4630      	mov	r0, r6
 8109e3a:	f7f6 ff15 	bl	8100c68 <__aeabi_d2iz>
 8109e3e:	9011      	str	r0, [sp, #68]	; 0x44
 8109e40:	f7f6 fbf8 	bl	8100634 <__aeabi_i2d>
 8109e44:	4602      	mov	r2, r0
 8109e46:	460b      	mov	r3, r1
 8109e48:	4630      	mov	r0, r6
 8109e4a:	4639      	mov	r1, r7
 8109e4c:	f7f6 faa4 	bl	8100398 <__aeabi_dsub>
 8109e50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8109e52:	3330      	adds	r3, #48	; 0x30
 8109e54:	f805 3b01 	strb.w	r3, [r5], #1
 8109e58:	9b02      	ldr	r3, [sp, #8]
 8109e5a:	429d      	cmp	r5, r3
 8109e5c:	4606      	mov	r6, r0
 8109e5e:	460f      	mov	r7, r1
 8109e60:	f04f 0200 	mov.w	r2, #0
 8109e64:	d134      	bne.n	8109ed0 <_dtoa_r+0x660>
 8109e66:	4b19      	ldr	r3, [pc, #100]	; (8109ecc <_dtoa_r+0x65c>)
 8109e68:	ec51 0b18 	vmov	r0, r1, d8
 8109e6c:	f7f6 fa96 	bl	810039c <__adddf3>
 8109e70:	4602      	mov	r2, r0
 8109e72:	460b      	mov	r3, r1
 8109e74:	4630      	mov	r0, r6
 8109e76:	4639      	mov	r1, r7
 8109e78:	f7f6 fed6 	bl	8100c28 <__aeabi_dcmpgt>
 8109e7c:	2800      	cmp	r0, #0
 8109e7e:	d175      	bne.n	8109f6c <_dtoa_r+0x6fc>
 8109e80:	ec53 2b18 	vmov	r2, r3, d8
 8109e84:	4911      	ldr	r1, [pc, #68]	; (8109ecc <_dtoa_r+0x65c>)
 8109e86:	2000      	movs	r0, #0
 8109e88:	f7f6 fa86 	bl	8100398 <__aeabi_dsub>
 8109e8c:	4602      	mov	r2, r0
 8109e8e:	460b      	mov	r3, r1
 8109e90:	4630      	mov	r0, r6
 8109e92:	4639      	mov	r1, r7
 8109e94:	f7f6 feaa 	bl	8100bec <__aeabi_dcmplt>
 8109e98:	2800      	cmp	r0, #0
 8109e9a:	f43f af27 	beq.w	8109cec <_dtoa_r+0x47c>
 8109e9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8109ea0:	1e6b      	subs	r3, r5, #1
 8109ea2:	930c      	str	r3, [sp, #48]	; 0x30
 8109ea4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8109ea8:	2b30      	cmp	r3, #48	; 0x30
 8109eaa:	d0f8      	beq.n	8109e9e <_dtoa_r+0x62e>
 8109eac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8109eb0:	e04a      	b.n	8109f48 <_dtoa_r+0x6d8>
 8109eb2:	bf00      	nop
 8109eb4:	0810e5b8 	.word	0x0810e5b8
 8109eb8:	0810e590 	.word	0x0810e590
 8109ebc:	3ff00000 	.word	0x3ff00000
 8109ec0:	40240000 	.word	0x40240000
 8109ec4:	401c0000 	.word	0x401c0000
 8109ec8:	40140000 	.word	0x40140000
 8109ecc:	3fe00000 	.word	0x3fe00000
 8109ed0:	4baf      	ldr	r3, [pc, #700]	; (810a190 <_dtoa_r+0x920>)
 8109ed2:	f7f6 fc19 	bl	8100708 <__aeabi_dmul>
 8109ed6:	4606      	mov	r6, r0
 8109ed8:	460f      	mov	r7, r1
 8109eda:	e7ac      	b.n	8109e36 <_dtoa_r+0x5c6>
 8109edc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8109ee0:	9d00      	ldr	r5, [sp, #0]
 8109ee2:	4642      	mov	r2, r8
 8109ee4:	464b      	mov	r3, r9
 8109ee6:	4630      	mov	r0, r6
 8109ee8:	4639      	mov	r1, r7
 8109eea:	f7f6 fd37 	bl	810095c <__aeabi_ddiv>
 8109eee:	f7f6 febb 	bl	8100c68 <__aeabi_d2iz>
 8109ef2:	9002      	str	r0, [sp, #8]
 8109ef4:	f7f6 fb9e 	bl	8100634 <__aeabi_i2d>
 8109ef8:	4642      	mov	r2, r8
 8109efa:	464b      	mov	r3, r9
 8109efc:	f7f6 fc04 	bl	8100708 <__aeabi_dmul>
 8109f00:	4602      	mov	r2, r0
 8109f02:	460b      	mov	r3, r1
 8109f04:	4630      	mov	r0, r6
 8109f06:	4639      	mov	r1, r7
 8109f08:	f7f6 fa46 	bl	8100398 <__aeabi_dsub>
 8109f0c:	9e02      	ldr	r6, [sp, #8]
 8109f0e:	9f01      	ldr	r7, [sp, #4]
 8109f10:	3630      	adds	r6, #48	; 0x30
 8109f12:	f805 6b01 	strb.w	r6, [r5], #1
 8109f16:	9e00      	ldr	r6, [sp, #0]
 8109f18:	1bae      	subs	r6, r5, r6
 8109f1a:	42b7      	cmp	r7, r6
 8109f1c:	4602      	mov	r2, r0
 8109f1e:	460b      	mov	r3, r1
 8109f20:	d137      	bne.n	8109f92 <_dtoa_r+0x722>
 8109f22:	f7f6 fa3b 	bl	810039c <__adddf3>
 8109f26:	4642      	mov	r2, r8
 8109f28:	464b      	mov	r3, r9
 8109f2a:	4606      	mov	r6, r0
 8109f2c:	460f      	mov	r7, r1
 8109f2e:	f7f6 fe7b 	bl	8100c28 <__aeabi_dcmpgt>
 8109f32:	b9c8      	cbnz	r0, 8109f68 <_dtoa_r+0x6f8>
 8109f34:	4642      	mov	r2, r8
 8109f36:	464b      	mov	r3, r9
 8109f38:	4630      	mov	r0, r6
 8109f3a:	4639      	mov	r1, r7
 8109f3c:	f7f6 fe4c 	bl	8100bd8 <__aeabi_dcmpeq>
 8109f40:	b110      	cbz	r0, 8109f48 <_dtoa_r+0x6d8>
 8109f42:	9b02      	ldr	r3, [sp, #8]
 8109f44:	07d9      	lsls	r1, r3, #31
 8109f46:	d40f      	bmi.n	8109f68 <_dtoa_r+0x6f8>
 8109f48:	4620      	mov	r0, r4
 8109f4a:	4659      	mov	r1, fp
 8109f4c:	f001 f87a 	bl	810b044 <_Bfree>
 8109f50:	2300      	movs	r3, #0
 8109f52:	702b      	strb	r3, [r5, #0]
 8109f54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8109f56:	f10a 0001 	add.w	r0, sl, #1
 8109f5a:	6018      	str	r0, [r3, #0]
 8109f5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8109f5e:	2b00      	cmp	r3, #0
 8109f60:	f43f acd8 	beq.w	8109914 <_dtoa_r+0xa4>
 8109f64:	601d      	str	r5, [r3, #0]
 8109f66:	e4d5      	b.n	8109914 <_dtoa_r+0xa4>
 8109f68:	f8cd a01c 	str.w	sl, [sp, #28]
 8109f6c:	462b      	mov	r3, r5
 8109f6e:	461d      	mov	r5, r3
 8109f70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8109f74:	2a39      	cmp	r2, #57	; 0x39
 8109f76:	d108      	bne.n	8109f8a <_dtoa_r+0x71a>
 8109f78:	9a00      	ldr	r2, [sp, #0]
 8109f7a:	429a      	cmp	r2, r3
 8109f7c:	d1f7      	bne.n	8109f6e <_dtoa_r+0x6fe>
 8109f7e:	9a07      	ldr	r2, [sp, #28]
 8109f80:	9900      	ldr	r1, [sp, #0]
 8109f82:	3201      	adds	r2, #1
 8109f84:	9207      	str	r2, [sp, #28]
 8109f86:	2230      	movs	r2, #48	; 0x30
 8109f88:	700a      	strb	r2, [r1, #0]
 8109f8a:	781a      	ldrb	r2, [r3, #0]
 8109f8c:	3201      	adds	r2, #1
 8109f8e:	701a      	strb	r2, [r3, #0]
 8109f90:	e78c      	b.n	8109eac <_dtoa_r+0x63c>
 8109f92:	4b7f      	ldr	r3, [pc, #508]	; (810a190 <_dtoa_r+0x920>)
 8109f94:	2200      	movs	r2, #0
 8109f96:	f7f6 fbb7 	bl	8100708 <__aeabi_dmul>
 8109f9a:	2200      	movs	r2, #0
 8109f9c:	2300      	movs	r3, #0
 8109f9e:	4606      	mov	r6, r0
 8109fa0:	460f      	mov	r7, r1
 8109fa2:	f7f6 fe19 	bl	8100bd8 <__aeabi_dcmpeq>
 8109fa6:	2800      	cmp	r0, #0
 8109fa8:	d09b      	beq.n	8109ee2 <_dtoa_r+0x672>
 8109faa:	e7cd      	b.n	8109f48 <_dtoa_r+0x6d8>
 8109fac:	9a08      	ldr	r2, [sp, #32]
 8109fae:	2a00      	cmp	r2, #0
 8109fb0:	f000 80c4 	beq.w	810a13c <_dtoa_r+0x8cc>
 8109fb4:	9a05      	ldr	r2, [sp, #20]
 8109fb6:	2a01      	cmp	r2, #1
 8109fb8:	f300 80a8 	bgt.w	810a10c <_dtoa_r+0x89c>
 8109fbc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8109fbe:	2a00      	cmp	r2, #0
 8109fc0:	f000 80a0 	beq.w	810a104 <_dtoa_r+0x894>
 8109fc4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8109fc8:	9e06      	ldr	r6, [sp, #24]
 8109fca:	4645      	mov	r5, r8
 8109fcc:	9a04      	ldr	r2, [sp, #16]
 8109fce:	2101      	movs	r1, #1
 8109fd0:	441a      	add	r2, r3
 8109fd2:	4620      	mov	r0, r4
 8109fd4:	4498      	add	r8, r3
 8109fd6:	9204      	str	r2, [sp, #16]
 8109fd8:	f001 f93a 	bl	810b250 <__i2b>
 8109fdc:	4607      	mov	r7, r0
 8109fde:	2d00      	cmp	r5, #0
 8109fe0:	dd0b      	ble.n	8109ffa <_dtoa_r+0x78a>
 8109fe2:	9b04      	ldr	r3, [sp, #16]
 8109fe4:	2b00      	cmp	r3, #0
 8109fe6:	dd08      	ble.n	8109ffa <_dtoa_r+0x78a>
 8109fe8:	42ab      	cmp	r3, r5
 8109fea:	9a04      	ldr	r2, [sp, #16]
 8109fec:	bfa8      	it	ge
 8109fee:	462b      	movge	r3, r5
 8109ff0:	eba8 0803 	sub.w	r8, r8, r3
 8109ff4:	1aed      	subs	r5, r5, r3
 8109ff6:	1ad3      	subs	r3, r2, r3
 8109ff8:	9304      	str	r3, [sp, #16]
 8109ffa:	9b06      	ldr	r3, [sp, #24]
 8109ffc:	b1fb      	cbz	r3, 810a03e <_dtoa_r+0x7ce>
 8109ffe:	9b08      	ldr	r3, [sp, #32]
 810a000:	2b00      	cmp	r3, #0
 810a002:	f000 809f 	beq.w	810a144 <_dtoa_r+0x8d4>
 810a006:	2e00      	cmp	r6, #0
 810a008:	dd11      	ble.n	810a02e <_dtoa_r+0x7be>
 810a00a:	4639      	mov	r1, r7
 810a00c:	4632      	mov	r2, r6
 810a00e:	4620      	mov	r0, r4
 810a010:	f001 f9da 	bl	810b3c8 <__pow5mult>
 810a014:	465a      	mov	r2, fp
 810a016:	4601      	mov	r1, r0
 810a018:	4607      	mov	r7, r0
 810a01a:	4620      	mov	r0, r4
 810a01c:	f001 f92e 	bl	810b27c <__multiply>
 810a020:	4659      	mov	r1, fp
 810a022:	9007      	str	r0, [sp, #28]
 810a024:	4620      	mov	r0, r4
 810a026:	f001 f80d 	bl	810b044 <_Bfree>
 810a02a:	9b07      	ldr	r3, [sp, #28]
 810a02c:	469b      	mov	fp, r3
 810a02e:	9b06      	ldr	r3, [sp, #24]
 810a030:	1b9a      	subs	r2, r3, r6
 810a032:	d004      	beq.n	810a03e <_dtoa_r+0x7ce>
 810a034:	4659      	mov	r1, fp
 810a036:	4620      	mov	r0, r4
 810a038:	f001 f9c6 	bl	810b3c8 <__pow5mult>
 810a03c:	4683      	mov	fp, r0
 810a03e:	2101      	movs	r1, #1
 810a040:	4620      	mov	r0, r4
 810a042:	f001 f905 	bl	810b250 <__i2b>
 810a046:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a048:	2b00      	cmp	r3, #0
 810a04a:	4606      	mov	r6, r0
 810a04c:	dd7c      	ble.n	810a148 <_dtoa_r+0x8d8>
 810a04e:	461a      	mov	r2, r3
 810a050:	4601      	mov	r1, r0
 810a052:	4620      	mov	r0, r4
 810a054:	f001 f9b8 	bl	810b3c8 <__pow5mult>
 810a058:	9b05      	ldr	r3, [sp, #20]
 810a05a:	2b01      	cmp	r3, #1
 810a05c:	4606      	mov	r6, r0
 810a05e:	dd76      	ble.n	810a14e <_dtoa_r+0x8de>
 810a060:	2300      	movs	r3, #0
 810a062:	9306      	str	r3, [sp, #24]
 810a064:	6933      	ldr	r3, [r6, #16]
 810a066:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 810a06a:	6918      	ldr	r0, [r3, #16]
 810a06c:	f001 f8a0 	bl	810b1b0 <__hi0bits>
 810a070:	f1c0 0020 	rsb	r0, r0, #32
 810a074:	9b04      	ldr	r3, [sp, #16]
 810a076:	4418      	add	r0, r3
 810a078:	f010 001f 	ands.w	r0, r0, #31
 810a07c:	f000 8086 	beq.w	810a18c <_dtoa_r+0x91c>
 810a080:	f1c0 0320 	rsb	r3, r0, #32
 810a084:	2b04      	cmp	r3, #4
 810a086:	dd7f      	ble.n	810a188 <_dtoa_r+0x918>
 810a088:	f1c0 001c 	rsb	r0, r0, #28
 810a08c:	9b04      	ldr	r3, [sp, #16]
 810a08e:	4403      	add	r3, r0
 810a090:	4480      	add	r8, r0
 810a092:	4405      	add	r5, r0
 810a094:	9304      	str	r3, [sp, #16]
 810a096:	f1b8 0f00 	cmp.w	r8, #0
 810a09a:	dd05      	ble.n	810a0a8 <_dtoa_r+0x838>
 810a09c:	4659      	mov	r1, fp
 810a09e:	4642      	mov	r2, r8
 810a0a0:	4620      	mov	r0, r4
 810a0a2:	f001 f9eb 	bl	810b47c <__lshift>
 810a0a6:	4683      	mov	fp, r0
 810a0a8:	9b04      	ldr	r3, [sp, #16]
 810a0aa:	2b00      	cmp	r3, #0
 810a0ac:	dd05      	ble.n	810a0ba <_dtoa_r+0x84a>
 810a0ae:	4631      	mov	r1, r6
 810a0b0:	461a      	mov	r2, r3
 810a0b2:	4620      	mov	r0, r4
 810a0b4:	f001 f9e2 	bl	810b47c <__lshift>
 810a0b8:	4606      	mov	r6, r0
 810a0ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810a0bc:	2b00      	cmp	r3, #0
 810a0be:	d069      	beq.n	810a194 <_dtoa_r+0x924>
 810a0c0:	4631      	mov	r1, r6
 810a0c2:	4658      	mov	r0, fp
 810a0c4:	f001 fa46 	bl	810b554 <__mcmp>
 810a0c8:	2800      	cmp	r0, #0
 810a0ca:	da63      	bge.n	810a194 <_dtoa_r+0x924>
 810a0cc:	2300      	movs	r3, #0
 810a0ce:	4659      	mov	r1, fp
 810a0d0:	220a      	movs	r2, #10
 810a0d2:	4620      	mov	r0, r4
 810a0d4:	f000 ffd8 	bl	810b088 <__multadd>
 810a0d8:	9b08      	ldr	r3, [sp, #32]
 810a0da:	f10a 3aff 	add.w	sl, sl, #4294967295
 810a0de:	4683      	mov	fp, r0
 810a0e0:	2b00      	cmp	r3, #0
 810a0e2:	f000 818f 	beq.w	810a404 <_dtoa_r+0xb94>
 810a0e6:	4639      	mov	r1, r7
 810a0e8:	2300      	movs	r3, #0
 810a0ea:	220a      	movs	r2, #10
 810a0ec:	4620      	mov	r0, r4
 810a0ee:	f000 ffcb 	bl	810b088 <__multadd>
 810a0f2:	f1b9 0f00 	cmp.w	r9, #0
 810a0f6:	4607      	mov	r7, r0
 810a0f8:	f300 808e 	bgt.w	810a218 <_dtoa_r+0x9a8>
 810a0fc:	9b05      	ldr	r3, [sp, #20]
 810a0fe:	2b02      	cmp	r3, #2
 810a100:	dc50      	bgt.n	810a1a4 <_dtoa_r+0x934>
 810a102:	e089      	b.n	810a218 <_dtoa_r+0x9a8>
 810a104:	9b12      	ldr	r3, [sp, #72]	; 0x48
 810a106:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 810a10a:	e75d      	b.n	8109fc8 <_dtoa_r+0x758>
 810a10c:	9b01      	ldr	r3, [sp, #4]
 810a10e:	1e5e      	subs	r6, r3, #1
 810a110:	9b06      	ldr	r3, [sp, #24]
 810a112:	42b3      	cmp	r3, r6
 810a114:	bfbf      	itttt	lt
 810a116:	9b06      	ldrlt	r3, [sp, #24]
 810a118:	9606      	strlt	r6, [sp, #24]
 810a11a:	1af2      	sublt	r2, r6, r3
 810a11c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 810a11e:	bfb6      	itet	lt
 810a120:	189b      	addlt	r3, r3, r2
 810a122:	1b9e      	subge	r6, r3, r6
 810a124:	930d      	strlt	r3, [sp, #52]	; 0x34
 810a126:	9b01      	ldr	r3, [sp, #4]
 810a128:	bfb8      	it	lt
 810a12a:	2600      	movlt	r6, #0
 810a12c:	2b00      	cmp	r3, #0
 810a12e:	bfb5      	itete	lt
 810a130:	eba8 0503 	sublt.w	r5, r8, r3
 810a134:	9b01      	ldrge	r3, [sp, #4]
 810a136:	2300      	movlt	r3, #0
 810a138:	4645      	movge	r5, r8
 810a13a:	e747      	b.n	8109fcc <_dtoa_r+0x75c>
 810a13c:	9e06      	ldr	r6, [sp, #24]
 810a13e:	9f08      	ldr	r7, [sp, #32]
 810a140:	4645      	mov	r5, r8
 810a142:	e74c      	b.n	8109fde <_dtoa_r+0x76e>
 810a144:	9a06      	ldr	r2, [sp, #24]
 810a146:	e775      	b.n	810a034 <_dtoa_r+0x7c4>
 810a148:	9b05      	ldr	r3, [sp, #20]
 810a14a:	2b01      	cmp	r3, #1
 810a14c:	dc18      	bgt.n	810a180 <_dtoa_r+0x910>
 810a14e:	9b02      	ldr	r3, [sp, #8]
 810a150:	b9b3      	cbnz	r3, 810a180 <_dtoa_r+0x910>
 810a152:	9b03      	ldr	r3, [sp, #12]
 810a154:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810a158:	b9a3      	cbnz	r3, 810a184 <_dtoa_r+0x914>
 810a15a:	9b03      	ldr	r3, [sp, #12]
 810a15c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810a160:	0d1b      	lsrs	r3, r3, #20
 810a162:	051b      	lsls	r3, r3, #20
 810a164:	b12b      	cbz	r3, 810a172 <_dtoa_r+0x902>
 810a166:	9b04      	ldr	r3, [sp, #16]
 810a168:	3301      	adds	r3, #1
 810a16a:	9304      	str	r3, [sp, #16]
 810a16c:	f108 0801 	add.w	r8, r8, #1
 810a170:	2301      	movs	r3, #1
 810a172:	9306      	str	r3, [sp, #24]
 810a174:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a176:	2b00      	cmp	r3, #0
 810a178:	f47f af74 	bne.w	810a064 <_dtoa_r+0x7f4>
 810a17c:	2001      	movs	r0, #1
 810a17e:	e779      	b.n	810a074 <_dtoa_r+0x804>
 810a180:	2300      	movs	r3, #0
 810a182:	e7f6      	b.n	810a172 <_dtoa_r+0x902>
 810a184:	9b02      	ldr	r3, [sp, #8]
 810a186:	e7f4      	b.n	810a172 <_dtoa_r+0x902>
 810a188:	d085      	beq.n	810a096 <_dtoa_r+0x826>
 810a18a:	4618      	mov	r0, r3
 810a18c:	301c      	adds	r0, #28
 810a18e:	e77d      	b.n	810a08c <_dtoa_r+0x81c>
 810a190:	40240000 	.word	0x40240000
 810a194:	9b01      	ldr	r3, [sp, #4]
 810a196:	2b00      	cmp	r3, #0
 810a198:	dc38      	bgt.n	810a20c <_dtoa_r+0x99c>
 810a19a:	9b05      	ldr	r3, [sp, #20]
 810a19c:	2b02      	cmp	r3, #2
 810a19e:	dd35      	ble.n	810a20c <_dtoa_r+0x99c>
 810a1a0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 810a1a4:	f1b9 0f00 	cmp.w	r9, #0
 810a1a8:	d10d      	bne.n	810a1c6 <_dtoa_r+0x956>
 810a1aa:	4631      	mov	r1, r6
 810a1ac:	464b      	mov	r3, r9
 810a1ae:	2205      	movs	r2, #5
 810a1b0:	4620      	mov	r0, r4
 810a1b2:	f000 ff69 	bl	810b088 <__multadd>
 810a1b6:	4601      	mov	r1, r0
 810a1b8:	4606      	mov	r6, r0
 810a1ba:	4658      	mov	r0, fp
 810a1bc:	f001 f9ca 	bl	810b554 <__mcmp>
 810a1c0:	2800      	cmp	r0, #0
 810a1c2:	f73f adbd 	bgt.w	8109d40 <_dtoa_r+0x4d0>
 810a1c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a1c8:	9d00      	ldr	r5, [sp, #0]
 810a1ca:	ea6f 0a03 	mvn.w	sl, r3
 810a1ce:	f04f 0800 	mov.w	r8, #0
 810a1d2:	4631      	mov	r1, r6
 810a1d4:	4620      	mov	r0, r4
 810a1d6:	f000 ff35 	bl	810b044 <_Bfree>
 810a1da:	2f00      	cmp	r7, #0
 810a1dc:	f43f aeb4 	beq.w	8109f48 <_dtoa_r+0x6d8>
 810a1e0:	f1b8 0f00 	cmp.w	r8, #0
 810a1e4:	d005      	beq.n	810a1f2 <_dtoa_r+0x982>
 810a1e6:	45b8      	cmp	r8, r7
 810a1e8:	d003      	beq.n	810a1f2 <_dtoa_r+0x982>
 810a1ea:	4641      	mov	r1, r8
 810a1ec:	4620      	mov	r0, r4
 810a1ee:	f000 ff29 	bl	810b044 <_Bfree>
 810a1f2:	4639      	mov	r1, r7
 810a1f4:	4620      	mov	r0, r4
 810a1f6:	f000 ff25 	bl	810b044 <_Bfree>
 810a1fa:	e6a5      	b.n	8109f48 <_dtoa_r+0x6d8>
 810a1fc:	2600      	movs	r6, #0
 810a1fe:	4637      	mov	r7, r6
 810a200:	e7e1      	b.n	810a1c6 <_dtoa_r+0x956>
 810a202:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 810a204:	f8dd a01c 	ldr.w	sl, [sp, #28]
 810a208:	4637      	mov	r7, r6
 810a20a:	e599      	b.n	8109d40 <_dtoa_r+0x4d0>
 810a20c:	9b08      	ldr	r3, [sp, #32]
 810a20e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 810a212:	2b00      	cmp	r3, #0
 810a214:	f000 80fd 	beq.w	810a412 <_dtoa_r+0xba2>
 810a218:	2d00      	cmp	r5, #0
 810a21a:	dd05      	ble.n	810a228 <_dtoa_r+0x9b8>
 810a21c:	4639      	mov	r1, r7
 810a21e:	462a      	mov	r2, r5
 810a220:	4620      	mov	r0, r4
 810a222:	f001 f92b 	bl	810b47c <__lshift>
 810a226:	4607      	mov	r7, r0
 810a228:	9b06      	ldr	r3, [sp, #24]
 810a22a:	2b00      	cmp	r3, #0
 810a22c:	d05c      	beq.n	810a2e8 <_dtoa_r+0xa78>
 810a22e:	6879      	ldr	r1, [r7, #4]
 810a230:	4620      	mov	r0, r4
 810a232:	f000 fec7 	bl	810afc4 <_Balloc>
 810a236:	4605      	mov	r5, r0
 810a238:	b928      	cbnz	r0, 810a246 <_dtoa_r+0x9d6>
 810a23a:	4b80      	ldr	r3, [pc, #512]	; (810a43c <_dtoa_r+0xbcc>)
 810a23c:	4602      	mov	r2, r0
 810a23e:	f240 21ea 	movw	r1, #746	; 0x2ea
 810a242:	f7ff bb2e 	b.w	81098a2 <_dtoa_r+0x32>
 810a246:	693a      	ldr	r2, [r7, #16]
 810a248:	3202      	adds	r2, #2
 810a24a:	0092      	lsls	r2, r2, #2
 810a24c:	f107 010c 	add.w	r1, r7, #12
 810a250:	300c      	adds	r0, #12
 810a252:	f000 fe9d 	bl	810af90 <memcpy>
 810a256:	2201      	movs	r2, #1
 810a258:	4629      	mov	r1, r5
 810a25a:	4620      	mov	r0, r4
 810a25c:	f001 f90e 	bl	810b47c <__lshift>
 810a260:	9b00      	ldr	r3, [sp, #0]
 810a262:	3301      	adds	r3, #1
 810a264:	9301      	str	r3, [sp, #4]
 810a266:	9b00      	ldr	r3, [sp, #0]
 810a268:	444b      	add	r3, r9
 810a26a:	9307      	str	r3, [sp, #28]
 810a26c:	9b02      	ldr	r3, [sp, #8]
 810a26e:	f003 0301 	and.w	r3, r3, #1
 810a272:	46b8      	mov	r8, r7
 810a274:	9306      	str	r3, [sp, #24]
 810a276:	4607      	mov	r7, r0
 810a278:	9b01      	ldr	r3, [sp, #4]
 810a27a:	4631      	mov	r1, r6
 810a27c:	3b01      	subs	r3, #1
 810a27e:	4658      	mov	r0, fp
 810a280:	9302      	str	r3, [sp, #8]
 810a282:	f7ff fa67 	bl	8109754 <quorem>
 810a286:	4603      	mov	r3, r0
 810a288:	3330      	adds	r3, #48	; 0x30
 810a28a:	9004      	str	r0, [sp, #16]
 810a28c:	4641      	mov	r1, r8
 810a28e:	4658      	mov	r0, fp
 810a290:	9308      	str	r3, [sp, #32]
 810a292:	f001 f95f 	bl	810b554 <__mcmp>
 810a296:	463a      	mov	r2, r7
 810a298:	4681      	mov	r9, r0
 810a29a:	4631      	mov	r1, r6
 810a29c:	4620      	mov	r0, r4
 810a29e:	f001 f975 	bl	810b58c <__mdiff>
 810a2a2:	68c2      	ldr	r2, [r0, #12]
 810a2a4:	9b08      	ldr	r3, [sp, #32]
 810a2a6:	4605      	mov	r5, r0
 810a2a8:	bb02      	cbnz	r2, 810a2ec <_dtoa_r+0xa7c>
 810a2aa:	4601      	mov	r1, r0
 810a2ac:	4658      	mov	r0, fp
 810a2ae:	f001 f951 	bl	810b554 <__mcmp>
 810a2b2:	9b08      	ldr	r3, [sp, #32]
 810a2b4:	4602      	mov	r2, r0
 810a2b6:	4629      	mov	r1, r5
 810a2b8:	4620      	mov	r0, r4
 810a2ba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 810a2be:	f000 fec1 	bl	810b044 <_Bfree>
 810a2c2:	9b05      	ldr	r3, [sp, #20]
 810a2c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810a2c6:	9d01      	ldr	r5, [sp, #4]
 810a2c8:	ea43 0102 	orr.w	r1, r3, r2
 810a2cc:	9b06      	ldr	r3, [sp, #24]
 810a2ce:	430b      	orrs	r3, r1
 810a2d0:	9b08      	ldr	r3, [sp, #32]
 810a2d2:	d10d      	bne.n	810a2f0 <_dtoa_r+0xa80>
 810a2d4:	2b39      	cmp	r3, #57	; 0x39
 810a2d6:	d029      	beq.n	810a32c <_dtoa_r+0xabc>
 810a2d8:	f1b9 0f00 	cmp.w	r9, #0
 810a2dc:	dd01      	ble.n	810a2e2 <_dtoa_r+0xa72>
 810a2de:	9b04      	ldr	r3, [sp, #16]
 810a2e0:	3331      	adds	r3, #49	; 0x31
 810a2e2:	9a02      	ldr	r2, [sp, #8]
 810a2e4:	7013      	strb	r3, [r2, #0]
 810a2e6:	e774      	b.n	810a1d2 <_dtoa_r+0x962>
 810a2e8:	4638      	mov	r0, r7
 810a2ea:	e7b9      	b.n	810a260 <_dtoa_r+0x9f0>
 810a2ec:	2201      	movs	r2, #1
 810a2ee:	e7e2      	b.n	810a2b6 <_dtoa_r+0xa46>
 810a2f0:	f1b9 0f00 	cmp.w	r9, #0
 810a2f4:	db06      	blt.n	810a304 <_dtoa_r+0xa94>
 810a2f6:	9905      	ldr	r1, [sp, #20]
 810a2f8:	ea41 0909 	orr.w	r9, r1, r9
 810a2fc:	9906      	ldr	r1, [sp, #24]
 810a2fe:	ea59 0101 	orrs.w	r1, r9, r1
 810a302:	d120      	bne.n	810a346 <_dtoa_r+0xad6>
 810a304:	2a00      	cmp	r2, #0
 810a306:	ddec      	ble.n	810a2e2 <_dtoa_r+0xa72>
 810a308:	4659      	mov	r1, fp
 810a30a:	2201      	movs	r2, #1
 810a30c:	4620      	mov	r0, r4
 810a30e:	9301      	str	r3, [sp, #4]
 810a310:	f001 f8b4 	bl	810b47c <__lshift>
 810a314:	4631      	mov	r1, r6
 810a316:	4683      	mov	fp, r0
 810a318:	f001 f91c 	bl	810b554 <__mcmp>
 810a31c:	2800      	cmp	r0, #0
 810a31e:	9b01      	ldr	r3, [sp, #4]
 810a320:	dc02      	bgt.n	810a328 <_dtoa_r+0xab8>
 810a322:	d1de      	bne.n	810a2e2 <_dtoa_r+0xa72>
 810a324:	07da      	lsls	r2, r3, #31
 810a326:	d5dc      	bpl.n	810a2e2 <_dtoa_r+0xa72>
 810a328:	2b39      	cmp	r3, #57	; 0x39
 810a32a:	d1d8      	bne.n	810a2de <_dtoa_r+0xa6e>
 810a32c:	9a02      	ldr	r2, [sp, #8]
 810a32e:	2339      	movs	r3, #57	; 0x39
 810a330:	7013      	strb	r3, [r2, #0]
 810a332:	462b      	mov	r3, r5
 810a334:	461d      	mov	r5, r3
 810a336:	3b01      	subs	r3, #1
 810a338:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 810a33c:	2a39      	cmp	r2, #57	; 0x39
 810a33e:	d050      	beq.n	810a3e2 <_dtoa_r+0xb72>
 810a340:	3201      	adds	r2, #1
 810a342:	701a      	strb	r2, [r3, #0]
 810a344:	e745      	b.n	810a1d2 <_dtoa_r+0x962>
 810a346:	2a00      	cmp	r2, #0
 810a348:	dd03      	ble.n	810a352 <_dtoa_r+0xae2>
 810a34a:	2b39      	cmp	r3, #57	; 0x39
 810a34c:	d0ee      	beq.n	810a32c <_dtoa_r+0xabc>
 810a34e:	3301      	adds	r3, #1
 810a350:	e7c7      	b.n	810a2e2 <_dtoa_r+0xa72>
 810a352:	9a01      	ldr	r2, [sp, #4]
 810a354:	9907      	ldr	r1, [sp, #28]
 810a356:	f802 3c01 	strb.w	r3, [r2, #-1]
 810a35a:	428a      	cmp	r2, r1
 810a35c:	d02a      	beq.n	810a3b4 <_dtoa_r+0xb44>
 810a35e:	4659      	mov	r1, fp
 810a360:	2300      	movs	r3, #0
 810a362:	220a      	movs	r2, #10
 810a364:	4620      	mov	r0, r4
 810a366:	f000 fe8f 	bl	810b088 <__multadd>
 810a36a:	45b8      	cmp	r8, r7
 810a36c:	4683      	mov	fp, r0
 810a36e:	f04f 0300 	mov.w	r3, #0
 810a372:	f04f 020a 	mov.w	r2, #10
 810a376:	4641      	mov	r1, r8
 810a378:	4620      	mov	r0, r4
 810a37a:	d107      	bne.n	810a38c <_dtoa_r+0xb1c>
 810a37c:	f000 fe84 	bl	810b088 <__multadd>
 810a380:	4680      	mov	r8, r0
 810a382:	4607      	mov	r7, r0
 810a384:	9b01      	ldr	r3, [sp, #4]
 810a386:	3301      	adds	r3, #1
 810a388:	9301      	str	r3, [sp, #4]
 810a38a:	e775      	b.n	810a278 <_dtoa_r+0xa08>
 810a38c:	f000 fe7c 	bl	810b088 <__multadd>
 810a390:	4639      	mov	r1, r7
 810a392:	4680      	mov	r8, r0
 810a394:	2300      	movs	r3, #0
 810a396:	220a      	movs	r2, #10
 810a398:	4620      	mov	r0, r4
 810a39a:	f000 fe75 	bl	810b088 <__multadd>
 810a39e:	4607      	mov	r7, r0
 810a3a0:	e7f0      	b.n	810a384 <_dtoa_r+0xb14>
 810a3a2:	f1b9 0f00 	cmp.w	r9, #0
 810a3a6:	9a00      	ldr	r2, [sp, #0]
 810a3a8:	bfcc      	ite	gt
 810a3aa:	464d      	movgt	r5, r9
 810a3ac:	2501      	movle	r5, #1
 810a3ae:	4415      	add	r5, r2
 810a3b0:	f04f 0800 	mov.w	r8, #0
 810a3b4:	4659      	mov	r1, fp
 810a3b6:	2201      	movs	r2, #1
 810a3b8:	4620      	mov	r0, r4
 810a3ba:	9301      	str	r3, [sp, #4]
 810a3bc:	f001 f85e 	bl	810b47c <__lshift>
 810a3c0:	4631      	mov	r1, r6
 810a3c2:	4683      	mov	fp, r0
 810a3c4:	f001 f8c6 	bl	810b554 <__mcmp>
 810a3c8:	2800      	cmp	r0, #0
 810a3ca:	dcb2      	bgt.n	810a332 <_dtoa_r+0xac2>
 810a3cc:	d102      	bne.n	810a3d4 <_dtoa_r+0xb64>
 810a3ce:	9b01      	ldr	r3, [sp, #4]
 810a3d0:	07db      	lsls	r3, r3, #31
 810a3d2:	d4ae      	bmi.n	810a332 <_dtoa_r+0xac2>
 810a3d4:	462b      	mov	r3, r5
 810a3d6:	461d      	mov	r5, r3
 810a3d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810a3dc:	2a30      	cmp	r2, #48	; 0x30
 810a3de:	d0fa      	beq.n	810a3d6 <_dtoa_r+0xb66>
 810a3e0:	e6f7      	b.n	810a1d2 <_dtoa_r+0x962>
 810a3e2:	9a00      	ldr	r2, [sp, #0]
 810a3e4:	429a      	cmp	r2, r3
 810a3e6:	d1a5      	bne.n	810a334 <_dtoa_r+0xac4>
 810a3e8:	f10a 0a01 	add.w	sl, sl, #1
 810a3ec:	2331      	movs	r3, #49	; 0x31
 810a3ee:	e779      	b.n	810a2e4 <_dtoa_r+0xa74>
 810a3f0:	4b13      	ldr	r3, [pc, #76]	; (810a440 <_dtoa_r+0xbd0>)
 810a3f2:	f7ff baaf 	b.w	8109954 <_dtoa_r+0xe4>
 810a3f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a3f8:	2b00      	cmp	r3, #0
 810a3fa:	f47f aa86 	bne.w	810990a <_dtoa_r+0x9a>
 810a3fe:	4b11      	ldr	r3, [pc, #68]	; (810a444 <_dtoa_r+0xbd4>)
 810a400:	f7ff baa8 	b.w	8109954 <_dtoa_r+0xe4>
 810a404:	f1b9 0f00 	cmp.w	r9, #0
 810a408:	dc03      	bgt.n	810a412 <_dtoa_r+0xba2>
 810a40a:	9b05      	ldr	r3, [sp, #20]
 810a40c:	2b02      	cmp	r3, #2
 810a40e:	f73f aec9 	bgt.w	810a1a4 <_dtoa_r+0x934>
 810a412:	9d00      	ldr	r5, [sp, #0]
 810a414:	4631      	mov	r1, r6
 810a416:	4658      	mov	r0, fp
 810a418:	f7ff f99c 	bl	8109754 <quorem>
 810a41c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 810a420:	f805 3b01 	strb.w	r3, [r5], #1
 810a424:	9a00      	ldr	r2, [sp, #0]
 810a426:	1aaa      	subs	r2, r5, r2
 810a428:	4591      	cmp	r9, r2
 810a42a:	ddba      	ble.n	810a3a2 <_dtoa_r+0xb32>
 810a42c:	4659      	mov	r1, fp
 810a42e:	2300      	movs	r3, #0
 810a430:	220a      	movs	r2, #10
 810a432:	4620      	mov	r0, r4
 810a434:	f000 fe28 	bl	810b088 <__multadd>
 810a438:	4683      	mov	fp, r0
 810a43a:	e7eb      	b.n	810a414 <_dtoa_r+0xba4>
 810a43c:	0810e43c 	.word	0x0810e43c
 810a440:	0810e23c 	.word	0x0810e23c
 810a444:	0810e3b9 	.word	0x0810e3b9

0810a448 <__sflush_r>:
 810a448:	898a      	ldrh	r2, [r1, #12]
 810a44a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a44e:	4605      	mov	r5, r0
 810a450:	0710      	lsls	r0, r2, #28
 810a452:	460c      	mov	r4, r1
 810a454:	d458      	bmi.n	810a508 <__sflush_r+0xc0>
 810a456:	684b      	ldr	r3, [r1, #4]
 810a458:	2b00      	cmp	r3, #0
 810a45a:	dc05      	bgt.n	810a468 <__sflush_r+0x20>
 810a45c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810a45e:	2b00      	cmp	r3, #0
 810a460:	dc02      	bgt.n	810a468 <__sflush_r+0x20>
 810a462:	2000      	movs	r0, #0
 810a464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a468:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810a46a:	2e00      	cmp	r6, #0
 810a46c:	d0f9      	beq.n	810a462 <__sflush_r+0x1a>
 810a46e:	2300      	movs	r3, #0
 810a470:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810a474:	682f      	ldr	r7, [r5, #0]
 810a476:	602b      	str	r3, [r5, #0]
 810a478:	d032      	beq.n	810a4e0 <__sflush_r+0x98>
 810a47a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810a47c:	89a3      	ldrh	r3, [r4, #12]
 810a47e:	075a      	lsls	r2, r3, #29
 810a480:	d505      	bpl.n	810a48e <__sflush_r+0x46>
 810a482:	6863      	ldr	r3, [r4, #4]
 810a484:	1ac0      	subs	r0, r0, r3
 810a486:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810a488:	b10b      	cbz	r3, 810a48e <__sflush_r+0x46>
 810a48a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810a48c:	1ac0      	subs	r0, r0, r3
 810a48e:	2300      	movs	r3, #0
 810a490:	4602      	mov	r2, r0
 810a492:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810a494:	6a21      	ldr	r1, [r4, #32]
 810a496:	4628      	mov	r0, r5
 810a498:	47b0      	blx	r6
 810a49a:	1c43      	adds	r3, r0, #1
 810a49c:	89a3      	ldrh	r3, [r4, #12]
 810a49e:	d106      	bne.n	810a4ae <__sflush_r+0x66>
 810a4a0:	6829      	ldr	r1, [r5, #0]
 810a4a2:	291d      	cmp	r1, #29
 810a4a4:	d82c      	bhi.n	810a500 <__sflush_r+0xb8>
 810a4a6:	4a2a      	ldr	r2, [pc, #168]	; (810a550 <__sflush_r+0x108>)
 810a4a8:	40ca      	lsrs	r2, r1
 810a4aa:	07d6      	lsls	r6, r2, #31
 810a4ac:	d528      	bpl.n	810a500 <__sflush_r+0xb8>
 810a4ae:	2200      	movs	r2, #0
 810a4b0:	6062      	str	r2, [r4, #4]
 810a4b2:	04d9      	lsls	r1, r3, #19
 810a4b4:	6922      	ldr	r2, [r4, #16]
 810a4b6:	6022      	str	r2, [r4, #0]
 810a4b8:	d504      	bpl.n	810a4c4 <__sflush_r+0x7c>
 810a4ba:	1c42      	adds	r2, r0, #1
 810a4bc:	d101      	bne.n	810a4c2 <__sflush_r+0x7a>
 810a4be:	682b      	ldr	r3, [r5, #0]
 810a4c0:	b903      	cbnz	r3, 810a4c4 <__sflush_r+0x7c>
 810a4c2:	6560      	str	r0, [r4, #84]	; 0x54
 810a4c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810a4c6:	602f      	str	r7, [r5, #0]
 810a4c8:	2900      	cmp	r1, #0
 810a4ca:	d0ca      	beq.n	810a462 <__sflush_r+0x1a>
 810a4cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810a4d0:	4299      	cmp	r1, r3
 810a4d2:	d002      	beq.n	810a4da <__sflush_r+0x92>
 810a4d4:	4628      	mov	r0, r5
 810a4d6:	f7fd f91d 	bl	8107714 <_free_r>
 810a4da:	2000      	movs	r0, #0
 810a4dc:	6360      	str	r0, [r4, #52]	; 0x34
 810a4de:	e7c1      	b.n	810a464 <__sflush_r+0x1c>
 810a4e0:	6a21      	ldr	r1, [r4, #32]
 810a4e2:	2301      	movs	r3, #1
 810a4e4:	4628      	mov	r0, r5
 810a4e6:	47b0      	blx	r6
 810a4e8:	1c41      	adds	r1, r0, #1
 810a4ea:	d1c7      	bne.n	810a47c <__sflush_r+0x34>
 810a4ec:	682b      	ldr	r3, [r5, #0]
 810a4ee:	2b00      	cmp	r3, #0
 810a4f0:	d0c4      	beq.n	810a47c <__sflush_r+0x34>
 810a4f2:	2b1d      	cmp	r3, #29
 810a4f4:	d001      	beq.n	810a4fa <__sflush_r+0xb2>
 810a4f6:	2b16      	cmp	r3, #22
 810a4f8:	d101      	bne.n	810a4fe <__sflush_r+0xb6>
 810a4fa:	602f      	str	r7, [r5, #0]
 810a4fc:	e7b1      	b.n	810a462 <__sflush_r+0x1a>
 810a4fe:	89a3      	ldrh	r3, [r4, #12]
 810a500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a504:	81a3      	strh	r3, [r4, #12]
 810a506:	e7ad      	b.n	810a464 <__sflush_r+0x1c>
 810a508:	690f      	ldr	r7, [r1, #16]
 810a50a:	2f00      	cmp	r7, #0
 810a50c:	d0a9      	beq.n	810a462 <__sflush_r+0x1a>
 810a50e:	0793      	lsls	r3, r2, #30
 810a510:	680e      	ldr	r6, [r1, #0]
 810a512:	bf08      	it	eq
 810a514:	694b      	ldreq	r3, [r1, #20]
 810a516:	600f      	str	r7, [r1, #0]
 810a518:	bf18      	it	ne
 810a51a:	2300      	movne	r3, #0
 810a51c:	eba6 0807 	sub.w	r8, r6, r7
 810a520:	608b      	str	r3, [r1, #8]
 810a522:	f1b8 0f00 	cmp.w	r8, #0
 810a526:	dd9c      	ble.n	810a462 <__sflush_r+0x1a>
 810a528:	6a21      	ldr	r1, [r4, #32]
 810a52a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810a52c:	4643      	mov	r3, r8
 810a52e:	463a      	mov	r2, r7
 810a530:	4628      	mov	r0, r5
 810a532:	47b0      	blx	r6
 810a534:	2800      	cmp	r0, #0
 810a536:	dc06      	bgt.n	810a546 <__sflush_r+0xfe>
 810a538:	89a3      	ldrh	r3, [r4, #12]
 810a53a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a53e:	81a3      	strh	r3, [r4, #12]
 810a540:	f04f 30ff 	mov.w	r0, #4294967295
 810a544:	e78e      	b.n	810a464 <__sflush_r+0x1c>
 810a546:	4407      	add	r7, r0
 810a548:	eba8 0800 	sub.w	r8, r8, r0
 810a54c:	e7e9      	b.n	810a522 <__sflush_r+0xda>
 810a54e:	bf00      	nop
 810a550:	20400001 	.word	0x20400001

0810a554 <_fflush_r>:
 810a554:	b538      	push	{r3, r4, r5, lr}
 810a556:	690b      	ldr	r3, [r1, #16]
 810a558:	4605      	mov	r5, r0
 810a55a:	460c      	mov	r4, r1
 810a55c:	b913      	cbnz	r3, 810a564 <_fflush_r+0x10>
 810a55e:	2500      	movs	r5, #0
 810a560:	4628      	mov	r0, r5
 810a562:	bd38      	pop	{r3, r4, r5, pc}
 810a564:	b118      	cbz	r0, 810a56e <_fflush_r+0x1a>
 810a566:	6983      	ldr	r3, [r0, #24]
 810a568:	b90b      	cbnz	r3, 810a56e <_fflush_r+0x1a>
 810a56a:	f000 f887 	bl	810a67c <__sinit>
 810a56e:	4b14      	ldr	r3, [pc, #80]	; (810a5c0 <_fflush_r+0x6c>)
 810a570:	429c      	cmp	r4, r3
 810a572:	d11b      	bne.n	810a5ac <_fflush_r+0x58>
 810a574:	686c      	ldr	r4, [r5, #4]
 810a576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a57a:	2b00      	cmp	r3, #0
 810a57c:	d0ef      	beq.n	810a55e <_fflush_r+0xa>
 810a57e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810a580:	07d0      	lsls	r0, r2, #31
 810a582:	d404      	bmi.n	810a58e <_fflush_r+0x3a>
 810a584:	0599      	lsls	r1, r3, #22
 810a586:	d402      	bmi.n	810a58e <_fflush_r+0x3a>
 810a588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810a58a:	f000 fc88 	bl	810ae9e <__retarget_lock_acquire_recursive>
 810a58e:	4628      	mov	r0, r5
 810a590:	4621      	mov	r1, r4
 810a592:	f7ff ff59 	bl	810a448 <__sflush_r>
 810a596:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810a598:	07da      	lsls	r2, r3, #31
 810a59a:	4605      	mov	r5, r0
 810a59c:	d4e0      	bmi.n	810a560 <_fflush_r+0xc>
 810a59e:	89a3      	ldrh	r3, [r4, #12]
 810a5a0:	059b      	lsls	r3, r3, #22
 810a5a2:	d4dd      	bmi.n	810a560 <_fflush_r+0xc>
 810a5a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810a5a6:	f000 fc7b 	bl	810aea0 <__retarget_lock_release_recursive>
 810a5aa:	e7d9      	b.n	810a560 <_fflush_r+0xc>
 810a5ac:	4b05      	ldr	r3, [pc, #20]	; (810a5c4 <_fflush_r+0x70>)
 810a5ae:	429c      	cmp	r4, r3
 810a5b0:	d101      	bne.n	810a5b6 <_fflush_r+0x62>
 810a5b2:	68ac      	ldr	r4, [r5, #8]
 810a5b4:	e7df      	b.n	810a576 <_fflush_r+0x22>
 810a5b6:	4b04      	ldr	r3, [pc, #16]	; (810a5c8 <_fflush_r+0x74>)
 810a5b8:	429c      	cmp	r4, r3
 810a5ba:	bf08      	it	eq
 810a5bc:	68ec      	ldreq	r4, [r5, #12]
 810a5be:	e7da      	b.n	810a576 <_fflush_r+0x22>
 810a5c0:	0810e470 	.word	0x0810e470
 810a5c4:	0810e490 	.word	0x0810e490
 810a5c8:	0810e450 	.word	0x0810e450

0810a5cc <std>:
 810a5cc:	2300      	movs	r3, #0
 810a5ce:	b510      	push	{r4, lr}
 810a5d0:	4604      	mov	r4, r0
 810a5d2:	e9c0 3300 	strd	r3, r3, [r0]
 810a5d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810a5da:	6083      	str	r3, [r0, #8]
 810a5dc:	8181      	strh	r1, [r0, #12]
 810a5de:	6643      	str	r3, [r0, #100]	; 0x64
 810a5e0:	81c2      	strh	r2, [r0, #14]
 810a5e2:	6183      	str	r3, [r0, #24]
 810a5e4:	4619      	mov	r1, r3
 810a5e6:	2208      	movs	r2, #8
 810a5e8:	305c      	adds	r0, #92	; 0x5c
 810a5ea:	f7fd f88b 	bl	8107704 <memset>
 810a5ee:	4b05      	ldr	r3, [pc, #20]	; (810a604 <std+0x38>)
 810a5f0:	6263      	str	r3, [r4, #36]	; 0x24
 810a5f2:	4b05      	ldr	r3, [pc, #20]	; (810a608 <std+0x3c>)
 810a5f4:	62a3      	str	r3, [r4, #40]	; 0x28
 810a5f6:	4b05      	ldr	r3, [pc, #20]	; (810a60c <std+0x40>)
 810a5f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 810a5fa:	4b05      	ldr	r3, [pc, #20]	; (810a610 <std+0x44>)
 810a5fc:	6224      	str	r4, [r4, #32]
 810a5fe:	6323      	str	r3, [r4, #48]	; 0x30
 810a600:	bd10      	pop	{r4, pc}
 810a602:	bf00      	nop
 810a604:	0810bed9 	.word	0x0810bed9
 810a608:	0810befb 	.word	0x0810befb
 810a60c:	0810bf33 	.word	0x0810bf33
 810a610:	0810bf57 	.word	0x0810bf57

0810a614 <_cleanup_r>:
 810a614:	4901      	ldr	r1, [pc, #4]	; (810a61c <_cleanup_r+0x8>)
 810a616:	f000 b8af 	b.w	810a778 <_fwalk_reent>
 810a61a:	bf00      	nop
 810a61c:	0810a555 	.word	0x0810a555

0810a620 <__sfmoreglue>:
 810a620:	b570      	push	{r4, r5, r6, lr}
 810a622:	1e4a      	subs	r2, r1, #1
 810a624:	2568      	movs	r5, #104	; 0x68
 810a626:	4355      	muls	r5, r2
 810a628:	460e      	mov	r6, r1
 810a62a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 810a62e:	f7fd f8c1 	bl	81077b4 <_malloc_r>
 810a632:	4604      	mov	r4, r0
 810a634:	b140      	cbz	r0, 810a648 <__sfmoreglue+0x28>
 810a636:	2100      	movs	r1, #0
 810a638:	e9c0 1600 	strd	r1, r6, [r0]
 810a63c:	300c      	adds	r0, #12
 810a63e:	60a0      	str	r0, [r4, #8]
 810a640:	f105 0268 	add.w	r2, r5, #104	; 0x68
 810a644:	f7fd f85e 	bl	8107704 <memset>
 810a648:	4620      	mov	r0, r4
 810a64a:	bd70      	pop	{r4, r5, r6, pc}

0810a64c <__sfp_lock_acquire>:
 810a64c:	4801      	ldr	r0, [pc, #4]	; (810a654 <__sfp_lock_acquire+0x8>)
 810a64e:	f000 bc26 	b.w	810ae9e <__retarget_lock_acquire_recursive>
 810a652:	bf00      	nop
 810a654:	100205c8 	.word	0x100205c8

0810a658 <__sfp_lock_release>:
 810a658:	4801      	ldr	r0, [pc, #4]	; (810a660 <__sfp_lock_release+0x8>)
 810a65a:	f000 bc21 	b.w	810aea0 <__retarget_lock_release_recursive>
 810a65e:	bf00      	nop
 810a660:	100205c8 	.word	0x100205c8

0810a664 <__sinit_lock_acquire>:
 810a664:	4801      	ldr	r0, [pc, #4]	; (810a66c <__sinit_lock_acquire+0x8>)
 810a666:	f000 bc1a 	b.w	810ae9e <__retarget_lock_acquire_recursive>
 810a66a:	bf00      	nop
 810a66c:	100205c3 	.word	0x100205c3

0810a670 <__sinit_lock_release>:
 810a670:	4801      	ldr	r0, [pc, #4]	; (810a678 <__sinit_lock_release+0x8>)
 810a672:	f000 bc15 	b.w	810aea0 <__retarget_lock_release_recursive>
 810a676:	bf00      	nop
 810a678:	100205c3 	.word	0x100205c3

0810a67c <__sinit>:
 810a67c:	b510      	push	{r4, lr}
 810a67e:	4604      	mov	r4, r0
 810a680:	f7ff fff0 	bl	810a664 <__sinit_lock_acquire>
 810a684:	69a3      	ldr	r3, [r4, #24]
 810a686:	b11b      	cbz	r3, 810a690 <__sinit+0x14>
 810a688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810a68c:	f7ff bff0 	b.w	810a670 <__sinit_lock_release>
 810a690:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 810a694:	6523      	str	r3, [r4, #80]	; 0x50
 810a696:	4b13      	ldr	r3, [pc, #76]	; (810a6e4 <__sinit+0x68>)
 810a698:	4a13      	ldr	r2, [pc, #76]	; (810a6e8 <__sinit+0x6c>)
 810a69a:	681b      	ldr	r3, [r3, #0]
 810a69c:	62a2      	str	r2, [r4, #40]	; 0x28
 810a69e:	42a3      	cmp	r3, r4
 810a6a0:	bf04      	itt	eq
 810a6a2:	2301      	moveq	r3, #1
 810a6a4:	61a3      	streq	r3, [r4, #24]
 810a6a6:	4620      	mov	r0, r4
 810a6a8:	f000 f820 	bl	810a6ec <__sfp>
 810a6ac:	6060      	str	r0, [r4, #4]
 810a6ae:	4620      	mov	r0, r4
 810a6b0:	f000 f81c 	bl	810a6ec <__sfp>
 810a6b4:	60a0      	str	r0, [r4, #8]
 810a6b6:	4620      	mov	r0, r4
 810a6b8:	f000 f818 	bl	810a6ec <__sfp>
 810a6bc:	2200      	movs	r2, #0
 810a6be:	60e0      	str	r0, [r4, #12]
 810a6c0:	2104      	movs	r1, #4
 810a6c2:	6860      	ldr	r0, [r4, #4]
 810a6c4:	f7ff ff82 	bl	810a5cc <std>
 810a6c8:	68a0      	ldr	r0, [r4, #8]
 810a6ca:	2201      	movs	r2, #1
 810a6cc:	2109      	movs	r1, #9
 810a6ce:	f7ff ff7d 	bl	810a5cc <std>
 810a6d2:	68e0      	ldr	r0, [r4, #12]
 810a6d4:	2202      	movs	r2, #2
 810a6d6:	2112      	movs	r1, #18
 810a6d8:	f7ff ff78 	bl	810a5cc <std>
 810a6dc:	2301      	movs	r3, #1
 810a6de:	61a3      	str	r3, [r4, #24]
 810a6e0:	e7d2      	b.n	810a688 <__sinit+0xc>
 810a6e2:	bf00      	nop
 810a6e4:	0810e228 	.word	0x0810e228
 810a6e8:	0810a615 	.word	0x0810a615

0810a6ec <__sfp>:
 810a6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a6ee:	4607      	mov	r7, r0
 810a6f0:	f7ff ffac 	bl	810a64c <__sfp_lock_acquire>
 810a6f4:	4b1e      	ldr	r3, [pc, #120]	; (810a770 <__sfp+0x84>)
 810a6f6:	681e      	ldr	r6, [r3, #0]
 810a6f8:	69b3      	ldr	r3, [r6, #24]
 810a6fa:	b913      	cbnz	r3, 810a702 <__sfp+0x16>
 810a6fc:	4630      	mov	r0, r6
 810a6fe:	f7ff ffbd 	bl	810a67c <__sinit>
 810a702:	3648      	adds	r6, #72	; 0x48
 810a704:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 810a708:	3b01      	subs	r3, #1
 810a70a:	d503      	bpl.n	810a714 <__sfp+0x28>
 810a70c:	6833      	ldr	r3, [r6, #0]
 810a70e:	b30b      	cbz	r3, 810a754 <__sfp+0x68>
 810a710:	6836      	ldr	r6, [r6, #0]
 810a712:	e7f7      	b.n	810a704 <__sfp+0x18>
 810a714:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 810a718:	b9d5      	cbnz	r5, 810a750 <__sfp+0x64>
 810a71a:	4b16      	ldr	r3, [pc, #88]	; (810a774 <__sfp+0x88>)
 810a71c:	60e3      	str	r3, [r4, #12]
 810a71e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 810a722:	6665      	str	r5, [r4, #100]	; 0x64
 810a724:	f000 fbba 	bl	810ae9c <__retarget_lock_init_recursive>
 810a728:	f7ff ff96 	bl	810a658 <__sfp_lock_release>
 810a72c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 810a730:	e9c4 5504 	strd	r5, r5, [r4, #16]
 810a734:	6025      	str	r5, [r4, #0]
 810a736:	61a5      	str	r5, [r4, #24]
 810a738:	2208      	movs	r2, #8
 810a73a:	4629      	mov	r1, r5
 810a73c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 810a740:	f7fc ffe0 	bl	8107704 <memset>
 810a744:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 810a748:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 810a74c:	4620      	mov	r0, r4
 810a74e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810a750:	3468      	adds	r4, #104	; 0x68
 810a752:	e7d9      	b.n	810a708 <__sfp+0x1c>
 810a754:	2104      	movs	r1, #4
 810a756:	4638      	mov	r0, r7
 810a758:	f7ff ff62 	bl	810a620 <__sfmoreglue>
 810a75c:	4604      	mov	r4, r0
 810a75e:	6030      	str	r0, [r6, #0]
 810a760:	2800      	cmp	r0, #0
 810a762:	d1d5      	bne.n	810a710 <__sfp+0x24>
 810a764:	f7ff ff78 	bl	810a658 <__sfp_lock_release>
 810a768:	230c      	movs	r3, #12
 810a76a:	603b      	str	r3, [r7, #0]
 810a76c:	e7ee      	b.n	810a74c <__sfp+0x60>
 810a76e:	bf00      	nop
 810a770:	0810e228 	.word	0x0810e228
 810a774:	ffff0001 	.word	0xffff0001

0810a778 <_fwalk_reent>:
 810a778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810a77c:	4606      	mov	r6, r0
 810a77e:	4688      	mov	r8, r1
 810a780:	f100 0448 	add.w	r4, r0, #72	; 0x48
 810a784:	2700      	movs	r7, #0
 810a786:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810a78a:	f1b9 0901 	subs.w	r9, r9, #1
 810a78e:	d505      	bpl.n	810a79c <_fwalk_reent+0x24>
 810a790:	6824      	ldr	r4, [r4, #0]
 810a792:	2c00      	cmp	r4, #0
 810a794:	d1f7      	bne.n	810a786 <_fwalk_reent+0xe>
 810a796:	4638      	mov	r0, r7
 810a798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810a79c:	89ab      	ldrh	r3, [r5, #12]
 810a79e:	2b01      	cmp	r3, #1
 810a7a0:	d907      	bls.n	810a7b2 <_fwalk_reent+0x3a>
 810a7a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810a7a6:	3301      	adds	r3, #1
 810a7a8:	d003      	beq.n	810a7b2 <_fwalk_reent+0x3a>
 810a7aa:	4629      	mov	r1, r5
 810a7ac:	4630      	mov	r0, r6
 810a7ae:	47c0      	blx	r8
 810a7b0:	4307      	orrs	r7, r0
 810a7b2:	3568      	adds	r5, #104	; 0x68
 810a7b4:	e7e9      	b.n	810a78a <_fwalk_reent+0x12>

0810a7b6 <rshift>:
 810a7b6:	6903      	ldr	r3, [r0, #16]
 810a7b8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810a7bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810a7c0:	ea4f 1261 	mov.w	r2, r1, asr #5
 810a7c4:	f100 0414 	add.w	r4, r0, #20
 810a7c8:	dd45      	ble.n	810a856 <rshift+0xa0>
 810a7ca:	f011 011f 	ands.w	r1, r1, #31
 810a7ce:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810a7d2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810a7d6:	d10c      	bne.n	810a7f2 <rshift+0x3c>
 810a7d8:	f100 0710 	add.w	r7, r0, #16
 810a7dc:	4629      	mov	r1, r5
 810a7de:	42b1      	cmp	r1, r6
 810a7e0:	d334      	bcc.n	810a84c <rshift+0x96>
 810a7e2:	1a9b      	subs	r3, r3, r2
 810a7e4:	009b      	lsls	r3, r3, #2
 810a7e6:	1eea      	subs	r2, r5, #3
 810a7e8:	4296      	cmp	r6, r2
 810a7ea:	bf38      	it	cc
 810a7ec:	2300      	movcc	r3, #0
 810a7ee:	4423      	add	r3, r4
 810a7f0:	e015      	b.n	810a81e <rshift+0x68>
 810a7f2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810a7f6:	f1c1 0820 	rsb	r8, r1, #32
 810a7fa:	40cf      	lsrs	r7, r1
 810a7fc:	f105 0e04 	add.w	lr, r5, #4
 810a800:	46a1      	mov	r9, r4
 810a802:	4576      	cmp	r6, lr
 810a804:	46f4      	mov	ip, lr
 810a806:	d815      	bhi.n	810a834 <rshift+0x7e>
 810a808:	1a9b      	subs	r3, r3, r2
 810a80a:	009a      	lsls	r2, r3, #2
 810a80c:	3a04      	subs	r2, #4
 810a80e:	3501      	adds	r5, #1
 810a810:	42ae      	cmp	r6, r5
 810a812:	bf38      	it	cc
 810a814:	2200      	movcc	r2, #0
 810a816:	18a3      	adds	r3, r4, r2
 810a818:	50a7      	str	r7, [r4, r2]
 810a81a:	b107      	cbz	r7, 810a81e <rshift+0x68>
 810a81c:	3304      	adds	r3, #4
 810a81e:	1b1a      	subs	r2, r3, r4
 810a820:	42a3      	cmp	r3, r4
 810a822:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810a826:	bf08      	it	eq
 810a828:	2300      	moveq	r3, #0
 810a82a:	6102      	str	r2, [r0, #16]
 810a82c:	bf08      	it	eq
 810a82e:	6143      	streq	r3, [r0, #20]
 810a830:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810a834:	f8dc c000 	ldr.w	ip, [ip]
 810a838:	fa0c fc08 	lsl.w	ip, ip, r8
 810a83c:	ea4c 0707 	orr.w	r7, ip, r7
 810a840:	f849 7b04 	str.w	r7, [r9], #4
 810a844:	f85e 7b04 	ldr.w	r7, [lr], #4
 810a848:	40cf      	lsrs	r7, r1
 810a84a:	e7da      	b.n	810a802 <rshift+0x4c>
 810a84c:	f851 cb04 	ldr.w	ip, [r1], #4
 810a850:	f847 cf04 	str.w	ip, [r7, #4]!
 810a854:	e7c3      	b.n	810a7de <rshift+0x28>
 810a856:	4623      	mov	r3, r4
 810a858:	e7e1      	b.n	810a81e <rshift+0x68>

0810a85a <__hexdig_fun>:
 810a85a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 810a85e:	2b09      	cmp	r3, #9
 810a860:	d802      	bhi.n	810a868 <__hexdig_fun+0xe>
 810a862:	3820      	subs	r0, #32
 810a864:	b2c0      	uxtb	r0, r0
 810a866:	4770      	bx	lr
 810a868:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 810a86c:	2b05      	cmp	r3, #5
 810a86e:	d801      	bhi.n	810a874 <__hexdig_fun+0x1a>
 810a870:	3847      	subs	r0, #71	; 0x47
 810a872:	e7f7      	b.n	810a864 <__hexdig_fun+0xa>
 810a874:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 810a878:	2b05      	cmp	r3, #5
 810a87a:	d801      	bhi.n	810a880 <__hexdig_fun+0x26>
 810a87c:	3827      	subs	r0, #39	; 0x27
 810a87e:	e7f1      	b.n	810a864 <__hexdig_fun+0xa>
 810a880:	2000      	movs	r0, #0
 810a882:	4770      	bx	lr

0810a884 <__gethex>:
 810a884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a888:	ed2d 8b02 	vpush	{d8}
 810a88c:	b089      	sub	sp, #36	; 0x24
 810a88e:	ee08 0a10 	vmov	s16, r0
 810a892:	9304      	str	r3, [sp, #16]
 810a894:	4bbc      	ldr	r3, [pc, #752]	; (810ab88 <__gethex+0x304>)
 810a896:	681b      	ldr	r3, [r3, #0]
 810a898:	9301      	str	r3, [sp, #4]
 810a89a:	4618      	mov	r0, r3
 810a89c:	468b      	mov	fp, r1
 810a89e:	4690      	mov	r8, r2
 810a8a0:	f7f5 fd1e 	bl	81002e0 <strlen>
 810a8a4:	9b01      	ldr	r3, [sp, #4]
 810a8a6:	f8db 2000 	ldr.w	r2, [fp]
 810a8aa:	4403      	add	r3, r0
 810a8ac:	4682      	mov	sl, r0
 810a8ae:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 810a8b2:	9305      	str	r3, [sp, #20]
 810a8b4:	1c93      	adds	r3, r2, #2
 810a8b6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 810a8ba:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 810a8be:	32fe      	adds	r2, #254	; 0xfe
 810a8c0:	18d1      	adds	r1, r2, r3
 810a8c2:	461f      	mov	r7, r3
 810a8c4:	f813 0b01 	ldrb.w	r0, [r3], #1
 810a8c8:	9100      	str	r1, [sp, #0]
 810a8ca:	2830      	cmp	r0, #48	; 0x30
 810a8cc:	d0f8      	beq.n	810a8c0 <__gethex+0x3c>
 810a8ce:	f7ff ffc4 	bl	810a85a <__hexdig_fun>
 810a8d2:	4604      	mov	r4, r0
 810a8d4:	2800      	cmp	r0, #0
 810a8d6:	d13a      	bne.n	810a94e <__gethex+0xca>
 810a8d8:	9901      	ldr	r1, [sp, #4]
 810a8da:	4652      	mov	r2, sl
 810a8dc:	4638      	mov	r0, r7
 810a8de:	f001 fb3e 	bl	810bf5e <strncmp>
 810a8e2:	4605      	mov	r5, r0
 810a8e4:	2800      	cmp	r0, #0
 810a8e6:	d168      	bne.n	810a9ba <__gethex+0x136>
 810a8e8:	f817 000a 	ldrb.w	r0, [r7, sl]
 810a8ec:	eb07 060a 	add.w	r6, r7, sl
 810a8f0:	f7ff ffb3 	bl	810a85a <__hexdig_fun>
 810a8f4:	2800      	cmp	r0, #0
 810a8f6:	d062      	beq.n	810a9be <__gethex+0x13a>
 810a8f8:	4633      	mov	r3, r6
 810a8fa:	7818      	ldrb	r0, [r3, #0]
 810a8fc:	2830      	cmp	r0, #48	; 0x30
 810a8fe:	461f      	mov	r7, r3
 810a900:	f103 0301 	add.w	r3, r3, #1
 810a904:	d0f9      	beq.n	810a8fa <__gethex+0x76>
 810a906:	f7ff ffa8 	bl	810a85a <__hexdig_fun>
 810a90a:	2301      	movs	r3, #1
 810a90c:	fab0 f480 	clz	r4, r0
 810a910:	0964      	lsrs	r4, r4, #5
 810a912:	4635      	mov	r5, r6
 810a914:	9300      	str	r3, [sp, #0]
 810a916:	463a      	mov	r2, r7
 810a918:	4616      	mov	r6, r2
 810a91a:	3201      	adds	r2, #1
 810a91c:	7830      	ldrb	r0, [r6, #0]
 810a91e:	f7ff ff9c 	bl	810a85a <__hexdig_fun>
 810a922:	2800      	cmp	r0, #0
 810a924:	d1f8      	bne.n	810a918 <__gethex+0x94>
 810a926:	9901      	ldr	r1, [sp, #4]
 810a928:	4652      	mov	r2, sl
 810a92a:	4630      	mov	r0, r6
 810a92c:	f001 fb17 	bl	810bf5e <strncmp>
 810a930:	b980      	cbnz	r0, 810a954 <__gethex+0xd0>
 810a932:	b94d      	cbnz	r5, 810a948 <__gethex+0xc4>
 810a934:	eb06 050a 	add.w	r5, r6, sl
 810a938:	462a      	mov	r2, r5
 810a93a:	4616      	mov	r6, r2
 810a93c:	3201      	adds	r2, #1
 810a93e:	7830      	ldrb	r0, [r6, #0]
 810a940:	f7ff ff8b 	bl	810a85a <__hexdig_fun>
 810a944:	2800      	cmp	r0, #0
 810a946:	d1f8      	bne.n	810a93a <__gethex+0xb6>
 810a948:	1bad      	subs	r5, r5, r6
 810a94a:	00ad      	lsls	r5, r5, #2
 810a94c:	e004      	b.n	810a958 <__gethex+0xd4>
 810a94e:	2400      	movs	r4, #0
 810a950:	4625      	mov	r5, r4
 810a952:	e7e0      	b.n	810a916 <__gethex+0x92>
 810a954:	2d00      	cmp	r5, #0
 810a956:	d1f7      	bne.n	810a948 <__gethex+0xc4>
 810a958:	7833      	ldrb	r3, [r6, #0]
 810a95a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810a95e:	2b50      	cmp	r3, #80	; 0x50
 810a960:	d13b      	bne.n	810a9da <__gethex+0x156>
 810a962:	7873      	ldrb	r3, [r6, #1]
 810a964:	2b2b      	cmp	r3, #43	; 0x2b
 810a966:	d02c      	beq.n	810a9c2 <__gethex+0x13e>
 810a968:	2b2d      	cmp	r3, #45	; 0x2d
 810a96a:	d02e      	beq.n	810a9ca <__gethex+0x146>
 810a96c:	1c71      	adds	r1, r6, #1
 810a96e:	f04f 0900 	mov.w	r9, #0
 810a972:	7808      	ldrb	r0, [r1, #0]
 810a974:	f7ff ff71 	bl	810a85a <__hexdig_fun>
 810a978:	1e43      	subs	r3, r0, #1
 810a97a:	b2db      	uxtb	r3, r3
 810a97c:	2b18      	cmp	r3, #24
 810a97e:	d82c      	bhi.n	810a9da <__gethex+0x156>
 810a980:	f1a0 0210 	sub.w	r2, r0, #16
 810a984:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810a988:	f7ff ff67 	bl	810a85a <__hexdig_fun>
 810a98c:	1e43      	subs	r3, r0, #1
 810a98e:	b2db      	uxtb	r3, r3
 810a990:	2b18      	cmp	r3, #24
 810a992:	d91d      	bls.n	810a9d0 <__gethex+0x14c>
 810a994:	f1b9 0f00 	cmp.w	r9, #0
 810a998:	d000      	beq.n	810a99c <__gethex+0x118>
 810a99a:	4252      	negs	r2, r2
 810a99c:	4415      	add	r5, r2
 810a99e:	f8cb 1000 	str.w	r1, [fp]
 810a9a2:	b1e4      	cbz	r4, 810a9de <__gethex+0x15a>
 810a9a4:	9b00      	ldr	r3, [sp, #0]
 810a9a6:	2b00      	cmp	r3, #0
 810a9a8:	bf14      	ite	ne
 810a9aa:	2700      	movne	r7, #0
 810a9ac:	2706      	moveq	r7, #6
 810a9ae:	4638      	mov	r0, r7
 810a9b0:	b009      	add	sp, #36	; 0x24
 810a9b2:	ecbd 8b02 	vpop	{d8}
 810a9b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a9ba:	463e      	mov	r6, r7
 810a9bc:	4625      	mov	r5, r4
 810a9be:	2401      	movs	r4, #1
 810a9c0:	e7ca      	b.n	810a958 <__gethex+0xd4>
 810a9c2:	f04f 0900 	mov.w	r9, #0
 810a9c6:	1cb1      	adds	r1, r6, #2
 810a9c8:	e7d3      	b.n	810a972 <__gethex+0xee>
 810a9ca:	f04f 0901 	mov.w	r9, #1
 810a9ce:	e7fa      	b.n	810a9c6 <__gethex+0x142>
 810a9d0:	230a      	movs	r3, #10
 810a9d2:	fb03 0202 	mla	r2, r3, r2, r0
 810a9d6:	3a10      	subs	r2, #16
 810a9d8:	e7d4      	b.n	810a984 <__gethex+0x100>
 810a9da:	4631      	mov	r1, r6
 810a9dc:	e7df      	b.n	810a99e <__gethex+0x11a>
 810a9de:	1bf3      	subs	r3, r6, r7
 810a9e0:	3b01      	subs	r3, #1
 810a9e2:	4621      	mov	r1, r4
 810a9e4:	2b07      	cmp	r3, #7
 810a9e6:	dc0b      	bgt.n	810aa00 <__gethex+0x17c>
 810a9e8:	ee18 0a10 	vmov	r0, s16
 810a9ec:	f000 faea 	bl	810afc4 <_Balloc>
 810a9f0:	4604      	mov	r4, r0
 810a9f2:	b940      	cbnz	r0, 810aa06 <__gethex+0x182>
 810a9f4:	4b65      	ldr	r3, [pc, #404]	; (810ab8c <__gethex+0x308>)
 810a9f6:	4602      	mov	r2, r0
 810a9f8:	21de      	movs	r1, #222	; 0xde
 810a9fa:	4865      	ldr	r0, [pc, #404]	; (810ab90 <__gethex+0x30c>)
 810a9fc:	f001 fae0 	bl	810bfc0 <__assert_func>
 810aa00:	3101      	adds	r1, #1
 810aa02:	105b      	asrs	r3, r3, #1
 810aa04:	e7ee      	b.n	810a9e4 <__gethex+0x160>
 810aa06:	f100 0914 	add.w	r9, r0, #20
 810aa0a:	f04f 0b00 	mov.w	fp, #0
 810aa0e:	f1ca 0301 	rsb	r3, sl, #1
 810aa12:	f8cd 9008 	str.w	r9, [sp, #8]
 810aa16:	f8cd b000 	str.w	fp, [sp]
 810aa1a:	9306      	str	r3, [sp, #24]
 810aa1c:	42b7      	cmp	r7, r6
 810aa1e:	d340      	bcc.n	810aaa2 <__gethex+0x21e>
 810aa20:	9802      	ldr	r0, [sp, #8]
 810aa22:	9b00      	ldr	r3, [sp, #0]
 810aa24:	f840 3b04 	str.w	r3, [r0], #4
 810aa28:	eba0 0009 	sub.w	r0, r0, r9
 810aa2c:	1080      	asrs	r0, r0, #2
 810aa2e:	0146      	lsls	r6, r0, #5
 810aa30:	6120      	str	r0, [r4, #16]
 810aa32:	4618      	mov	r0, r3
 810aa34:	f000 fbbc 	bl	810b1b0 <__hi0bits>
 810aa38:	1a30      	subs	r0, r6, r0
 810aa3a:	f8d8 6000 	ldr.w	r6, [r8]
 810aa3e:	42b0      	cmp	r0, r6
 810aa40:	dd63      	ble.n	810ab0a <__gethex+0x286>
 810aa42:	1b87      	subs	r7, r0, r6
 810aa44:	4639      	mov	r1, r7
 810aa46:	4620      	mov	r0, r4
 810aa48:	f000 ff56 	bl	810b8f8 <__any_on>
 810aa4c:	4682      	mov	sl, r0
 810aa4e:	b1a8      	cbz	r0, 810aa7c <__gethex+0x1f8>
 810aa50:	1e7b      	subs	r3, r7, #1
 810aa52:	1159      	asrs	r1, r3, #5
 810aa54:	f003 021f 	and.w	r2, r3, #31
 810aa58:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 810aa5c:	f04f 0a01 	mov.w	sl, #1
 810aa60:	fa0a f202 	lsl.w	r2, sl, r2
 810aa64:	420a      	tst	r2, r1
 810aa66:	d009      	beq.n	810aa7c <__gethex+0x1f8>
 810aa68:	4553      	cmp	r3, sl
 810aa6a:	dd05      	ble.n	810aa78 <__gethex+0x1f4>
 810aa6c:	1eb9      	subs	r1, r7, #2
 810aa6e:	4620      	mov	r0, r4
 810aa70:	f000 ff42 	bl	810b8f8 <__any_on>
 810aa74:	2800      	cmp	r0, #0
 810aa76:	d145      	bne.n	810ab04 <__gethex+0x280>
 810aa78:	f04f 0a02 	mov.w	sl, #2
 810aa7c:	4639      	mov	r1, r7
 810aa7e:	4620      	mov	r0, r4
 810aa80:	f7ff fe99 	bl	810a7b6 <rshift>
 810aa84:	443d      	add	r5, r7
 810aa86:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810aa8a:	42ab      	cmp	r3, r5
 810aa8c:	da4c      	bge.n	810ab28 <__gethex+0x2a4>
 810aa8e:	ee18 0a10 	vmov	r0, s16
 810aa92:	4621      	mov	r1, r4
 810aa94:	f000 fad6 	bl	810b044 <_Bfree>
 810aa98:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810aa9a:	2300      	movs	r3, #0
 810aa9c:	6013      	str	r3, [r2, #0]
 810aa9e:	27a3      	movs	r7, #163	; 0xa3
 810aaa0:	e785      	b.n	810a9ae <__gethex+0x12a>
 810aaa2:	1e73      	subs	r3, r6, #1
 810aaa4:	9a05      	ldr	r2, [sp, #20]
 810aaa6:	9303      	str	r3, [sp, #12]
 810aaa8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810aaac:	4293      	cmp	r3, r2
 810aaae:	d019      	beq.n	810aae4 <__gethex+0x260>
 810aab0:	f1bb 0f20 	cmp.w	fp, #32
 810aab4:	d107      	bne.n	810aac6 <__gethex+0x242>
 810aab6:	9b02      	ldr	r3, [sp, #8]
 810aab8:	9a00      	ldr	r2, [sp, #0]
 810aaba:	f843 2b04 	str.w	r2, [r3], #4
 810aabe:	9302      	str	r3, [sp, #8]
 810aac0:	2300      	movs	r3, #0
 810aac2:	9300      	str	r3, [sp, #0]
 810aac4:	469b      	mov	fp, r3
 810aac6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 810aaca:	f7ff fec6 	bl	810a85a <__hexdig_fun>
 810aace:	9b00      	ldr	r3, [sp, #0]
 810aad0:	f000 000f 	and.w	r0, r0, #15
 810aad4:	fa00 f00b 	lsl.w	r0, r0, fp
 810aad8:	4303      	orrs	r3, r0
 810aada:	9300      	str	r3, [sp, #0]
 810aadc:	f10b 0b04 	add.w	fp, fp, #4
 810aae0:	9b03      	ldr	r3, [sp, #12]
 810aae2:	e00d      	b.n	810ab00 <__gethex+0x27c>
 810aae4:	9b03      	ldr	r3, [sp, #12]
 810aae6:	9a06      	ldr	r2, [sp, #24]
 810aae8:	4413      	add	r3, r2
 810aaea:	42bb      	cmp	r3, r7
 810aaec:	d3e0      	bcc.n	810aab0 <__gethex+0x22c>
 810aaee:	4618      	mov	r0, r3
 810aaf0:	9901      	ldr	r1, [sp, #4]
 810aaf2:	9307      	str	r3, [sp, #28]
 810aaf4:	4652      	mov	r2, sl
 810aaf6:	f001 fa32 	bl	810bf5e <strncmp>
 810aafa:	9b07      	ldr	r3, [sp, #28]
 810aafc:	2800      	cmp	r0, #0
 810aafe:	d1d7      	bne.n	810aab0 <__gethex+0x22c>
 810ab00:	461e      	mov	r6, r3
 810ab02:	e78b      	b.n	810aa1c <__gethex+0x198>
 810ab04:	f04f 0a03 	mov.w	sl, #3
 810ab08:	e7b8      	b.n	810aa7c <__gethex+0x1f8>
 810ab0a:	da0a      	bge.n	810ab22 <__gethex+0x29e>
 810ab0c:	1a37      	subs	r7, r6, r0
 810ab0e:	4621      	mov	r1, r4
 810ab10:	ee18 0a10 	vmov	r0, s16
 810ab14:	463a      	mov	r2, r7
 810ab16:	f000 fcb1 	bl	810b47c <__lshift>
 810ab1a:	1bed      	subs	r5, r5, r7
 810ab1c:	4604      	mov	r4, r0
 810ab1e:	f100 0914 	add.w	r9, r0, #20
 810ab22:	f04f 0a00 	mov.w	sl, #0
 810ab26:	e7ae      	b.n	810aa86 <__gethex+0x202>
 810ab28:	f8d8 0004 	ldr.w	r0, [r8, #4]
 810ab2c:	42a8      	cmp	r0, r5
 810ab2e:	dd72      	ble.n	810ac16 <__gethex+0x392>
 810ab30:	1b45      	subs	r5, r0, r5
 810ab32:	42ae      	cmp	r6, r5
 810ab34:	dc36      	bgt.n	810aba4 <__gethex+0x320>
 810ab36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810ab3a:	2b02      	cmp	r3, #2
 810ab3c:	d02a      	beq.n	810ab94 <__gethex+0x310>
 810ab3e:	2b03      	cmp	r3, #3
 810ab40:	d02c      	beq.n	810ab9c <__gethex+0x318>
 810ab42:	2b01      	cmp	r3, #1
 810ab44:	d115      	bne.n	810ab72 <__gethex+0x2ee>
 810ab46:	42ae      	cmp	r6, r5
 810ab48:	d113      	bne.n	810ab72 <__gethex+0x2ee>
 810ab4a:	2e01      	cmp	r6, #1
 810ab4c:	d10b      	bne.n	810ab66 <__gethex+0x2e2>
 810ab4e:	9a04      	ldr	r2, [sp, #16]
 810ab50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810ab54:	6013      	str	r3, [r2, #0]
 810ab56:	2301      	movs	r3, #1
 810ab58:	6123      	str	r3, [r4, #16]
 810ab5a:	f8c9 3000 	str.w	r3, [r9]
 810ab5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810ab60:	2762      	movs	r7, #98	; 0x62
 810ab62:	601c      	str	r4, [r3, #0]
 810ab64:	e723      	b.n	810a9ae <__gethex+0x12a>
 810ab66:	1e71      	subs	r1, r6, #1
 810ab68:	4620      	mov	r0, r4
 810ab6a:	f000 fec5 	bl	810b8f8 <__any_on>
 810ab6e:	2800      	cmp	r0, #0
 810ab70:	d1ed      	bne.n	810ab4e <__gethex+0x2ca>
 810ab72:	ee18 0a10 	vmov	r0, s16
 810ab76:	4621      	mov	r1, r4
 810ab78:	f000 fa64 	bl	810b044 <_Bfree>
 810ab7c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810ab7e:	2300      	movs	r3, #0
 810ab80:	6013      	str	r3, [r2, #0]
 810ab82:	2750      	movs	r7, #80	; 0x50
 810ab84:	e713      	b.n	810a9ae <__gethex+0x12a>
 810ab86:	bf00      	nop
 810ab88:	0810e51c 	.word	0x0810e51c
 810ab8c:	0810e43c 	.word	0x0810e43c
 810ab90:	0810e4b0 	.word	0x0810e4b0
 810ab94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810ab96:	2b00      	cmp	r3, #0
 810ab98:	d1eb      	bne.n	810ab72 <__gethex+0x2ee>
 810ab9a:	e7d8      	b.n	810ab4e <__gethex+0x2ca>
 810ab9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810ab9e:	2b00      	cmp	r3, #0
 810aba0:	d1d5      	bne.n	810ab4e <__gethex+0x2ca>
 810aba2:	e7e6      	b.n	810ab72 <__gethex+0x2ee>
 810aba4:	1e6f      	subs	r7, r5, #1
 810aba6:	f1ba 0f00 	cmp.w	sl, #0
 810abaa:	d131      	bne.n	810ac10 <__gethex+0x38c>
 810abac:	b127      	cbz	r7, 810abb8 <__gethex+0x334>
 810abae:	4639      	mov	r1, r7
 810abb0:	4620      	mov	r0, r4
 810abb2:	f000 fea1 	bl	810b8f8 <__any_on>
 810abb6:	4682      	mov	sl, r0
 810abb8:	117b      	asrs	r3, r7, #5
 810abba:	2101      	movs	r1, #1
 810abbc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 810abc0:	f007 071f 	and.w	r7, r7, #31
 810abc4:	fa01 f707 	lsl.w	r7, r1, r7
 810abc8:	421f      	tst	r7, r3
 810abca:	4629      	mov	r1, r5
 810abcc:	4620      	mov	r0, r4
 810abce:	bf18      	it	ne
 810abd0:	f04a 0a02 	orrne.w	sl, sl, #2
 810abd4:	1b76      	subs	r6, r6, r5
 810abd6:	f7ff fdee 	bl	810a7b6 <rshift>
 810abda:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810abde:	2702      	movs	r7, #2
 810abe0:	f1ba 0f00 	cmp.w	sl, #0
 810abe4:	d048      	beq.n	810ac78 <__gethex+0x3f4>
 810abe6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810abea:	2b02      	cmp	r3, #2
 810abec:	d015      	beq.n	810ac1a <__gethex+0x396>
 810abee:	2b03      	cmp	r3, #3
 810abf0:	d017      	beq.n	810ac22 <__gethex+0x39e>
 810abf2:	2b01      	cmp	r3, #1
 810abf4:	d109      	bne.n	810ac0a <__gethex+0x386>
 810abf6:	f01a 0f02 	tst.w	sl, #2
 810abfa:	d006      	beq.n	810ac0a <__gethex+0x386>
 810abfc:	f8d9 0000 	ldr.w	r0, [r9]
 810ac00:	ea4a 0a00 	orr.w	sl, sl, r0
 810ac04:	f01a 0f01 	tst.w	sl, #1
 810ac08:	d10e      	bne.n	810ac28 <__gethex+0x3a4>
 810ac0a:	f047 0710 	orr.w	r7, r7, #16
 810ac0e:	e033      	b.n	810ac78 <__gethex+0x3f4>
 810ac10:	f04f 0a01 	mov.w	sl, #1
 810ac14:	e7d0      	b.n	810abb8 <__gethex+0x334>
 810ac16:	2701      	movs	r7, #1
 810ac18:	e7e2      	b.n	810abe0 <__gethex+0x35c>
 810ac1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810ac1c:	f1c3 0301 	rsb	r3, r3, #1
 810ac20:	9315      	str	r3, [sp, #84]	; 0x54
 810ac22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810ac24:	2b00      	cmp	r3, #0
 810ac26:	d0f0      	beq.n	810ac0a <__gethex+0x386>
 810ac28:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810ac2c:	f104 0314 	add.w	r3, r4, #20
 810ac30:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810ac34:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810ac38:	f04f 0c00 	mov.w	ip, #0
 810ac3c:	4618      	mov	r0, r3
 810ac3e:	f853 2b04 	ldr.w	r2, [r3], #4
 810ac42:	f1b2 3fff 	cmp.w	r2, #4294967295
 810ac46:	d01c      	beq.n	810ac82 <__gethex+0x3fe>
 810ac48:	3201      	adds	r2, #1
 810ac4a:	6002      	str	r2, [r0, #0]
 810ac4c:	2f02      	cmp	r7, #2
 810ac4e:	f104 0314 	add.w	r3, r4, #20
 810ac52:	d13f      	bne.n	810acd4 <__gethex+0x450>
 810ac54:	f8d8 2000 	ldr.w	r2, [r8]
 810ac58:	3a01      	subs	r2, #1
 810ac5a:	42b2      	cmp	r2, r6
 810ac5c:	d10a      	bne.n	810ac74 <__gethex+0x3f0>
 810ac5e:	1171      	asrs	r1, r6, #5
 810ac60:	2201      	movs	r2, #1
 810ac62:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810ac66:	f006 061f 	and.w	r6, r6, #31
 810ac6a:	fa02 f606 	lsl.w	r6, r2, r6
 810ac6e:	421e      	tst	r6, r3
 810ac70:	bf18      	it	ne
 810ac72:	4617      	movne	r7, r2
 810ac74:	f047 0720 	orr.w	r7, r7, #32
 810ac78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810ac7a:	601c      	str	r4, [r3, #0]
 810ac7c:	9b04      	ldr	r3, [sp, #16]
 810ac7e:	601d      	str	r5, [r3, #0]
 810ac80:	e695      	b.n	810a9ae <__gethex+0x12a>
 810ac82:	4299      	cmp	r1, r3
 810ac84:	f843 cc04 	str.w	ip, [r3, #-4]
 810ac88:	d8d8      	bhi.n	810ac3c <__gethex+0x3b8>
 810ac8a:	68a3      	ldr	r3, [r4, #8]
 810ac8c:	459b      	cmp	fp, r3
 810ac8e:	db19      	blt.n	810acc4 <__gethex+0x440>
 810ac90:	6861      	ldr	r1, [r4, #4]
 810ac92:	ee18 0a10 	vmov	r0, s16
 810ac96:	3101      	adds	r1, #1
 810ac98:	f000 f994 	bl	810afc4 <_Balloc>
 810ac9c:	4681      	mov	r9, r0
 810ac9e:	b918      	cbnz	r0, 810aca8 <__gethex+0x424>
 810aca0:	4b1a      	ldr	r3, [pc, #104]	; (810ad0c <__gethex+0x488>)
 810aca2:	4602      	mov	r2, r0
 810aca4:	2184      	movs	r1, #132	; 0x84
 810aca6:	e6a8      	b.n	810a9fa <__gethex+0x176>
 810aca8:	6922      	ldr	r2, [r4, #16]
 810acaa:	3202      	adds	r2, #2
 810acac:	f104 010c 	add.w	r1, r4, #12
 810acb0:	0092      	lsls	r2, r2, #2
 810acb2:	300c      	adds	r0, #12
 810acb4:	f000 f96c 	bl	810af90 <memcpy>
 810acb8:	4621      	mov	r1, r4
 810acba:	ee18 0a10 	vmov	r0, s16
 810acbe:	f000 f9c1 	bl	810b044 <_Bfree>
 810acc2:	464c      	mov	r4, r9
 810acc4:	6923      	ldr	r3, [r4, #16]
 810acc6:	1c5a      	adds	r2, r3, #1
 810acc8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810accc:	6122      	str	r2, [r4, #16]
 810acce:	2201      	movs	r2, #1
 810acd0:	615a      	str	r2, [r3, #20]
 810acd2:	e7bb      	b.n	810ac4c <__gethex+0x3c8>
 810acd4:	6922      	ldr	r2, [r4, #16]
 810acd6:	455a      	cmp	r2, fp
 810acd8:	dd0b      	ble.n	810acf2 <__gethex+0x46e>
 810acda:	2101      	movs	r1, #1
 810acdc:	4620      	mov	r0, r4
 810acde:	f7ff fd6a 	bl	810a7b6 <rshift>
 810ace2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810ace6:	3501      	adds	r5, #1
 810ace8:	42ab      	cmp	r3, r5
 810acea:	f6ff aed0 	blt.w	810aa8e <__gethex+0x20a>
 810acee:	2701      	movs	r7, #1
 810acf0:	e7c0      	b.n	810ac74 <__gethex+0x3f0>
 810acf2:	f016 061f 	ands.w	r6, r6, #31
 810acf6:	d0fa      	beq.n	810acee <__gethex+0x46a>
 810acf8:	449a      	add	sl, r3
 810acfa:	f1c6 0620 	rsb	r6, r6, #32
 810acfe:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 810ad02:	f000 fa55 	bl	810b1b0 <__hi0bits>
 810ad06:	42b0      	cmp	r0, r6
 810ad08:	dbe7      	blt.n	810acda <__gethex+0x456>
 810ad0a:	e7f0      	b.n	810acee <__gethex+0x46a>
 810ad0c:	0810e43c 	.word	0x0810e43c

0810ad10 <L_shift>:
 810ad10:	f1c2 0208 	rsb	r2, r2, #8
 810ad14:	0092      	lsls	r2, r2, #2
 810ad16:	b570      	push	{r4, r5, r6, lr}
 810ad18:	f1c2 0620 	rsb	r6, r2, #32
 810ad1c:	6843      	ldr	r3, [r0, #4]
 810ad1e:	6804      	ldr	r4, [r0, #0]
 810ad20:	fa03 f506 	lsl.w	r5, r3, r6
 810ad24:	432c      	orrs	r4, r5
 810ad26:	40d3      	lsrs	r3, r2
 810ad28:	6004      	str	r4, [r0, #0]
 810ad2a:	f840 3f04 	str.w	r3, [r0, #4]!
 810ad2e:	4288      	cmp	r0, r1
 810ad30:	d3f4      	bcc.n	810ad1c <L_shift+0xc>
 810ad32:	bd70      	pop	{r4, r5, r6, pc}

0810ad34 <__match>:
 810ad34:	b530      	push	{r4, r5, lr}
 810ad36:	6803      	ldr	r3, [r0, #0]
 810ad38:	3301      	adds	r3, #1
 810ad3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 810ad3e:	b914      	cbnz	r4, 810ad46 <__match+0x12>
 810ad40:	6003      	str	r3, [r0, #0]
 810ad42:	2001      	movs	r0, #1
 810ad44:	bd30      	pop	{r4, r5, pc}
 810ad46:	f813 2b01 	ldrb.w	r2, [r3], #1
 810ad4a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810ad4e:	2d19      	cmp	r5, #25
 810ad50:	bf98      	it	ls
 810ad52:	3220      	addls	r2, #32
 810ad54:	42a2      	cmp	r2, r4
 810ad56:	d0f0      	beq.n	810ad3a <__match+0x6>
 810ad58:	2000      	movs	r0, #0
 810ad5a:	e7f3      	b.n	810ad44 <__match+0x10>

0810ad5c <__hexnan>:
 810ad5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ad60:	680b      	ldr	r3, [r1, #0]
 810ad62:	6801      	ldr	r1, [r0, #0]
 810ad64:	115e      	asrs	r6, r3, #5
 810ad66:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810ad6a:	f013 031f 	ands.w	r3, r3, #31
 810ad6e:	b087      	sub	sp, #28
 810ad70:	bf18      	it	ne
 810ad72:	3604      	addne	r6, #4
 810ad74:	2500      	movs	r5, #0
 810ad76:	1f37      	subs	r7, r6, #4
 810ad78:	4682      	mov	sl, r0
 810ad7a:	4690      	mov	r8, r2
 810ad7c:	9301      	str	r3, [sp, #4]
 810ad7e:	f846 5c04 	str.w	r5, [r6, #-4]
 810ad82:	46b9      	mov	r9, r7
 810ad84:	463c      	mov	r4, r7
 810ad86:	9502      	str	r5, [sp, #8]
 810ad88:	46ab      	mov	fp, r5
 810ad8a:	784a      	ldrb	r2, [r1, #1]
 810ad8c:	1c4b      	adds	r3, r1, #1
 810ad8e:	9303      	str	r3, [sp, #12]
 810ad90:	b342      	cbz	r2, 810ade4 <__hexnan+0x88>
 810ad92:	4610      	mov	r0, r2
 810ad94:	9105      	str	r1, [sp, #20]
 810ad96:	9204      	str	r2, [sp, #16]
 810ad98:	f7ff fd5f 	bl	810a85a <__hexdig_fun>
 810ad9c:	2800      	cmp	r0, #0
 810ad9e:	d14f      	bne.n	810ae40 <__hexnan+0xe4>
 810ada0:	9a04      	ldr	r2, [sp, #16]
 810ada2:	9905      	ldr	r1, [sp, #20]
 810ada4:	2a20      	cmp	r2, #32
 810ada6:	d818      	bhi.n	810adda <__hexnan+0x7e>
 810ada8:	9b02      	ldr	r3, [sp, #8]
 810adaa:	459b      	cmp	fp, r3
 810adac:	dd13      	ble.n	810add6 <__hexnan+0x7a>
 810adae:	454c      	cmp	r4, r9
 810adb0:	d206      	bcs.n	810adc0 <__hexnan+0x64>
 810adb2:	2d07      	cmp	r5, #7
 810adb4:	dc04      	bgt.n	810adc0 <__hexnan+0x64>
 810adb6:	462a      	mov	r2, r5
 810adb8:	4649      	mov	r1, r9
 810adba:	4620      	mov	r0, r4
 810adbc:	f7ff ffa8 	bl	810ad10 <L_shift>
 810adc0:	4544      	cmp	r4, r8
 810adc2:	d950      	bls.n	810ae66 <__hexnan+0x10a>
 810adc4:	2300      	movs	r3, #0
 810adc6:	f1a4 0904 	sub.w	r9, r4, #4
 810adca:	f844 3c04 	str.w	r3, [r4, #-4]
 810adce:	f8cd b008 	str.w	fp, [sp, #8]
 810add2:	464c      	mov	r4, r9
 810add4:	461d      	mov	r5, r3
 810add6:	9903      	ldr	r1, [sp, #12]
 810add8:	e7d7      	b.n	810ad8a <__hexnan+0x2e>
 810adda:	2a29      	cmp	r2, #41	; 0x29
 810addc:	d156      	bne.n	810ae8c <__hexnan+0x130>
 810adde:	3102      	adds	r1, #2
 810ade0:	f8ca 1000 	str.w	r1, [sl]
 810ade4:	f1bb 0f00 	cmp.w	fp, #0
 810ade8:	d050      	beq.n	810ae8c <__hexnan+0x130>
 810adea:	454c      	cmp	r4, r9
 810adec:	d206      	bcs.n	810adfc <__hexnan+0xa0>
 810adee:	2d07      	cmp	r5, #7
 810adf0:	dc04      	bgt.n	810adfc <__hexnan+0xa0>
 810adf2:	462a      	mov	r2, r5
 810adf4:	4649      	mov	r1, r9
 810adf6:	4620      	mov	r0, r4
 810adf8:	f7ff ff8a 	bl	810ad10 <L_shift>
 810adfc:	4544      	cmp	r4, r8
 810adfe:	d934      	bls.n	810ae6a <__hexnan+0x10e>
 810ae00:	f1a8 0204 	sub.w	r2, r8, #4
 810ae04:	4623      	mov	r3, r4
 810ae06:	f853 1b04 	ldr.w	r1, [r3], #4
 810ae0a:	f842 1f04 	str.w	r1, [r2, #4]!
 810ae0e:	429f      	cmp	r7, r3
 810ae10:	d2f9      	bcs.n	810ae06 <__hexnan+0xaa>
 810ae12:	1b3b      	subs	r3, r7, r4
 810ae14:	f023 0303 	bic.w	r3, r3, #3
 810ae18:	3304      	adds	r3, #4
 810ae1a:	3401      	adds	r4, #1
 810ae1c:	3e03      	subs	r6, #3
 810ae1e:	42b4      	cmp	r4, r6
 810ae20:	bf88      	it	hi
 810ae22:	2304      	movhi	r3, #4
 810ae24:	4443      	add	r3, r8
 810ae26:	2200      	movs	r2, #0
 810ae28:	f843 2b04 	str.w	r2, [r3], #4
 810ae2c:	429f      	cmp	r7, r3
 810ae2e:	d2fb      	bcs.n	810ae28 <__hexnan+0xcc>
 810ae30:	683b      	ldr	r3, [r7, #0]
 810ae32:	b91b      	cbnz	r3, 810ae3c <__hexnan+0xe0>
 810ae34:	4547      	cmp	r7, r8
 810ae36:	d127      	bne.n	810ae88 <__hexnan+0x12c>
 810ae38:	2301      	movs	r3, #1
 810ae3a:	603b      	str	r3, [r7, #0]
 810ae3c:	2005      	movs	r0, #5
 810ae3e:	e026      	b.n	810ae8e <__hexnan+0x132>
 810ae40:	3501      	adds	r5, #1
 810ae42:	2d08      	cmp	r5, #8
 810ae44:	f10b 0b01 	add.w	fp, fp, #1
 810ae48:	dd06      	ble.n	810ae58 <__hexnan+0xfc>
 810ae4a:	4544      	cmp	r4, r8
 810ae4c:	d9c3      	bls.n	810add6 <__hexnan+0x7a>
 810ae4e:	2300      	movs	r3, #0
 810ae50:	f844 3c04 	str.w	r3, [r4, #-4]
 810ae54:	2501      	movs	r5, #1
 810ae56:	3c04      	subs	r4, #4
 810ae58:	6822      	ldr	r2, [r4, #0]
 810ae5a:	f000 000f 	and.w	r0, r0, #15
 810ae5e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 810ae62:	6022      	str	r2, [r4, #0]
 810ae64:	e7b7      	b.n	810add6 <__hexnan+0x7a>
 810ae66:	2508      	movs	r5, #8
 810ae68:	e7b5      	b.n	810add6 <__hexnan+0x7a>
 810ae6a:	9b01      	ldr	r3, [sp, #4]
 810ae6c:	2b00      	cmp	r3, #0
 810ae6e:	d0df      	beq.n	810ae30 <__hexnan+0xd4>
 810ae70:	f04f 32ff 	mov.w	r2, #4294967295
 810ae74:	f1c3 0320 	rsb	r3, r3, #32
 810ae78:	fa22 f303 	lsr.w	r3, r2, r3
 810ae7c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810ae80:	401a      	ands	r2, r3
 810ae82:	f846 2c04 	str.w	r2, [r6, #-4]
 810ae86:	e7d3      	b.n	810ae30 <__hexnan+0xd4>
 810ae88:	3f04      	subs	r7, #4
 810ae8a:	e7d1      	b.n	810ae30 <__hexnan+0xd4>
 810ae8c:	2004      	movs	r0, #4
 810ae8e:	b007      	add	sp, #28
 810ae90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810ae94 <_localeconv_r>:
 810ae94:	4800      	ldr	r0, [pc, #0]	; (810ae98 <_localeconv_r+0x4>)
 810ae96:	4770      	bx	lr
 810ae98:	100001b8 	.word	0x100001b8

0810ae9c <__retarget_lock_init_recursive>:
 810ae9c:	4770      	bx	lr

0810ae9e <__retarget_lock_acquire_recursive>:
 810ae9e:	4770      	bx	lr

0810aea0 <__retarget_lock_release_recursive>:
 810aea0:	4770      	bx	lr

0810aea2 <__swhatbuf_r>:
 810aea2:	b570      	push	{r4, r5, r6, lr}
 810aea4:	460e      	mov	r6, r1
 810aea6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810aeaa:	2900      	cmp	r1, #0
 810aeac:	b096      	sub	sp, #88	; 0x58
 810aeae:	4614      	mov	r4, r2
 810aeb0:	461d      	mov	r5, r3
 810aeb2:	da07      	bge.n	810aec4 <__swhatbuf_r+0x22>
 810aeb4:	2300      	movs	r3, #0
 810aeb6:	602b      	str	r3, [r5, #0]
 810aeb8:	89b3      	ldrh	r3, [r6, #12]
 810aeba:	061a      	lsls	r2, r3, #24
 810aebc:	d410      	bmi.n	810aee0 <__swhatbuf_r+0x3e>
 810aebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810aec2:	e00e      	b.n	810aee2 <__swhatbuf_r+0x40>
 810aec4:	466a      	mov	r2, sp
 810aec6:	f001 f8bb 	bl	810c040 <_fstat_r>
 810aeca:	2800      	cmp	r0, #0
 810aecc:	dbf2      	blt.n	810aeb4 <__swhatbuf_r+0x12>
 810aece:	9a01      	ldr	r2, [sp, #4]
 810aed0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 810aed4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 810aed8:	425a      	negs	r2, r3
 810aeda:	415a      	adcs	r2, r3
 810aedc:	602a      	str	r2, [r5, #0]
 810aede:	e7ee      	b.n	810aebe <__swhatbuf_r+0x1c>
 810aee0:	2340      	movs	r3, #64	; 0x40
 810aee2:	2000      	movs	r0, #0
 810aee4:	6023      	str	r3, [r4, #0]
 810aee6:	b016      	add	sp, #88	; 0x58
 810aee8:	bd70      	pop	{r4, r5, r6, pc}
	...

0810aeec <__smakebuf_r>:
 810aeec:	898b      	ldrh	r3, [r1, #12]
 810aeee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810aef0:	079d      	lsls	r5, r3, #30
 810aef2:	4606      	mov	r6, r0
 810aef4:	460c      	mov	r4, r1
 810aef6:	d507      	bpl.n	810af08 <__smakebuf_r+0x1c>
 810aef8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810aefc:	6023      	str	r3, [r4, #0]
 810aefe:	6123      	str	r3, [r4, #16]
 810af00:	2301      	movs	r3, #1
 810af02:	6163      	str	r3, [r4, #20]
 810af04:	b002      	add	sp, #8
 810af06:	bd70      	pop	{r4, r5, r6, pc}
 810af08:	ab01      	add	r3, sp, #4
 810af0a:	466a      	mov	r2, sp
 810af0c:	f7ff ffc9 	bl	810aea2 <__swhatbuf_r>
 810af10:	9900      	ldr	r1, [sp, #0]
 810af12:	4605      	mov	r5, r0
 810af14:	4630      	mov	r0, r6
 810af16:	f7fc fc4d 	bl	81077b4 <_malloc_r>
 810af1a:	b948      	cbnz	r0, 810af30 <__smakebuf_r+0x44>
 810af1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810af20:	059a      	lsls	r2, r3, #22
 810af22:	d4ef      	bmi.n	810af04 <__smakebuf_r+0x18>
 810af24:	f023 0303 	bic.w	r3, r3, #3
 810af28:	f043 0302 	orr.w	r3, r3, #2
 810af2c:	81a3      	strh	r3, [r4, #12]
 810af2e:	e7e3      	b.n	810aef8 <__smakebuf_r+0xc>
 810af30:	4b0d      	ldr	r3, [pc, #52]	; (810af68 <__smakebuf_r+0x7c>)
 810af32:	62b3      	str	r3, [r6, #40]	; 0x28
 810af34:	89a3      	ldrh	r3, [r4, #12]
 810af36:	6020      	str	r0, [r4, #0]
 810af38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810af3c:	81a3      	strh	r3, [r4, #12]
 810af3e:	9b00      	ldr	r3, [sp, #0]
 810af40:	6163      	str	r3, [r4, #20]
 810af42:	9b01      	ldr	r3, [sp, #4]
 810af44:	6120      	str	r0, [r4, #16]
 810af46:	b15b      	cbz	r3, 810af60 <__smakebuf_r+0x74>
 810af48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810af4c:	4630      	mov	r0, r6
 810af4e:	f001 f889 	bl	810c064 <_isatty_r>
 810af52:	b128      	cbz	r0, 810af60 <__smakebuf_r+0x74>
 810af54:	89a3      	ldrh	r3, [r4, #12]
 810af56:	f023 0303 	bic.w	r3, r3, #3
 810af5a:	f043 0301 	orr.w	r3, r3, #1
 810af5e:	81a3      	strh	r3, [r4, #12]
 810af60:	89a0      	ldrh	r0, [r4, #12]
 810af62:	4305      	orrs	r5, r0
 810af64:	81a5      	strh	r5, [r4, #12]
 810af66:	e7cd      	b.n	810af04 <__smakebuf_r+0x18>
 810af68:	0810a615 	.word	0x0810a615

0810af6c <__ascii_mbtowc>:
 810af6c:	b082      	sub	sp, #8
 810af6e:	b901      	cbnz	r1, 810af72 <__ascii_mbtowc+0x6>
 810af70:	a901      	add	r1, sp, #4
 810af72:	b142      	cbz	r2, 810af86 <__ascii_mbtowc+0x1a>
 810af74:	b14b      	cbz	r3, 810af8a <__ascii_mbtowc+0x1e>
 810af76:	7813      	ldrb	r3, [r2, #0]
 810af78:	600b      	str	r3, [r1, #0]
 810af7a:	7812      	ldrb	r2, [r2, #0]
 810af7c:	1e10      	subs	r0, r2, #0
 810af7e:	bf18      	it	ne
 810af80:	2001      	movne	r0, #1
 810af82:	b002      	add	sp, #8
 810af84:	4770      	bx	lr
 810af86:	4610      	mov	r0, r2
 810af88:	e7fb      	b.n	810af82 <__ascii_mbtowc+0x16>
 810af8a:	f06f 0001 	mvn.w	r0, #1
 810af8e:	e7f8      	b.n	810af82 <__ascii_mbtowc+0x16>

0810af90 <memcpy>:
 810af90:	440a      	add	r2, r1
 810af92:	4291      	cmp	r1, r2
 810af94:	f100 33ff 	add.w	r3, r0, #4294967295
 810af98:	d100      	bne.n	810af9c <memcpy+0xc>
 810af9a:	4770      	bx	lr
 810af9c:	b510      	push	{r4, lr}
 810af9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 810afa2:	f803 4f01 	strb.w	r4, [r3, #1]!
 810afa6:	4291      	cmp	r1, r2
 810afa8:	d1f9      	bne.n	810af9e <memcpy+0xe>
 810afaa:	bd10      	pop	{r4, pc}

0810afac <__malloc_lock>:
 810afac:	4801      	ldr	r0, [pc, #4]	; (810afb4 <__malloc_lock+0x8>)
 810afae:	f7ff bf76 	b.w	810ae9e <__retarget_lock_acquire_recursive>
 810afb2:	bf00      	nop
 810afb4:	100205c4 	.word	0x100205c4

0810afb8 <__malloc_unlock>:
 810afb8:	4801      	ldr	r0, [pc, #4]	; (810afc0 <__malloc_unlock+0x8>)
 810afba:	f7ff bf71 	b.w	810aea0 <__retarget_lock_release_recursive>
 810afbe:	bf00      	nop
 810afc0:	100205c4 	.word	0x100205c4

0810afc4 <_Balloc>:
 810afc4:	b570      	push	{r4, r5, r6, lr}
 810afc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810afc8:	4604      	mov	r4, r0
 810afca:	460d      	mov	r5, r1
 810afcc:	b976      	cbnz	r6, 810afec <_Balloc+0x28>
 810afce:	2010      	movs	r0, #16
 810afd0:	f7fc fb90 	bl	81076f4 <malloc>
 810afd4:	4602      	mov	r2, r0
 810afd6:	6260      	str	r0, [r4, #36]	; 0x24
 810afd8:	b920      	cbnz	r0, 810afe4 <_Balloc+0x20>
 810afda:	4b18      	ldr	r3, [pc, #96]	; (810b03c <_Balloc+0x78>)
 810afdc:	4818      	ldr	r0, [pc, #96]	; (810b040 <_Balloc+0x7c>)
 810afde:	2166      	movs	r1, #102	; 0x66
 810afe0:	f000 ffee 	bl	810bfc0 <__assert_func>
 810afe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810afe8:	6006      	str	r6, [r0, #0]
 810afea:	60c6      	str	r6, [r0, #12]
 810afec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 810afee:	68f3      	ldr	r3, [r6, #12]
 810aff0:	b183      	cbz	r3, 810b014 <_Balloc+0x50>
 810aff2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810aff4:	68db      	ldr	r3, [r3, #12]
 810aff6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810affa:	b9b8      	cbnz	r0, 810b02c <_Balloc+0x68>
 810affc:	2101      	movs	r1, #1
 810affe:	fa01 f605 	lsl.w	r6, r1, r5
 810b002:	1d72      	adds	r2, r6, #5
 810b004:	0092      	lsls	r2, r2, #2
 810b006:	4620      	mov	r0, r4
 810b008:	f000 fc97 	bl	810b93a <_calloc_r>
 810b00c:	b160      	cbz	r0, 810b028 <_Balloc+0x64>
 810b00e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810b012:	e00e      	b.n	810b032 <_Balloc+0x6e>
 810b014:	2221      	movs	r2, #33	; 0x21
 810b016:	2104      	movs	r1, #4
 810b018:	4620      	mov	r0, r4
 810b01a:	f000 fc8e 	bl	810b93a <_calloc_r>
 810b01e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810b020:	60f0      	str	r0, [r6, #12]
 810b022:	68db      	ldr	r3, [r3, #12]
 810b024:	2b00      	cmp	r3, #0
 810b026:	d1e4      	bne.n	810aff2 <_Balloc+0x2e>
 810b028:	2000      	movs	r0, #0
 810b02a:	bd70      	pop	{r4, r5, r6, pc}
 810b02c:	6802      	ldr	r2, [r0, #0]
 810b02e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810b032:	2300      	movs	r3, #0
 810b034:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810b038:	e7f7      	b.n	810b02a <_Balloc+0x66>
 810b03a:	bf00      	nop
 810b03c:	0810e3c6 	.word	0x0810e3c6
 810b040:	0810e530 	.word	0x0810e530

0810b044 <_Bfree>:
 810b044:	b570      	push	{r4, r5, r6, lr}
 810b046:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810b048:	4605      	mov	r5, r0
 810b04a:	460c      	mov	r4, r1
 810b04c:	b976      	cbnz	r6, 810b06c <_Bfree+0x28>
 810b04e:	2010      	movs	r0, #16
 810b050:	f7fc fb50 	bl	81076f4 <malloc>
 810b054:	4602      	mov	r2, r0
 810b056:	6268      	str	r0, [r5, #36]	; 0x24
 810b058:	b920      	cbnz	r0, 810b064 <_Bfree+0x20>
 810b05a:	4b09      	ldr	r3, [pc, #36]	; (810b080 <_Bfree+0x3c>)
 810b05c:	4809      	ldr	r0, [pc, #36]	; (810b084 <_Bfree+0x40>)
 810b05e:	218a      	movs	r1, #138	; 0x8a
 810b060:	f000 ffae 	bl	810bfc0 <__assert_func>
 810b064:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810b068:	6006      	str	r6, [r0, #0]
 810b06a:	60c6      	str	r6, [r0, #12]
 810b06c:	b13c      	cbz	r4, 810b07e <_Bfree+0x3a>
 810b06e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 810b070:	6862      	ldr	r2, [r4, #4]
 810b072:	68db      	ldr	r3, [r3, #12]
 810b074:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810b078:	6021      	str	r1, [r4, #0]
 810b07a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810b07e:	bd70      	pop	{r4, r5, r6, pc}
 810b080:	0810e3c6 	.word	0x0810e3c6
 810b084:	0810e530 	.word	0x0810e530

0810b088 <__multadd>:
 810b088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b08c:	690e      	ldr	r6, [r1, #16]
 810b08e:	4607      	mov	r7, r0
 810b090:	4698      	mov	r8, r3
 810b092:	460c      	mov	r4, r1
 810b094:	f101 0014 	add.w	r0, r1, #20
 810b098:	2300      	movs	r3, #0
 810b09a:	6805      	ldr	r5, [r0, #0]
 810b09c:	b2a9      	uxth	r1, r5
 810b09e:	fb02 8101 	mla	r1, r2, r1, r8
 810b0a2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 810b0a6:	0c2d      	lsrs	r5, r5, #16
 810b0a8:	fb02 c505 	mla	r5, r2, r5, ip
 810b0ac:	b289      	uxth	r1, r1
 810b0ae:	3301      	adds	r3, #1
 810b0b0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 810b0b4:	429e      	cmp	r6, r3
 810b0b6:	f840 1b04 	str.w	r1, [r0], #4
 810b0ba:	ea4f 4815 	mov.w	r8, r5, lsr #16
 810b0be:	dcec      	bgt.n	810b09a <__multadd+0x12>
 810b0c0:	f1b8 0f00 	cmp.w	r8, #0
 810b0c4:	d022      	beq.n	810b10c <__multadd+0x84>
 810b0c6:	68a3      	ldr	r3, [r4, #8]
 810b0c8:	42b3      	cmp	r3, r6
 810b0ca:	dc19      	bgt.n	810b100 <__multadd+0x78>
 810b0cc:	6861      	ldr	r1, [r4, #4]
 810b0ce:	4638      	mov	r0, r7
 810b0d0:	3101      	adds	r1, #1
 810b0d2:	f7ff ff77 	bl	810afc4 <_Balloc>
 810b0d6:	4605      	mov	r5, r0
 810b0d8:	b928      	cbnz	r0, 810b0e6 <__multadd+0x5e>
 810b0da:	4602      	mov	r2, r0
 810b0dc:	4b0d      	ldr	r3, [pc, #52]	; (810b114 <__multadd+0x8c>)
 810b0de:	480e      	ldr	r0, [pc, #56]	; (810b118 <__multadd+0x90>)
 810b0e0:	21b5      	movs	r1, #181	; 0xb5
 810b0e2:	f000 ff6d 	bl	810bfc0 <__assert_func>
 810b0e6:	6922      	ldr	r2, [r4, #16]
 810b0e8:	3202      	adds	r2, #2
 810b0ea:	f104 010c 	add.w	r1, r4, #12
 810b0ee:	0092      	lsls	r2, r2, #2
 810b0f0:	300c      	adds	r0, #12
 810b0f2:	f7ff ff4d 	bl	810af90 <memcpy>
 810b0f6:	4621      	mov	r1, r4
 810b0f8:	4638      	mov	r0, r7
 810b0fa:	f7ff ffa3 	bl	810b044 <_Bfree>
 810b0fe:	462c      	mov	r4, r5
 810b100:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 810b104:	3601      	adds	r6, #1
 810b106:	f8c3 8014 	str.w	r8, [r3, #20]
 810b10a:	6126      	str	r6, [r4, #16]
 810b10c:	4620      	mov	r0, r4
 810b10e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810b112:	bf00      	nop
 810b114:	0810e43c 	.word	0x0810e43c
 810b118:	0810e530 	.word	0x0810e530

0810b11c <__s2b>:
 810b11c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b120:	460c      	mov	r4, r1
 810b122:	4615      	mov	r5, r2
 810b124:	461f      	mov	r7, r3
 810b126:	2209      	movs	r2, #9
 810b128:	3308      	adds	r3, #8
 810b12a:	4606      	mov	r6, r0
 810b12c:	fb93 f3f2 	sdiv	r3, r3, r2
 810b130:	2100      	movs	r1, #0
 810b132:	2201      	movs	r2, #1
 810b134:	429a      	cmp	r2, r3
 810b136:	db09      	blt.n	810b14c <__s2b+0x30>
 810b138:	4630      	mov	r0, r6
 810b13a:	f7ff ff43 	bl	810afc4 <_Balloc>
 810b13e:	b940      	cbnz	r0, 810b152 <__s2b+0x36>
 810b140:	4602      	mov	r2, r0
 810b142:	4b19      	ldr	r3, [pc, #100]	; (810b1a8 <__s2b+0x8c>)
 810b144:	4819      	ldr	r0, [pc, #100]	; (810b1ac <__s2b+0x90>)
 810b146:	21ce      	movs	r1, #206	; 0xce
 810b148:	f000 ff3a 	bl	810bfc0 <__assert_func>
 810b14c:	0052      	lsls	r2, r2, #1
 810b14e:	3101      	adds	r1, #1
 810b150:	e7f0      	b.n	810b134 <__s2b+0x18>
 810b152:	9b08      	ldr	r3, [sp, #32]
 810b154:	6143      	str	r3, [r0, #20]
 810b156:	2d09      	cmp	r5, #9
 810b158:	f04f 0301 	mov.w	r3, #1
 810b15c:	6103      	str	r3, [r0, #16]
 810b15e:	dd16      	ble.n	810b18e <__s2b+0x72>
 810b160:	f104 0909 	add.w	r9, r4, #9
 810b164:	46c8      	mov	r8, r9
 810b166:	442c      	add	r4, r5
 810b168:	f818 3b01 	ldrb.w	r3, [r8], #1
 810b16c:	4601      	mov	r1, r0
 810b16e:	3b30      	subs	r3, #48	; 0x30
 810b170:	220a      	movs	r2, #10
 810b172:	4630      	mov	r0, r6
 810b174:	f7ff ff88 	bl	810b088 <__multadd>
 810b178:	45a0      	cmp	r8, r4
 810b17a:	d1f5      	bne.n	810b168 <__s2b+0x4c>
 810b17c:	f1a5 0408 	sub.w	r4, r5, #8
 810b180:	444c      	add	r4, r9
 810b182:	1b2d      	subs	r5, r5, r4
 810b184:	1963      	adds	r3, r4, r5
 810b186:	42bb      	cmp	r3, r7
 810b188:	db04      	blt.n	810b194 <__s2b+0x78>
 810b18a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b18e:	340a      	adds	r4, #10
 810b190:	2509      	movs	r5, #9
 810b192:	e7f6      	b.n	810b182 <__s2b+0x66>
 810b194:	f814 3b01 	ldrb.w	r3, [r4], #1
 810b198:	4601      	mov	r1, r0
 810b19a:	3b30      	subs	r3, #48	; 0x30
 810b19c:	220a      	movs	r2, #10
 810b19e:	4630      	mov	r0, r6
 810b1a0:	f7ff ff72 	bl	810b088 <__multadd>
 810b1a4:	e7ee      	b.n	810b184 <__s2b+0x68>
 810b1a6:	bf00      	nop
 810b1a8:	0810e43c 	.word	0x0810e43c
 810b1ac:	0810e530 	.word	0x0810e530

0810b1b0 <__hi0bits>:
 810b1b0:	0c03      	lsrs	r3, r0, #16
 810b1b2:	041b      	lsls	r3, r3, #16
 810b1b4:	b9d3      	cbnz	r3, 810b1ec <__hi0bits+0x3c>
 810b1b6:	0400      	lsls	r0, r0, #16
 810b1b8:	2310      	movs	r3, #16
 810b1ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 810b1be:	bf04      	itt	eq
 810b1c0:	0200      	lsleq	r0, r0, #8
 810b1c2:	3308      	addeq	r3, #8
 810b1c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 810b1c8:	bf04      	itt	eq
 810b1ca:	0100      	lsleq	r0, r0, #4
 810b1cc:	3304      	addeq	r3, #4
 810b1ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 810b1d2:	bf04      	itt	eq
 810b1d4:	0080      	lsleq	r0, r0, #2
 810b1d6:	3302      	addeq	r3, #2
 810b1d8:	2800      	cmp	r0, #0
 810b1da:	db05      	blt.n	810b1e8 <__hi0bits+0x38>
 810b1dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 810b1e0:	f103 0301 	add.w	r3, r3, #1
 810b1e4:	bf08      	it	eq
 810b1e6:	2320      	moveq	r3, #32
 810b1e8:	4618      	mov	r0, r3
 810b1ea:	4770      	bx	lr
 810b1ec:	2300      	movs	r3, #0
 810b1ee:	e7e4      	b.n	810b1ba <__hi0bits+0xa>

0810b1f0 <__lo0bits>:
 810b1f0:	6803      	ldr	r3, [r0, #0]
 810b1f2:	f013 0207 	ands.w	r2, r3, #7
 810b1f6:	4601      	mov	r1, r0
 810b1f8:	d00b      	beq.n	810b212 <__lo0bits+0x22>
 810b1fa:	07da      	lsls	r2, r3, #31
 810b1fc:	d424      	bmi.n	810b248 <__lo0bits+0x58>
 810b1fe:	0798      	lsls	r0, r3, #30
 810b200:	bf49      	itett	mi
 810b202:	085b      	lsrmi	r3, r3, #1
 810b204:	089b      	lsrpl	r3, r3, #2
 810b206:	2001      	movmi	r0, #1
 810b208:	600b      	strmi	r3, [r1, #0]
 810b20a:	bf5c      	itt	pl
 810b20c:	600b      	strpl	r3, [r1, #0]
 810b20e:	2002      	movpl	r0, #2
 810b210:	4770      	bx	lr
 810b212:	b298      	uxth	r0, r3
 810b214:	b9b0      	cbnz	r0, 810b244 <__lo0bits+0x54>
 810b216:	0c1b      	lsrs	r3, r3, #16
 810b218:	2010      	movs	r0, #16
 810b21a:	f013 0fff 	tst.w	r3, #255	; 0xff
 810b21e:	bf04      	itt	eq
 810b220:	0a1b      	lsreq	r3, r3, #8
 810b222:	3008      	addeq	r0, #8
 810b224:	071a      	lsls	r2, r3, #28
 810b226:	bf04      	itt	eq
 810b228:	091b      	lsreq	r3, r3, #4
 810b22a:	3004      	addeq	r0, #4
 810b22c:	079a      	lsls	r2, r3, #30
 810b22e:	bf04      	itt	eq
 810b230:	089b      	lsreq	r3, r3, #2
 810b232:	3002      	addeq	r0, #2
 810b234:	07da      	lsls	r2, r3, #31
 810b236:	d403      	bmi.n	810b240 <__lo0bits+0x50>
 810b238:	085b      	lsrs	r3, r3, #1
 810b23a:	f100 0001 	add.w	r0, r0, #1
 810b23e:	d005      	beq.n	810b24c <__lo0bits+0x5c>
 810b240:	600b      	str	r3, [r1, #0]
 810b242:	4770      	bx	lr
 810b244:	4610      	mov	r0, r2
 810b246:	e7e8      	b.n	810b21a <__lo0bits+0x2a>
 810b248:	2000      	movs	r0, #0
 810b24a:	4770      	bx	lr
 810b24c:	2020      	movs	r0, #32
 810b24e:	4770      	bx	lr

0810b250 <__i2b>:
 810b250:	b510      	push	{r4, lr}
 810b252:	460c      	mov	r4, r1
 810b254:	2101      	movs	r1, #1
 810b256:	f7ff feb5 	bl	810afc4 <_Balloc>
 810b25a:	4602      	mov	r2, r0
 810b25c:	b928      	cbnz	r0, 810b26a <__i2b+0x1a>
 810b25e:	4b05      	ldr	r3, [pc, #20]	; (810b274 <__i2b+0x24>)
 810b260:	4805      	ldr	r0, [pc, #20]	; (810b278 <__i2b+0x28>)
 810b262:	f44f 71a0 	mov.w	r1, #320	; 0x140
 810b266:	f000 feab 	bl	810bfc0 <__assert_func>
 810b26a:	2301      	movs	r3, #1
 810b26c:	6144      	str	r4, [r0, #20]
 810b26e:	6103      	str	r3, [r0, #16]
 810b270:	bd10      	pop	{r4, pc}
 810b272:	bf00      	nop
 810b274:	0810e43c 	.word	0x0810e43c
 810b278:	0810e530 	.word	0x0810e530

0810b27c <__multiply>:
 810b27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b280:	4614      	mov	r4, r2
 810b282:	690a      	ldr	r2, [r1, #16]
 810b284:	6923      	ldr	r3, [r4, #16]
 810b286:	429a      	cmp	r2, r3
 810b288:	bfb8      	it	lt
 810b28a:	460b      	movlt	r3, r1
 810b28c:	460d      	mov	r5, r1
 810b28e:	bfbc      	itt	lt
 810b290:	4625      	movlt	r5, r4
 810b292:	461c      	movlt	r4, r3
 810b294:	f8d5 a010 	ldr.w	sl, [r5, #16]
 810b298:	f8d4 9010 	ldr.w	r9, [r4, #16]
 810b29c:	68ab      	ldr	r3, [r5, #8]
 810b29e:	6869      	ldr	r1, [r5, #4]
 810b2a0:	eb0a 0709 	add.w	r7, sl, r9
 810b2a4:	42bb      	cmp	r3, r7
 810b2a6:	b085      	sub	sp, #20
 810b2a8:	bfb8      	it	lt
 810b2aa:	3101      	addlt	r1, #1
 810b2ac:	f7ff fe8a 	bl	810afc4 <_Balloc>
 810b2b0:	b930      	cbnz	r0, 810b2c0 <__multiply+0x44>
 810b2b2:	4602      	mov	r2, r0
 810b2b4:	4b42      	ldr	r3, [pc, #264]	; (810b3c0 <__multiply+0x144>)
 810b2b6:	4843      	ldr	r0, [pc, #268]	; (810b3c4 <__multiply+0x148>)
 810b2b8:	f240 115d 	movw	r1, #349	; 0x15d
 810b2bc:	f000 fe80 	bl	810bfc0 <__assert_func>
 810b2c0:	f100 0614 	add.w	r6, r0, #20
 810b2c4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 810b2c8:	4633      	mov	r3, r6
 810b2ca:	2200      	movs	r2, #0
 810b2cc:	4543      	cmp	r3, r8
 810b2ce:	d31e      	bcc.n	810b30e <__multiply+0x92>
 810b2d0:	f105 0c14 	add.w	ip, r5, #20
 810b2d4:	f104 0314 	add.w	r3, r4, #20
 810b2d8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 810b2dc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 810b2e0:	9202      	str	r2, [sp, #8]
 810b2e2:	ebac 0205 	sub.w	r2, ip, r5
 810b2e6:	3a15      	subs	r2, #21
 810b2e8:	f022 0203 	bic.w	r2, r2, #3
 810b2ec:	3204      	adds	r2, #4
 810b2ee:	f105 0115 	add.w	r1, r5, #21
 810b2f2:	458c      	cmp	ip, r1
 810b2f4:	bf38      	it	cc
 810b2f6:	2204      	movcc	r2, #4
 810b2f8:	9201      	str	r2, [sp, #4]
 810b2fa:	9a02      	ldr	r2, [sp, #8]
 810b2fc:	9303      	str	r3, [sp, #12]
 810b2fe:	429a      	cmp	r2, r3
 810b300:	d808      	bhi.n	810b314 <__multiply+0x98>
 810b302:	2f00      	cmp	r7, #0
 810b304:	dc55      	bgt.n	810b3b2 <__multiply+0x136>
 810b306:	6107      	str	r7, [r0, #16]
 810b308:	b005      	add	sp, #20
 810b30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b30e:	f843 2b04 	str.w	r2, [r3], #4
 810b312:	e7db      	b.n	810b2cc <__multiply+0x50>
 810b314:	f8b3 a000 	ldrh.w	sl, [r3]
 810b318:	f1ba 0f00 	cmp.w	sl, #0
 810b31c:	d020      	beq.n	810b360 <__multiply+0xe4>
 810b31e:	f105 0e14 	add.w	lr, r5, #20
 810b322:	46b1      	mov	r9, r6
 810b324:	2200      	movs	r2, #0
 810b326:	f85e 4b04 	ldr.w	r4, [lr], #4
 810b32a:	f8d9 b000 	ldr.w	fp, [r9]
 810b32e:	b2a1      	uxth	r1, r4
 810b330:	fa1f fb8b 	uxth.w	fp, fp
 810b334:	fb0a b101 	mla	r1, sl, r1, fp
 810b338:	4411      	add	r1, r2
 810b33a:	f8d9 2000 	ldr.w	r2, [r9]
 810b33e:	0c24      	lsrs	r4, r4, #16
 810b340:	0c12      	lsrs	r2, r2, #16
 810b342:	fb0a 2404 	mla	r4, sl, r4, r2
 810b346:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 810b34a:	b289      	uxth	r1, r1
 810b34c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 810b350:	45f4      	cmp	ip, lr
 810b352:	f849 1b04 	str.w	r1, [r9], #4
 810b356:	ea4f 4214 	mov.w	r2, r4, lsr #16
 810b35a:	d8e4      	bhi.n	810b326 <__multiply+0xaa>
 810b35c:	9901      	ldr	r1, [sp, #4]
 810b35e:	5072      	str	r2, [r6, r1]
 810b360:	9a03      	ldr	r2, [sp, #12]
 810b362:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 810b366:	3304      	adds	r3, #4
 810b368:	f1b9 0f00 	cmp.w	r9, #0
 810b36c:	d01f      	beq.n	810b3ae <__multiply+0x132>
 810b36e:	6834      	ldr	r4, [r6, #0]
 810b370:	f105 0114 	add.w	r1, r5, #20
 810b374:	46b6      	mov	lr, r6
 810b376:	f04f 0a00 	mov.w	sl, #0
 810b37a:	880a      	ldrh	r2, [r1, #0]
 810b37c:	f8be b002 	ldrh.w	fp, [lr, #2]
 810b380:	fb09 b202 	mla	r2, r9, r2, fp
 810b384:	4492      	add	sl, r2
 810b386:	b2a4      	uxth	r4, r4
 810b388:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 810b38c:	f84e 4b04 	str.w	r4, [lr], #4
 810b390:	f851 4b04 	ldr.w	r4, [r1], #4
 810b394:	f8be 2000 	ldrh.w	r2, [lr]
 810b398:	0c24      	lsrs	r4, r4, #16
 810b39a:	fb09 2404 	mla	r4, r9, r4, r2
 810b39e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 810b3a2:	458c      	cmp	ip, r1
 810b3a4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 810b3a8:	d8e7      	bhi.n	810b37a <__multiply+0xfe>
 810b3aa:	9a01      	ldr	r2, [sp, #4]
 810b3ac:	50b4      	str	r4, [r6, r2]
 810b3ae:	3604      	adds	r6, #4
 810b3b0:	e7a3      	b.n	810b2fa <__multiply+0x7e>
 810b3b2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810b3b6:	2b00      	cmp	r3, #0
 810b3b8:	d1a5      	bne.n	810b306 <__multiply+0x8a>
 810b3ba:	3f01      	subs	r7, #1
 810b3bc:	e7a1      	b.n	810b302 <__multiply+0x86>
 810b3be:	bf00      	nop
 810b3c0:	0810e43c 	.word	0x0810e43c
 810b3c4:	0810e530 	.word	0x0810e530

0810b3c8 <__pow5mult>:
 810b3c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b3cc:	4615      	mov	r5, r2
 810b3ce:	f012 0203 	ands.w	r2, r2, #3
 810b3d2:	4606      	mov	r6, r0
 810b3d4:	460f      	mov	r7, r1
 810b3d6:	d007      	beq.n	810b3e8 <__pow5mult+0x20>
 810b3d8:	4c25      	ldr	r4, [pc, #148]	; (810b470 <__pow5mult+0xa8>)
 810b3da:	3a01      	subs	r2, #1
 810b3dc:	2300      	movs	r3, #0
 810b3de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810b3e2:	f7ff fe51 	bl	810b088 <__multadd>
 810b3e6:	4607      	mov	r7, r0
 810b3e8:	10ad      	asrs	r5, r5, #2
 810b3ea:	d03d      	beq.n	810b468 <__pow5mult+0xa0>
 810b3ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 810b3ee:	b97c      	cbnz	r4, 810b410 <__pow5mult+0x48>
 810b3f0:	2010      	movs	r0, #16
 810b3f2:	f7fc f97f 	bl	81076f4 <malloc>
 810b3f6:	4602      	mov	r2, r0
 810b3f8:	6270      	str	r0, [r6, #36]	; 0x24
 810b3fa:	b928      	cbnz	r0, 810b408 <__pow5mult+0x40>
 810b3fc:	4b1d      	ldr	r3, [pc, #116]	; (810b474 <__pow5mult+0xac>)
 810b3fe:	481e      	ldr	r0, [pc, #120]	; (810b478 <__pow5mult+0xb0>)
 810b400:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 810b404:	f000 fddc 	bl	810bfc0 <__assert_func>
 810b408:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810b40c:	6004      	str	r4, [r0, #0]
 810b40e:	60c4      	str	r4, [r0, #12]
 810b410:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 810b414:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810b418:	b94c      	cbnz	r4, 810b42e <__pow5mult+0x66>
 810b41a:	f240 2171 	movw	r1, #625	; 0x271
 810b41e:	4630      	mov	r0, r6
 810b420:	f7ff ff16 	bl	810b250 <__i2b>
 810b424:	2300      	movs	r3, #0
 810b426:	f8c8 0008 	str.w	r0, [r8, #8]
 810b42a:	4604      	mov	r4, r0
 810b42c:	6003      	str	r3, [r0, #0]
 810b42e:	f04f 0900 	mov.w	r9, #0
 810b432:	07eb      	lsls	r3, r5, #31
 810b434:	d50a      	bpl.n	810b44c <__pow5mult+0x84>
 810b436:	4639      	mov	r1, r7
 810b438:	4622      	mov	r2, r4
 810b43a:	4630      	mov	r0, r6
 810b43c:	f7ff ff1e 	bl	810b27c <__multiply>
 810b440:	4639      	mov	r1, r7
 810b442:	4680      	mov	r8, r0
 810b444:	4630      	mov	r0, r6
 810b446:	f7ff fdfd 	bl	810b044 <_Bfree>
 810b44a:	4647      	mov	r7, r8
 810b44c:	106d      	asrs	r5, r5, #1
 810b44e:	d00b      	beq.n	810b468 <__pow5mult+0xa0>
 810b450:	6820      	ldr	r0, [r4, #0]
 810b452:	b938      	cbnz	r0, 810b464 <__pow5mult+0x9c>
 810b454:	4622      	mov	r2, r4
 810b456:	4621      	mov	r1, r4
 810b458:	4630      	mov	r0, r6
 810b45a:	f7ff ff0f 	bl	810b27c <__multiply>
 810b45e:	6020      	str	r0, [r4, #0]
 810b460:	f8c0 9000 	str.w	r9, [r0]
 810b464:	4604      	mov	r4, r0
 810b466:	e7e4      	b.n	810b432 <__pow5mult+0x6a>
 810b468:	4638      	mov	r0, r7
 810b46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b46e:	bf00      	nop
 810b470:	0810e680 	.word	0x0810e680
 810b474:	0810e3c6 	.word	0x0810e3c6
 810b478:	0810e530 	.word	0x0810e530

0810b47c <__lshift>:
 810b47c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810b480:	460c      	mov	r4, r1
 810b482:	6849      	ldr	r1, [r1, #4]
 810b484:	6923      	ldr	r3, [r4, #16]
 810b486:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810b48a:	68a3      	ldr	r3, [r4, #8]
 810b48c:	4607      	mov	r7, r0
 810b48e:	4691      	mov	r9, r2
 810b490:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810b494:	f108 0601 	add.w	r6, r8, #1
 810b498:	42b3      	cmp	r3, r6
 810b49a:	db0b      	blt.n	810b4b4 <__lshift+0x38>
 810b49c:	4638      	mov	r0, r7
 810b49e:	f7ff fd91 	bl	810afc4 <_Balloc>
 810b4a2:	4605      	mov	r5, r0
 810b4a4:	b948      	cbnz	r0, 810b4ba <__lshift+0x3e>
 810b4a6:	4602      	mov	r2, r0
 810b4a8:	4b28      	ldr	r3, [pc, #160]	; (810b54c <__lshift+0xd0>)
 810b4aa:	4829      	ldr	r0, [pc, #164]	; (810b550 <__lshift+0xd4>)
 810b4ac:	f240 11d9 	movw	r1, #473	; 0x1d9
 810b4b0:	f000 fd86 	bl	810bfc0 <__assert_func>
 810b4b4:	3101      	adds	r1, #1
 810b4b6:	005b      	lsls	r3, r3, #1
 810b4b8:	e7ee      	b.n	810b498 <__lshift+0x1c>
 810b4ba:	2300      	movs	r3, #0
 810b4bc:	f100 0114 	add.w	r1, r0, #20
 810b4c0:	f100 0210 	add.w	r2, r0, #16
 810b4c4:	4618      	mov	r0, r3
 810b4c6:	4553      	cmp	r3, sl
 810b4c8:	db33      	blt.n	810b532 <__lshift+0xb6>
 810b4ca:	6920      	ldr	r0, [r4, #16]
 810b4cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810b4d0:	f104 0314 	add.w	r3, r4, #20
 810b4d4:	f019 091f 	ands.w	r9, r9, #31
 810b4d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810b4dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810b4e0:	d02b      	beq.n	810b53a <__lshift+0xbe>
 810b4e2:	f1c9 0e20 	rsb	lr, r9, #32
 810b4e6:	468a      	mov	sl, r1
 810b4e8:	2200      	movs	r2, #0
 810b4ea:	6818      	ldr	r0, [r3, #0]
 810b4ec:	fa00 f009 	lsl.w	r0, r0, r9
 810b4f0:	4302      	orrs	r2, r0
 810b4f2:	f84a 2b04 	str.w	r2, [sl], #4
 810b4f6:	f853 2b04 	ldr.w	r2, [r3], #4
 810b4fa:	459c      	cmp	ip, r3
 810b4fc:	fa22 f20e 	lsr.w	r2, r2, lr
 810b500:	d8f3      	bhi.n	810b4ea <__lshift+0x6e>
 810b502:	ebac 0304 	sub.w	r3, ip, r4
 810b506:	3b15      	subs	r3, #21
 810b508:	f023 0303 	bic.w	r3, r3, #3
 810b50c:	3304      	adds	r3, #4
 810b50e:	f104 0015 	add.w	r0, r4, #21
 810b512:	4584      	cmp	ip, r0
 810b514:	bf38      	it	cc
 810b516:	2304      	movcc	r3, #4
 810b518:	50ca      	str	r2, [r1, r3]
 810b51a:	b10a      	cbz	r2, 810b520 <__lshift+0xa4>
 810b51c:	f108 0602 	add.w	r6, r8, #2
 810b520:	3e01      	subs	r6, #1
 810b522:	4638      	mov	r0, r7
 810b524:	612e      	str	r6, [r5, #16]
 810b526:	4621      	mov	r1, r4
 810b528:	f7ff fd8c 	bl	810b044 <_Bfree>
 810b52c:	4628      	mov	r0, r5
 810b52e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b532:	f842 0f04 	str.w	r0, [r2, #4]!
 810b536:	3301      	adds	r3, #1
 810b538:	e7c5      	b.n	810b4c6 <__lshift+0x4a>
 810b53a:	3904      	subs	r1, #4
 810b53c:	f853 2b04 	ldr.w	r2, [r3], #4
 810b540:	f841 2f04 	str.w	r2, [r1, #4]!
 810b544:	459c      	cmp	ip, r3
 810b546:	d8f9      	bhi.n	810b53c <__lshift+0xc0>
 810b548:	e7ea      	b.n	810b520 <__lshift+0xa4>
 810b54a:	bf00      	nop
 810b54c:	0810e43c 	.word	0x0810e43c
 810b550:	0810e530 	.word	0x0810e530

0810b554 <__mcmp>:
 810b554:	b530      	push	{r4, r5, lr}
 810b556:	6902      	ldr	r2, [r0, #16]
 810b558:	690c      	ldr	r4, [r1, #16]
 810b55a:	1b12      	subs	r2, r2, r4
 810b55c:	d10e      	bne.n	810b57c <__mcmp+0x28>
 810b55e:	f100 0314 	add.w	r3, r0, #20
 810b562:	3114      	adds	r1, #20
 810b564:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 810b568:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 810b56c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 810b570:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 810b574:	42a5      	cmp	r5, r4
 810b576:	d003      	beq.n	810b580 <__mcmp+0x2c>
 810b578:	d305      	bcc.n	810b586 <__mcmp+0x32>
 810b57a:	2201      	movs	r2, #1
 810b57c:	4610      	mov	r0, r2
 810b57e:	bd30      	pop	{r4, r5, pc}
 810b580:	4283      	cmp	r3, r0
 810b582:	d3f3      	bcc.n	810b56c <__mcmp+0x18>
 810b584:	e7fa      	b.n	810b57c <__mcmp+0x28>
 810b586:	f04f 32ff 	mov.w	r2, #4294967295
 810b58a:	e7f7      	b.n	810b57c <__mcmp+0x28>

0810b58c <__mdiff>:
 810b58c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b590:	460c      	mov	r4, r1
 810b592:	4606      	mov	r6, r0
 810b594:	4611      	mov	r1, r2
 810b596:	4620      	mov	r0, r4
 810b598:	4617      	mov	r7, r2
 810b59a:	f7ff ffdb 	bl	810b554 <__mcmp>
 810b59e:	1e05      	subs	r5, r0, #0
 810b5a0:	d110      	bne.n	810b5c4 <__mdiff+0x38>
 810b5a2:	4629      	mov	r1, r5
 810b5a4:	4630      	mov	r0, r6
 810b5a6:	f7ff fd0d 	bl	810afc4 <_Balloc>
 810b5aa:	b930      	cbnz	r0, 810b5ba <__mdiff+0x2e>
 810b5ac:	4b39      	ldr	r3, [pc, #228]	; (810b694 <__mdiff+0x108>)
 810b5ae:	4602      	mov	r2, r0
 810b5b0:	f240 2132 	movw	r1, #562	; 0x232
 810b5b4:	4838      	ldr	r0, [pc, #224]	; (810b698 <__mdiff+0x10c>)
 810b5b6:	f000 fd03 	bl	810bfc0 <__assert_func>
 810b5ba:	2301      	movs	r3, #1
 810b5bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810b5c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b5c4:	bfa4      	itt	ge
 810b5c6:	463b      	movge	r3, r7
 810b5c8:	4627      	movge	r7, r4
 810b5ca:	4630      	mov	r0, r6
 810b5cc:	6879      	ldr	r1, [r7, #4]
 810b5ce:	bfa6      	itte	ge
 810b5d0:	461c      	movge	r4, r3
 810b5d2:	2500      	movge	r5, #0
 810b5d4:	2501      	movlt	r5, #1
 810b5d6:	f7ff fcf5 	bl	810afc4 <_Balloc>
 810b5da:	b920      	cbnz	r0, 810b5e6 <__mdiff+0x5a>
 810b5dc:	4b2d      	ldr	r3, [pc, #180]	; (810b694 <__mdiff+0x108>)
 810b5de:	4602      	mov	r2, r0
 810b5e0:	f44f 7110 	mov.w	r1, #576	; 0x240
 810b5e4:	e7e6      	b.n	810b5b4 <__mdiff+0x28>
 810b5e6:	693e      	ldr	r6, [r7, #16]
 810b5e8:	60c5      	str	r5, [r0, #12]
 810b5ea:	6925      	ldr	r5, [r4, #16]
 810b5ec:	f107 0114 	add.w	r1, r7, #20
 810b5f0:	f104 0914 	add.w	r9, r4, #20
 810b5f4:	f100 0e14 	add.w	lr, r0, #20
 810b5f8:	f107 0210 	add.w	r2, r7, #16
 810b5fc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 810b600:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 810b604:	46f2      	mov	sl, lr
 810b606:	2700      	movs	r7, #0
 810b608:	f859 3b04 	ldr.w	r3, [r9], #4
 810b60c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 810b610:	fa1f f883 	uxth.w	r8, r3
 810b614:	fa17 f78b 	uxtah	r7, r7, fp
 810b618:	0c1b      	lsrs	r3, r3, #16
 810b61a:	eba7 0808 	sub.w	r8, r7, r8
 810b61e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 810b622:	eb03 4328 	add.w	r3, r3, r8, asr #16
 810b626:	fa1f f888 	uxth.w	r8, r8
 810b62a:	141f      	asrs	r7, r3, #16
 810b62c:	454d      	cmp	r5, r9
 810b62e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 810b632:	f84a 3b04 	str.w	r3, [sl], #4
 810b636:	d8e7      	bhi.n	810b608 <__mdiff+0x7c>
 810b638:	1b2b      	subs	r3, r5, r4
 810b63a:	3b15      	subs	r3, #21
 810b63c:	f023 0303 	bic.w	r3, r3, #3
 810b640:	3304      	adds	r3, #4
 810b642:	3415      	adds	r4, #21
 810b644:	42a5      	cmp	r5, r4
 810b646:	bf38      	it	cc
 810b648:	2304      	movcc	r3, #4
 810b64a:	4419      	add	r1, r3
 810b64c:	4473      	add	r3, lr
 810b64e:	469e      	mov	lr, r3
 810b650:	460d      	mov	r5, r1
 810b652:	4565      	cmp	r5, ip
 810b654:	d30e      	bcc.n	810b674 <__mdiff+0xe8>
 810b656:	f10c 0203 	add.w	r2, ip, #3
 810b65a:	1a52      	subs	r2, r2, r1
 810b65c:	f022 0203 	bic.w	r2, r2, #3
 810b660:	3903      	subs	r1, #3
 810b662:	458c      	cmp	ip, r1
 810b664:	bf38      	it	cc
 810b666:	2200      	movcc	r2, #0
 810b668:	441a      	add	r2, r3
 810b66a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 810b66e:	b17b      	cbz	r3, 810b690 <__mdiff+0x104>
 810b670:	6106      	str	r6, [r0, #16]
 810b672:	e7a5      	b.n	810b5c0 <__mdiff+0x34>
 810b674:	f855 8b04 	ldr.w	r8, [r5], #4
 810b678:	fa17 f488 	uxtah	r4, r7, r8
 810b67c:	1422      	asrs	r2, r4, #16
 810b67e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 810b682:	b2a4      	uxth	r4, r4
 810b684:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 810b688:	f84e 4b04 	str.w	r4, [lr], #4
 810b68c:	1417      	asrs	r7, r2, #16
 810b68e:	e7e0      	b.n	810b652 <__mdiff+0xc6>
 810b690:	3e01      	subs	r6, #1
 810b692:	e7ea      	b.n	810b66a <__mdiff+0xde>
 810b694:	0810e43c 	.word	0x0810e43c
 810b698:	0810e530 	.word	0x0810e530

0810b69c <__ulp>:
 810b69c:	b082      	sub	sp, #8
 810b69e:	ed8d 0b00 	vstr	d0, [sp]
 810b6a2:	9b01      	ldr	r3, [sp, #4]
 810b6a4:	4912      	ldr	r1, [pc, #72]	; (810b6f0 <__ulp+0x54>)
 810b6a6:	4019      	ands	r1, r3
 810b6a8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 810b6ac:	2900      	cmp	r1, #0
 810b6ae:	dd05      	ble.n	810b6bc <__ulp+0x20>
 810b6b0:	2200      	movs	r2, #0
 810b6b2:	460b      	mov	r3, r1
 810b6b4:	ec43 2b10 	vmov	d0, r2, r3
 810b6b8:	b002      	add	sp, #8
 810b6ba:	4770      	bx	lr
 810b6bc:	4249      	negs	r1, r1
 810b6be:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 810b6c2:	ea4f 5021 	mov.w	r0, r1, asr #20
 810b6c6:	f04f 0200 	mov.w	r2, #0
 810b6ca:	f04f 0300 	mov.w	r3, #0
 810b6ce:	da04      	bge.n	810b6da <__ulp+0x3e>
 810b6d0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 810b6d4:	fa41 f300 	asr.w	r3, r1, r0
 810b6d8:	e7ec      	b.n	810b6b4 <__ulp+0x18>
 810b6da:	f1a0 0114 	sub.w	r1, r0, #20
 810b6de:	291e      	cmp	r1, #30
 810b6e0:	bfda      	itte	le
 810b6e2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 810b6e6:	fa20 f101 	lsrle.w	r1, r0, r1
 810b6ea:	2101      	movgt	r1, #1
 810b6ec:	460a      	mov	r2, r1
 810b6ee:	e7e1      	b.n	810b6b4 <__ulp+0x18>
 810b6f0:	7ff00000 	.word	0x7ff00000

0810b6f4 <__b2d>:
 810b6f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b6f6:	6905      	ldr	r5, [r0, #16]
 810b6f8:	f100 0714 	add.w	r7, r0, #20
 810b6fc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 810b700:	1f2e      	subs	r6, r5, #4
 810b702:	f855 4c04 	ldr.w	r4, [r5, #-4]
 810b706:	4620      	mov	r0, r4
 810b708:	f7ff fd52 	bl	810b1b0 <__hi0bits>
 810b70c:	f1c0 0320 	rsb	r3, r0, #32
 810b710:	280a      	cmp	r0, #10
 810b712:	f8df c07c 	ldr.w	ip, [pc, #124]	; 810b790 <__b2d+0x9c>
 810b716:	600b      	str	r3, [r1, #0]
 810b718:	dc14      	bgt.n	810b744 <__b2d+0x50>
 810b71a:	f1c0 0e0b 	rsb	lr, r0, #11
 810b71e:	fa24 f10e 	lsr.w	r1, r4, lr
 810b722:	42b7      	cmp	r7, r6
 810b724:	ea41 030c 	orr.w	r3, r1, ip
 810b728:	bf34      	ite	cc
 810b72a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810b72e:	2100      	movcs	r1, #0
 810b730:	3015      	adds	r0, #21
 810b732:	fa04 f000 	lsl.w	r0, r4, r0
 810b736:	fa21 f10e 	lsr.w	r1, r1, lr
 810b73a:	ea40 0201 	orr.w	r2, r0, r1
 810b73e:	ec43 2b10 	vmov	d0, r2, r3
 810b742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810b744:	42b7      	cmp	r7, r6
 810b746:	bf3a      	itte	cc
 810b748:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810b74c:	f1a5 0608 	subcc.w	r6, r5, #8
 810b750:	2100      	movcs	r1, #0
 810b752:	380b      	subs	r0, #11
 810b754:	d017      	beq.n	810b786 <__b2d+0x92>
 810b756:	f1c0 0c20 	rsb	ip, r0, #32
 810b75a:	fa04 f500 	lsl.w	r5, r4, r0
 810b75e:	42be      	cmp	r6, r7
 810b760:	fa21 f40c 	lsr.w	r4, r1, ip
 810b764:	ea45 0504 	orr.w	r5, r5, r4
 810b768:	bf8c      	ite	hi
 810b76a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 810b76e:	2400      	movls	r4, #0
 810b770:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 810b774:	fa01 f000 	lsl.w	r0, r1, r0
 810b778:	fa24 f40c 	lsr.w	r4, r4, ip
 810b77c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 810b780:	ea40 0204 	orr.w	r2, r0, r4
 810b784:	e7db      	b.n	810b73e <__b2d+0x4a>
 810b786:	ea44 030c 	orr.w	r3, r4, ip
 810b78a:	460a      	mov	r2, r1
 810b78c:	e7d7      	b.n	810b73e <__b2d+0x4a>
 810b78e:	bf00      	nop
 810b790:	3ff00000 	.word	0x3ff00000

0810b794 <__d2b>:
 810b794:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810b798:	4689      	mov	r9, r1
 810b79a:	2101      	movs	r1, #1
 810b79c:	ec57 6b10 	vmov	r6, r7, d0
 810b7a0:	4690      	mov	r8, r2
 810b7a2:	f7ff fc0f 	bl	810afc4 <_Balloc>
 810b7a6:	4604      	mov	r4, r0
 810b7a8:	b930      	cbnz	r0, 810b7b8 <__d2b+0x24>
 810b7aa:	4602      	mov	r2, r0
 810b7ac:	4b25      	ldr	r3, [pc, #148]	; (810b844 <__d2b+0xb0>)
 810b7ae:	4826      	ldr	r0, [pc, #152]	; (810b848 <__d2b+0xb4>)
 810b7b0:	f240 310a 	movw	r1, #778	; 0x30a
 810b7b4:	f000 fc04 	bl	810bfc0 <__assert_func>
 810b7b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 810b7bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810b7c0:	bb35      	cbnz	r5, 810b810 <__d2b+0x7c>
 810b7c2:	2e00      	cmp	r6, #0
 810b7c4:	9301      	str	r3, [sp, #4]
 810b7c6:	d028      	beq.n	810b81a <__d2b+0x86>
 810b7c8:	4668      	mov	r0, sp
 810b7ca:	9600      	str	r6, [sp, #0]
 810b7cc:	f7ff fd10 	bl	810b1f0 <__lo0bits>
 810b7d0:	9900      	ldr	r1, [sp, #0]
 810b7d2:	b300      	cbz	r0, 810b816 <__d2b+0x82>
 810b7d4:	9a01      	ldr	r2, [sp, #4]
 810b7d6:	f1c0 0320 	rsb	r3, r0, #32
 810b7da:	fa02 f303 	lsl.w	r3, r2, r3
 810b7de:	430b      	orrs	r3, r1
 810b7e0:	40c2      	lsrs	r2, r0
 810b7e2:	6163      	str	r3, [r4, #20]
 810b7e4:	9201      	str	r2, [sp, #4]
 810b7e6:	9b01      	ldr	r3, [sp, #4]
 810b7e8:	61a3      	str	r3, [r4, #24]
 810b7ea:	2b00      	cmp	r3, #0
 810b7ec:	bf14      	ite	ne
 810b7ee:	2202      	movne	r2, #2
 810b7f0:	2201      	moveq	r2, #1
 810b7f2:	6122      	str	r2, [r4, #16]
 810b7f4:	b1d5      	cbz	r5, 810b82c <__d2b+0x98>
 810b7f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 810b7fa:	4405      	add	r5, r0
 810b7fc:	f8c9 5000 	str.w	r5, [r9]
 810b800:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810b804:	f8c8 0000 	str.w	r0, [r8]
 810b808:	4620      	mov	r0, r4
 810b80a:	b003      	add	sp, #12
 810b80c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810b810:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810b814:	e7d5      	b.n	810b7c2 <__d2b+0x2e>
 810b816:	6161      	str	r1, [r4, #20]
 810b818:	e7e5      	b.n	810b7e6 <__d2b+0x52>
 810b81a:	a801      	add	r0, sp, #4
 810b81c:	f7ff fce8 	bl	810b1f0 <__lo0bits>
 810b820:	9b01      	ldr	r3, [sp, #4]
 810b822:	6163      	str	r3, [r4, #20]
 810b824:	2201      	movs	r2, #1
 810b826:	6122      	str	r2, [r4, #16]
 810b828:	3020      	adds	r0, #32
 810b82a:	e7e3      	b.n	810b7f4 <__d2b+0x60>
 810b82c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810b830:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 810b834:	f8c9 0000 	str.w	r0, [r9]
 810b838:	6918      	ldr	r0, [r3, #16]
 810b83a:	f7ff fcb9 	bl	810b1b0 <__hi0bits>
 810b83e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810b842:	e7df      	b.n	810b804 <__d2b+0x70>
 810b844:	0810e43c 	.word	0x0810e43c
 810b848:	0810e530 	.word	0x0810e530

0810b84c <__ratio>:
 810b84c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b850:	4688      	mov	r8, r1
 810b852:	4669      	mov	r1, sp
 810b854:	4681      	mov	r9, r0
 810b856:	f7ff ff4d 	bl	810b6f4 <__b2d>
 810b85a:	a901      	add	r1, sp, #4
 810b85c:	4640      	mov	r0, r8
 810b85e:	ec55 4b10 	vmov	r4, r5, d0
 810b862:	f7ff ff47 	bl	810b6f4 <__b2d>
 810b866:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810b86a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 810b86e:	eba3 0c02 	sub.w	ip, r3, r2
 810b872:	e9dd 3200 	ldrd	r3, r2, [sp]
 810b876:	1a9b      	subs	r3, r3, r2
 810b878:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 810b87c:	ec51 0b10 	vmov	r0, r1, d0
 810b880:	2b00      	cmp	r3, #0
 810b882:	bfd6      	itet	le
 810b884:	460a      	movle	r2, r1
 810b886:	462a      	movgt	r2, r5
 810b888:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810b88c:	468b      	mov	fp, r1
 810b88e:	462f      	mov	r7, r5
 810b890:	bfd4      	ite	le
 810b892:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 810b896:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810b89a:	4620      	mov	r0, r4
 810b89c:	ee10 2a10 	vmov	r2, s0
 810b8a0:	465b      	mov	r3, fp
 810b8a2:	4639      	mov	r1, r7
 810b8a4:	f7f5 f85a 	bl	810095c <__aeabi_ddiv>
 810b8a8:	ec41 0b10 	vmov	d0, r0, r1
 810b8ac:	b003      	add	sp, #12
 810b8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810b8b2 <__copybits>:
 810b8b2:	3901      	subs	r1, #1
 810b8b4:	b570      	push	{r4, r5, r6, lr}
 810b8b6:	1149      	asrs	r1, r1, #5
 810b8b8:	6914      	ldr	r4, [r2, #16]
 810b8ba:	3101      	adds	r1, #1
 810b8bc:	f102 0314 	add.w	r3, r2, #20
 810b8c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810b8c4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810b8c8:	1f05      	subs	r5, r0, #4
 810b8ca:	42a3      	cmp	r3, r4
 810b8cc:	d30c      	bcc.n	810b8e8 <__copybits+0x36>
 810b8ce:	1aa3      	subs	r3, r4, r2
 810b8d0:	3b11      	subs	r3, #17
 810b8d2:	f023 0303 	bic.w	r3, r3, #3
 810b8d6:	3211      	adds	r2, #17
 810b8d8:	42a2      	cmp	r2, r4
 810b8da:	bf88      	it	hi
 810b8dc:	2300      	movhi	r3, #0
 810b8de:	4418      	add	r0, r3
 810b8e0:	2300      	movs	r3, #0
 810b8e2:	4288      	cmp	r0, r1
 810b8e4:	d305      	bcc.n	810b8f2 <__copybits+0x40>
 810b8e6:	bd70      	pop	{r4, r5, r6, pc}
 810b8e8:	f853 6b04 	ldr.w	r6, [r3], #4
 810b8ec:	f845 6f04 	str.w	r6, [r5, #4]!
 810b8f0:	e7eb      	b.n	810b8ca <__copybits+0x18>
 810b8f2:	f840 3b04 	str.w	r3, [r0], #4
 810b8f6:	e7f4      	b.n	810b8e2 <__copybits+0x30>

0810b8f8 <__any_on>:
 810b8f8:	f100 0214 	add.w	r2, r0, #20
 810b8fc:	6900      	ldr	r0, [r0, #16]
 810b8fe:	114b      	asrs	r3, r1, #5
 810b900:	4298      	cmp	r0, r3
 810b902:	b510      	push	{r4, lr}
 810b904:	db11      	blt.n	810b92a <__any_on+0x32>
 810b906:	dd0a      	ble.n	810b91e <__any_on+0x26>
 810b908:	f011 011f 	ands.w	r1, r1, #31
 810b90c:	d007      	beq.n	810b91e <__any_on+0x26>
 810b90e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810b912:	fa24 f001 	lsr.w	r0, r4, r1
 810b916:	fa00 f101 	lsl.w	r1, r0, r1
 810b91a:	428c      	cmp	r4, r1
 810b91c:	d10b      	bne.n	810b936 <__any_on+0x3e>
 810b91e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810b922:	4293      	cmp	r3, r2
 810b924:	d803      	bhi.n	810b92e <__any_on+0x36>
 810b926:	2000      	movs	r0, #0
 810b928:	bd10      	pop	{r4, pc}
 810b92a:	4603      	mov	r3, r0
 810b92c:	e7f7      	b.n	810b91e <__any_on+0x26>
 810b92e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810b932:	2900      	cmp	r1, #0
 810b934:	d0f5      	beq.n	810b922 <__any_on+0x2a>
 810b936:	2001      	movs	r0, #1
 810b938:	e7f6      	b.n	810b928 <__any_on+0x30>

0810b93a <_calloc_r>:
 810b93a:	b513      	push	{r0, r1, r4, lr}
 810b93c:	434a      	muls	r2, r1
 810b93e:	4611      	mov	r1, r2
 810b940:	9201      	str	r2, [sp, #4]
 810b942:	f7fb ff37 	bl	81077b4 <_malloc_r>
 810b946:	4604      	mov	r4, r0
 810b948:	b118      	cbz	r0, 810b952 <_calloc_r+0x18>
 810b94a:	9a01      	ldr	r2, [sp, #4]
 810b94c:	2100      	movs	r1, #0
 810b94e:	f7fb fed9 	bl	8107704 <memset>
 810b952:	4620      	mov	r0, r4
 810b954:	b002      	add	sp, #8
 810b956:	bd10      	pop	{r4, pc}

0810b958 <__ssputs_r>:
 810b958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810b95c:	688e      	ldr	r6, [r1, #8]
 810b95e:	429e      	cmp	r6, r3
 810b960:	4682      	mov	sl, r0
 810b962:	460c      	mov	r4, r1
 810b964:	4690      	mov	r8, r2
 810b966:	461f      	mov	r7, r3
 810b968:	d838      	bhi.n	810b9dc <__ssputs_r+0x84>
 810b96a:	898a      	ldrh	r2, [r1, #12]
 810b96c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810b970:	d032      	beq.n	810b9d8 <__ssputs_r+0x80>
 810b972:	6825      	ldr	r5, [r4, #0]
 810b974:	6909      	ldr	r1, [r1, #16]
 810b976:	eba5 0901 	sub.w	r9, r5, r1
 810b97a:	6965      	ldr	r5, [r4, #20]
 810b97c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810b980:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810b984:	3301      	adds	r3, #1
 810b986:	444b      	add	r3, r9
 810b988:	106d      	asrs	r5, r5, #1
 810b98a:	429d      	cmp	r5, r3
 810b98c:	bf38      	it	cc
 810b98e:	461d      	movcc	r5, r3
 810b990:	0553      	lsls	r3, r2, #21
 810b992:	d531      	bpl.n	810b9f8 <__ssputs_r+0xa0>
 810b994:	4629      	mov	r1, r5
 810b996:	f7fb ff0d 	bl	81077b4 <_malloc_r>
 810b99a:	4606      	mov	r6, r0
 810b99c:	b950      	cbnz	r0, 810b9b4 <__ssputs_r+0x5c>
 810b99e:	230c      	movs	r3, #12
 810b9a0:	f8ca 3000 	str.w	r3, [sl]
 810b9a4:	89a3      	ldrh	r3, [r4, #12]
 810b9a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810b9aa:	81a3      	strh	r3, [r4, #12]
 810b9ac:	f04f 30ff 	mov.w	r0, #4294967295
 810b9b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b9b4:	6921      	ldr	r1, [r4, #16]
 810b9b6:	464a      	mov	r2, r9
 810b9b8:	f7ff faea 	bl	810af90 <memcpy>
 810b9bc:	89a3      	ldrh	r3, [r4, #12]
 810b9be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810b9c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810b9c6:	81a3      	strh	r3, [r4, #12]
 810b9c8:	6126      	str	r6, [r4, #16]
 810b9ca:	6165      	str	r5, [r4, #20]
 810b9cc:	444e      	add	r6, r9
 810b9ce:	eba5 0509 	sub.w	r5, r5, r9
 810b9d2:	6026      	str	r6, [r4, #0]
 810b9d4:	60a5      	str	r5, [r4, #8]
 810b9d6:	463e      	mov	r6, r7
 810b9d8:	42be      	cmp	r6, r7
 810b9da:	d900      	bls.n	810b9de <__ssputs_r+0x86>
 810b9dc:	463e      	mov	r6, r7
 810b9de:	4632      	mov	r2, r6
 810b9e0:	6820      	ldr	r0, [r4, #0]
 810b9e2:	4641      	mov	r1, r8
 810b9e4:	f000 fb60 	bl	810c0a8 <memmove>
 810b9e8:	68a3      	ldr	r3, [r4, #8]
 810b9ea:	6822      	ldr	r2, [r4, #0]
 810b9ec:	1b9b      	subs	r3, r3, r6
 810b9ee:	4432      	add	r2, r6
 810b9f0:	60a3      	str	r3, [r4, #8]
 810b9f2:	6022      	str	r2, [r4, #0]
 810b9f4:	2000      	movs	r0, #0
 810b9f6:	e7db      	b.n	810b9b0 <__ssputs_r+0x58>
 810b9f8:	462a      	mov	r2, r5
 810b9fa:	f000 fb6f 	bl	810c0dc <_realloc_r>
 810b9fe:	4606      	mov	r6, r0
 810ba00:	2800      	cmp	r0, #0
 810ba02:	d1e1      	bne.n	810b9c8 <__ssputs_r+0x70>
 810ba04:	6921      	ldr	r1, [r4, #16]
 810ba06:	4650      	mov	r0, sl
 810ba08:	f7fb fe84 	bl	8107714 <_free_r>
 810ba0c:	e7c7      	b.n	810b99e <__ssputs_r+0x46>
	...

0810ba10 <_svfiprintf_r>:
 810ba10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ba14:	4698      	mov	r8, r3
 810ba16:	898b      	ldrh	r3, [r1, #12]
 810ba18:	061b      	lsls	r3, r3, #24
 810ba1a:	b09d      	sub	sp, #116	; 0x74
 810ba1c:	4607      	mov	r7, r0
 810ba1e:	460d      	mov	r5, r1
 810ba20:	4614      	mov	r4, r2
 810ba22:	d50e      	bpl.n	810ba42 <_svfiprintf_r+0x32>
 810ba24:	690b      	ldr	r3, [r1, #16]
 810ba26:	b963      	cbnz	r3, 810ba42 <_svfiprintf_r+0x32>
 810ba28:	2140      	movs	r1, #64	; 0x40
 810ba2a:	f7fb fec3 	bl	81077b4 <_malloc_r>
 810ba2e:	6028      	str	r0, [r5, #0]
 810ba30:	6128      	str	r0, [r5, #16]
 810ba32:	b920      	cbnz	r0, 810ba3e <_svfiprintf_r+0x2e>
 810ba34:	230c      	movs	r3, #12
 810ba36:	603b      	str	r3, [r7, #0]
 810ba38:	f04f 30ff 	mov.w	r0, #4294967295
 810ba3c:	e0d1      	b.n	810bbe2 <_svfiprintf_r+0x1d2>
 810ba3e:	2340      	movs	r3, #64	; 0x40
 810ba40:	616b      	str	r3, [r5, #20]
 810ba42:	2300      	movs	r3, #0
 810ba44:	9309      	str	r3, [sp, #36]	; 0x24
 810ba46:	2320      	movs	r3, #32
 810ba48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810ba4c:	f8cd 800c 	str.w	r8, [sp, #12]
 810ba50:	2330      	movs	r3, #48	; 0x30
 810ba52:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 810bbfc <_svfiprintf_r+0x1ec>
 810ba56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810ba5a:	f04f 0901 	mov.w	r9, #1
 810ba5e:	4623      	mov	r3, r4
 810ba60:	469a      	mov	sl, r3
 810ba62:	f813 2b01 	ldrb.w	r2, [r3], #1
 810ba66:	b10a      	cbz	r2, 810ba6c <_svfiprintf_r+0x5c>
 810ba68:	2a25      	cmp	r2, #37	; 0x25
 810ba6a:	d1f9      	bne.n	810ba60 <_svfiprintf_r+0x50>
 810ba6c:	ebba 0b04 	subs.w	fp, sl, r4
 810ba70:	d00b      	beq.n	810ba8a <_svfiprintf_r+0x7a>
 810ba72:	465b      	mov	r3, fp
 810ba74:	4622      	mov	r2, r4
 810ba76:	4629      	mov	r1, r5
 810ba78:	4638      	mov	r0, r7
 810ba7a:	f7ff ff6d 	bl	810b958 <__ssputs_r>
 810ba7e:	3001      	adds	r0, #1
 810ba80:	f000 80aa 	beq.w	810bbd8 <_svfiprintf_r+0x1c8>
 810ba84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810ba86:	445a      	add	r2, fp
 810ba88:	9209      	str	r2, [sp, #36]	; 0x24
 810ba8a:	f89a 3000 	ldrb.w	r3, [sl]
 810ba8e:	2b00      	cmp	r3, #0
 810ba90:	f000 80a2 	beq.w	810bbd8 <_svfiprintf_r+0x1c8>
 810ba94:	2300      	movs	r3, #0
 810ba96:	f04f 32ff 	mov.w	r2, #4294967295
 810ba9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810ba9e:	f10a 0a01 	add.w	sl, sl, #1
 810baa2:	9304      	str	r3, [sp, #16]
 810baa4:	9307      	str	r3, [sp, #28]
 810baa6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810baaa:	931a      	str	r3, [sp, #104]	; 0x68
 810baac:	4654      	mov	r4, sl
 810baae:	2205      	movs	r2, #5
 810bab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 810bab4:	4851      	ldr	r0, [pc, #324]	; (810bbfc <_svfiprintf_r+0x1ec>)
 810bab6:	f7f4 fc1b 	bl	81002f0 <memchr>
 810baba:	9a04      	ldr	r2, [sp, #16]
 810babc:	b9d8      	cbnz	r0, 810baf6 <_svfiprintf_r+0xe6>
 810babe:	06d0      	lsls	r0, r2, #27
 810bac0:	bf44      	itt	mi
 810bac2:	2320      	movmi	r3, #32
 810bac4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810bac8:	0711      	lsls	r1, r2, #28
 810baca:	bf44      	itt	mi
 810bacc:	232b      	movmi	r3, #43	; 0x2b
 810bace:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810bad2:	f89a 3000 	ldrb.w	r3, [sl]
 810bad6:	2b2a      	cmp	r3, #42	; 0x2a
 810bad8:	d015      	beq.n	810bb06 <_svfiprintf_r+0xf6>
 810bada:	9a07      	ldr	r2, [sp, #28]
 810badc:	4654      	mov	r4, sl
 810bade:	2000      	movs	r0, #0
 810bae0:	f04f 0c0a 	mov.w	ip, #10
 810bae4:	4621      	mov	r1, r4
 810bae6:	f811 3b01 	ldrb.w	r3, [r1], #1
 810baea:	3b30      	subs	r3, #48	; 0x30
 810baec:	2b09      	cmp	r3, #9
 810baee:	d94e      	bls.n	810bb8e <_svfiprintf_r+0x17e>
 810baf0:	b1b0      	cbz	r0, 810bb20 <_svfiprintf_r+0x110>
 810baf2:	9207      	str	r2, [sp, #28]
 810baf4:	e014      	b.n	810bb20 <_svfiprintf_r+0x110>
 810baf6:	eba0 0308 	sub.w	r3, r0, r8
 810bafa:	fa09 f303 	lsl.w	r3, r9, r3
 810bafe:	4313      	orrs	r3, r2
 810bb00:	9304      	str	r3, [sp, #16]
 810bb02:	46a2      	mov	sl, r4
 810bb04:	e7d2      	b.n	810baac <_svfiprintf_r+0x9c>
 810bb06:	9b03      	ldr	r3, [sp, #12]
 810bb08:	1d19      	adds	r1, r3, #4
 810bb0a:	681b      	ldr	r3, [r3, #0]
 810bb0c:	9103      	str	r1, [sp, #12]
 810bb0e:	2b00      	cmp	r3, #0
 810bb10:	bfbb      	ittet	lt
 810bb12:	425b      	neglt	r3, r3
 810bb14:	f042 0202 	orrlt.w	r2, r2, #2
 810bb18:	9307      	strge	r3, [sp, #28]
 810bb1a:	9307      	strlt	r3, [sp, #28]
 810bb1c:	bfb8      	it	lt
 810bb1e:	9204      	strlt	r2, [sp, #16]
 810bb20:	7823      	ldrb	r3, [r4, #0]
 810bb22:	2b2e      	cmp	r3, #46	; 0x2e
 810bb24:	d10c      	bne.n	810bb40 <_svfiprintf_r+0x130>
 810bb26:	7863      	ldrb	r3, [r4, #1]
 810bb28:	2b2a      	cmp	r3, #42	; 0x2a
 810bb2a:	d135      	bne.n	810bb98 <_svfiprintf_r+0x188>
 810bb2c:	9b03      	ldr	r3, [sp, #12]
 810bb2e:	1d1a      	adds	r2, r3, #4
 810bb30:	681b      	ldr	r3, [r3, #0]
 810bb32:	9203      	str	r2, [sp, #12]
 810bb34:	2b00      	cmp	r3, #0
 810bb36:	bfb8      	it	lt
 810bb38:	f04f 33ff 	movlt.w	r3, #4294967295
 810bb3c:	3402      	adds	r4, #2
 810bb3e:	9305      	str	r3, [sp, #20]
 810bb40:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 810bc0c <_svfiprintf_r+0x1fc>
 810bb44:	7821      	ldrb	r1, [r4, #0]
 810bb46:	2203      	movs	r2, #3
 810bb48:	4650      	mov	r0, sl
 810bb4a:	f7f4 fbd1 	bl	81002f0 <memchr>
 810bb4e:	b140      	cbz	r0, 810bb62 <_svfiprintf_r+0x152>
 810bb50:	2340      	movs	r3, #64	; 0x40
 810bb52:	eba0 000a 	sub.w	r0, r0, sl
 810bb56:	fa03 f000 	lsl.w	r0, r3, r0
 810bb5a:	9b04      	ldr	r3, [sp, #16]
 810bb5c:	4303      	orrs	r3, r0
 810bb5e:	3401      	adds	r4, #1
 810bb60:	9304      	str	r3, [sp, #16]
 810bb62:	f814 1b01 	ldrb.w	r1, [r4], #1
 810bb66:	4826      	ldr	r0, [pc, #152]	; (810bc00 <_svfiprintf_r+0x1f0>)
 810bb68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810bb6c:	2206      	movs	r2, #6
 810bb6e:	f7f4 fbbf 	bl	81002f0 <memchr>
 810bb72:	2800      	cmp	r0, #0
 810bb74:	d038      	beq.n	810bbe8 <_svfiprintf_r+0x1d8>
 810bb76:	4b23      	ldr	r3, [pc, #140]	; (810bc04 <_svfiprintf_r+0x1f4>)
 810bb78:	bb1b      	cbnz	r3, 810bbc2 <_svfiprintf_r+0x1b2>
 810bb7a:	9b03      	ldr	r3, [sp, #12]
 810bb7c:	3307      	adds	r3, #7
 810bb7e:	f023 0307 	bic.w	r3, r3, #7
 810bb82:	3308      	adds	r3, #8
 810bb84:	9303      	str	r3, [sp, #12]
 810bb86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810bb88:	4433      	add	r3, r6
 810bb8a:	9309      	str	r3, [sp, #36]	; 0x24
 810bb8c:	e767      	b.n	810ba5e <_svfiprintf_r+0x4e>
 810bb8e:	fb0c 3202 	mla	r2, ip, r2, r3
 810bb92:	460c      	mov	r4, r1
 810bb94:	2001      	movs	r0, #1
 810bb96:	e7a5      	b.n	810bae4 <_svfiprintf_r+0xd4>
 810bb98:	2300      	movs	r3, #0
 810bb9a:	3401      	adds	r4, #1
 810bb9c:	9305      	str	r3, [sp, #20]
 810bb9e:	4619      	mov	r1, r3
 810bba0:	f04f 0c0a 	mov.w	ip, #10
 810bba4:	4620      	mov	r0, r4
 810bba6:	f810 2b01 	ldrb.w	r2, [r0], #1
 810bbaa:	3a30      	subs	r2, #48	; 0x30
 810bbac:	2a09      	cmp	r2, #9
 810bbae:	d903      	bls.n	810bbb8 <_svfiprintf_r+0x1a8>
 810bbb0:	2b00      	cmp	r3, #0
 810bbb2:	d0c5      	beq.n	810bb40 <_svfiprintf_r+0x130>
 810bbb4:	9105      	str	r1, [sp, #20]
 810bbb6:	e7c3      	b.n	810bb40 <_svfiprintf_r+0x130>
 810bbb8:	fb0c 2101 	mla	r1, ip, r1, r2
 810bbbc:	4604      	mov	r4, r0
 810bbbe:	2301      	movs	r3, #1
 810bbc0:	e7f0      	b.n	810bba4 <_svfiprintf_r+0x194>
 810bbc2:	ab03      	add	r3, sp, #12
 810bbc4:	9300      	str	r3, [sp, #0]
 810bbc6:	462a      	mov	r2, r5
 810bbc8:	4b0f      	ldr	r3, [pc, #60]	; (810bc08 <_svfiprintf_r+0x1f8>)
 810bbca:	a904      	add	r1, sp, #16
 810bbcc:	4638      	mov	r0, r7
 810bbce:	f7fb feeb 	bl	81079a8 <_printf_float>
 810bbd2:	1c42      	adds	r2, r0, #1
 810bbd4:	4606      	mov	r6, r0
 810bbd6:	d1d6      	bne.n	810bb86 <_svfiprintf_r+0x176>
 810bbd8:	89ab      	ldrh	r3, [r5, #12]
 810bbda:	065b      	lsls	r3, r3, #25
 810bbdc:	f53f af2c 	bmi.w	810ba38 <_svfiprintf_r+0x28>
 810bbe0:	9809      	ldr	r0, [sp, #36]	; 0x24
 810bbe2:	b01d      	add	sp, #116	; 0x74
 810bbe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810bbe8:	ab03      	add	r3, sp, #12
 810bbea:	9300      	str	r3, [sp, #0]
 810bbec:	462a      	mov	r2, r5
 810bbee:	4b06      	ldr	r3, [pc, #24]	; (810bc08 <_svfiprintf_r+0x1f8>)
 810bbf0:	a904      	add	r1, sp, #16
 810bbf2:	4638      	mov	r0, r7
 810bbf4:	f7fc f97c 	bl	8107ef0 <_printf_i>
 810bbf8:	e7eb      	b.n	810bbd2 <_svfiprintf_r+0x1c2>
 810bbfa:	bf00      	nop
 810bbfc:	0810e68c 	.word	0x0810e68c
 810bc00:	0810e696 	.word	0x0810e696
 810bc04:	081079a9 	.word	0x081079a9
 810bc08:	0810b959 	.word	0x0810b959
 810bc0c:	0810e692 	.word	0x0810e692

0810bc10 <__sfputc_r>:
 810bc10:	6893      	ldr	r3, [r2, #8]
 810bc12:	3b01      	subs	r3, #1
 810bc14:	2b00      	cmp	r3, #0
 810bc16:	b410      	push	{r4}
 810bc18:	6093      	str	r3, [r2, #8]
 810bc1a:	da08      	bge.n	810bc2e <__sfputc_r+0x1e>
 810bc1c:	6994      	ldr	r4, [r2, #24]
 810bc1e:	42a3      	cmp	r3, r4
 810bc20:	db01      	blt.n	810bc26 <__sfputc_r+0x16>
 810bc22:	290a      	cmp	r1, #10
 810bc24:	d103      	bne.n	810bc2e <__sfputc_r+0x1e>
 810bc26:	f85d 4b04 	ldr.w	r4, [sp], #4
 810bc2a:	f7fd bcd3 	b.w	81095d4 <__swbuf_r>
 810bc2e:	6813      	ldr	r3, [r2, #0]
 810bc30:	1c58      	adds	r0, r3, #1
 810bc32:	6010      	str	r0, [r2, #0]
 810bc34:	7019      	strb	r1, [r3, #0]
 810bc36:	4608      	mov	r0, r1
 810bc38:	f85d 4b04 	ldr.w	r4, [sp], #4
 810bc3c:	4770      	bx	lr

0810bc3e <__sfputs_r>:
 810bc3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810bc40:	4606      	mov	r6, r0
 810bc42:	460f      	mov	r7, r1
 810bc44:	4614      	mov	r4, r2
 810bc46:	18d5      	adds	r5, r2, r3
 810bc48:	42ac      	cmp	r4, r5
 810bc4a:	d101      	bne.n	810bc50 <__sfputs_r+0x12>
 810bc4c:	2000      	movs	r0, #0
 810bc4e:	e007      	b.n	810bc60 <__sfputs_r+0x22>
 810bc50:	f814 1b01 	ldrb.w	r1, [r4], #1
 810bc54:	463a      	mov	r2, r7
 810bc56:	4630      	mov	r0, r6
 810bc58:	f7ff ffda 	bl	810bc10 <__sfputc_r>
 810bc5c:	1c43      	adds	r3, r0, #1
 810bc5e:	d1f3      	bne.n	810bc48 <__sfputs_r+0xa>
 810bc60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810bc64 <_vfiprintf_r>:
 810bc64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bc68:	460d      	mov	r5, r1
 810bc6a:	b09d      	sub	sp, #116	; 0x74
 810bc6c:	4614      	mov	r4, r2
 810bc6e:	4698      	mov	r8, r3
 810bc70:	4606      	mov	r6, r0
 810bc72:	b118      	cbz	r0, 810bc7c <_vfiprintf_r+0x18>
 810bc74:	6983      	ldr	r3, [r0, #24]
 810bc76:	b90b      	cbnz	r3, 810bc7c <_vfiprintf_r+0x18>
 810bc78:	f7fe fd00 	bl	810a67c <__sinit>
 810bc7c:	4b89      	ldr	r3, [pc, #548]	; (810bea4 <_vfiprintf_r+0x240>)
 810bc7e:	429d      	cmp	r5, r3
 810bc80:	d11b      	bne.n	810bcba <_vfiprintf_r+0x56>
 810bc82:	6875      	ldr	r5, [r6, #4]
 810bc84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810bc86:	07d9      	lsls	r1, r3, #31
 810bc88:	d405      	bmi.n	810bc96 <_vfiprintf_r+0x32>
 810bc8a:	89ab      	ldrh	r3, [r5, #12]
 810bc8c:	059a      	lsls	r2, r3, #22
 810bc8e:	d402      	bmi.n	810bc96 <_vfiprintf_r+0x32>
 810bc90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810bc92:	f7ff f904 	bl	810ae9e <__retarget_lock_acquire_recursive>
 810bc96:	89ab      	ldrh	r3, [r5, #12]
 810bc98:	071b      	lsls	r3, r3, #28
 810bc9a:	d501      	bpl.n	810bca0 <_vfiprintf_r+0x3c>
 810bc9c:	692b      	ldr	r3, [r5, #16]
 810bc9e:	b9eb      	cbnz	r3, 810bcdc <_vfiprintf_r+0x78>
 810bca0:	4629      	mov	r1, r5
 810bca2:	4630      	mov	r0, r6
 810bca4:	f7fd fce8 	bl	8109678 <__swsetup_r>
 810bca8:	b1c0      	cbz	r0, 810bcdc <_vfiprintf_r+0x78>
 810bcaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810bcac:	07dc      	lsls	r4, r3, #31
 810bcae:	d50e      	bpl.n	810bcce <_vfiprintf_r+0x6a>
 810bcb0:	f04f 30ff 	mov.w	r0, #4294967295
 810bcb4:	b01d      	add	sp, #116	; 0x74
 810bcb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810bcba:	4b7b      	ldr	r3, [pc, #492]	; (810bea8 <_vfiprintf_r+0x244>)
 810bcbc:	429d      	cmp	r5, r3
 810bcbe:	d101      	bne.n	810bcc4 <_vfiprintf_r+0x60>
 810bcc0:	68b5      	ldr	r5, [r6, #8]
 810bcc2:	e7df      	b.n	810bc84 <_vfiprintf_r+0x20>
 810bcc4:	4b79      	ldr	r3, [pc, #484]	; (810beac <_vfiprintf_r+0x248>)
 810bcc6:	429d      	cmp	r5, r3
 810bcc8:	bf08      	it	eq
 810bcca:	68f5      	ldreq	r5, [r6, #12]
 810bccc:	e7da      	b.n	810bc84 <_vfiprintf_r+0x20>
 810bcce:	89ab      	ldrh	r3, [r5, #12]
 810bcd0:	0598      	lsls	r0, r3, #22
 810bcd2:	d4ed      	bmi.n	810bcb0 <_vfiprintf_r+0x4c>
 810bcd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810bcd6:	f7ff f8e3 	bl	810aea0 <__retarget_lock_release_recursive>
 810bcda:	e7e9      	b.n	810bcb0 <_vfiprintf_r+0x4c>
 810bcdc:	2300      	movs	r3, #0
 810bcde:	9309      	str	r3, [sp, #36]	; 0x24
 810bce0:	2320      	movs	r3, #32
 810bce2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810bce6:	f8cd 800c 	str.w	r8, [sp, #12]
 810bcea:	2330      	movs	r3, #48	; 0x30
 810bcec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 810beb0 <_vfiprintf_r+0x24c>
 810bcf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810bcf4:	f04f 0901 	mov.w	r9, #1
 810bcf8:	4623      	mov	r3, r4
 810bcfa:	469a      	mov	sl, r3
 810bcfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 810bd00:	b10a      	cbz	r2, 810bd06 <_vfiprintf_r+0xa2>
 810bd02:	2a25      	cmp	r2, #37	; 0x25
 810bd04:	d1f9      	bne.n	810bcfa <_vfiprintf_r+0x96>
 810bd06:	ebba 0b04 	subs.w	fp, sl, r4
 810bd0a:	d00b      	beq.n	810bd24 <_vfiprintf_r+0xc0>
 810bd0c:	465b      	mov	r3, fp
 810bd0e:	4622      	mov	r2, r4
 810bd10:	4629      	mov	r1, r5
 810bd12:	4630      	mov	r0, r6
 810bd14:	f7ff ff93 	bl	810bc3e <__sfputs_r>
 810bd18:	3001      	adds	r0, #1
 810bd1a:	f000 80aa 	beq.w	810be72 <_vfiprintf_r+0x20e>
 810bd1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810bd20:	445a      	add	r2, fp
 810bd22:	9209      	str	r2, [sp, #36]	; 0x24
 810bd24:	f89a 3000 	ldrb.w	r3, [sl]
 810bd28:	2b00      	cmp	r3, #0
 810bd2a:	f000 80a2 	beq.w	810be72 <_vfiprintf_r+0x20e>
 810bd2e:	2300      	movs	r3, #0
 810bd30:	f04f 32ff 	mov.w	r2, #4294967295
 810bd34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810bd38:	f10a 0a01 	add.w	sl, sl, #1
 810bd3c:	9304      	str	r3, [sp, #16]
 810bd3e:	9307      	str	r3, [sp, #28]
 810bd40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810bd44:	931a      	str	r3, [sp, #104]	; 0x68
 810bd46:	4654      	mov	r4, sl
 810bd48:	2205      	movs	r2, #5
 810bd4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 810bd4e:	4858      	ldr	r0, [pc, #352]	; (810beb0 <_vfiprintf_r+0x24c>)
 810bd50:	f7f4 face 	bl	81002f0 <memchr>
 810bd54:	9a04      	ldr	r2, [sp, #16]
 810bd56:	b9d8      	cbnz	r0, 810bd90 <_vfiprintf_r+0x12c>
 810bd58:	06d1      	lsls	r1, r2, #27
 810bd5a:	bf44      	itt	mi
 810bd5c:	2320      	movmi	r3, #32
 810bd5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810bd62:	0713      	lsls	r3, r2, #28
 810bd64:	bf44      	itt	mi
 810bd66:	232b      	movmi	r3, #43	; 0x2b
 810bd68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810bd6c:	f89a 3000 	ldrb.w	r3, [sl]
 810bd70:	2b2a      	cmp	r3, #42	; 0x2a
 810bd72:	d015      	beq.n	810bda0 <_vfiprintf_r+0x13c>
 810bd74:	9a07      	ldr	r2, [sp, #28]
 810bd76:	4654      	mov	r4, sl
 810bd78:	2000      	movs	r0, #0
 810bd7a:	f04f 0c0a 	mov.w	ip, #10
 810bd7e:	4621      	mov	r1, r4
 810bd80:	f811 3b01 	ldrb.w	r3, [r1], #1
 810bd84:	3b30      	subs	r3, #48	; 0x30
 810bd86:	2b09      	cmp	r3, #9
 810bd88:	d94e      	bls.n	810be28 <_vfiprintf_r+0x1c4>
 810bd8a:	b1b0      	cbz	r0, 810bdba <_vfiprintf_r+0x156>
 810bd8c:	9207      	str	r2, [sp, #28]
 810bd8e:	e014      	b.n	810bdba <_vfiprintf_r+0x156>
 810bd90:	eba0 0308 	sub.w	r3, r0, r8
 810bd94:	fa09 f303 	lsl.w	r3, r9, r3
 810bd98:	4313      	orrs	r3, r2
 810bd9a:	9304      	str	r3, [sp, #16]
 810bd9c:	46a2      	mov	sl, r4
 810bd9e:	e7d2      	b.n	810bd46 <_vfiprintf_r+0xe2>
 810bda0:	9b03      	ldr	r3, [sp, #12]
 810bda2:	1d19      	adds	r1, r3, #4
 810bda4:	681b      	ldr	r3, [r3, #0]
 810bda6:	9103      	str	r1, [sp, #12]
 810bda8:	2b00      	cmp	r3, #0
 810bdaa:	bfbb      	ittet	lt
 810bdac:	425b      	neglt	r3, r3
 810bdae:	f042 0202 	orrlt.w	r2, r2, #2
 810bdb2:	9307      	strge	r3, [sp, #28]
 810bdb4:	9307      	strlt	r3, [sp, #28]
 810bdb6:	bfb8      	it	lt
 810bdb8:	9204      	strlt	r2, [sp, #16]
 810bdba:	7823      	ldrb	r3, [r4, #0]
 810bdbc:	2b2e      	cmp	r3, #46	; 0x2e
 810bdbe:	d10c      	bne.n	810bdda <_vfiprintf_r+0x176>
 810bdc0:	7863      	ldrb	r3, [r4, #1]
 810bdc2:	2b2a      	cmp	r3, #42	; 0x2a
 810bdc4:	d135      	bne.n	810be32 <_vfiprintf_r+0x1ce>
 810bdc6:	9b03      	ldr	r3, [sp, #12]
 810bdc8:	1d1a      	adds	r2, r3, #4
 810bdca:	681b      	ldr	r3, [r3, #0]
 810bdcc:	9203      	str	r2, [sp, #12]
 810bdce:	2b00      	cmp	r3, #0
 810bdd0:	bfb8      	it	lt
 810bdd2:	f04f 33ff 	movlt.w	r3, #4294967295
 810bdd6:	3402      	adds	r4, #2
 810bdd8:	9305      	str	r3, [sp, #20]
 810bdda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 810bec0 <_vfiprintf_r+0x25c>
 810bdde:	7821      	ldrb	r1, [r4, #0]
 810bde0:	2203      	movs	r2, #3
 810bde2:	4650      	mov	r0, sl
 810bde4:	f7f4 fa84 	bl	81002f0 <memchr>
 810bde8:	b140      	cbz	r0, 810bdfc <_vfiprintf_r+0x198>
 810bdea:	2340      	movs	r3, #64	; 0x40
 810bdec:	eba0 000a 	sub.w	r0, r0, sl
 810bdf0:	fa03 f000 	lsl.w	r0, r3, r0
 810bdf4:	9b04      	ldr	r3, [sp, #16]
 810bdf6:	4303      	orrs	r3, r0
 810bdf8:	3401      	adds	r4, #1
 810bdfa:	9304      	str	r3, [sp, #16]
 810bdfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 810be00:	482c      	ldr	r0, [pc, #176]	; (810beb4 <_vfiprintf_r+0x250>)
 810be02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810be06:	2206      	movs	r2, #6
 810be08:	f7f4 fa72 	bl	81002f0 <memchr>
 810be0c:	2800      	cmp	r0, #0
 810be0e:	d03f      	beq.n	810be90 <_vfiprintf_r+0x22c>
 810be10:	4b29      	ldr	r3, [pc, #164]	; (810beb8 <_vfiprintf_r+0x254>)
 810be12:	bb1b      	cbnz	r3, 810be5c <_vfiprintf_r+0x1f8>
 810be14:	9b03      	ldr	r3, [sp, #12]
 810be16:	3307      	adds	r3, #7
 810be18:	f023 0307 	bic.w	r3, r3, #7
 810be1c:	3308      	adds	r3, #8
 810be1e:	9303      	str	r3, [sp, #12]
 810be20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810be22:	443b      	add	r3, r7
 810be24:	9309      	str	r3, [sp, #36]	; 0x24
 810be26:	e767      	b.n	810bcf8 <_vfiprintf_r+0x94>
 810be28:	fb0c 3202 	mla	r2, ip, r2, r3
 810be2c:	460c      	mov	r4, r1
 810be2e:	2001      	movs	r0, #1
 810be30:	e7a5      	b.n	810bd7e <_vfiprintf_r+0x11a>
 810be32:	2300      	movs	r3, #0
 810be34:	3401      	adds	r4, #1
 810be36:	9305      	str	r3, [sp, #20]
 810be38:	4619      	mov	r1, r3
 810be3a:	f04f 0c0a 	mov.w	ip, #10
 810be3e:	4620      	mov	r0, r4
 810be40:	f810 2b01 	ldrb.w	r2, [r0], #1
 810be44:	3a30      	subs	r2, #48	; 0x30
 810be46:	2a09      	cmp	r2, #9
 810be48:	d903      	bls.n	810be52 <_vfiprintf_r+0x1ee>
 810be4a:	2b00      	cmp	r3, #0
 810be4c:	d0c5      	beq.n	810bdda <_vfiprintf_r+0x176>
 810be4e:	9105      	str	r1, [sp, #20]
 810be50:	e7c3      	b.n	810bdda <_vfiprintf_r+0x176>
 810be52:	fb0c 2101 	mla	r1, ip, r1, r2
 810be56:	4604      	mov	r4, r0
 810be58:	2301      	movs	r3, #1
 810be5a:	e7f0      	b.n	810be3e <_vfiprintf_r+0x1da>
 810be5c:	ab03      	add	r3, sp, #12
 810be5e:	9300      	str	r3, [sp, #0]
 810be60:	462a      	mov	r2, r5
 810be62:	4b16      	ldr	r3, [pc, #88]	; (810bebc <_vfiprintf_r+0x258>)
 810be64:	a904      	add	r1, sp, #16
 810be66:	4630      	mov	r0, r6
 810be68:	f7fb fd9e 	bl	81079a8 <_printf_float>
 810be6c:	4607      	mov	r7, r0
 810be6e:	1c78      	adds	r0, r7, #1
 810be70:	d1d6      	bne.n	810be20 <_vfiprintf_r+0x1bc>
 810be72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810be74:	07d9      	lsls	r1, r3, #31
 810be76:	d405      	bmi.n	810be84 <_vfiprintf_r+0x220>
 810be78:	89ab      	ldrh	r3, [r5, #12]
 810be7a:	059a      	lsls	r2, r3, #22
 810be7c:	d402      	bmi.n	810be84 <_vfiprintf_r+0x220>
 810be7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810be80:	f7ff f80e 	bl	810aea0 <__retarget_lock_release_recursive>
 810be84:	89ab      	ldrh	r3, [r5, #12]
 810be86:	065b      	lsls	r3, r3, #25
 810be88:	f53f af12 	bmi.w	810bcb0 <_vfiprintf_r+0x4c>
 810be8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 810be8e:	e711      	b.n	810bcb4 <_vfiprintf_r+0x50>
 810be90:	ab03      	add	r3, sp, #12
 810be92:	9300      	str	r3, [sp, #0]
 810be94:	462a      	mov	r2, r5
 810be96:	4b09      	ldr	r3, [pc, #36]	; (810bebc <_vfiprintf_r+0x258>)
 810be98:	a904      	add	r1, sp, #16
 810be9a:	4630      	mov	r0, r6
 810be9c:	f7fc f828 	bl	8107ef0 <_printf_i>
 810bea0:	e7e4      	b.n	810be6c <_vfiprintf_r+0x208>
 810bea2:	bf00      	nop
 810bea4:	0810e470 	.word	0x0810e470
 810bea8:	0810e490 	.word	0x0810e490
 810beac:	0810e450 	.word	0x0810e450
 810beb0:	0810e68c 	.word	0x0810e68c
 810beb4:	0810e696 	.word	0x0810e696
 810beb8:	081079a9 	.word	0x081079a9
 810bebc:	0810bc3f 	.word	0x0810bc3f
 810bec0:	0810e692 	.word	0x0810e692
 810bec4:	00000000 	.word	0x00000000

0810bec8 <nan>:
 810bec8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810bed0 <nan+0x8>
 810becc:	4770      	bx	lr
 810bece:	bf00      	nop
 810bed0:	00000000 	.word	0x00000000
 810bed4:	7ff80000 	.word	0x7ff80000

0810bed8 <__sread>:
 810bed8:	b510      	push	{r4, lr}
 810beda:	460c      	mov	r4, r1
 810bedc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810bee0:	f000 f922 	bl	810c128 <_read_r>
 810bee4:	2800      	cmp	r0, #0
 810bee6:	bfab      	itete	ge
 810bee8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810beea:	89a3      	ldrhlt	r3, [r4, #12]
 810beec:	181b      	addge	r3, r3, r0
 810beee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810bef2:	bfac      	ite	ge
 810bef4:	6563      	strge	r3, [r4, #84]	; 0x54
 810bef6:	81a3      	strhlt	r3, [r4, #12]
 810bef8:	bd10      	pop	{r4, pc}

0810befa <__swrite>:
 810befa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810befe:	461f      	mov	r7, r3
 810bf00:	898b      	ldrh	r3, [r1, #12]
 810bf02:	05db      	lsls	r3, r3, #23
 810bf04:	4605      	mov	r5, r0
 810bf06:	460c      	mov	r4, r1
 810bf08:	4616      	mov	r6, r2
 810bf0a:	d505      	bpl.n	810bf18 <__swrite+0x1e>
 810bf0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810bf10:	2302      	movs	r3, #2
 810bf12:	2200      	movs	r2, #0
 810bf14:	f000 f8b6 	bl	810c084 <_lseek_r>
 810bf18:	89a3      	ldrh	r3, [r4, #12]
 810bf1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810bf1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810bf22:	81a3      	strh	r3, [r4, #12]
 810bf24:	4632      	mov	r2, r6
 810bf26:	463b      	mov	r3, r7
 810bf28:	4628      	mov	r0, r5
 810bf2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810bf2e:	f000 b835 	b.w	810bf9c <_write_r>

0810bf32 <__sseek>:
 810bf32:	b510      	push	{r4, lr}
 810bf34:	460c      	mov	r4, r1
 810bf36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810bf3a:	f000 f8a3 	bl	810c084 <_lseek_r>
 810bf3e:	1c43      	adds	r3, r0, #1
 810bf40:	89a3      	ldrh	r3, [r4, #12]
 810bf42:	bf15      	itete	ne
 810bf44:	6560      	strne	r0, [r4, #84]	; 0x54
 810bf46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810bf4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810bf4e:	81a3      	strheq	r3, [r4, #12]
 810bf50:	bf18      	it	ne
 810bf52:	81a3      	strhne	r3, [r4, #12]
 810bf54:	bd10      	pop	{r4, pc}

0810bf56 <__sclose>:
 810bf56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810bf5a:	f000 b84f 	b.w	810bffc <_close_r>

0810bf5e <strncmp>:
 810bf5e:	b510      	push	{r4, lr}
 810bf60:	b16a      	cbz	r2, 810bf7e <strncmp+0x20>
 810bf62:	3901      	subs	r1, #1
 810bf64:	1884      	adds	r4, r0, r2
 810bf66:	f810 3b01 	ldrb.w	r3, [r0], #1
 810bf6a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 810bf6e:	4293      	cmp	r3, r2
 810bf70:	d103      	bne.n	810bf7a <strncmp+0x1c>
 810bf72:	42a0      	cmp	r0, r4
 810bf74:	d001      	beq.n	810bf7a <strncmp+0x1c>
 810bf76:	2b00      	cmp	r3, #0
 810bf78:	d1f5      	bne.n	810bf66 <strncmp+0x8>
 810bf7a:	1a98      	subs	r0, r3, r2
 810bf7c:	bd10      	pop	{r4, pc}
 810bf7e:	4610      	mov	r0, r2
 810bf80:	e7fc      	b.n	810bf7c <strncmp+0x1e>

0810bf82 <__ascii_wctomb>:
 810bf82:	b149      	cbz	r1, 810bf98 <__ascii_wctomb+0x16>
 810bf84:	2aff      	cmp	r2, #255	; 0xff
 810bf86:	bf85      	ittet	hi
 810bf88:	238a      	movhi	r3, #138	; 0x8a
 810bf8a:	6003      	strhi	r3, [r0, #0]
 810bf8c:	700a      	strbls	r2, [r1, #0]
 810bf8e:	f04f 30ff 	movhi.w	r0, #4294967295
 810bf92:	bf98      	it	ls
 810bf94:	2001      	movls	r0, #1
 810bf96:	4770      	bx	lr
 810bf98:	4608      	mov	r0, r1
 810bf9a:	4770      	bx	lr

0810bf9c <_write_r>:
 810bf9c:	b538      	push	{r3, r4, r5, lr}
 810bf9e:	4d07      	ldr	r5, [pc, #28]	; (810bfbc <_write_r+0x20>)
 810bfa0:	4604      	mov	r4, r0
 810bfa2:	4608      	mov	r0, r1
 810bfa4:	4611      	mov	r1, r2
 810bfa6:	2200      	movs	r2, #0
 810bfa8:	602a      	str	r2, [r5, #0]
 810bfaa:	461a      	mov	r2, r3
 810bfac:	f7f6 fe8b 	bl	8102cc6 <_write>
 810bfb0:	1c43      	adds	r3, r0, #1
 810bfb2:	d102      	bne.n	810bfba <_write_r+0x1e>
 810bfb4:	682b      	ldr	r3, [r5, #0]
 810bfb6:	b103      	cbz	r3, 810bfba <_write_r+0x1e>
 810bfb8:	6023      	str	r3, [r4, #0]
 810bfba:	bd38      	pop	{r3, r4, r5, pc}
 810bfbc:	100205cc 	.word	0x100205cc

0810bfc0 <__assert_func>:
 810bfc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810bfc2:	4614      	mov	r4, r2
 810bfc4:	461a      	mov	r2, r3
 810bfc6:	4b09      	ldr	r3, [pc, #36]	; (810bfec <__assert_func+0x2c>)
 810bfc8:	681b      	ldr	r3, [r3, #0]
 810bfca:	4605      	mov	r5, r0
 810bfcc:	68d8      	ldr	r0, [r3, #12]
 810bfce:	b14c      	cbz	r4, 810bfe4 <__assert_func+0x24>
 810bfd0:	4b07      	ldr	r3, [pc, #28]	; (810bff0 <__assert_func+0x30>)
 810bfd2:	9100      	str	r1, [sp, #0]
 810bfd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810bfd8:	4906      	ldr	r1, [pc, #24]	; (810bff4 <__assert_func+0x34>)
 810bfda:	462b      	mov	r3, r5
 810bfdc:	f000 f81e 	bl	810c01c <fiprintf>
 810bfe0:	f000 f8b4 	bl	810c14c <abort>
 810bfe4:	4b04      	ldr	r3, [pc, #16]	; (810bff8 <__assert_func+0x38>)
 810bfe6:	461c      	mov	r4, r3
 810bfe8:	e7f3      	b.n	810bfd2 <__assert_func+0x12>
 810bfea:	bf00      	nop
 810bfec:	10000060 	.word	0x10000060
 810bff0:	0810e69d 	.word	0x0810e69d
 810bff4:	0810e6aa 	.word	0x0810e6aa
 810bff8:	0810e6d8 	.word	0x0810e6d8

0810bffc <_close_r>:
 810bffc:	b538      	push	{r3, r4, r5, lr}
 810bffe:	4d06      	ldr	r5, [pc, #24]	; (810c018 <_close_r+0x1c>)
 810c000:	2300      	movs	r3, #0
 810c002:	4604      	mov	r4, r0
 810c004:	4608      	mov	r0, r1
 810c006:	602b      	str	r3, [r5, #0]
 810c008:	f7f6 fe79 	bl	8102cfe <_close>
 810c00c:	1c43      	adds	r3, r0, #1
 810c00e:	d102      	bne.n	810c016 <_close_r+0x1a>
 810c010:	682b      	ldr	r3, [r5, #0]
 810c012:	b103      	cbz	r3, 810c016 <_close_r+0x1a>
 810c014:	6023      	str	r3, [r4, #0]
 810c016:	bd38      	pop	{r3, r4, r5, pc}
 810c018:	100205cc 	.word	0x100205cc

0810c01c <fiprintf>:
 810c01c:	b40e      	push	{r1, r2, r3}
 810c01e:	b503      	push	{r0, r1, lr}
 810c020:	4601      	mov	r1, r0
 810c022:	ab03      	add	r3, sp, #12
 810c024:	4805      	ldr	r0, [pc, #20]	; (810c03c <fiprintf+0x20>)
 810c026:	f853 2b04 	ldr.w	r2, [r3], #4
 810c02a:	6800      	ldr	r0, [r0, #0]
 810c02c:	9301      	str	r3, [sp, #4]
 810c02e:	f7ff fe19 	bl	810bc64 <_vfiprintf_r>
 810c032:	b002      	add	sp, #8
 810c034:	f85d eb04 	ldr.w	lr, [sp], #4
 810c038:	b003      	add	sp, #12
 810c03a:	4770      	bx	lr
 810c03c:	10000060 	.word	0x10000060

0810c040 <_fstat_r>:
 810c040:	b538      	push	{r3, r4, r5, lr}
 810c042:	4d07      	ldr	r5, [pc, #28]	; (810c060 <_fstat_r+0x20>)
 810c044:	2300      	movs	r3, #0
 810c046:	4604      	mov	r4, r0
 810c048:	4608      	mov	r0, r1
 810c04a:	4611      	mov	r1, r2
 810c04c:	602b      	str	r3, [r5, #0]
 810c04e:	f7f6 fe62 	bl	8102d16 <_fstat>
 810c052:	1c43      	adds	r3, r0, #1
 810c054:	d102      	bne.n	810c05c <_fstat_r+0x1c>
 810c056:	682b      	ldr	r3, [r5, #0]
 810c058:	b103      	cbz	r3, 810c05c <_fstat_r+0x1c>
 810c05a:	6023      	str	r3, [r4, #0]
 810c05c:	bd38      	pop	{r3, r4, r5, pc}
 810c05e:	bf00      	nop
 810c060:	100205cc 	.word	0x100205cc

0810c064 <_isatty_r>:
 810c064:	b538      	push	{r3, r4, r5, lr}
 810c066:	4d06      	ldr	r5, [pc, #24]	; (810c080 <_isatty_r+0x1c>)
 810c068:	2300      	movs	r3, #0
 810c06a:	4604      	mov	r4, r0
 810c06c:	4608      	mov	r0, r1
 810c06e:	602b      	str	r3, [r5, #0]
 810c070:	f7f6 fe61 	bl	8102d36 <_isatty>
 810c074:	1c43      	adds	r3, r0, #1
 810c076:	d102      	bne.n	810c07e <_isatty_r+0x1a>
 810c078:	682b      	ldr	r3, [r5, #0]
 810c07a:	b103      	cbz	r3, 810c07e <_isatty_r+0x1a>
 810c07c:	6023      	str	r3, [r4, #0]
 810c07e:	bd38      	pop	{r3, r4, r5, pc}
 810c080:	100205cc 	.word	0x100205cc

0810c084 <_lseek_r>:
 810c084:	b538      	push	{r3, r4, r5, lr}
 810c086:	4d07      	ldr	r5, [pc, #28]	; (810c0a4 <_lseek_r+0x20>)
 810c088:	4604      	mov	r4, r0
 810c08a:	4608      	mov	r0, r1
 810c08c:	4611      	mov	r1, r2
 810c08e:	2200      	movs	r2, #0
 810c090:	602a      	str	r2, [r5, #0]
 810c092:	461a      	mov	r2, r3
 810c094:	f7f6 fe5a 	bl	8102d4c <_lseek>
 810c098:	1c43      	adds	r3, r0, #1
 810c09a:	d102      	bne.n	810c0a2 <_lseek_r+0x1e>
 810c09c:	682b      	ldr	r3, [r5, #0]
 810c09e:	b103      	cbz	r3, 810c0a2 <_lseek_r+0x1e>
 810c0a0:	6023      	str	r3, [r4, #0]
 810c0a2:	bd38      	pop	{r3, r4, r5, pc}
 810c0a4:	100205cc 	.word	0x100205cc

0810c0a8 <memmove>:
 810c0a8:	4288      	cmp	r0, r1
 810c0aa:	b510      	push	{r4, lr}
 810c0ac:	eb01 0402 	add.w	r4, r1, r2
 810c0b0:	d902      	bls.n	810c0b8 <memmove+0x10>
 810c0b2:	4284      	cmp	r4, r0
 810c0b4:	4623      	mov	r3, r4
 810c0b6:	d807      	bhi.n	810c0c8 <memmove+0x20>
 810c0b8:	1e43      	subs	r3, r0, #1
 810c0ba:	42a1      	cmp	r1, r4
 810c0bc:	d008      	beq.n	810c0d0 <memmove+0x28>
 810c0be:	f811 2b01 	ldrb.w	r2, [r1], #1
 810c0c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 810c0c6:	e7f8      	b.n	810c0ba <memmove+0x12>
 810c0c8:	4402      	add	r2, r0
 810c0ca:	4601      	mov	r1, r0
 810c0cc:	428a      	cmp	r2, r1
 810c0ce:	d100      	bne.n	810c0d2 <memmove+0x2a>
 810c0d0:	bd10      	pop	{r4, pc}
 810c0d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810c0d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810c0da:	e7f7      	b.n	810c0cc <memmove+0x24>

0810c0dc <_realloc_r>:
 810c0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c0de:	4607      	mov	r7, r0
 810c0e0:	4614      	mov	r4, r2
 810c0e2:	460e      	mov	r6, r1
 810c0e4:	b921      	cbnz	r1, 810c0f0 <_realloc_r+0x14>
 810c0e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 810c0ea:	4611      	mov	r1, r2
 810c0ec:	f7fb bb62 	b.w	81077b4 <_malloc_r>
 810c0f0:	b922      	cbnz	r2, 810c0fc <_realloc_r+0x20>
 810c0f2:	f7fb fb0f 	bl	8107714 <_free_r>
 810c0f6:	4625      	mov	r5, r4
 810c0f8:	4628      	mov	r0, r5
 810c0fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810c0fc:	f000 f82d 	bl	810c15a <_malloc_usable_size_r>
 810c100:	42a0      	cmp	r0, r4
 810c102:	d20f      	bcs.n	810c124 <_realloc_r+0x48>
 810c104:	4621      	mov	r1, r4
 810c106:	4638      	mov	r0, r7
 810c108:	f7fb fb54 	bl	81077b4 <_malloc_r>
 810c10c:	4605      	mov	r5, r0
 810c10e:	2800      	cmp	r0, #0
 810c110:	d0f2      	beq.n	810c0f8 <_realloc_r+0x1c>
 810c112:	4631      	mov	r1, r6
 810c114:	4622      	mov	r2, r4
 810c116:	f7fe ff3b 	bl	810af90 <memcpy>
 810c11a:	4631      	mov	r1, r6
 810c11c:	4638      	mov	r0, r7
 810c11e:	f7fb faf9 	bl	8107714 <_free_r>
 810c122:	e7e9      	b.n	810c0f8 <_realloc_r+0x1c>
 810c124:	4635      	mov	r5, r6
 810c126:	e7e7      	b.n	810c0f8 <_realloc_r+0x1c>

0810c128 <_read_r>:
 810c128:	b538      	push	{r3, r4, r5, lr}
 810c12a:	4d07      	ldr	r5, [pc, #28]	; (810c148 <_read_r+0x20>)
 810c12c:	4604      	mov	r4, r0
 810c12e:	4608      	mov	r0, r1
 810c130:	4611      	mov	r1, r2
 810c132:	2200      	movs	r2, #0
 810c134:	602a      	str	r2, [r5, #0]
 810c136:	461a      	mov	r2, r3
 810c138:	f7f6 fda8 	bl	8102c8c <_read>
 810c13c:	1c43      	adds	r3, r0, #1
 810c13e:	d102      	bne.n	810c146 <_read_r+0x1e>
 810c140:	682b      	ldr	r3, [r5, #0]
 810c142:	b103      	cbz	r3, 810c146 <_read_r+0x1e>
 810c144:	6023      	str	r3, [r4, #0]
 810c146:	bd38      	pop	{r3, r4, r5, pc}
 810c148:	100205cc 	.word	0x100205cc

0810c14c <abort>:
 810c14c:	b508      	push	{r3, lr}
 810c14e:	2006      	movs	r0, #6
 810c150:	f000 f834 	bl	810c1bc <raise>
 810c154:	2001      	movs	r0, #1
 810c156:	f7f6 fd8f 	bl	8102c78 <_exit>

0810c15a <_malloc_usable_size_r>:
 810c15a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810c15e:	1f18      	subs	r0, r3, #4
 810c160:	2b00      	cmp	r3, #0
 810c162:	bfbc      	itt	lt
 810c164:	580b      	ldrlt	r3, [r1, r0]
 810c166:	18c0      	addlt	r0, r0, r3
 810c168:	4770      	bx	lr

0810c16a <_raise_r>:
 810c16a:	291f      	cmp	r1, #31
 810c16c:	b538      	push	{r3, r4, r5, lr}
 810c16e:	4604      	mov	r4, r0
 810c170:	460d      	mov	r5, r1
 810c172:	d904      	bls.n	810c17e <_raise_r+0x14>
 810c174:	2316      	movs	r3, #22
 810c176:	6003      	str	r3, [r0, #0]
 810c178:	f04f 30ff 	mov.w	r0, #4294967295
 810c17c:	bd38      	pop	{r3, r4, r5, pc}
 810c17e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 810c180:	b112      	cbz	r2, 810c188 <_raise_r+0x1e>
 810c182:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810c186:	b94b      	cbnz	r3, 810c19c <_raise_r+0x32>
 810c188:	4620      	mov	r0, r4
 810c18a:	f000 f831 	bl	810c1f0 <_getpid_r>
 810c18e:	462a      	mov	r2, r5
 810c190:	4601      	mov	r1, r0
 810c192:	4620      	mov	r0, r4
 810c194:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810c198:	f000 b818 	b.w	810c1cc <_kill_r>
 810c19c:	2b01      	cmp	r3, #1
 810c19e:	d00a      	beq.n	810c1b6 <_raise_r+0x4c>
 810c1a0:	1c59      	adds	r1, r3, #1
 810c1a2:	d103      	bne.n	810c1ac <_raise_r+0x42>
 810c1a4:	2316      	movs	r3, #22
 810c1a6:	6003      	str	r3, [r0, #0]
 810c1a8:	2001      	movs	r0, #1
 810c1aa:	e7e7      	b.n	810c17c <_raise_r+0x12>
 810c1ac:	2400      	movs	r4, #0
 810c1ae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810c1b2:	4628      	mov	r0, r5
 810c1b4:	4798      	blx	r3
 810c1b6:	2000      	movs	r0, #0
 810c1b8:	e7e0      	b.n	810c17c <_raise_r+0x12>
	...

0810c1bc <raise>:
 810c1bc:	4b02      	ldr	r3, [pc, #8]	; (810c1c8 <raise+0xc>)
 810c1be:	4601      	mov	r1, r0
 810c1c0:	6818      	ldr	r0, [r3, #0]
 810c1c2:	f7ff bfd2 	b.w	810c16a <_raise_r>
 810c1c6:	bf00      	nop
 810c1c8:	10000060 	.word	0x10000060

0810c1cc <_kill_r>:
 810c1cc:	b538      	push	{r3, r4, r5, lr}
 810c1ce:	4d07      	ldr	r5, [pc, #28]	; (810c1ec <_kill_r+0x20>)
 810c1d0:	2300      	movs	r3, #0
 810c1d2:	4604      	mov	r4, r0
 810c1d4:	4608      	mov	r0, r1
 810c1d6:	4611      	mov	r1, r2
 810c1d8:	602b      	str	r3, [r5, #0]
 810c1da:	f7f6 fd3d 	bl	8102c58 <_kill>
 810c1de:	1c43      	adds	r3, r0, #1
 810c1e0:	d102      	bne.n	810c1e8 <_kill_r+0x1c>
 810c1e2:	682b      	ldr	r3, [r5, #0]
 810c1e4:	b103      	cbz	r3, 810c1e8 <_kill_r+0x1c>
 810c1e6:	6023      	str	r3, [r4, #0]
 810c1e8:	bd38      	pop	{r3, r4, r5, pc}
 810c1ea:	bf00      	nop
 810c1ec:	100205cc 	.word	0x100205cc

0810c1f0 <_getpid_r>:
 810c1f0:	f7f6 bd2a 	b.w	8102c48 <_getpid>
 810c1f4:	0000      	movs	r0, r0
	...

0810c1f8 <cos>:
 810c1f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810c1fa:	ec53 2b10 	vmov	r2, r3, d0
 810c1fe:	4824      	ldr	r0, [pc, #144]	; (810c290 <cos+0x98>)
 810c200:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 810c204:	4281      	cmp	r1, r0
 810c206:	dc06      	bgt.n	810c216 <cos+0x1e>
 810c208:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 810c288 <cos+0x90>
 810c20c:	f001 f960 	bl	810d4d0 <__kernel_cos>
 810c210:	ec51 0b10 	vmov	r0, r1, d0
 810c214:	e007      	b.n	810c226 <cos+0x2e>
 810c216:	481f      	ldr	r0, [pc, #124]	; (810c294 <cos+0x9c>)
 810c218:	4281      	cmp	r1, r0
 810c21a:	dd09      	ble.n	810c230 <cos+0x38>
 810c21c:	ee10 0a10 	vmov	r0, s0
 810c220:	4619      	mov	r1, r3
 810c222:	f7f4 f8b9 	bl	8100398 <__aeabi_dsub>
 810c226:	ec41 0b10 	vmov	d0, r0, r1
 810c22a:	b005      	add	sp, #20
 810c22c:	f85d fb04 	ldr.w	pc, [sp], #4
 810c230:	4668      	mov	r0, sp
 810c232:	f000 fe8d 	bl	810cf50 <__ieee754_rem_pio2>
 810c236:	f000 0003 	and.w	r0, r0, #3
 810c23a:	2801      	cmp	r0, #1
 810c23c:	d007      	beq.n	810c24e <cos+0x56>
 810c23e:	2802      	cmp	r0, #2
 810c240:	d012      	beq.n	810c268 <cos+0x70>
 810c242:	b9c0      	cbnz	r0, 810c276 <cos+0x7e>
 810c244:	ed9d 1b02 	vldr	d1, [sp, #8]
 810c248:	ed9d 0b00 	vldr	d0, [sp]
 810c24c:	e7de      	b.n	810c20c <cos+0x14>
 810c24e:	ed9d 1b02 	vldr	d1, [sp, #8]
 810c252:	ed9d 0b00 	vldr	d0, [sp]
 810c256:	f001 fd43 	bl	810dce0 <__kernel_sin>
 810c25a:	ec53 2b10 	vmov	r2, r3, d0
 810c25e:	ee10 0a10 	vmov	r0, s0
 810c262:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 810c266:	e7de      	b.n	810c226 <cos+0x2e>
 810c268:	ed9d 1b02 	vldr	d1, [sp, #8]
 810c26c:	ed9d 0b00 	vldr	d0, [sp]
 810c270:	f001 f92e 	bl	810d4d0 <__kernel_cos>
 810c274:	e7f1      	b.n	810c25a <cos+0x62>
 810c276:	ed9d 1b02 	vldr	d1, [sp, #8]
 810c27a:	ed9d 0b00 	vldr	d0, [sp]
 810c27e:	2001      	movs	r0, #1
 810c280:	f001 fd2e 	bl	810dce0 <__kernel_sin>
 810c284:	e7c4      	b.n	810c210 <cos+0x18>
 810c286:	bf00      	nop
	...
 810c290:	3fe921fb 	.word	0x3fe921fb
 810c294:	7fefffff 	.word	0x7fefffff

0810c298 <sin>:
 810c298:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810c29a:	ec53 2b10 	vmov	r2, r3, d0
 810c29e:	4826      	ldr	r0, [pc, #152]	; (810c338 <sin+0xa0>)
 810c2a0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 810c2a4:	4281      	cmp	r1, r0
 810c2a6:	dc07      	bgt.n	810c2b8 <sin+0x20>
 810c2a8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 810c330 <sin+0x98>
 810c2ac:	2000      	movs	r0, #0
 810c2ae:	f001 fd17 	bl	810dce0 <__kernel_sin>
 810c2b2:	ec51 0b10 	vmov	r0, r1, d0
 810c2b6:	e007      	b.n	810c2c8 <sin+0x30>
 810c2b8:	4820      	ldr	r0, [pc, #128]	; (810c33c <sin+0xa4>)
 810c2ba:	4281      	cmp	r1, r0
 810c2bc:	dd09      	ble.n	810c2d2 <sin+0x3a>
 810c2be:	ee10 0a10 	vmov	r0, s0
 810c2c2:	4619      	mov	r1, r3
 810c2c4:	f7f4 f868 	bl	8100398 <__aeabi_dsub>
 810c2c8:	ec41 0b10 	vmov	d0, r0, r1
 810c2cc:	b005      	add	sp, #20
 810c2ce:	f85d fb04 	ldr.w	pc, [sp], #4
 810c2d2:	4668      	mov	r0, sp
 810c2d4:	f000 fe3c 	bl	810cf50 <__ieee754_rem_pio2>
 810c2d8:	f000 0003 	and.w	r0, r0, #3
 810c2dc:	2801      	cmp	r0, #1
 810c2de:	d008      	beq.n	810c2f2 <sin+0x5a>
 810c2e0:	2802      	cmp	r0, #2
 810c2e2:	d00d      	beq.n	810c300 <sin+0x68>
 810c2e4:	b9d0      	cbnz	r0, 810c31c <sin+0x84>
 810c2e6:	ed9d 1b02 	vldr	d1, [sp, #8]
 810c2ea:	ed9d 0b00 	vldr	d0, [sp]
 810c2ee:	2001      	movs	r0, #1
 810c2f0:	e7dd      	b.n	810c2ae <sin+0x16>
 810c2f2:	ed9d 1b02 	vldr	d1, [sp, #8]
 810c2f6:	ed9d 0b00 	vldr	d0, [sp]
 810c2fa:	f001 f8e9 	bl	810d4d0 <__kernel_cos>
 810c2fe:	e7d8      	b.n	810c2b2 <sin+0x1a>
 810c300:	ed9d 1b02 	vldr	d1, [sp, #8]
 810c304:	ed9d 0b00 	vldr	d0, [sp]
 810c308:	2001      	movs	r0, #1
 810c30a:	f001 fce9 	bl	810dce0 <__kernel_sin>
 810c30e:	ec53 2b10 	vmov	r2, r3, d0
 810c312:	ee10 0a10 	vmov	r0, s0
 810c316:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 810c31a:	e7d5      	b.n	810c2c8 <sin+0x30>
 810c31c:	ed9d 1b02 	vldr	d1, [sp, #8]
 810c320:	ed9d 0b00 	vldr	d0, [sp]
 810c324:	f001 f8d4 	bl	810d4d0 <__kernel_cos>
 810c328:	e7f1      	b.n	810c30e <sin+0x76>
 810c32a:	bf00      	nop
 810c32c:	f3af 8000 	nop.w
	...
 810c338:	3fe921fb 	.word	0x3fe921fb
 810c33c:	7fefffff 	.word	0x7fefffff

0810c340 <pow>:
 810c340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c344:	ec59 8b10 	vmov	r8, r9, d0
 810c348:	ec57 6b11 	vmov	r6, r7, d1
 810c34c:	f000 f8dc 	bl	810c508 <__ieee754_pow>
 810c350:	4b4e      	ldr	r3, [pc, #312]	; (810c48c <pow+0x14c>)
 810c352:	f993 3000 	ldrsb.w	r3, [r3]
 810c356:	3301      	adds	r3, #1
 810c358:	ec55 4b10 	vmov	r4, r5, d0
 810c35c:	d015      	beq.n	810c38a <pow+0x4a>
 810c35e:	4632      	mov	r2, r6
 810c360:	463b      	mov	r3, r7
 810c362:	4630      	mov	r0, r6
 810c364:	4639      	mov	r1, r7
 810c366:	f7f4 fc69 	bl	8100c3c <__aeabi_dcmpun>
 810c36a:	b970      	cbnz	r0, 810c38a <pow+0x4a>
 810c36c:	4642      	mov	r2, r8
 810c36e:	464b      	mov	r3, r9
 810c370:	4640      	mov	r0, r8
 810c372:	4649      	mov	r1, r9
 810c374:	f7f4 fc62 	bl	8100c3c <__aeabi_dcmpun>
 810c378:	2200      	movs	r2, #0
 810c37a:	2300      	movs	r3, #0
 810c37c:	b148      	cbz	r0, 810c392 <pow+0x52>
 810c37e:	4630      	mov	r0, r6
 810c380:	4639      	mov	r1, r7
 810c382:	f7f4 fc29 	bl	8100bd8 <__aeabi_dcmpeq>
 810c386:	2800      	cmp	r0, #0
 810c388:	d17d      	bne.n	810c486 <pow+0x146>
 810c38a:	ec45 4b10 	vmov	d0, r4, r5
 810c38e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c392:	4640      	mov	r0, r8
 810c394:	4649      	mov	r1, r9
 810c396:	f7f4 fc1f 	bl	8100bd8 <__aeabi_dcmpeq>
 810c39a:	b1e0      	cbz	r0, 810c3d6 <pow+0x96>
 810c39c:	2200      	movs	r2, #0
 810c39e:	2300      	movs	r3, #0
 810c3a0:	4630      	mov	r0, r6
 810c3a2:	4639      	mov	r1, r7
 810c3a4:	f7f4 fc18 	bl	8100bd8 <__aeabi_dcmpeq>
 810c3a8:	2800      	cmp	r0, #0
 810c3aa:	d16c      	bne.n	810c486 <pow+0x146>
 810c3ac:	ec47 6b10 	vmov	d0, r6, r7
 810c3b0:	f001 fd5d 	bl	810de6e <finite>
 810c3b4:	2800      	cmp	r0, #0
 810c3b6:	d0e8      	beq.n	810c38a <pow+0x4a>
 810c3b8:	2200      	movs	r2, #0
 810c3ba:	2300      	movs	r3, #0
 810c3bc:	4630      	mov	r0, r6
 810c3be:	4639      	mov	r1, r7
 810c3c0:	f7f4 fc14 	bl	8100bec <__aeabi_dcmplt>
 810c3c4:	2800      	cmp	r0, #0
 810c3c6:	d0e0      	beq.n	810c38a <pow+0x4a>
 810c3c8:	f7fb f96a 	bl	81076a0 <__errno>
 810c3cc:	2321      	movs	r3, #33	; 0x21
 810c3ce:	6003      	str	r3, [r0, #0]
 810c3d0:	2400      	movs	r4, #0
 810c3d2:	4d2f      	ldr	r5, [pc, #188]	; (810c490 <pow+0x150>)
 810c3d4:	e7d9      	b.n	810c38a <pow+0x4a>
 810c3d6:	ec45 4b10 	vmov	d0, r4, r5
 810c3da:	f001 fd48 	bl	810de6e <finite>
 810c3de:	bbb8      	cbnz	r0, 810c450 <pow+0x110>
 810c3e0:	ec49 8b10 	vmov	d0, r8, r9
 810c3e4:	f001 fd43 	bl	810de6e <finite>
 810c3e8:	b390      	cbz	r0, 810c450 <pow+0x110>
 810c3ea:	ec47 6b10 	vmov	d0, r6, r7
 810c3ee:	f001 fd3e 	bl	810de6e <finite>
 810c3f2:	b368      	cbz	r0, 810c450 <pow+0x110>
 810c3f4:	4622      	mov	r2, r4
 810c3f6:	462b      	mov	r3, r5
 810c3f8:	4620      	mov	r0, r4
 810c3fa:	4629      	mov	r1, r5
 810c3fc:	f7f4 fc1e 	bl	8100c3c <__aeabi_dcmpun>
 810c400:	b160      	cbz	r0, 810c41c <pow+0xdc>
 810c402:	f7fb f94d 	bl	81076a0 <__errno>
 810c406:	2321      	movs	r3, #33	; 0x21
 810c408:	6003      	str	r3, [r0, #0]
 810c40a:	2200      	movs	r2, #0
 810c40c:	2300      	movs	r3, #0
 810c40e:	4610      	mov	r0, r2
 810c410:	4619      	mov	r1, r3
 810c412:	f7f4 faa3 	bl	810095c <__aeabi_ddiv>
 810c416:	4604      	mov	r4, r0
 810c418:	460d      	mov	r5, r1
 810c41a:	e7b6      	b.n	810c38a <pow+0x4a>
 810c41c:	f7fb f940 	bl	81076a0 <__errno>
 810c420:	2322      	movs	r3, #34	; 0x22
 810c422:	6003      	str	r3, [r0, #0]
 810c424:	2200      	movs	r2, #0
 810c426:	2300      	movs	r3, #0
 810c428:	4640      	mov	r0, r8
 810c42a:	4649      	mov	r1, r9
 810c42c:	f7f4 fbde 	bl	8100bec <__aeabi_dcmplt>
 810c430:	2400      	movs	r4, #0
 810c432:	b158      	cbz	r0, 810c44c <pow+0x10c>
 810c434:	ec47 6b10 	vmov	d0, r6, r7
 810c438:	f001 fda6 	bl	810df88 <rint>
 810c43c:	4632      	mov	r2, r6
 810c43e:	ec51 0b10 	vmov	r0, r1, d0
 810c442:	463b      	mov	r3, r7
 810c444:	f7f4 fbc8 	bl	8100bd8 <__aeabi_dcmpeq>
 810c448:	2800      	cmp	r0, #0
 810c44a:	d0c2      	beq.n	810c3d2 <pow+0x92>
 810c44c:	4d11      	ldr	r5, [pc, #68]	; (810c494 <pow+0x154>)
 810c44e:	e79c      	b.n	810c38a <pow+0x4a>
 810c450:	2200      	movs	r2, #0
 810c452:	2300      	movs	r3, #0
 810c454:	4620      	mov	r0, r4
 810c456:	4629      	mov	r1, r5
 810c458:	f7f4 fbbe 	bl	8100bd8 <__aeabi_dcmpeq>
 810c45c:	2800      	cmp	r0, #0
 810c45e:	d094      	beq.n	810c38a <pow+0x4a>
 810c460:	ec49 8b10 	vmov	d0, r8, r9
 810c464:	f001 fd03 	bl	810de6e <finite>
 810c468:	2800      	cmp	r0, #0
 810c46a:	d08e      	beq.n	810c38a <pow+0x4a>
 810c46c:	ec47 6b10 	vmov	d0, r6, r7
 810c470:	f001 fcfd 	bl	810de6e <finite>
 810c474:	2800      	cmp	r0, #0
 810c476:	d088      	beq.n	810c38a <pow+0x4a>
 810c478:	f7fb f912 	bl	81076a0 <__errno>
 810c47c:	2322      	movs	r3, #34	; 0x22
 810c47e:	6003      	str	r3, [r0, #0]
 810c480:	2400      	movs	r4, #0
 810c482:	2500      	movs	r5, #0
 810c484:	e781      	b.n	810c38a <pow+0x4a>
 810c486:	4d04      	ldr	r5, [pc, #16]	; (810c498 <pow+0x158>)
 810c488:	2400      	movs	r4, #0
 810c48a:	e77e      	b.n	810c38a <pow+0x4a>
 810c48c:	10000234 	.word	0x10000234
 810c490:	fff00000 	.word	0xfff00000
 810c494:	7ff00000 	.word	0x7ff00000
 810c498:	3ff00000 	.word	0x3ff00000

0810c49c <sqrt>:
 810c49c:	b538      	push	{r3, r4, r5, lr}
 810c49e:	ed2d 8b02 	vpush	{d8}
 810c4a2:	ec55 4b10 	vmov	r4, r5, d0
 810c4a6:	f000 ff5d 	bl	810d364 <__ieee754_sqrt>
 810c4aa:	4b15      	ldr	r3, [pc, #84]	; (810c500 <sqrt+0x64>)
 810c4ac:	eeb0 8a40 	vmov.f32	s16, s0
 810c4b0:	eef0 8a60 	vmov.f32	s17, s1
 810c4b4:	f993 3000 	ldrsb.w	r3, [r3]
 810c4b8:	3301      	adds	r3, #1
 810c4ba:	d019      	beq.n	810c4f0 <sqrt+0x54>
 810c4bc:	4622      	mov	r2, r4
 810c4be:	462b      	mov	r3, r5
 810c4c0:	4620      	mov	r0, r4
 810c4c2:	4629      	mov	r1, r5
 810c4c4:	f7f4 fbba 	bl	8100c3c <__aeabi_dcmpun>
 810c4c8:	b990      	cbnz	r0, 810c4f0 <sqrt+0x54>
 810c4ca:	2200      	movs	r2, #0
 810c4cc:	2300      	movs	r3, #0
 810c4ce:	4620      	mov	r0, r4
 810c4d0:	4629      	mov	r1, r5
 810c4d2:	f7f4 fb8b 	bl	8100bec <__aeabi_dcmplt>
 810c4d6:	b158      	cbz	r0, 810c4f0 <sqrt+0x54>
 810c4d8:	f7fb f8e2 	bl	81076a0 <__errno>
 810c4dc:	2321      	movs	r3, #33	; 0x21
 810c4de:	6003      	str	r3, [r0, #0]
 810c4e0:	2200      	movs	r2, #0
 810c4e2:	2300      	movs	r3, #0
 810c4e4:	4610      	mov	r0, r2
 810c4e6:	4619      	mov	r1, r3
 810c4e8:	f7f4 fa38 	bl	810095c <__aeabi_ddiv>
 810c4ec:	ec41 0b18 	vmov	d8, r0, r1
 810c4f0:	eeb0 0a48 	vmov.f32	s0, s16
 810c4f4:	eef0 0a68 	vmov.f32	s1, s17
 810c4f8:	ecbd 8b02 	vpop	{d8}
 810c4fc:	bd38      	pop	{r3, r4, r5, pc}
 810c4fe:	bf00      	nop
 810c500:	10000234 	.word	0x10000234
 810c504:	00000000 	.word	0x00000000

0810c508 <__ieee754_pow>:
 810c508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c50c:	ed2d 8b06 	vpush	{d8-d10}
 810c510:	b08d      	sub	sp, #52	; 0x34
 810c512:	ed8d 1b02 	vstr	d1, [sp, #8]
 810c516:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 810c51a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 810c51e:	ea56 0100 	orrs.w	r1, r6, r0
 810c522:	ec53 2b10 	vmov	r2, r3, d0
 810c526:	f000 84d1 	beq.w	810cecc <__ieee754_pow+0x9c4>
 810c52a:	497f      	ldr	r1, [pc, #508]	; (810c728 <__ieee754_pow+0x220>)
 810c52c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 810c530:	428c      	cmp	r4, r1
 810c532:	ee10 8a10 	vmov	r8, s0
 810c536:	4699      	mov	r9, r3
 810c538:	dc09      	bgt.n	810c54e <__ieee754_pow+0x46>
 810c53a:	d103      	bne.n	810c544 <__ieee754_pow+0x3c>
 810c53c:	b97a      	cbnz	r2, 810c55e <__ieee754_pow+0x56>
 810c53e:	42a6      	cmp	r6, r4
 810c540:	dd02      	ble.n	810c548 <__ieee754_pow+0x40>
 810c542:	e00c      	b.n	810c55e <__ieee754_pow+0x56>
 810c544:	428e      	cmp	r6, r1
 810c546:	dc02      	bgt.n	810c54e <__ieee754_pow+0x46>
 810c548:	428e      	cmp	r6, r1
 810c54a:	d110      	bne.n	810c56e <__ieee754_pow+0x66>
 810c54c:	b178      	cbz	r0, 810c56e <__ieee754_pow+0x66>
 810c54e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 810c552:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 810c556:	ea54 0308 	orrs.w	r3, r4, r8
 810c55a:	f000 84b7 	beq.w	810cecc <__ieee754_pow+0x9c4>
 810c55e:	4873      	ldr	r0, [pc, #460]	; (810c72c <__ieee754_pow+0x224>)
 810c560:	b00d      	add	sp, #52	; 0x34
 810c562:	ecbd 8b06 	vpop	{d8-d10}
 810c566:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c56a:	f7ff bcad 	b.w	810bec8 <nan>
 810c56e:	f1b9 0f00 	cmp.w	r9, #0
 810c572:	da36      	bge.n	810c5e2 <__ieee754_pow+0xda>
 810c574:	496e      	ldr	r1, [pc, #440]	; (810c730 <__ieee754_pow+0x228>)
 810c576:	428e      	cmp	r6, r1
 810c578:	dc51      	bgt.n	810c61e <__ieee754_pow+0x116>
 810c57a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 810c57e:	428e      	cmp	r6, r1
 810c580:	f340 84af 	ble.w	810cee2 <__ieee754_pow+0x9da>
 810c584:	1531      	asrs	r1, r6, #20
 810c586:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 810c58a:	2914      	cmp	r1, #20
 810c58c:	dd0f      	ble.n	810c5ae <__ieee754_pow+0xa6>
 810c58e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 810c592:	fa20 fc01 	lsr.w	ip, r0, r1
 810c596:	fa0c f101 	lsl.w	r1, ip, r1
 810c59a:	4281      	cmp	r1, r0
 810c59c:	f040 84a1 	bne.w	810cee2 <__ieee754_pow+0x9da>
 810c5a0:	f00c 0c01 	and.w	ip, ip, #1
 810c5a4:	f1cc 0102 	rsb	r1, ip, #2
 810c5a8:	9100      	str	r1, [sp, #0]
 810c5aa:	b180      	cbz	r0, 810c5ce <__ieee754_pow+0xc6>
 810c5ac:	e059      	b.n	810c662 <__ieee754_pow+0x15a>
 810c5ae:	2800      	cmp	r0, #0
 810c5b0:	d155      	bne.n	810c65e <__ieee754_pow+0x156>
 810c5b2:	f1c1 0114 	rsb	r1, r1, #20
 810c5b6:	fa46 fc01 	asr.w	ip, r6, r1
 810c5ba:	fa0c f101 	lsl.w	r1, ip, r1
 810c5be:	42b1      	cmp	r1, r6
 810c5c0:	f040 848c 	bne.w	810cedc <__ieee754_pow+0x9d4>
 810c5c4:	f00c 0c01 	and.w	ip, ip, #1
 810c5c8:	f1cc 0102 	rsb	r1, ip, #2
 810c5cc:	9100      	str	r1, [sp, #0]
 810c5ce:	4959      	ldr	r1, [pc, #356]	; (810c734 <__ieee754_pow+0x22c>)
 810c5d0:	428e      	cmp	r6, r1
 810c5d2:	d12d      	bne.n	810c630 <__ieee754_pow+0x128>
 810c5d4:	2f00      	cmp	r7, #0
 810c5d6:	da79      	bge.n	810c6cc <__ieee754_pow+0x1c4>
 810c5d8:	4956      	ldr	r1, [pc, #344]	; (810c734 <__ieee754_pow+0x22c>)
 810c5da:	2000      	movs	r0, #0
 810c5dc:	f7f4 f9be 	bl	810095c <__aeabi_ddiv>
 810c5e0:	e016      	b.n	810c610 <__ieee754_pow+0x108>
 810c5e2:	2100      	movs	r1, #0
 810c5e4:	9100      	str	r1, [sp, #0]
 810c5e6:	2800      	cmp	r0, #0
 810c5e8:	d13b      	bne.n	810c662 <__ieee754_pow+0x15a>
 810c5ea:	494f      	ldr	r1, [pc, #316]	; (810c728 <__ieee754_pow+0x220>)
 810c5ec:	428e      	cmp	r6, r1
 810c5ee:	d1ee      	bne.n	810c5ce <__ieee754_pow+0xc6>
 810c5f0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 810c5f4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 810c5f8:	ea53 0308 	orrs.w	r3, r3, r8
 810c5fc:	f000 8466 	beq.w	810cecc <__ieee754_pow+0x9c4>
 810c600:	4b4d      	ldr	r3, [pc, #308]	; (810c738 <__ieee754_pow+0x230>)
 810c602:	429c      	cmp	r4, r3
 810c604:	dd0d      	ble.n	810c622 <__ieee754_pow+0x11a>
 810c606:	2f00      	cmp	r7, #0
 810c608:	f280 8464 	bge.w	810ced4 <__ieee754_pow+0x9cc>
 810c60c:	2000      	movs	r0, #0
 810c60e:	2100      	movs	r1, #0
 810c610:	ec41 0b10 	vmov	d0, r0, r1
 810c614:	b00d      	add	sp, #52	; 0x34
 810c616:	ecbd 8b06 	vpop	{d8-d10}
 810c61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c61e:	2102      	movs	r1, #2
 810c620:	e7e0      	b.n	810c5e4 <__ieee754_pow+0xdc>
 810c622:	2f00      	cmp	r7, #0
 810c624:	daf2      	bge.n	810c60c <__ieee754_pow+0x104>
 810c626:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 810c62a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 810c62e:	e7ef      	b.n	810c610 <__ieee754_pow+0x108>
 810c630:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 810c634:	d104      	bne.n	810c640 <__ieee754_pow+0x138>
 810c636:	4610      	mov	r0, r2
 810c638:	4619      	mov	r1, r3
 810c63a:	f7f4 f865 	bl	8100708 <__aeabi_dmul>
 810c63e:	e7e7      	b.n	810c610 <__ieee754_pow+0x108>
 810c640:	493e      	ldr	r1, [pc, #248]	; (810c73c <__ieee754_pow+0x234>)
 810c642:	428f      	cmp	r7, r1
 810c644:	d10d      	bne.n	810c662 <__ieee754_pow+0x15a>
 810c646:	f1b9 0f00 	cmp.w	r9, #0
 810c64a:	db0a      	blt.n	810c662 <__ieee754_pow+0x15a>
 810c64c:	ec43 2b10 	vmov	d0, r2, r3
 810c650:	b00d      	add	sp, #52	; 0x34
 810c652:	ecbd 8b06 	vpop	{d8-d10}
 810c656:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c65a:	f000 be83 	b.w	810d364 <__ieee754_sqrt>
 810c65e:	2100      	movs	r1, #0
 810c660:	9100      	str	r1, [sp, #0]
 810c662:	ec43 2b10 	vmov	d0, r2, r3
 810c666:	e9cd 2304 	strd	r2, r3, [sp, #16]
 810c66a:	f001 fbf7 	bl	810de5c <fabs>
 810c66e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810c672:	ec51 0b10 	vmov	r0, r1, d0
 810c676:	f1b8 0f00 	cmp.w	r8, #0
 810c67a:	d12a      	bne.n	810c6d2 <__ieee754_pow+0x1ca>
 810c67c:	b12c      	cbz	r4, 810c68a <__ieee754_pow+0x182>
 810c67e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 810c734 <__ieee754_pow+0x22c>
 810c682:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 810c686:	45e6      	cmp	lr, ip
 810c688:	d123      	bne.n	810c6d2 <__ieee754_pow+0x1ca>
 810c68a:	2f00      	cmp	r7, #0
 810c68c:	da05      	bge.n	810c69a <__ieee754_pow+0x192>
 810c68e:	4602      	mov	r2, r0
 810c690:	460b      	mov	r3, r1
 810c692:	2000      	movs	r0, #0
 810c694:	4927      	ldr	r1, [pc, #156]	; (810c734 <__ieee754_pow+0x22c>)
 810c696:	f7f4 f961 	bl	810095c <__aeabi_ddiv>
 810c69a:	f1b9 0f00 	cmp.w	r9, #0
 810c69e:	dab7      	bge.n	810c610 <__ieee754_pow+0x108>
 810c6a0:	9b00      	ldr	r3, [sp, #0]
 810c6a2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 810c6a6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 810c6aa:	4323      	orrs	r3, r4
 810c6ac:	d108      	bne.n	810c6c0 <__ieee754_pow+0x1b8>
 810c6ae:	4602      	mov	r2, r0
 810c6b0:	460b      	mov	r3, r1
 810c6b2:	4610      	mov	r0, r2
 810c6b4:	4619      	mov	r1, r3
 810c6b6:	f7f3 fe6f 	bl	8100398 <__aeabi_dsub>
 810c6ba:	4602      	mov	r2, r0
 810c6bc:	460b      	mov	r3, r1
 810c6be:	e78d      	b.n	810c5dc <__ieee754_pow+0xd4>
 810c6c0:	9b00      	ldr	r3, [sp, #0]
 810c6c2:	2b01      	cmp	r3, #1
 810c6c4:	d1a4      	bne.n	810c610 <__ieee754_pow+0x108>
 810c6c6:	4602      	mov	r2, r0
 810c6c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810c6cc:	4610      	mov	r0, r2
 810c6ce:	4619      	mov	r1, r3
 810c6d0:	e79e      	b.n	810c610 <__ieee754_pow+0x108>
 810c6d2:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 810c6d6:	f10c 35ff 	add.w	r5, ip, #4294967295
 810c6da:	950a      	str	r5, [sp, #40]	; 0x28
 810c6dc:	9d00      	ldr	r5, [sp, #0]
 810c6de:	46ac      	mov	ip, r5
 810c6e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 810c6e2:	ea5c 0505 	orrs.w	r5, ip, r5
 810c6e6:	d0e4      	beq.n	810c6b2 <__ieee754_pow+0x1aa>
 810c6e8:	4b15      	ldr	r3, [pc, #84]	; (810c740 <__ieee754_pow+0x238>)
 810c6ea:	429e      	cmp	r6, r3
 810c6ec:	f340 80fc 	ble.w	810c8e8 <__ieee754_pow+0x3e0>
 810c6f0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 810c6f4:	429e      	cmp	r6, r3
 810c6f6:	4b10      	ldr	r3, [pc, #64]	; (810c738 <__ieee754_pow+0x230>)
 810c6f8:	dd07      	ble.n	810c70a <__ieee754_pow+0x202>
 810c6fa:	429c      	cmp	r4, r3
 810c6fc:	dc0a      	bgt.n	810c714 <__ieee754_pow+0x20c>
 810c6fe:	2f00      	cmp	r7, #0
 810c700:	da84      	bge.n	810c60c <__ieee754_pow+0x104>
 810c702:	a307      	add	r3, pc, #28	; (adr r3, 810c720 <__ieee754_pow+0x218>)
 810c704:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c708:	e795      	b.n	810c636 <__ieee754_pow+0x12e>
 810c70a:	429c      	cmp	r4, r3
 810c70c:	dbf7      	blt.n	810c6fe <__ieee754_pow+0x1f6>
 810c70e:	4b09      	ldr	r3, [pc, #36]	; (810c734 <__ieee754_pow+0x22c>)
 810c710:	429c      	cmp	r4, r3
 810c712:	dd17      	ble.n	810c744 <__ieee754_pow+0x23c>
 810c714:	2f00      	cmp	r7, #0
 810c716:	dcf4      	bgt.n	810c702 <__ieee754_pow+0x1fa>
 810c718:	e778      	b.n	810c60c <__ieee754_pow+0x104>
 810c71a:	bf00      	nop
 810c71c:	f3af 8000 	nop.w
 810c720:	8800759c 	.word	0x8800759c
 810c724:	7e37e43c 	.word	0x7e37e43c
 810c728:	7ff00000 	.word	0x7ff00000
 810c72c:	0810e6d8 	.word	0x0810e6d8
 810c730:	433fffff 	.word	0x433fffff
 810c734:	3ff00000 	.word	0x3ff00000
 810c738:	3fefffff 	.word	0x3fefffff
 810c73c:	3fe00000 	.word	0x3fe00000
 810c740:	41e00000 	.word	0x41e00000
 810c744:	4b64      	ldr	r3, [pc, #400]	; (810c8d8 <__ieee754_pow+0x3d0>)
 810c746:	2200      	movs	r2, #0
 810c748:	f7f3 fe26 	bl	8100398 <__aeabi_dsub>
 810c74c:	a356      	add	r3, pc, #344	; (adr r3, 810c8a8 <__ieee754_pow+0x3a0>)
 810c74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c752:	4604      	mov	r4, r0
 810c754:	460d      	mov	r5, r1
 810c756:	f7f3 ffd7 	bl	8100708 <__aeabi_dmul>
 810c75a:	a355      	add	r3, pc, #340	; (adr r3, 810c8b0 <__ieee754_pow+0x3a8>)
 810c75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c760:	4606      	mov	r6, r0
 810c762:	460f      	mov	r7, r1
 810c764:	4620      	mov	r0, r4
 810c766:	4629      	mov	r1, r5
 810c768:	f7f3 ffce 	bl	8100708 <__aeabi_dmul>
 810c76c:	4b5b      	ldr	r3, [pc, #364]	; (810c8dc <__ieee754_pow+0x3d4>)
 810c76e:	4682      	mov	sl, r0
 810c770:	468b      	mov	fp, r1
 810c772:	2200      	movs	r2, #0
 810c774:	4620      	mov	r0, r4
 810c776:	4629      	mov	r1, r5
 810c778:	f7f3 ffc6 	bl	8100708 <__aeabi_dmul>
 810c77c:	4602      	mov	r2, r0
 810c77e:	460b      	mov	r3, r1
 810c780:	a14d      	add	r1, pc, #308	; (adr r1, 810c8b8 <__ieee754_pow+0x3b0>)
 810c782:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c786:	f7f3 fe07 	bl	8100398 <__aeabi_dsub>
 810c78a:	4622      	mov	r2, r4
 810c78c:	462b      	mov	r3, r5
 810c78e:	f7f3 ffbb 	bl	8100708 <__aeabi_dmul>
 810c792:	4602      	mov	r2, r0
 810c794:	460b      	mov	r3, r1
 810c796:	2000      	movs	r0, #0
 810c798:	4951      	ldr	r1, [pc, #324]	; (810c8e0 <__ieee754_pow+0x3d8>)
 810c79a:	f7f3 fdfd 	bl	8100398 <__aeabi_dsub>
 810c79e:	4622      	mov	r2, r4
 810c7a0:	4680      	mov	r8, r0
 810c7a2:	4689      	mov	r9, r1
 810c7a4:	462b      	mov	r3, r5
 810c7a6:	4620      	mov	r0, r4
 810c7a8:	4629      	mov	r1, r5
 810c7aa:	f7f3 ffad 	bl	8100708 <__aeabi_dmul>
 810c7ae:	4602      	mov	r2, r0
 810c7b0:	460b      	mov	r3, r1
 810c7b2:	4640      	mov	r0, r8
 810c7b4:	4649      	mov	r1, r9
 810c7b6:	f7f3 ffa7 	bl	8100708 <__aeabi_dmul>
 810c7ba:	a341      	add	r3, pc, #260	; (adr r3, 810c8c0 <__ieee754_pow+0x3b8>)
 810c7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c7c0:	f7f3 ffa2 	bl	8100708 <__aeabi_dmul>
 810c7c4:	4602      	mov	r2, r0
 810c7c6:	460b      	mov	r3, r1
 810c7c8:	4650      	mov	r0, sl
 810c7ca:	4659      	mov	r1, fp
 810c7cc:	f7f3 fde4 	bl	8100398 <__aeabi_dsub>
 810c7d0:	4602      	mov	r2, r0
 810c7d2:	460b      	mov	r3, r1
 810c7d4:	4680      	mov	r8, r0
 810c7d6:	4689      	mov	r9, r1
 810c7d8:	4630      	mov	r0, r6
 810c7da:	4639      	mov	r1, r7
 810c7dc:	f7f3 fdde 	bl	810039c <__adddf3>
 810c7e0:	2400      	movs	r4, #0
 810c7e2:	4632      	mov	r2, r6
 810c7e4:	463b      	mov	r3, r7
 810c7e6:	4620      	mov	r0, r4
 810c7e8:	460d      	mov	r5, r1
 810c7ea:	f7f3 fdd5 	bl	8100398 <__aeabi_dsub>
 810c7ee:	4602      	mov	r2, r0
 810c7f0:	460b      	mov	r3, r1
 810c7f2:	4640      	mov	r0, r8
 810c7f4:	4649      	mov	r1, r9
 810c7f6:	f7f3 fdcf 	bl	8100398 <__aeabi_dsub>
 810c7fa:	9b00      	ldr	r3, [sp, #0]
 810c7fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 810c7fe:	3b01      	subs	r3, #1
 810c800:	4313      	orrs	r3, r2
 810c802:	4682      	mov	sl, r0
 810c804:	468b      	mov	fp, r1
 810c806:	f040 81f1 	bne.w	810cbec <__ieee754_pow+0x6e4>
 810c80a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 810c8c8 <__ieee754_pow+0x3c0>
 810c80e:	eeb0 8a47 	vmov.f32	s16, s14
 810c812:	eef0 8a67 	vmov.f32	s17, s15
 810c816:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 810c81a:	2600      	movs	r6, #0
 810c81c:	4632      	mov	r2, r6
 810c81e:	463b      	mov	r3, r7
 810c820:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810c824:	f7f3 fdb8 	bl	8100398 <__aeabi_dsub>
 810c828:	4622      	mov	r2, r4
 810c82a:	462b      	mov	r3, r5
 810c82c:	f7f3 ff6c 	bl	8100708 <__aeabi_dmul>
 810c830:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810c834:	4680      	mov	r8, r0
 810c836:	4689      	mov	r9, r1
 810c838:	4650      	mov	r0, sl
 810c83a:	4659      	mov	r1, fp
 810c83c:	f7f3 ff64 	bl	8100708 <__aeabi_dmul>
 810c840:	4602      	mov	r2, r0
 810c842:	460b      	mov	r3, r1
 810c844:	4640      	mov	r0, r8
 810c846:	4649      	mov	r1, r9
 810c848:	f7f3 fda8 	bl	810039c <__adddf3>
 810c84c:	4632      	mov	r2, r6
 810c84e:	463b      	mov	r3, r7
 810c850:	4680      	mov	r8, r0
 810c852:	4689      	mov	r9, r1
 810c854:	4620      	mov	r0, r4
 810c856:	4629      	mov	r1, r5
 810c858:	f7f3 ff56 	bl	8100708 <__aeabi_dmul>
 810c85c:	460b      	mov	r3, r1
 810c85e:	4604      	mov	r4, r0
 810c860:	460d      	mov	r5, r1
 810c862:	4602      	mov	r2, r0
 810c864:	4649      	mov	r1, r9
 810c866:	4640      	mov	r0, r8
 810c868:	f7f3 fd98 	bl	810039c <__adddf3>
 810c86c:	4b1d      	ldr	r3, [pc, #116]	; (810c8e4 <__ieee754_pow+0x3dc>)
 810c86e:	4299      	cmp	r1, r3
 810c870:	ec45 4b19 	vmov	d9, r4, r5
 810c874:	4606      	mov	r6, r0
 810c876:	460f      	mov	r7, r1
 810c878:	468b      	mov	fp, r1
 810c87a:	f340 82fe 	ble.w	810ce7a <__ieee754_pow+0x972>
 810c87e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 810c882:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 810c886:	4303      	orrs	r3, r0
 810c888:	f000 81f0 	beq.w	810cc6c <__ieee754_pow+0x764>
 810c88c:	a310      	add	r3, pc, #64	; (adr r3, 810c8d0 <__ieee754_pow+0x3c8>)
 810c88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c892:	ec51 0b18 	vmov	r0, r1, d8
 810c896:	f7f3 ff37 	bl	8100708 <__aeabi_dmul>
 810c89a:	a30d      	add	r3, pc, #52	; (adr r3, 810c8d0 <__ieee754_pow+0x3c8>)
 810c89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c8a0:	e6cb      	b.n	810c63a <__ieee754_pow+0x132>
 810c8a2:	bf00      	nop
 810c8a4:	f3af 8000 	nop.w
 810c8a8:	60000000 	.word	0x60000000
 810c8ac:	3ff71547 	.word	0x3ff71547
 810c8b0:	f85ddf44 	.word	0xf85ddf44
 810c8b4:	3e54ae0b 	.word	0x3e54ae0b
 810c8b8:	55555555 	.word	0x55555555
 810c8bc:	3fd55555 	.word	0x3fd55555
 810c8c0:	652b82fe 	.word	0x652b82fe
 810c8c4:	3ff71547 	.word	0x3ff71547
 810c8c8:	00000000 	.word	0x00000000
 810c8cc:	bff00000 	.word	0xbff00000
 810c8d0:	8800759c 	.word	0x8800759c
 810c8d4:	7e37e43c 	.word	0x7e37e43c
 810c8d8:	3ff00000 	.word	0x3ff00000
 810c8dc:	3fd00000 	.word	0x3fd00000
 810c8e0:	3fe00000 	.word	0x3fe00000
 810c8e4:	408fffff 	.word	0x408fffff
 810c8e8:	4bd7      	ldr	r3, [pc, #860]	; (810cc48 <__ieee754_pow+0x740>)
 810c8ea:	ea03 0309 	and.w	r3, r3, r9
 810c8ee:	2200      	movs	r2, #0
 810c8f0:	b92b      	cbnz	r3, 810c8fe <__ieee754_pow+0x3f6>
 810c8f2:	4bd6      	ldr	r3, [pc, #856]	; (810cc4c <__ieee754_pow+0x744>)
 810c8f4:	f7f3 ff08 	bl	8100708 <__aeabi_dmul>
 810c8f8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 810c8fc:	460c      	mov	r4, r1
 810c8fe:	1523      	asrs	r3, r4, #20
 810c900:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 810c904:	4413      	add	r3, r2
 810c906:	9309      	str	r3, [sp, #36]	; 0x24
 810c908:	4bd1      	ldr	r3, [pc, #836]	; (810cc50 <__ieee754_pow+0x748>)
 810c90a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 810c90e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 810c912:	429c      	cmp	r4, r3
 810c914:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 810c918:	dd08      	ble.n	810c92c <__ieee754_pow+0x424>
 810c91a:	4bce      	ldr	r3, [pc, #824]	; (810cc54 <__ieee754_pow+0x74c>)
 810c91c:	429c      	cmp	r4, r3
 810c91e:	f340 8163 	ble.w	810cbe8 <__ieee754_pow+0x6e0>
 810c922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810c924:	3301      	adds	r3, #1
 810c926:	9309      	str	r3, [sp, #36]	; 0x24
 810c928:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 810c92c:	2400      	movs	r4, #0
 810c92e:	00e3      	lsls	r3, r4, #3
 810c930:	930b      	str	r3, [sp, #44]	; 0x2c
 810c932:	4bc9      	ldr	r3, [pc, #804]	; (810cc58 <__ieee754_pow+0x750>)
 810c934:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810c938:	ed93 7b00 	vldr	d7, [r3]
 810c93c:	4629      	mov	r1, r5
 810c93e:	ec53 2b17 	vmov	r2, r3, d7
 810c942:	eeb0 8a47 	vmov.f32	s16, s14
 810c946:	eef0 8a67 	vmov.f32	s17, s15
 810c94a:	4682      	mov	sl, r0
 810c94c:	f7f3 fd24 	bl	8100398 <__aeabi_dsub>
 810c950:	4652      	mov	r2, sl
 810c952:	4606      	mov	r6, r0
 810c954:	460f      	mov	r7, r1
 810c956:	462b      	mov	r3, r5
 810c958:	ec51 0b18 	vmov	r0, r1, d8
 810c95c:	f7f3 fd1e 	bl	810039c <__adddf3>
 810c960:	4602      	mov	r2, r0
 810c962:	460b      	mov	r3, r1
 810c964:	2000      	movs	r0, #0
 810c966:	49bd      	ldr	r1, [pc, #756]	; (810cc5c <__ieee754_pow+0x754>)
 810c968:	f7f3 fff8 	bl	810095c <__aeabi_ddiv>
 810c96c:	ec41 0b19 	vmov	d9, r0, r1
 810c970:	4602      	mov	r2, r0
 810c972:	460b      	mov	r3, r1
 810c974:	4630      	mov	r0, r6
 810c976:	4639      	mov	r1, r7
 810c978:	f7f3 fec6 	bl	8100708 <__aeabi_dmul>
 810c97c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 810c980:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810c984:	e9cd 2304 	strd	r2, r3, [sp, #16]
 810c988:	2300      	movs	r3, #0
 810c98a:	9304      	str	r3, [sp, #16]
 810c98c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 810c990:	46ab      	mov	fp, r5
 810c992:	106d      	asrs	r5, r5, #1
 810c994:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 810c998:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 810c99c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 810c9a0:	2200      	movs	r2, #0
 810c9a2:	4640      	mov	r0, r8
 810c9a4:	4649      	mov	r1, r9
 810c9a6:	4614      	mov	r4, r2
 810c9a8:	461d      	mov	r5, r3
 810c9aa:	f7f3 fead 	bl	8100708 <__aeabi_dmul>
 810c9ae:	4602      	mov	r2, r0
 810c9b0:	460b      	mov	r3, r1
 810c9b2:	4630      	mov	r0, r6
 810c9b4:	4639      	mov	r1, r7
 810c9b6:	f7f3 fcef 	bl	8100398 <__aeabi_dsub>
 810c9ba:	ec53 2b18 	vmov	r2, r3, d8
 810c9be:	4606      	mov	r6, r0
 810c9c0:	460f      	mov	r7, r1
 810c9c2:	4620      	mov	r0, r4
 810c9c4:	4629      	mov	r1, r5
 810c9c6:	f7f3 fce7 	bl	8100398 <__aeabi_dsub>
 810c9ca:	4602      	mov	r2, r0
 810c9cc:	460b      	mov	r3, r1
 810c9ce:	4650      	mov	r0, sl
 810c9d0:	4659      	mov	r1, fp
 810c9d2:	f7f3 fce1 	bl	8100398 <__aeabi_dsub>
 810c9d6:	4642      	mov	r2, r8
 810c9d8:	464b      	mov	r3, r9
 810c9da:	f7f3 fe95 	bl	8100708 <__aeabi_dmul>
 810c9de:	4602      	mov	r2, r0
 810c9e0:	460b      	mov	r3, r1
 810c9e2:	4630      	mov	r0, r6
 810c9e4:	4639      	mov	r1, r7
 810c9e6:	f7f3 fcd7 	bl	8100398 <__aeabi_dsub>
 810c9ea:	ec53 2b19 	vmov	r2, r3, d9
 810c9ee:	f7f3 fe8b 	bl	8100708 <__aeabi_dmul>
 810c9f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810c9f6:	ec41 0b18 	vmov	d8, r0, r1
 810c9fa:	4610      	mov	r0, r2
 810c9fc:	4619      	mov	r1, r3
 810c9fe:	f7f3 fe83 	bl	8100708 <__aeabi_dmul>
 810ca02:	a37d      	add	r3, pc, #500	; (adr r3, 810cbf8 <__ieee754_pow+0x6f0>)
 810ca04:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ca08:	4604      	mov	r4, r0
 810ca0a:	460d      	mov	r5, r1
 810ca0c:	f7f3 fe7c 	bl	8100708 <__aeabi_dmul>
 810ca10:	a37b      	add	r3, pc, #492	; (adr r3, 810cc00 <__ieee754_pow+0x6f8>)
 810ca12:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ca16:	f7f3 fcc1 	bl	810039c <__adddf3>
 810ca1a:	4622      	mov	r2, r4
 810ca1c:	462b      	mov	r3, r5
 810ca1e:	f7f3 fe73 	bl	8100708 <__aeabi_dmul>
 810ca22:	a379      	add	r3, pc, #484	; (adr r3, 810cc08 <__ieee754_pow+0x700>)
 810ca24:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ca28:	f7f3 fcb8 	bl	810039c <__adddf3>
 810ca2c:	4622      	mov	r2, r4
 810ca2e:	462b      	mov	r3, r5
 810ca30:	f7f3 fe6a 	bl	8100708 <__aeabi_dmul>
 810ca34:	a376      	add	r3, pc, #472	; (adr r3, 810cc10 <__ieee754_pow+0x708>)
 810ca36:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ca3a:	f7f3 fcaf 	bl	810039c <__adddf3>
 810ca3e:	4622      	mov	r2, r4
 810ca40:	462b      	mov	r3, r5
 810ca42:	f7f3 fe61 	bl	8100708 <__aeabi_dmul>
 810ca46:	a374      	add	r3, pc, #464	; (adr r3, 810cc18 <__ieee754_pow+0x710>)
 810ca48:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ca4c:	f7f3 fca6 	bl	810039c <__adddf3>
 810ca50:	4622      	mov	r2, r4
 810ca52:	462b      	mov	r3, r5
 810ca54:	f7f3 fe58 	bl	8100708 <__aeabi_dmul>
 810ca58:	a371      	add	r3, pc, #452	; (adr r3, 810cc20 <__ieee754_pow+0x718>)
 810ca5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ca5e:	f7f3 fc9d 	bl	810039c <__adddf3>
 810ca62:	4622      	mov	r2, r4
 810ca64:	4606      	mov	r6, r0
 810ca66:	460f      	mov	r7, r1
 810ca68:	462b      	mov	r3, r5
 810ca6a:	4620      	mov	r0, r4
 810ca6c:	4629      	mov	r1, r5
 810ca6e:	f7f3 fe4b 	bl	8100708 <__aeabi_dmul>
 810ca72:	4602      	mov	r2, r0
 810ca74:	460b      	mov	r3, r1
 810ca76:	4630      	mov	r0, r6
 810ca78:	4639      	mov	r1, r7
 810ca7a:	f7f3 fe45 	bl	8100708 <__aeabi_dmul>
 810ca7e:	4642      	mov	r2, r8
 810ca80:	4604      	mov	r4, r0
 810ca82:	460d      	mov	r5, r1
 810ca84:	464b      	mov	r3, r9
 810ca86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810ca8a:	f7f3 fc87 	bl	810039c <__adddf3>
 810ca8e:	ec53 2b18 	vmov	r2, r3, d8
 810ca92:	f7f3 fe39 	bl	8100708 <__aeabi_dmul>
 810ca96:	4622      	mov	r2, r4
 810ca98:	462b      	mov	r3, r5
 810ca9a:	f7f3 fc7f 	bl	810039c <__adddf3>
 810ca9e:	4642      	mov	r2, r8
 810caa0:	4682      	mov	sl, r0
 810caa2:	468b      	mov	fp, r1
 810caa4:	464b      	mov	r3, r9
 810caa6:	4640      	mov	r0, r8
 810caa8:	4649      	mov	r1, r9
 810caaa:	f7f3 fe2d 	bl	8100708 <__aeabi_dmul>
 810caae:	4b6c      	ldr	r3, [pc, #432]	; (810cc60 <__ieee754_pow+0x758>)
 810cab0:	2200      	movs	r2, #0
 810cab2:	4606      	mov	r6, r0
 810cab4:	460f      	mov	r7, r1
 810cab6:	f7f3 fc71 	bl	810039c <__adddf3>
 810caba:	4652      	mov	r2, sl
 810cabc:	465b      	mov	r3, fp
 810cabe:	f7f3 fc6d 	bl	810039c <__adddf3>
 810cac2:	9c04      	ldr	r4, [sp, #16]
 810cac4:	460d      	mov	r5, r1
 810cac6:	4622      	mov	r2, r4
 810cac8:	460b      	mov	r3, r1
 810caca:	4640      	mov	r0, r8
 810cacc:	4649      	mov	r1, r9
 810cace:	f7f3 fe1b 	bl	8100708 <__aeabi_dmul>
 810cad2:	4b63      	ldr	r3, [pc, #396]	; (810cc60 <__ieee754_pow+0x758>)
 810cad4:	4680      	mov	r8, r0
 810cad6:	4689      	mov	r9, r1
 810cad8:	2200      	movs	r2, #0
 810cada:	4620      	mov	r0, r4
 810cadc:	4629      	mov	r1, r5
 810cade:	f7f3 fc5b 	bl	8100398 <__aeabi_dsub>
 810cae2:	4632      	mov	r2, r6
 810cae4:	463b      	mov	r3, r7
 810cae6:	f7f3 fc57 	bl	8100398 <__aeabi_dsub>
 810caea:	4602      	mov	r2, r0
 810caec:	460b      	mov	r3, r1
 810caee:	4650      	mov	r0, sl
 810caf0:	4659      	mov	r1, fp
 810caf2:	f7f3 fc51 	bl	8100398 <__aeabi_dsub>
 810caf6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810cafa:	f7f3 fe05 	bl	8100708 <__aeabi_dmul>
 810cafe:	4622      	mov	r2, r4
 810cb00:	4606      	mov	r6, r0
 810cb02:	460f      	mov	r7, r1
 810cb04:	462b      	mov	r3, r5
 810cb06:	ec51 0b18 	vmov	r0, r1, d8
 810cb0a:	f7f3 fdfd 	bl	8100708 <__aeabi_dmul>
 810cb0e:	4602      	mov	r2, r0
 810cb10:	460b      	mov	r3, r1
 810cb12:	4630      	mov	r0, r6
 810cb14:	4639      	mov	r1, r7
 810cb16:	f7f3 fc41 	bl	810039c <__adddf3>
 810cb1a:	4606      	mov	r6, r0
 810cb1c:	460f      	mov	r7, r1
 810cb1e:	4602      	mov	r2, r0
 810cb20:	460b      	mov	r3, r1
 810cb22:	4640      	mov	r0, r8
 810cb24:	4649      	mov	r1, r9
 810cb26:	f7f3 fc39 	bl	810039c <__adddf3>
 810cb2a:	9c04      	ldr	r4, [sp, #16]
 810cb2c:	a33e      	add	r3, pc, #248	; (adr r3, 810cc28 <__ieee754_pow+0x720>)
 810cb2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cb32:	4620      	mov	r0, r4
 810cb34:	460d      	mov	r5, r1
 810cb36:	f7f3 fde7 	bl	8100708 <__aeabi_dmul>
 810cb3a:	4642      	mov	r2, r8
 810cb3c:	ec41 0b18 	vmov	d8, r0, r1
 810cb40:	464b      	mov	r3, r9
 810cb42:	4620      	mov	r0, r4
 810cb44:	4629      	mov	r1, r5
 810cb46:	f7f3 fc27 	bl	8100398 <__aeabi_dsub>
 810cb4a:	4602      	mov	r2, r0
 810cb4c:	460b      	mov	r3, r1
 810cb4e:	4630      	mov	r0, r6
 810cb50:	4639      	mov	r1, r7
 810cb52:	f7f3 fc21 	bl	8100398 <__aeabi_dsub>
 810cb56:	a336      	add	r3, pc, #216	; (adr r3, 810cc30 <__ieee754_pow+0x728>)
 810cb58:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cb5c:	f7f3 fdd4 	bl	8100708 <__aeabi_dmul>
 810cb60:	a335      	add	r3, pc, #212	; (adr r3, 810cc38 <__ieee754_pow+0x730>)
 810cb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cb66:	4606      	mov	r6, r0
 810cb68:	460f      	mov	r7, r1
 810cb6a:	4620      	mov	r0, r4
 810cb6c:	4629      	mov	r1, r5
 810cb6e:	f7f3 fdcb 	bl	8100708 <__aeabi_dmul>
 810cb72:	4602      	mov	r2, r0
 810cb74:	460b      	mov	r3, r1
 810cb76:	4630      	mov	r0, r6
 810cb78:	4639      	mov	r1, r7
 810cb7a:	f7f3 fc0f 	bl	810039c <__adddf3>
 810cb7e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 810cb80:	4b38      	ldr	r3, [pc, #224]	; (810cc64 <__ieee754_pow+0x75c>)
 810cb82:	4413      	add	r3, r2
 810cb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cb88:	f7f3 fc08 	bl	810039c <__adddf3>
 810cb8c:	4682      	mov	sl, r0
 810cb8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 810cb90:	468b      	mov	fp, r1
 810cb92:	f7f3 fd4f 	bl	8100634 <__aeabi_i2d>
 810cb96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 810cb98:	4b33      	ldr	r3, [pc, #204]	; (810cc68 <__ieee754_pow+0x760>)
 810cb9a:	4413      	add	r3, r2
 810cb9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 810cba0:	4606      	mov	r6, r0
 810cba2:	460f      	mov	r7, r1
 810cba4:	4652      	mov	r2, sl
 810cba6:	465b      	mov	r3, fp
 810cba8:	ec51 0b18 	vmov	r0, r1, d8
 810cbac:	f7f3 fbf6 	bl	810039c <__adddf3>
 810cbb0:	4642      	mov	r2, r8
 810cbb2:	464b      	mov	r3, r9
 810cbb4:	f7f3 fbf2 	bl	810039c <__adddf3>
 810cbb8:	4632      	mov	r2, r6
 810cbba:	463b      	mov	r3, r7
 810cbbc:	f7f3 fbee 	bl	810039c <__adddf3>
 810cbc0:	9c04      	ldr	r4, [sp, #16]
 810cbc2:	4632      	mov	r2, r6
 810cbc4:	463b      	mov	r3, r7
 810cbc6:	4620      	mov	r0, r4
 810cbc8:	460d      	mov	r5, r1
 810cbca:	f7f3 fbe5 	bl	8100398 <__aeabi_dsub>
 810cbce:	4642      	mov	r2, r8
 810cbd0:	464b      	mov	r3, r9
 810cbd2:	f7f3 fbe1 	bl	8100398 <__aeabi_dsub>
 810cbd6:	ec53 2b18 	vmov	r2, r3, d8
 810cbda:	f7f3 fbdd 	bl	8100398 <__aeabi_dsub>
 810cbde:	4602      	mov	r2, r0
 810cbe0:	460b      	mov	r3, r1
 810cbe2:	4650      	mov	r0, sl
 810cbe4:	4659      	mov	r1, fp
 810cbe6:	e606      	b.n	810c7f6 <__ieee754_pow+0x2ee>
 810cbe8:	2401      	movs	r4, #1
 810cbea:	e6a0      	b.n	810c92e <__ieee754_pow+0x426>
 810cbec:	ed9f 7b14 	vldr	d7, [pc, #80]	; 810cc40 <__ieee754_pow+0x738>
 810cbf0:	e60d      	b.n	810c80e <__ieee754_pow+0x306>
 810cbf2:	bf00      	nop
 810cbf4:	f3af 8000 	nop.w
 810cbf8:	4a454eef 	.word	0x4a454eef
 810cbfc:	3fca7e28 	.word	0x3fca7e28
 810cc00:	93c9db65 	.word	0x93c9db65
 810cc04:	3fcd864a 	.word	0x3fcd864a
 810cc08:	a91d4101 	.word	0xa91d4101
 810cc0c:	3fd17460 	.word	0x3fd17460
 810cc10:	518f264d 	.word	0x518f264d
 810cc14:	3fd55555 	.word	0x3fd55555
 810cc18:	db6fabff 	.word	0xdb6fabff
 810cc1c:	3fdb6db6 	.word	0x3fdb6db6
 810cc20:	33333303 	.word	0x33333303
 810cc24:	3fe33333 	.word	0x3fe33333
 810cc28:	e0000000 	.word	0xe0000000
 810cc2c:	3feec709 	.word	0x3feec709
 810cc30:	dc3a03fd 	.word	0xdc3a03fd
 810cc34:	3feec709 	.word	0x3feec709
 810cc38:	145b01f5 	.word	0x145b01f5
 810cc3c:	be3e2fe0 	.word	0xbe3e2fe0
 810cc40:	00000000 	.word	0x00000000
 810cc44:	3ff00000 	.word	0x3ff00000
 810cc48:	7ff00000 	.word	0x7ff00000
 810cc4c:	43400000 	.word	0x43400000
 810cc50:	0003988e 	.word	0x0003988e
 810cc54:	000bb679 	.word	0x000bb679
 810cc58:	0810e6e0 	.word	0x0810e6e0
 810cc5c:	3ff00000 	.word	0x3ff00000
 810cc60:	40080000 	.word	0x40080000
 810cc64:	0810e700 	.word	0x0810e700
 810cc68:	0810e6f0 	.word	0x0810e6f0
 810cc6c:	a3b5      	add	r3, pc, #724	; (adr r3, 810cf44 <__ieee754_pow+0xa3c>)
 810cc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cc72:	4640      	mov	r0, r8
 810cc74:	4649      	mov	r1, r9
 810cc76:	f7f3 fb91 	bl	810039c <__adddf3>
 810cc7a:	4622      	mov	r2, r4
 810cc7c:	ec41 0b1a 	vmov	d10, r0, r1
 810cc80:	462b      	mov	r3, r5
 810cc82:	4630      	mov	r0, r6
 810cc84:	4639      	mov	r1, r7
 810cc86:	f7f3 fb87 	bl	8100398 <__aeabi_dsub>
 810cc8a:	4602      	mov	r2, r0
 810cc8c:	460b      	mov	r3, r1
 810cc8e:	ec51 0b1a 	vmov	r0, r1, d10
 810cc92:	f7f3 ffc9 	bl	8100c28 <__aeabi_dcmpgt>
 810cc96:	2800      	cmp	r0, #0
 810cc98:	f47f adf8 	bne.w	810c88c <__ieee754_pow+0x384>
 810cc9c:	4aa4      	ldr	r2, [pc, #656]	; (810cf30 <__ieee754_pow+0xa28>)
 810cc9e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 810cca2:	4293      	cmp	r3, r2
 810cca4:	f340 810b 	ble.w	810cebe <__ieee754_pow+0x9b6>
 810cca8:	151b      	asrs	r3, r3, #20
 810ccaa:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 810ccae:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 810ccb2:	fa4a f303 	asr.w	r3, sl, r3
 810ccb6:	445b      	add	r3, fp
 810ccb8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 810ccbc:	4e9d      	ldr	r6, [pc, #628]	; (810cf34 <__ieee754_pow+0xa2c>)
 810ccbe:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 810ccc2:	4116      	asrs	r6, r2
 810ccc4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 810ccc8:	2000      	movs	r0, #0
 810ccca:	ea23 0106 	bic.w	r1, r3, r6
 810ccce:	f1c2 0214 	rsb	r2, r2, #20
 810ccd2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 810ccd6:	fa4a fa02 	asr.w	sl, sl, r2
 810ccda:	f1bb 0f00 	cmp.w	fp, #0
 810ccde:	4602      	mov	r2, r0
 810cce0:	460b      	mov	r3, r1
 810cce2:	4620      	mov	r0, r4
 810cce4:	4629      	mov	r1, r5
 810cce6:	bfb8      	it	lt
 810cce8:	f1ca 0a00 	rsblt	sl, sl, #0
 810ccec:	f7f3 fb54 	bl	8100398 <__aeabi_dsub>
 810ccf0:	ec41 0b19 	vmov	d9, r0, r1
 810ccf4:	4642      	mov	r2, r8
 810ccf6:	464b      	mov	r3, r9
 810ccf8:	ec51 0b19 	vmov	r0, r1, d9
 810ccfc:	f7f3 fb4e 	bl	810039c <__adddf3>
 810cd00:	2400      	movs	r4, #0
 810cd02:	a379      	add	r3, pc, #484	; (adr r3, 810cee8 <__ieee754_pow+0x9e0>)
 810cd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cd08:	4620      	mov	r0, r4
 810cd0a:	460d      	mov	r5, r1
 810cd0c:	f7f3 fcfc 	bl	8100708 <__aeabi_dmul>
 810cd10:	ec53 2b19 	vmov	r2, r3, d9
 810cd14:	4606      	mov	r6, r0
 810cd16:	460f      	mov	r7, r1
 810cd18:	4620      	mov	r0, r4
 810cd1a:	4629      	mov	r1, r5
 810cd1c:	f7f3 fb3c 	bl	8100398 <__aeabi_dsub>
 810cd20:	4602      	mov	r2, r0
 810cd22:	460b      	mov	r3, r1
 810cd24:	4640      	mov	r0, r8
 810cd26:	4649      	mov	r1, r9
 810cd28:	f7f3 fb36 	bl	8100398 <__aeabi_dsub>
 810cd2c:	a370      	add	r3, pc, #448	; (adr r3, 810cef0 <__ieee754_pow+0x9e8>)
 810cd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cd32:	f7f3 fce9 	bl	8100708 <__aeabi_dmul>
 810cd36:	a370      	add	r3, pc, #448	; (adr r3, 810cef8 <__ieee754_pow+0x9f0>)
 810cd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cd3c:	4680      	mov	r8, r0
 810cd3e:	4689      	mov	r9, r1
 810cd40:	4620      	mov	r0, r4
 810cd42:	4629      	mov	r1, r5
 810cd44:	f7f3 fce0 	bl	8100708 <__aeabi_dmul>
 810cd48:	4602      	mov	r2, r0
 810cd4a:	460b      	mov	r3, r1
 810cd4c:	4640      	mov	r0, r8
 810cd4e:	4649      	mov	r1, r9
 810cd50:	f7f3 fb24 	bl	810039c <__adddf3>
 810cd54:	4604      	mov	r4, r0
 810cd56:	460d      	mov	r5, r1
 810cd58:	4602      	mov	r2, r0
 810cd5a:	460b      	mov	r3, r1
 810cd5c:	4630      	mov	r0, r6
 810cd5e:	4639      	mov	r1, r7
 810cd60:	f7f3 fb1c 	bl	810039c <__adddf3>
 810cd64:	4632      	mov	r2, r6
 810cd66:	463b      	mov	r3, r7
 810cd68:	4680      	mov	r8, r0
 810cd6a:	4689      	mov	r9, r1
 810cd6c:	f7f3 fb14 	bl	8100398 <__aeabi_dsub>
 810cd70:	4602      	mov	r2, r0
 810cd72:	460b      	mov	r3, r1
 810cd74:	4620      	mov	r0, r4
 810cd76:	4629      	mov	r1, r5
 810cd78:	f7f3 fb0e 	bl	8100398 <__aeabi_dsub>
 810cd7c:	4642      	mov	r2, r8
 810cd7e:	4606      	mov	r6, r0
 810cd80:	460f      	mov	r7, r1
 810cd82:	464b      	mov	r3, r9
 810cd84:	4640      	mov	r0, r8
 810cd86:	4649      	mov	r1, r9
 810cd88:	f7f3 fcbe 	bl	8100708 <__aeabi_dmul>
 810cd8c:	a35c      	add	r3, pc, #368	; (adr r3, 810cf00 <__ieee754_pow+0x9f8>)
 810cd8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cd92:	4604      	mov	r4, r0
 810cd94:	460d      	mov	r5, r1
 810cd96:	f7f3 fcb7 	bl	8100708 <__aeabi_dmul>
 810cd9a:	a35b      	add	r3, pc, #364	; (adr r3, 810cf08 <__ieee754_pow+0xa00>)
 810cd9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cda0:	f7f3 fafa 	bl	8100398 <__aeabi_dsub>
 810cda4:	4622      	mov	r2, r4
 810cda6:	462b      	mov	r3, r5
 810cda8:	f7f3 fcae 	bl	8100708 <__aeabi_dmul>
 810cdac:	a358      	add	r3, pc, #352	; (adr r3, 810cf10 <__ieee754_pow+0xa08>)
 810cdae:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cdb2:	f7f3 faf3 	bl	810039c <__adddf3>
 810cdb6:	4622      	mov	r2, r4
 810cdb8:	462b      	mov	r3, r5
 810cdba:	f7f3 fca5 	bl	8100708 <__aeabi_dmul>
 810cdbe:	a356      	add	r3, pc, #344	; (adr r3, 810cf18 <__ieee754_pow+0xa10>)
 810cdc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cdc4:	f7f3 fae8 	bl	8100398 <__aeabi_dsub>
 810cdc8:	4622      	mov	r2, r4
 810cdca:	462b      	mov	r3, r5
 810cdcc:	f7f3 fc9c 	bl	8100708 <__aeabi_dmul>
 810cdd0:	a353      	add	r3, pc, #332	; (adr r3, 810cf20 <__ieee754_pow+0xa18>)
 810cdd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cdd6:	f7f3 fae1 	bl	810039c <__adddf3>
 810cdda:	4622      	mov	r2, r4
 810cddc:	462b      	mov	r3, r5
 810cdde:	f7f3 fc93 	bl	8100708 <__aeabi_dmul>
 810cde2:	4602      	mov	r2, r0
 810cde4:	460b      	mov	r3, r1
 810cde6:	4640      	mov	r0, r8
 810cde8:	4649      	mov	r1, r9
 810cdea:	f7f3 fad5 	bl	8100398 <__aeabi_dsub>
 810cdee:	4604      	mov	r4, r0
 810cdf0:	460d      	mov	r5, r1
 810cdf2:	4602      	mov	r2, r0
 810cdf4:	460b      	mov	r3, r1
 810cdf6:	4640      	mov	r0, r8
 810cdf8:	4649      	mov	r1, r9
 810cdfa:	f7f3 fc85 	bl	8100708 <__aeabi_dmul>
 810cdfe:	2200      	movs	r2, #0
 810ce00:	ec41 0b19 	vmov	d9, r0, r1
 810ce04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 810ce08:	4620      	mov	r0, r4
 810ce0a:	4629      	mov	r1, r5
 810ce0c:	f7f3 fac4 	bl	8100398 <__aeabi_dsub>
 810ce10:	4602      	mov	r2, r0
 810ce12:	460b      	mov	r3, r1
 810ce14:	ec51 0b19 	vmov	r0, r1, d9
 810ce18:	f7f3 fda0 	bl	810095c <__aeabi_ddiv>
 810ce1c:	4632      	mov	r2, r6
 810ce1e:	4604      	mov	r4, r0
 810ce20:	460d      	mov	r5, r1
 810ce22:	463b      	mov	r3, r7
 810ce24:	4640      	mov	r0, r8
 810ce26:	4649      	mov	r1, r9
 810ce28:	f7f3 fc6e 	bl	8100708 <__aeabi_dmul>
 810ce2c:	4632      	mov	r2, r6
 810ce2e:	463b      	mov	r3, r7
 810ce30:	f7f3 fab4 	bl	810039c <__adddf3>
 810ce34:	4602      	mov	r2, r0
 810ce36:	460b      	mov	r3, r1
 810ce38:	4620      	mov	r0, r4
 810ce3a:	4629      	mov	r1, r5
 810ce3c:	f7f3 faac 	bl	8100398 <__aeabi_dsub>
 810ce40:	4642      	mov	r2, r8
 810ce42:	464b      	mov	r3, r9
 810ce44:	f7f3 faa8 	bl	8100398 <__aeabi_dsub>
 810ce48:	460b      	mov	r3, r1
 810ce4a:	4602      	mov	r2, r0
 810ce4c:	493a      	ldr	r1, [pc, #232]	; (810cf38 <__ieee754_pow+0xa30>)
 810ce4e:	2000      	movs	r0, #0
 810ce50:	f7f3 faa2 	bl	8100398 <__aeabi_dsub>
 810ce54:	e9cd 0100 	strd	r0, r1, [sp]
 810ce58:	9b01      	ldr	r3, [sp, #4]
 810ce5a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 810ce5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810ce62:	da2f      	bge.n	810cec4 <__ieee754_pow+0x9bc>
 810ce64:	4650      	mov	r0, sl
 810ce66:	ed9d 0b00 	vldr	d0, [sp]
 810ce6a:	f001 f919 	bl	810e0a0 <scalbn>
 810ce6e:	ec51 0b10 	vmov	r0, r1, d0
 810ce72:	ec53 2b18 	vmov	r2, r3, d8
 810ce76:	f7ff bbe0 	b.w	810c63a <__ieee754_pow+0x132>
 810ce7a:	4b30      	ldr	r3, [pc, #192]	; (810cf3c <__ieee754_pow+0xa34>)
 810ce7c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 810ce80:	429e      	cmp	r6, r3
 810ce82:	f77f af0b 	ble.w	810cc9c <__ieee754_pow+0x794>
 810ce86:	4b2e      	ldr	r3, [pc, #184]	; (810cf40 <__ieee754_pow+0xa38>)
 810ce88:	440b      	add	r3, r1
 810ce8a:	4303      	orrs	r3, r0
 810ce8c:	d00b      	beq.n	810cea6 <__ieee754_pow+0x99e>
 810ce8e:	a326      	add	r3, pc, #152	; (adr r3, 810cf28 <__ieee754_pow+0xa20>)
 810ce90:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ce94:	ec51 0b18 	vmov	r0, r1, d8
 810ce98:	f7f3 fc36 	bl	8100708 <__aeabi_dmul>
 810ce9c:	a322      	add	r3, pc, #136	; (adr r3, 810cf28 <__ieee754_pow+0xa20>)
 810ce9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cea2:	f7ff bbca 	b.w	810c63a <__ieee754_pow+0x132>
 810cea6:	4622      	mov	r2, r4
 810cea8:	462b      	mov	r3, r5
 810ceaa:	f7f3 fa75 	bl	8100398 <__aeabi_dsub>
 810ceae:	4642      	mov	r2, r8
 810ceb0:	464b      	mov	r3, r9
 810ceb2:	f7f3 feaf 	bl	8100c14 <__aeabi_dcmpge>
 810ceb6:	2800      	cmp	r0, #0
 810ceb8:	f43f aef0 	beq.w	810cc9c <__ieee754_pow+0x794>
 810cebc:	e7e7      	b.n	810ce8e <__ieee754_pow+0x986>
 810cebe:	f04f 0a00 	mov.w	sl, #0
 810cec2:	e717      	b.n	810ccf4 <__ieee754_pow+0x7ec>
 810cec4:	e9dd 0100 	ldrd	r0, r1, [sp]
 810cec8:	4619      	mov	r1, r3
 810ceca:	e7d2      	b.n	810ce72 <__ieee754_pow+0x96a>
 810cecc:	491a      	ldr	r1, [pc, #104]	; (810cf38 <__ieee754_pow+0xa30>)
 810cece:	2000      	movs	r0, #0
 810ced0:	f7ff bb9e 	b.w	810c610 <__ieee754_pow+0x108>
 810ced4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810ced8:	f7ff bb9a 	b.w	810c610 <__ieee754_pow+0x108>
 810cedc:	9000      	str	r0, [sp, #0]
 810cede:	f7ff bb76 	b.w	810c5ce <__ieee754_pow+0xc6>
 810cee2:	2100      	movs	r1, #0
 810cee4:	f7ff bb60 	b.w	810c5a8 <__ieee754_pow+0xa0>
 810cee8:	00000000 	.word	0x00000000
 810ceec:	3fe62e43 	.word	0x3fe62e43
 810cef0:	fefa39ef 	.word	0xfefa39ef
 810cef4:	3fe62e42 	.word	0x3fe62e42
 810cef8:	0ca86c39 	.word	0x0ca86c39
 810cefc:	be205c61 	.word	0xbe205c61
 810cf00:	72bea4d0 	.word	0x72bea4d0
 810cf04:	3e663769 	.word	0x3e663769
 810cf08:	c5d26bf1 	.word	0xc5d26bf1
 810cf0c:	3ebbbd41 	.word	0x3ebbbd41
 810cf10:	af25de2c 	.word	0xaf25de2c
 810cf14:	3f11566a 	.word	0x3f11566a
 810cf18:	16bebd93 	.word	0x16bebd93
 810cf1c:	3f66c16c 	.word	0x3f66c16c
 810cf20:	5555553e 	.word	0x5555553e
 810cf24:	3fc55555 	.word	0x3fc55555
 810cf28:	c2f8f359 	.word	0xc2f8f359
 810cf2c:	01a56e1f 	.word	0x01a56e1f
 810cf30:	3fe00000 	.word	0x3fe00000
 810cf34:	000fffff 	.word	0x000fffff
 810cf38:	3ff00000 	.word	0x3ff00000
 810cf3c:	4090cbff 	.word	0x4090cbff
 810cf40:	3f6f3400 	.word	0x3f6f3400
 810cf44:	652b82fe 	.word	0x652b82fe
 810cf48:	3c971547 	.word	0x3c971547
 810cf4c:	00000000 	.word	0x00000000

0810cf50 <__ieee754_rem_pio2>:
 810cf50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cf54:	ed2d 8b02 	vpush	{d8}
 810cf58:	ec55 4b10 	vmov	r4, r5, d0
 810cf5c:	4bca      	ldr	r3, [pc, #808]	; (810d288 <__ieee754_rem_pio2+0x338>)
 810cf5e:	b08b      	sub	sp, #44	; 0x2c
 810cf60:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 810cf64:	4598      	cmp	r8, r3
 810cf66:	4682      	mov	sl, r0
 810cf68:	9502      	str	r5, [sp, #8]
 810cf6a:	dc08      	bgt.n	810cf7e <__ieee754_rem_pio2+0x2e>
 810cf6c:	2200      	movs	r2, #0
 810cf6e:	2300      	movs	r3, #0
 810cf70:	ed80 0b00 	vstr	d0, [r0]
 810cf74:	e9c0 2302 	strd	r2, r3, [r0, #8]
 810cf78:	f04f 0b00 	mov.w	fp, #0
 810cf7c:	e028      	b.n	810cfd0 <__ieee754_rem_pio2+0x80>
 810cf7e:	4bc3      	ldr	r3, [pc, #780]	; (810d28c <__ieee754_rem_pio2+0x33c>)
 810cf80:	4598      	cmp	r8, r3
 810cf82:	dc78      	bgt.n	810d076 <__ieee754_rem_pio2+0x126>
 810cf84:	9b02      	ldr	r3, [sp, #8]
 810cf86:	4ec2      	ldr	r6, [pc, #776]	; (810d290 <__ieee754_rem_pio2+0x340>)
 810cf88:	2b00      	cmp	r3, #0
 810cf8a:	ee10 0a10 	vmov	r0, s0
 810cf8e:	a3b0      	add	r3, pc, #704	; (adr r3, 810d250 <__ieee754_rem_pio2+0x300>)
 810cf90:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cf94:	4629      	mov	r1, r5
 810cf96:	dd39      	ble.n	810d00c <__ieee754_rem_pio2+0xbc>
 810cf98:	f7f3 f9fe 	bl	8100398 <__aeabi_dsub>
 810cf9c:	45b0      	cmp	r8, r6
 810cf9e:	4604      	mov	r4, r0
 810cfa0:	460d      	mov	r5, r1
 810cfa2:	d01b      	beq.n	810cfdc <__ieee754_rem_pio2+0x8c>
 810cfa4:	a3ac      	add	r3, pc, #688	; (adr r3, 810d258 <__ieee754_rem_pio2+0x308>)
 810cfa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cfaa:	f7f3 f9f5 	bl	8100398 <__aeabi_dsub>
 810cfae:	4602      	mov	r2, r0
 810cfb0:	460b      	mov	r3, r1
 810cfb2:	e9ca 2300 	strd	r2, r3, [sl]
 810cfb6:	4620      	mov	r0, r4
 810cfb8:	4629      	mov	r1, r5
 810cfba:	f7f3 f9ed 	bl	8100398 <__aeabi_dsub>
 810cfbe:	a3a6      	add	r3, pc, #664	; (adr r3, 810d258 <__ieee754_rem_pio2+0x308>)
 810cfc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cfc4:	f7f3 f9e8 	bl	8100398 <__aeabi_dsub>
 810cfc8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 810cfcc:	f04f 0b01 	mov.w	fp, #1
 810cfd0:	4658      	mov	r0, fp
 810cfd2:	b00b      	add	sp, #44	; 0x2c
 810cfd4:	ecbd 8b02 	vpop	{d8}
 810cfd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810cfdc:	a3a0      	add	r3, pc, #640	; (adr r3, 810d260 <__ieee754_rem_pio2+0x310>)
 810cfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cfe2:	f7f3 f9d9 	bl	8100398 <__aeabi_dsub>
 810cfe6:	a3a0      	add	r3, pc, #640	; (adr r3, 810d268 <__ieee754_rem_pio2+0x318>)
 810cfe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 810cfec:	4604      	mov	r4, r0
 810cfee:	460d      	mov	r5, r1
 810cff0:	f7f3 f9d2 	bl	8100398 <__aeabi_dsub>
 810cff4:	4602      	mov	r2, r0
 810cff6:	460b      	mov	r3, r1
 810cff8:	e9ca 2300 	strd	r2, r3, [sl]
 810cffc:	4620      	mov	r0, r4
 810cffe:	4629      	mov	r1, r5
 810d000:	f7f3 f9ca 	bl	8100398 <__aeabi_dsub>
 810d004:	a398      	add	r3, pc, #608	; (adr r3, 810d268 <__ieee754_rem_pio2+0x318>)
 810d006:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d00a:	e7db      	b.n	810cfc4 <__ieee754_rem_pio2+0x74>
 810d00c:	f7f3 f9c6 	bl	810039c <__adddf3>
 810d010:	45b0      	cmp	r8, r6
 810d012:	4604      	mov	r4, r0
 810d014:	460d      	mov	r5, r1
 810d016:	d016      	beq.n	810d046 <__ieee754_rem_pio2+0xf6>
 810d018:	a38f      	add	r3, pc, #572	; (adr r3, 810d258 <__ieee754_rem_pio2+0x308>)
 810d01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d01e:	f7f3 f9bd 	bl	810039c <__adddf3>
 810d022:	4602      	mov	r2, r0
 810d024:	460b      	mov	r3, r1
 810d026:	e9ca 2300 	strd	r2, r3, [sl]
 810d02a:	4620      	mov	r0, r4
 810d02c:	4629      	mov	r1, r5
 810d02e:	f7f3 f9b3 	bl	8100398 <__aeabi_dsub>
 810d032:	a389      	add	r3, pc, #548	; (adr r3, 810d258 <__ieee754_rem_pio2+0x308>)
 810d034:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d038:	f7f3 f9b0 	bl	810039c <__adddf3>
 810d03c:	f04f 3bff 	mov.w	fp, #4294967295
 810d040:	e9ca 0102 	strd	r0, r1, [sl, #8]
 810d044:	e7c4      	b.n	810cfd0 <__ieee754_rem_pio2+0x80>
 810d046:	a386      	add	r3, pc, #536	; (adr r3, 810d260 <__ieee754_rem_pio2+0x310>)
 810d048:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d04c:	f7f3 f9a6 	bl	810039c <__adddf3>
 810d050:	a385      	add	r3, pc, #532	; (adr r3, 810d268 <__ieee754_rem_pio2+0x318>)
 810d052:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d056:	4604      	mov	r4, r0
 810d058:	460d      	mov	r5, r1
 810d05a:	f7f3 f99f 	bl	810039c <__adddf3>
 810d05e:	4602      	mov	r2, r0
 810d060:	460b      	mov	r3, r1
 810d062:	e9ca 2300 	strd	r2, r3, [sl]
 810d066:	4620      	mov	r0, r4
 810d068:	4629      	mov	r1, r5
 810d06a:	f7f3 f995 	bl	8100398 <__aeabi_dsub>
 810d06e:	a37e      	add	r3, pc, #504	; (adr r3, 810d268 <__ieee754_rem_pio2+0x318>)
 810d070:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d074:	e7e0      	b.n	810d038 <__ieee754_rem_pio2+0xe8>
 810d076:	4b87      	ldr	r3, [pc, #540]	; (810d294 <__ieee754_rem_pio2+0x344>)
 810d078:	4598      	cmp	r8, r3
 810d07a:	f300 80d9 	bgt.w	810d230 <__ieee754_rem_pio2+0x2e0>
 810d07e:	f000 feed 	bl	810de5c <fabs>
 810d082:	ec55 4b10 	vmov	r4, r5, d0
 810d086:	ee10 0a10 	vmov	r0, s0
 810d08a:	a379      	add	r3, pc, #484	; (adr r3, 810d270 <__ieee754_rem_pio2+0x320>)
 810d08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d090:	4629      	mov	r1, r5
 810d092:	f7f3 fb39 	bl	8100708 <__aeabi_dmul>
 810d096:	4b80      	ldr	r3, [pc, #512]	; (810d298 <__ieee754_rem_pio2+0x348>)
 810d098:	2200      	movs	r2, #0
 810d09a:	f7f3 f97f 	bl	810039c <__adddf3>
 810d09e:	f7f3 fde3 	bl	8100c68 <__aeabi_d2iz>
 810d0a2:	4683      	mov	fp, r0
 810d0a4:	f7f3 fac6 	bl	8100634 <__aeabi_i2d>
 810d0a8:	4602      	mov	r2, r0
 810d0aa:	460b      	mov	r3, r1
 810d0ac:	ec43 2b18 	vmov	d8, r2, r3
 810d0b0:	a367      	add	r3, pc, #412	; (adr r3, 810d250 <__ieee754_rem_pio2+0x300>)
 810d0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d0b6:	f7f3 fb27 	bl	8100708 <__aeabi_dmul>
 810d0ba:	4602      	mov	r2, r0
 810d0bc:	460b      	mov	r3, r1
 810d0be:	4620      	mov	r0, r4
 810d0c0:	4629      	mov	r1, r5
 810d0c2:	f7f3 f969 	bl	8100398 <__aeabi_dsub>
 810d0c6:	a364      	add	r3, pc, #400	; (adr r3, 810d258 <__ieee754_rem_pio2+0x308>)
 810d0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d0cc:	4606      	mov	r6, r0
 810d0ce:	460f      	mov	r7, r1
 810d0d0:	ec51 0b18 	vmov	r0, r1, d8
 810d0d4:	f7f3 fb18 	bl	8100708 <__aeabi_dmul>
 810d0d8:	f1bb 0f1f 	cmp.w	fp, #31
 810d0dc:	4604      	mov	r4, r0
 810d0de:	460d      	mov	r5, r1
 810d0e0:	dc0d      	bgt.n	810d0fe <__ieee754_rem_pio2+0x1ae>
 810d0e2:	4b6e      	ldr	r3, [pc, #440]	; (810d29c <__ieee754_rem_pio2+0x34c>)
 810d0e4:	f10b 32ff 	add.w	r2, fp, #4294967295
 810d0e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810d0ec:	4543      	cmp	r3, r8
 810d0ee:	d006      	beq.n	810d0fe <__ieee754_rem_pio2+0x1ae>
 810d0f0:	4622      	mov	r2, r4
 810d0f2:	462b      	mov	r3, r5
 810d0f4:	4630      	mov	r0, r6
 810d0f6:	4639      	mov	r1, r7
 810d0f8:	f7f3 f94e 	bl	8100398 <__aeabi_dsub>
 810d0fc:	e00f      	b.n	810d11e <__ieee754_rem_pio2+0x1ce>
 810d0fe:	462b      	mov	r3, r5
 810d100:	4622      	mov	r2, r4
 810d102:	4630      	mov	r0, r6
 810d104:	4639      	mov	r1, r7
 810d106:	f7f3 f947 	bl	8100398 <__aeabi_dsub>
 810d10a:	ea4f 5328 	mov.w	r3, r8, asr #20
 810d10e:	9303      	str	r3, [sp, #12]
 810d110:	f3c1 530a 	ubfx	r3, r1, #20, #11
 810d114:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 810d118:	f1b8 0f10 	cmp.w	r8, #16
 810d11c:	dc02      	bgt.n	810d124 <__ieee754_rem_pio2+0x1d4>
 810d11e:	e9ca 0100 	strd	r0, r1, [sl]
 810d122:	e039      	b.n	810d198 <__ieee754_rem_pio2+0x248>
 810d124:	a34e      	add	r3, pc, #312	; (adr r3, 810d260 <__ieee754_rem_pio2+0x310>)
 810d126:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d12a:	ec51 0b18 	vmov	r0, r1, d8
 810d12e:	f7f3 faeb 	bl	8100708 <__aeabi_dmul>
 810d132:	4604      	mov	r4, r0
 810d134:	460d      	mov	r5, r1
 810d136:	4602      	mov	r2, r0
 810d138:	460b      	mov	r3, r1
 810d13a:	4630      	mov	r0, r6
 810d13c:	4639      	mov	r1, r7
 810d13e:	f7f3 f92b 	bl	8100398 <__aeabi_dsub>
 810d142:	4602      	mov	r2, r0
 810d144:	460b      	mov	r3, r1
 810d146:	4680      	mov	r8, r0
 810d148:	4689      	mov	r9, r1
 810d14a:	4630      	mov	r0, r6
 810d14c:	4639      	mov	r1, r7
 810d14e:	f7f3 f923 	bl	8100398 <__aeabi_dsub>
 810d152:	4622      	mov	r2, r4
 810d154:	462b      	mov	r3, r5
 810d156:	f7f3 f91f 	bl	8100398 <__aeabi_dsub>
 810d15a:	a343      	add	r3, pc, #268	; (adr r3, 810d268 <__ieee754_rem_pio2+0x318>)
 810d15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d160:	4604      	mov	r4, r0
 810d162:	460d      	mov	r5, r1
 810d164:	ec51 0b18 	vmov	r0, r1, d8
 810d168:	f7f3 face 	bl	8100708 <__aeabi_dmul>
 810d16c:	4622      	mov	r2, r4
 810d16e:	462b      	mov	r3, r5
 810d170:	f7f3 f912 	bl	8100398 <__aeabi_dsub>
 810d174:	4602      	mov	r2, r0
 810d176:	460b      	mov	r3, r1
 810d178:	4604      	mov	r4, r0
 810d17a:	460d      	mov	r5, r1
 810d17c:	4640      	mov	r0, r8
 810d17e:	4649      	mov	r1, r9
 810d180:	f7f3 f90a 	bl	8100398 <__aeabi_dsub>
 810d184:	9a03      	ldr	r2, [sp, #12]
 810d186:	f3c1 530a 	ubfx	r3, r1, #20, #11
 810d18a:	1ad3      	subs	r3, r2, r3
 810d18c:	2b31      	cmp	r3, #49	; 0x31
 810d18e:	dc24      	bgt.n	810d1da <__ieee754_rem_pio2+0x28a>
 810d190:	e9ca 0100 	strd	r0, r1, [sl]
 810d194:	4646      	mov	r6, r8
 810d196:	464f      	mov	r7, r9
 810d198:	e9da 8900 	ldrd	r8, r9, [sl]
 810d19c:	4630      	mov	r0, r6
 810d19e:	4642      	mov	r2, r8
 810d1a0:	464b      	mov	r3, r9
 810d1a2:	4639      	mov	r1, r7
 810d1a4:	f7f3 f8f8 	bl	8100398 <__aeabi_dsub>
 810d1a8:	462b      	mov	r3, r5
 810d1aa:	4622      	mov	r2, r4
 810d1ac:	f7f3 f8f4 	bl	8100398 <__aeabi_dsub>
 810d1b0:	9b02      	ldr	r3, [sp, #8]
 810d1b2:	2b00      	cmp	r3, #0
 810d1b4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 810d1b8:	f6bf af0a 	bge.w	810cfd0 <__ieee754_rem_pio2+0x80>
 810d1bc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 810d1c0:	f8ca 3004 	str.w	r3, [sl, #4]
 810d1c4:	f8ca 8000 	str.w	r8, [sl]
 810d1c8:	f8ca 0008 	str.w	r0, [sl, #8]
 810d1cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810d1d0:	f8ca 300c 	str.w	r3, [sl, #12]
 810d1d4:	f1cb 0b00 	rsb	fp, fp, #0
 810d1d8:	e6fa      	b.n	810cfd0 <__ieee754_rem_pio2+0x80>
 810d1da:	a327      	add	r3, pc, #156	; (adr r3, 810d278 <__ieee754_rem_pio2+0x328>)
 810d1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d1e0:	ec51 0b18 	vmov	r0, r1, d8
 810d1e4:	f7f3 fa90 	bl	8100708 <__aeabi_dmul>
 810d1e8:	4604      	mov	r4, r0
 810d1ea:	460d      	mov	r5, r1
 810d1ec:	4602      	mov	r2, r0
 810d1ee:	460b      	mov	r3, r1
 810d1f0:	4640      	mov	r0, r8
 810d1f2:	4649      	mov	r1, r9
 810d1f4:	f7f3 f8d0 	bl	8100398 <__aeabi_dsub>
 810d1f8:	4602      	mov	r2, r0
 810d1fa:	460b      	mov	r3, r1
 810d1fc:	4606      	mov	r6, r0
 810d1fe:	460f      	mov	r7, r1
 810d200:	4640      	mov	r0, r8
 810d202:	4649      	mov	r1, r9
 810d204:	f7f3 f8c8 	bl	8100398 <__aeabi_dsub>
 810d208:	4622      	mov	r2, r4
 810d20a:	462b      	mov	r3, r5
 810d20c:	f7f3 f8c4 	bl	8100398 <__aeabi_dsub>
 810d210:	a31b      	add	r3, pc, #108	; (adr r3, 810d280 <__ieee754_rem_pio2+0x330>)
 810d212:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d216:	4604      	mov	r4, r0
 810d218:	460d      	mov	r5, r1
 810d21a:	ec51 0b18 	vmov	r0, r1, d8
 810d21e:	f7f3 fa73 	bl	8100708 <__aeabi_dmul>
 810d222:	4622      	mov	r2, r4
 810d224:	462b      	mov	r3, r5
 810d226:	f7f3 f8b7 	bl	8100398 <__aeabi_dsub>
 810d22a:	4604      	mov	r4, r0
 810d22c:	460d      	mov	r5, r1
 810d22e:	e75f      	b.n	810d0f0 <__ieee754_rem_pio2+0x1a0>
 810d230:	4b1b      	ldr	r3, [pc, #108]	; (810d2a0 <__ieee754_rem_pio2+0x350>)
 810d232:	4598      	cmp	r8, r3
 810d234:	dd36      	ble.n	810d2a4 <__ieee754_rem_pio2+0x354>
 810d236:	ee10 2a10 	vmov	r2, s0
 810d23a:	462b      	mov	r3, r5
 810d23c:	4620      	mov	r0, r4
 810d23e:	4629      	mov	r1, r5
 810d240:	f7f3 f8aa 	bl	8100398 <__aeabi_dsub>
 810d244:	e9ca 0102 	strd	r0, r1, [sl, #8]
 810d248:	e9ca 0100 	strd	r0, r1, [sl]
 810d24c:	e694      	b.n	810cf78 <__ieee754_rem_pio2+0x28>
 810d24e:	bf00      	nop
 810d250:	54400000 	.word	0x54400000
 810d254:	3ff921fb 	.word	0x3ff921fb
 810d258:	1a626331 	.word	0x1a626331
 810d25c:	3dd0b461 	.word	0x3dd0b461
 810d260:	1a600000 	.word	0x1a600000
 810d264:	3dd0b461 	.word	0x3dd0b461
 810d268:	2e037073 	.word	0x2e037073
 810d26c:	3ba3198a 	.word	0x3ba3198a
 810d270:	6dc9c883 	.word	0x6dc9c883
 810d274:	3fe45f30 	.word	0x3fe45f30
 810d278:	2e000000 	.word	0x2e000000
 810d27c:	3ba3198a 	.word	0x3ba3198a
 810d280:	252049c1 	.word	0x252049c1
 810d284:	397b839a 	.word	0x397b839a
 810d288:	3fe921fb 	.word	0x3fe921fb
 810d28c:	4002d97b 	.word	0x4002d97b
 810d290:	3ff921fb 	.word	0x3ff921fb
 810d294:	413921fb 	.word	0x413921fb
 810d298:	3fe00000 	.word	0x3fe00000
 810d29c:	0810e710 	.word	0x0810e710
 810d2a0:	7fefffff 	.word	0x7fefffff
 810d2a4:	ea4f 5428 	mov.w	r4, r8, asr #20
 810d2a8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 810d2ac:	ee10 0a10 	vmov	r0, s0
 810d2b0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 810d2b4:	ee10 6a10 	vmov	r6, s0
 810d2b8:	460f      	mov	r7, r1
 810d2ba:	f7f3 fcd5 	bl	8100c68 <__aeabi_d2iz>
 810d2be:	f7f3 f9b9 	bl	8100634 <__aeabi_i2d>
 810d2c2:	4602      	mov	r2, r0
 810d2c4:	460b      	mov	r3, r1
 810d2c6:	4630      	mov	r0, r6
 810d2c8:	4639      	mov	r1, r7
 810d2ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 810d2ce:	f7f3 f863 	bl	8100398 <__aeabi_dsub>
 810d2d2:	4b22      	ldr	r3, [pc, #136]	; (810d35c <__ieee754_rem_pio2+0x40c>)
 810d2d4:	2200      	movs	r2, #0
 810d2d6:	f7f3 fa17 	bl	8100708 <__aeabi_dmul>
 810d2da:	460f      	mov	r7, r1
 810d2dc:	4606      	mov	r6, r0
 810d2de:	f7f3 fcc3 	bl	8100c68 <__aeabi_d2iz>
 810d2e2:	f7f3 f9a7 	bl	8100634 <__aeabi_i2d>
 810d2e6:	4602      	mov	r2, r0
 810d2e8:	460b      	mov	r3, r1
 810d2ea:	4630      	mov	r0, r6
 810d2ec:	4639      	mov	r1, r7
 810d2ee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 810d2f2:	f7f3 f851 	bl	8100398 <__aeabi_dsub>
 810d2f6:	4b19      	ldr	r3, [pc, #100]	; (810d35c <__ieee754_rem_pio2+0x40c>)
 810d2f8:	2200      	movs	r2, #0
 810d2fa:	f7f3 fa05 	bl	8100708 <__aeabi_dmul>
 810d2fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 810d302:	ad04      	add	r5, sp, #16
 810d304:	f04f 0803 	mov.w	r8, #3
 810d308:	46a9      	mov	r9, r5
 810d30a:	2600      	movs	r6, #0
 810d30c:	2700      	movs	r7, #0
 810d30e:	4632      	mov	r2, r6
 810d310:	463b      	mov	r3, r7
 810d312:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 810d316:	46c3      	mov	fp, r8
 810d318:	3d08      	subs	r5, #8
 810d31a:	f108 38ff 	add.w	r8, r8, #4294967295
 810d31e:	f7f3 fc5b 	bl	8100bd8 <__aeabi_dcmpeq>
 810d322:	2800      	cmp	r0, #0
 810d324:	d1f3      	bne.n	810d30e <__ieee754_rem_pio2+0x3be>
 810d326:	4b0e      	ldr	r3, [pc, #56]	; (810d360 <__ieee754_rem_pio2+0x410>)
 810d328:	9301      	str	r3, [sp, #4]
 810d32a:	2302      	movs	r3, #2
 810d32c:	9300      	str	r3, [sp, #0]
 810d32e:	4622      	mov	r2, r4
 810d330:	465b      	mov	r3, fp
 810d332:	4651      	mov	r1, sl
 810d334:	4648      	mov	r0, r9
 810d336:	f000 f993 	bl	810d660 <__kernel_rem_pio2>
 810d33a:	9b02      	ldr	r3, [sp, #8]
 810d33c:	2b00      	cmp	r3, #0
 810d33e:	4683      	mov	fp, r0
 810d340:	f6bf ae46 	bge.w	810cfd0 <__ieee754_rem_pio2+0x80>
 810d344:	f8da 3004 	ldr.w	r3, [sl, #4]
 810d348:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 810d34c:	f8ca 3004 	str.w	r3, [sl, #4]
 810d350:	f8da 300c 	ldr.w	r3, [sl, #12]
 810d354:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 810d358:	e73a      	b.n	810d1d0 <__ieee754_rem_pio2+0x280>
 810d35a:	bf00      	nop
 810d35c:	41700000 	.word	0x41700000
 810d360:	0810e790 	.word	0x0810e790

0810d364 <__ieee754_sqrt>:
 810d364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810d368:	ec55 4b10 	vmov	r4, r5, d0
 810d36c:	4e56      	ldr	r6, [pc, #344]	; (810d4c8 <__ieee754_sqrt+0x164>)
 810d36e:	43ae      	bics	r6, r5
 810d370:	ee10 0a10 	vmov	r0, s0
 810d374:	ee10 3a10 	vmov	r3, s0
 810d378:	4629      	mov	r1, r5
 810d37a:	462a      	mov	r2, r5
 810d37c:	d110      	bne.n	810d3a0 <__ieee754_sqrt+0x3c>
 810d37e:	ee10 2a10 	vmov	r2, s0
 810d382:	462b      	mov	r3, r5
 810d384:	f7f3 f9c0 	bl	8100708 <__aeabi_dmul>
 810d388:	4602      	mov	r2, r0
 810d38a:	460b      	mov	r3, r1
 810d38c:	4620      	mov	r0, r4
 810d38e:	4629      	mov	r1, r5
 810d390:	f7f3 f804 	bl	810039c <__adddf3>
 810d394:	4604      	mov	r4, r0
 810d396:	460d      	mov	r5, r1
 810d398:	ec45 4b10 	vmov	d0, r4, r5
 810d39c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810d3a0:	2d00      	cmp	r5, #0
 810d3a2:	dc10      	bgt.n	810d3c6 <__ieee754_sqrt+0x62>
 810d3a4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 810d3a8:	4330      	orrs	r0, r6
 810d3aa:	d0f5      	beq.n	810d398 <__ieee754_sqrt+0x34>
 810d3ac:	b15d      	cbz	r5, 810d3c6 <__ieee754_sqrt+0x62>
 810d3ae:	ee10 2a10 	vmov	r2, s0
 810d3b2:	462b      	mov	r3, r5
 810d3b4:	ee10 0a10 	vmov	r0, s0
 810d3b8:	f7f2 ffee 	bl	8100398 <__aeabi_dsub>
 810d3bc:	4602      	mov	r2, r0
 810d3be:	460b      	mov	r3, r1
 810d3c0:	f7f3 facc 	bl	810095c <__aeabi_ddiv>
 810d3c4:	e7e6      	b.n	810d394 <__ieee754_sqrt+0x30>
 810d3c6:	1509      	asrs	r1, r1, #20
 810d3c8:	d076      	beq.n	810d4b8 <__ieee754_sqrt+0x154>
 810d3ca:	f3c2 0213 	ubfx	r2, r2, #0, #20
 810d3ce:	07ce      	lsls	r6, r1, #31
 810d3d0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 810d3d4:	bf5e      	ittt	pl
 810d3d6:	0fda      	lsrpl	r2, r3, #31
 810d3d8:	005b      	lslpl	r3, r3, #1
 810d3da:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 810d3de:	0fda      	lsrs	r2, r3, #31
 810d3e0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 810d3e4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 810d3e8:	2000      	movs	r0, #0
 810d3ea:	106d      	asrs	r5, r5, #1
 810d3ec:	005b      	lsls	r3, r3, #1
 810d3ee:	f04f 0e16 	mov.w	lr, #22
 810d3f2:	4684      	mov	ip, r0
 810d3f4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810d3f8:	eb0c 0401 	add.w	r4, ip, r1
 810d3fc:	4294      	cmp	r4, r2
 810d3fe:	bfde      	ittt	le
 810d400:	1b12      	suble	r2, r2, r4
 810d402:	eb04 0c01 	addle.w	ip, r4, r1
 810d406:	1840      	addle	r0, r0, r1
 810d408:	0052      	lsls	r2, r2, #1
 810d40a:	f1be 0e01 	subs.w	lr, lr, #1
 810d40e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 810d412:	ea4f 0151 	mov.w	r1, r1, lsr #1
 810d416:	ea4f 0343 	mov.w	r3, r3, lsl #1
 810d41a:	d1ed      	bne.n	810d3f8 <__ieee754_sqrt+0x94>
 810d41c:	4671      	mov	r1, lr
 810d41e:	2720      	movs	r7, #32
 810d420:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 810d424:	4562      	cmp	r2, ip
 810d426:	eb04 060e 	add.w	r6, r4, lr
 810d42a:	dc02      	bgt.n	810d432 <__ieee754_sqrt+0xce>
 810d42c:	d113      	bne.n	810d456 <__ieee754_sqrt+0xf2>
 810d42e:	429e      	cmp	r6, r3
 810d430:	d811      	bhi.n	810d456 <__ieee754_sqrt+0xf2>
 810d432:	2e00      	cmp	r6, #0
 810d434:	eb06 0e04 	add.w	lr, r6, r4
 810d438:	da43      	bge.n	810d4c2 <__ieee754_sqrt+0x15e>
 810d43a:	f1be 0f00 	cmp.w	lr, #0
 810d43e:	db40      	blt.n	810d4c2 <__ieee754_sqrt+0x15e>
 810d440:	f10c 0801 	add.w	r8, ip, #1
 810d444:	eba2 020c 	sub.w	r2, r2, ip
 810d448:	429e      	cmp	r6, r3
 810d44a:	bf88      	it	hi
 810d44c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 810d450:	1b9b      	subs	r3, r3, r6
 810d452:	4421      	add	r1, r4
 810d454:	46c4      	mov	ip, r8
 810d456:	0052      	lsls	r2, r2, #1
 810d458:	3f01      	subs	r7, #1
 810d45a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 810d45e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 810d462:	ea4f 0343 	mov.w	r3, r3, lsl #1
 810d466:	d1dd      	bne.n	810d424 <__ieee754_sqrt+0xc0>
 810d468:	4313      	orrs	r3, r2
 810d46a:	d006      	beq.n	810d47a <__ieee754_sqrt+0x116>
 810d46c:	1c4c      	adds	r4, r1, #1
 810d46e:	bf13      	iteet	ne
 810d470:	3101      	addne	r1, #1
 810d472:	3001      	addeq	r0, #1
 810d474:	4639      	moveq	r1, r7
 810d476:	f021 0101 	bicne.w	r1, r1, #1
 810d47a:	1043      	asrs	r3, r0, #1
 810d47c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 810d480:	0849      	lsrs	r1, r1, #1
 810d482:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 810d486:	07c2      	lsls	r2, r0, #31
 810d488:	bf48      	it	mi
 810d48a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 810d48e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 810d492:	460c      	mov	r4, r1
 810d494:	463d      	mov	r5, r7
 810d496:	e77f      	b.n	810d398 <__ieee754_sqrt+0x34>
 810d498:	0ada      	lsrs	r2, r3, #11
 810d49a:	3815      	subs	r0, #21
 810d49c:	055b      	lsls	r3, r3, #21
 810d49e:	2a00      	cmp	r2, #0
 810d4a0:	d0fa      	beq.n	810d498 <__ieee754_sqrt+0x134>
 810d4a2:	02d7      	lsls	r7, r2, #11
 810d4a4:	d50a      	bpl.n	810d4bc <__ieee754_sqrt+0x158>
 810d4a6:	f1c1 0420 	rsb	r4, r1, #32
 810d4aa:	fa23 f404 	lsr.w	r4, r3, r4
 810d4ae:	1e4d      	subs	r5, r1, #1
 810d4b0:	408b      	lsls	r3, r1
 810d4b2:	4322      	orrs	r2, r4
 810d4b4:	1b41      	subs	r1, r0, r5
 810d4b6:	e788      	b.n	810d3ca <__ieee754_sqrt+0x66>
 810d4b8:	4608      	mov	r0, r1
 810d4ba:	e7f0      	b.n	810d49e <__ieee754_sqrt+0x13a>
 810d4bc:	0052      	lsls	r2, r2, #1
 810d4be:	3101      	adds	r1, #1
 810d4c0:	e7ef      	b.n	810d4a2 <__ieee754_sqrt+0x13e>
 810d4c2:	46e0      	mov	r8, ip
 810d4c4:	e7be      	b.n	810d444 <__ieee754_sqrt+0xe0>
 810d4c6:	bf00      	nop
 810d4c8:	7ff00000 	.word	0x7ff00000
 810d4cc:	00000000 	.word	0x00000000

0810d4d0 <__kernel_cos>:
 810d4d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d4d4:	ec57 6b10 	vmov	r6, r7, d0
 810d4d8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 810d4dc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 810d4e0:	ed8d 1b00 	vstr	d1, [sp]
 810d4e4:	da07      	bge.n	810d4f6 <__kernel_cos+0x26>
 810d4e6:	ee10 0a10 	vmov	r0, s0
 810d4ea:	4639      	mov	r1, r7
 810d4ec:	f7f3 fbbc 	bl	8100c68 <__aeabi_d2iz>
 810d4f0:	2800      	cmp	r0, #0
 810d4f2:	f000 8088 	beq.w	810d606 <__kernel_cos+0x136>
 810d4f6:	4632      	mov	r2, r6
 810d4f8:	463b      	mov	r3, r7
 810d4fa:	4630      	mov	r0, r6
 810d4fc:	4639      	mov	r1, r7
 810d4fe:	f7f3 f903 	bl	8100708 <__aeabi_dmul>
 810d502:	4b51      	ldr	r3, [pc, #324]	; (810d648 <__kernel_cos+0x178>)
 810d504:	2200      	movs	r2, #0
 810d506:	4604      	mov	r4, r0
 810d508:	460d      	mov	r5, r1
 810d50a:	f7f3 f8fd 	bl	8100708 <__aeabi_dmul>
 810d50e:	a340      	add	r3, pc, #256	; (adr r3, 810d610 <__kernel_cos+0x140>)
 810d510:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d514:	4682      	mov	sl, r0
 810d516:	468b      	mov	fp, r1
 810d518:	4620      	mov	r0, r4
 810d51a:	4629      	mov	r1, r5
 810d51c:	f7f3 f8f4 	bl	8100708 <__aeabi_dmul>
 810d520:	a33d      	add	r3, pc, #244	; (adr r3, 810d618 <__kernel_cos+0x148>)
 810d522:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d526:	f7f2 ff39 	bl	810039c <__adddf3>
 810d52a:	4622      	mov	r2, r4
 810d52c:	462b      	mov	r3, r5
 810d52e:	f7f3 f8eb 	bl	8100708 <__aeabi_dmul>
 810d532:	a33b      	add	r3, pc, #236	; (adr r3, 810d620 <__kernel_cos+0x150>)
 810d534:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d538:	f7f2 ff2e 	bl	8100398 <__aeabi_dsub>
 810d53c:	4622      	mov	r2, r4
 810d53e:	462b      	mov	r3, r5
 810d540:	f7f3 f8e2 	bl	8100708 <__aeabi_dmul>
 810d544:	a338      	add	r3, pc, #224	; (adr r3, 810d628 <__kernel_cos+0x158>)
 810d546:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d54a:	f7f2 ff27 	bl	810039c <__adddf3>
 810d54e:	4622      	mov	r2, r4
 810d550:	462b      	mov	r3, r5
 810d552:	f7f3 f8d9 	bl	8100708 <__aeabi_dmul>
 810d556:	a336      	add	r3, pc, #216	; (adr r3, 810d630 <__kernel_cos+0x160>)
 810d558:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d55c:	f7f2 ff1c 	bl	8100398 <__aeabi_dsub>
 810d560:	4622      	mov	r2, r4
 810d562:	462b      	mov	r3, r5
 810d564:	f7f3 f8d0 	bl	8100708 <__aeabi_dmul>
 810d568:	a333      	add	r3, pc, #204	; (adr r3, 810d638 <__kernel_cos+0x168>)
 810d56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d56e:	f7f2 ff15 	bl	810039c <__adddf3>
 810d572:	4622      	mov	r2, r4
 810d574:	462b      	mov	r3, r5
 810d576:	f7f3 f8c7 	bl	8100708 <__aeabi_dmul>
 810d57a:	4622      	mov	r2, r4
 810d57c:	462b      	mov	r3, r5
 810d57e:	f7f3 f8c3 	bl	8100708 <__aeabi_dmul>
 810d582:	e9dd 2300 	ldrd	r2, r3, [sp]
 810d586:	4604      	mov	r4, r0
 810d588:	460d      	mov	r5, r1
 810d58a:	4630      	mov	r0, r6
 810d58c:	4639      	mov	r1, r7
 810d58e:	f7f3 f8bb 	bl	8100708 <__aeabi_dmul>
 810d592:	460b      	mov	r3, r1
 810d594:	4602      	mov	r2, r0
 810d596:	4629      	mov	r1, r5
 810d598:	4620      	mov	r0, r4
 810d59a:	f7f2 fefd 	bl	8100398 <__aeabi_dsub>
 810d59e:	4b2b      	ldr	r3, [pc, #172]	; (810d64c <__kernel_cos+0x17c>)
 810d5a0:	4598      	cmp	r8, r3
 810d5a2:	4606      	mov	r6, r0
 810d5a4:	460f      	mov	r7, r1
 810d5a6:	dc10      	bgt.n	810d5ca <__kernel_cos+0xfa>
 810d5a8:	4602      	mov	r2, r0
 810d5aa:	460b      	mov	r3, r1
 810d5ac:	4650      	mov	r0, sl
 810d5ae:	4659      	mov	r1, fp
 810d5b0:	f7f2 fef2 	bl	8100398 <__aeabi_dsub>
 810d5b4:	460b      	mov	r3, r1
 810d5b6:	4926      	ldr	r1, [pc, #152]	; (810d650 <__kernel_cos+0x180>)
 810d5b8:	4602      	mov	r2, r0
 810d5ba:	2000      	movs	r0, #0
 810d5bc:	f7f2 feec 	bl	8100398 <__aeabi_dsub>
 810d5c0:	ec41 0b10 	vmov	d0, r0, r1
 810d5c4:	b003      	add	sp, #12
 810d5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810d5ca:	4b22      	ldr	r3, [pc, #136]	; (810d654 <__kernel_cos+0x184>)
 810d5cc:	4920      	ldr	r1, [pc, #128]	; (810d650 <__kernel_cos+0x180>)
 810d5ce:	4598      	cmp	r8, r3
 810d5d0:	bfcc      	ite	gt
 810d5d2:	4d21      	ldrgt	r5, [pc, #132]	; (810d658 <__kernel_cos+0x188>)
 810d5d4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 810d5d8:	2400      	movs	r4, #0
 810d5da:	4622      	mov	r2, r4
 810d5dc:	462b      	mov	r3, r5
 810d5de:	2000      	movs	r0, #0
 810d5e0:	f7f2 feda 	bl	8100398 <__aeabi_dsub>
 810d5e4:	4622      	mov	r2, r4
 810d5e6:	4680      	mov	r8, r0
 810d5e8:	4689      	mov	r9, r1
 810d5ea:	462b      	mov	r3, r5
 810d5ec:	4650      	mov	r0, sl
 810d5ee:	4659      	mov	r1, fp
 810d5f0:	f7f2 fed2 	bl	8100398 <__aeabi_dsub>
 810d5f4:	4632      	mov	r2, r6
 810d5f6:	463b      	mov	r3, r7
 810d5f8:	f7f2 fece 	bl	8100398 <__aeabi_dsub>
 810d5fc:	4602      	mov	r2, r0
 810d5fe:	460b      	mov	r3, r1
 810d600:	4640      	mov	r0, r8
 810d602:	4649      	mov	r1, r9
 810d604:	e7da      	b.n	810d5bc <__kernel_cos+0xec>
 810d606:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 810d640 <__kernel_cos+0x170>
 810d60a:	e7db      	b.n	810d5c4 <__kernel_cos+0xf4>
 810d60c:	f3af 8000 	nop.w
 810d610:	be8838d4 	.word	0xbe8838d4
 810d614:	bda8fae9 	.word	0xbda8fae9
 810d618:	bdb4b1c4 	.word	0xbdb4b1c4
 810d61c:	3e21ee9e 	.word	0x3e21ee9e
 810d620:	809c52ad 	.word	0x809c52ad
 810d624:	3e927e4f 	.word	0x3e927e4f
 810d628:	19cb1590 	.word	0x19cb1590
 810d62c:	3efa01a0 	.word	0x3efa01a0
 810d630:	16c15177 	.word	0x16c15177
 810d634:	3f56c16c 	.word	0x3f56c16c
 810d638:	5555554c 	.word	0x5555554c
 810d63c:	3fa55555 	.word	0x3fa55555
 810d640:	00000000 	.word	0x00000000
 810d644:	3ff00000 	.word	0x3ff00000
 810d648:	3fe00000 	.word	0x3fe00000
 810d64c:	3fd33332 	.word	0x3fd33332
 810d650:	3ff00000 	.word	0x3ff00000
 810d654:	3fe90000 	.word	0x3fe90000
 810d658:	3fd20000 	.word	0x3fd20000
 810d65c:	00000000 	.word	0x00000000

0810d660 <__kernel_rem_pio2>:
 810d660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d664:	ed2d 8b02 	vpush	{d8}
 810d668:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 810d66c:	f112 0f14 	cmn.w	r2, #20
 810d670:	9308      	str	r3, [sp, #32]
 810d672:	9101      	str	r1, [sp, #4]
 810d674:	4bc6      	ldr	r3, [pc, #792]	; (810d990 <__kernel_rem_pio2+0x330>)
 810d676:	99a4      	ldr	r1, [sp, #656]	; 0x290
 810d678:	9009      	str	r0, [sp, #36]	; 0x24
 810d67a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810d67e:	9304      	str	r3, [sp, #16]
 810d680:	9b08      	ldr	r3, [sp, #32]
 810d682:	f103 33ff 	add.w	r3, r3, #4294967295
 810d686:	bfa8      	it	ge
 810d688:	1ed4      	subge	r4, r2, #3
 810d68a:	9306      	str	r3, [sp, #24]
 810d68c:	bfb2      	itee	lt
 810d68e:	2400      	movlt	r4, #0
 810d690:	2318      	movge	r3, #24
 810d692:	fb94 f4f3 	sdivge	r4, r4, r3
 810d696:	f06f 0317 	mvn.w	r3, #23
 810d69a:	fb04 3303 	mla	r3, r4, r3, r3
 810d69e:	eb03 0a02 	add.w	sl, r3, r2
 810d6a2:	9b04      	ldr	r3, [sp, #16]
 810d6a4:	9a06      	ldr	r2, [sp, #24]
 810d6a6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 810d980 <__kernel_rem_pio2+0x320>
 810d6aa:	eb03 0802 	add.w	r8, r3, r2
 810d6ae:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 810d6b0:	1aa7      	subs	r7, r4, r2
 810d6b2:	ae20      	add	r6, sp, #128	; 0x80
 810d6b4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 810d6b8:	2500      	movs	r5, #0
 810d6ba:	4545      	cmp	r5, r8
 810d6bc:	dd18      	ble.n	810d6f0 <__kernel_rem_pio2+0x90>
 810d6be:	9b08      	ldr	r3, [sp, #32]
 810d6c0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 810d6c4:	aa20      	add	r2, sp, #128	; 0x80
 810d6c6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 810d980 <__kernel_rem_pio2+0x320>
 810d6ca:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 810d6ce:	f1c3 0301 	rsb	r3, r3, #1
 810d6d2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 810d6d6:	9307      	str	r3, [sp, #28]
 810d6d8:	9b07      	ldr	r3, [sp, #28]
 810d6da:	9a04      	ldr	r2, [sp, #16]
 810d6dc:	4443      	add	r3, r8
 810d6de:	429a      	cmp	r2, r3
 810d6e0:	db2f      	blt.n	810d742 <__kernel_rem_pio2+0xe2>
 810d6e2:	ed8d 8b02 	vstr	d8, [sp, #8]
 810d6e6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 810d6ea:	462f      	mov	r7, r5
 810d6ec:	2600      	movs	r6, #0
 810d6ee:	e01b      	b.n	810d728 <__kernel_rem_pio2+0xc8>
 810d6f0:	42ef      	cmn	r7, r5
 810d6f2:	d407      	bmi.n	810d704 <__kernel_rem_pio2+0xa4>
 810d6f4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 810d6f8:	f7f2 ff9c 	bl	8100634 <__aeabi_i2d>
 810d6fc:	e8e6 0102 	strd	r0, r1, [r6], #8
 810d700:	3501      	adds	r5, #1
 810d702:	e7da      	b.n	810d6ba <__kernel_rem_pio2+0x5a>
 810d704:	ec51 0b18 	vmov	r0, r1, d8
 810d708:	e7f8      	b.n	810d6fc <__kernel_rem_pio2+0x9c>
 810d70a:	e9d7 2300 	ldrd	r2, r3, [r7]
 810d70e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 810d712:	f7f2 fff9 	bl	8100708 <__aeabi_dmul>
 810d716:	4602      	mov	r2, r0
 810d718:	460b      	mov	r3, r1
 810d71a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810d71e:	f7f2 fe3d 	bl	810039c <__adddf3>
 810d722:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810d726:	3601      	adds	r6, #1
 810d728:	9b06      	ldr	r3, [sp, #24]
 810d72a:	429e      	cmp	r6, r3
 810d72c:	f1a7 0708 	sub.w	r7, r7, #8
 810d730:	ddeb      	ble.n	810d70a <__kernel_rem_pio2+0xaa>
 810d732:	ed9d 7b02 	vldr	d7, [sp, #8]
 810d736:	3508      	adds	r5, #8
 810d738:	ecab 7b02 	vstmia	fp!, {d7}
 810d73c:	f108 0801 	add.w	r8, r8, #1
 810d740:	e7ca      	b.n	810d6d8 <__kernel_rem_pio2+0x78>
 810d742:	9b04      	ldr	r3, [sp, #16]
 810d744:	aa0c      	add	r2, sp, #48	; 0x30
 810d746:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810d74a:	930b      	str	r3, [sp, #44]	; 0x2c
 810d74c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 810d74e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 810d752:	9c04      	ldr	r4, [sp, #16]
 810d754:	930a      	str	r3, [sp, #40]	; 0x28
 810d756:	ab98      	add	r3, sp, #608	; 0x260
 810d758:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810d75c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 810d760:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 810d764:	f8cd b008 	str.w	fp, [sp, #8]
 810d768:	4625      	mov	r5, r4
 810d76a:	2d00      	cmp	r5, #0
 810d76c:	dc78      	bgt.n	810d860 <__kernel_rem_pio2+0x200>
 810d76e:	ec47 6b10 	vmov	d0, r6, r7
 810d772:	4650      	mov	r0, sl
 810d774:	f000 fc94 	bl	810e0a0 <scalbn>
 810d778:	ec57 6b10 	vmov	r6, r7, d0
 810d77c:	2200      	movs	r2, #0
 810d77e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 810d782:	ee10 0a10 	vmov	r0, s0
 810d786:	4639      	mov	r1, r7
 810d788:	f7f2 ffbe 	bl	8100708 <__aeabi_dmul>
 810d78c:	ec41 0b10 	vmov	d0, r0, r1
 810d790:	f000 fb7a 	bl	810de88 <floor>
 810d794:	4b7f      	ldr	r3, [pc, #508]	; (810d994 <__kernel_rem_pio2+0x334>)
 810d796:	ec51 0b10 	vmov	r0, r1, d0
 810d79a:	2200      	movs	r2, #0
 810d79c:	f7f2 ffb4 	bl	8100708 <__aeabi_dmul>
 810d7a0:	4602      	mov	r2, r0
 810d7a2:	460b      	mov	r3, r1
 810d7a4:	4630      	mov	r0, r6
 810d7a6:	4639      	mov	r1, r7
 810d7a8:	f7f2 fdf6 	bl	8100398 <__aeabi_dsub>
 810d7ac:	460f      	mov	r7, r1
 810d7ae:	4606      	mov	r6, r0
 810d7b0:	f7f3 fa5a 	bl	8100c68 <__aeabi_d2iz>
 810d7b4:	9007      	str	r0, [sp, #28]
 810d7b6:	f7f2 ff3d 	bl	8100634 <__aeabi_i2d>
 810d7ba:	4602      	mov	r2, r0
 810d7bc:	460b      	mov	r3, r1
 810d7be:	4630      	mov	r0, r6
 810d7c0:	4639      	mov	r1, r7
 810d7c2:	f7f2 fde9 	bl	8100398 <__aeabi_dsub>
 810d7c6:	f1ba 0f00 	cmp.w	sl, #0
 810d7ca:	4606      	mov	r6, r0
 810d7cc:	460f      	mov	r7, r1
 810d7ce:	dd70      	ble.n	810d8b2 <__kernel_rem_pio2+0x252>
 810d7d0:	1e62      	subs	r2, r4, #1
 810d7d2:	ab0c      	add	r3, sp, #48	; 0x30
 810d7d4:	9d07      	ldr	r5, [sp, #28]
 810d7d6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 810d7da:	f1ca 0118 	rsb	r1, sl, #24
 810d7de:	fa40 f301 	asr.w	r3, r0, r1
 810d7e2:	441d      	add	r5, r3
 810d7e4:	408b      	lsls	r3, r1
 810d7e6:	1ac0      	subs	r0, r0, r3
 810d7e8:	ab0c      	add	r3, sp, #48	; 0x30
 810d7ea:	9507      	str	r5, [sp, #28]
 810d7ec:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 810d7f0:	f1ca 0317 	rsb	r3, sl, #23
 810d7f4:	fa40 f303 	asr.w	r3, r0, r3
 810d7f8:	9302      	str	r3, [sp, #8]
 810d7fa:	9b02      	ldr	r3, [sp, #8]
 810d7fc:	2b00      	cmp	r3, #0
 810d7fe:	dd66      	ble.n	810d8ce <__kernel_rem_pio2+0x26e>
 810d800:	9b07      	ldr	r3, [sp, #28]
 810d802:	2200      	movs	r2, #0
 810d804:	3301      	adds	r3, #1
 810d806:	9307      	str	r3, [sp, #28]
 810d808:	4615      	mov	r5, r2
 810d80a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 810d80e:	4294      	cmp	r4, r2
 810d810:	f300 8099 	bgt.w	810d946 <__kernel_rem_pio2+0x2e6>
 810d814:	f1ba 0f00 	cmp.w	sl, #0
 810d818:	dd07      	ble.n	810d82a <__kernel_rem_pio2+0x1ca>
 810d81a:	f1ba 0f01 	cmp.w	sl, #1
 810d81e:	f000 80a5 	beq.w	810d96c <__kernel_rem_pio2+0x30c>
 810d822:	f1ba 0f02 	cmp.w	sl, #2
 810d826:	f000 80c1 	beq.w	810d9ac <__kernel_rem_pio2+0x34c>
 810d82a:	9b02      	ldr	r3, [sp, #8]
 810d82c:	2b02      	cmp	r3, #2
 810d82e:	d14e      	bne.n	810d8ce <__kernel_rem_pio2+0x26e>
 810d830:	4632      	mov	r2, r6
 810d832:	463b      	mov	r3, r7
 810d834:	4958      	ldr	r1, [pc, #352]	; (810d998 <__kernel_rem_pio2+0x338>)
 810d836:	2000      	movs	r0, #0
 810d838:	f7f2 fdae 	bl	8100398 <__aeabi_dsub>
 810d83c:	4606      	mov	r6, r0
 810d83e:	460f      	mov	r7, r1
 810d840:	2d00      	cmp	r5, #0
 810d842:	d044      	beq.n	810d8ce <__kernel_rem_pio2+0x26e>
 810d844:	4650      	mov	r0, sl
 810d846:	ed9f 0b50 	vldr	d0, [pc, #320]	; 810d988 <__kernel_rem_pio2+0x328>
 810d84a:	f000 fc29 	bl	810e0a0 <scalbn>
 810d84e:	4630      	mov	r0, r6
 810d850:	4639      	mov	r1, r7
 810d852:	ec53 2b10 	vmov	r2, r3, d0
 810d856:	f7f2 fd9f 	bl	8100398 <__aeabi_dsub>
 810d85a:	4606      	mov	r6, r0
 810d85c:	460f      	mov	r7, r1
 810d85e:	e036      	b.n	810d8ce <__kernel_rem_pio2+0x26e>
 810d860:	4b4e      	ldr	r3, [pc, #312]	; (810d99c <__kernel_rem_pio2+0x33c>)
 810d862:	2200      	movs	r2, #0
 810d864:	4630      	mov	r0, r6
 810d866:	4639      	mov	r1, r7
 810d868:	f7f2 ff4e 	bl	8100708 <__aeabi_dmul>
 810d86c:	f7f3 f9fc 	bl	8100c68 <__aeabi_d2iz>
 810d870:	f7f2 fee0 	bl	8100634 <__aeabi_i2d>
 810d874:	4b4a      	ldr	r3, [pc, #296]	; (810d9a0 <__kernel_rem_pio2+0x340>)
 810d876:	2200      	movs	r2, #0
 810d878:	4680      	mov	r8, r0
 810d87a:	4689      	mov	r9, r1
 810d87c:	f7f2 ff44 	bl	8100708 <__aeabi_dmul>
 810d880:	4602      	mov	r2, r0
 810d882:	460b      	mov	r3, r1
 810d884:	4630      	mov	r0, r6
 810d886:	4639      	mov	r1, r7
 810d888:	f7f2 fd86 	bl	8100398 <__aeabi_dsub>
 810d88c:	f7f3 f9ec 	bl	8100c68 <__aeabi_d2iz>
 810d890:	9b02      	ldr	r3, [sp, #8]
 810d892:	f843 0b04 	str.w	r0, [r3], #4
 810d896:	3d01      	subs	r5, #1
 810d898:	9302      	str	r3, [sp, #8]
 810d89a:	ab70      	add	r3, sp, #448	; 0x1c0
 810d89c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 810d8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d8a4:	4640      	mov	r0, r8
 810d8a6:	4649      	mov	r1, r9
 810d8a8:	f7f2 fd78 	bl	810039c <__adddf3>
 810d8ac:	4606      	mov	r6, r0
 810d8ae:	460f      	mov	r7, r1
 810d8b0:	e75b      	b.n	810d76a <__kernel_rem_pio2+0x10a>
 810d8b2:	d105      	bne.n	810d8c0 <__kernel_rem_pio2+0x260>
 810d8b4:	1e63      	subs	r3, r4, #1
 810d8b6:	aa0c      	add	r2, sp, #48	; 0x30
 810d8b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 810d8bc:	15c3      	asrs	r3, r0, #23
 810d8be:	e79b      	b.n	810d7f8 <__kernel_rem_pio2+0x198>
 810d8c0:	4b38      	ldr	r3, [pc, #224]	; (810d9a4 <__kernel_rem_pio2+0x344>)
 810d8c2:	2200      	movs	r2, #0
 810d8c4:	f7f3 f9a6 	bl	8100c14 <__aeabi_dcmpge>
 810d8c8:	2800      	cmp	r0, #0
 810d8ca:	d139      	bne.n	810d940 <__kernel_rem_pio2+0x2e0>
 810d8cc:	9002      	str	r0, [sp, #8]
 810d8ce:	2200      	movs	r2, #0
 810d8d0:	2300      	movs	r3, #0
 810d8d2:	4630      	mov	r0, r6
 810d8d4:	4639      	mov	r1, r7
 810d8d6:	f7f3 f97f 	bl	8100bd8 <__aeabi_dcmpeq>
 810d8da:	2800      	cmp	r0, #0
 810d8dc:	f000 80b4 	beq.w	810da48 <__kernel_rem_pio2+0x3e8>
 810d8e0:	f104 3bff 	add.w	fp, r4, #4294967295
 810d8e4:	465b      	mov	r3, fp
 810d8e6:	2200      	movs	r2, #0
 810d8e8:	9904      	ldr	r1, [sp, #16]
 810d8ea:	428b      	cmp	r3, r1
 810d8ec:	da65      	bge.n	810d9ba <__kernel_rem_pio2+0x35a>
 810d8ee:	2a00      	cmp	r2, #0
 810d8f0:	d07b      	beq.n	810d9ea <__kernel_rem_pio2+0x38a>
 810d8f2:	ab0c      	add	r3, sp, #48	; 0x30
 810d8f4:	f1aa 0a18 	sub.w	sl, sl, #24
 810d8f8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 810d8fc:	2b00      	cmp	r3, #0
 810d8fe:	f000 80a0 	beq.w	810da42 <__kernel_rem_pio2+0x3e2>
 810d902:	ed9f 0b21 	vldr	d0, [pc, #132]	; 810d988 <__kernel_rem_pio2+0x328>
 810d906:	4650      	mov	r0, sl
 810d908:	f000 fbca 	bl	810e0a0 <scalbn>
 810d90c:	4f23      	ldr	r7, [pc, #140]	; (810d99c <__kernel_rem_pio2+0x33c>)
 810d90e:	ec55 4b10 	vmov	r4, r5, d0
 810d912:	46d8      	mov	r8, fp
 810d914:	2600      	movs	r6, #0
 810d916:	f1b8 0f00 	cmp.w	r8, #0
 810d91a:	f280 80cf 	bge.w	810dabc <__kernel_rem_pio2+0x45c>
 810d91e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 810d980 <__kernel_rem_pio2+0x320>
 810d922:	465f      	mov	r7, fp
 810d924:	f04f 0800 	mov.w	r8, #0
 810d928:	2f00      	cmp	r7, #0
 810d92a:	f2c0 80fd 	blt.w	810db28 <__kernel_rem_pio2+0x4c8>
 810d92e:	ab70      	add	r3, sp, #448	; 0x1c0
 810d930:	f8df a074 	ldr.w	sl, [pc, #116]	; 810d9a8 <__kernel_rem_pio2+0x348>
 810d934:	ec55 4b18 	vmov	r4, r5, d8
 810d938:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 810d93c:	2600      	movs	r6, #0
 810d93e:	e0e5      	b.n	810db0c <__kernel_rem_pio2+0x4ac>
 810d940:	2302      	movs	r3, #2
 810d942:	9302      	str	r3, [sp, #8]
 810d944:	e75c      	b.n	810d800 <__kernel_rem_pio2+0x1a0>
 810d946:	f8db 3000 	ldr.w	r3, [fp]
 810d94a:	b955      	cbnz	r5, 810d962 <__kernel_rem_pio2+0x302>
 810d94c:	b123      	cbz	r3, 810d958 <__kernel_rem_pio2+0x2f8>
 810d94e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 810d952:	f8cb 3000 	str.w	r3, [fp]
 810d956:	2301      	movs	r3, #1
 810d958:	3201      	adds	r2, #1
 810d95a:	f10b 0b04 	add.w	fp, fp, #4
 810d95e:	461d      	mov	r5, r3
 810d960:	e755      	b.n	810d80e <__kernel_rem_pio2+0x1ae>
 810d962:	1acb      	subs	r3, r1, r3
 810d964:	f8cb 3000 	str.w	r3, [fp]
 810d968:	462b      	mov	r3, r5
 810d96a:	e7f5      	b.n	810d958 <__kernel_rem_pio2+0x2f8>
 810d96c:	1e62      	subs	r2, r4, #1
 810d96e:	ab0c      	add	r3, sp, #48	; 0x30
 810d970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810d974:	f3c3 0316 	ubfx	r3, r3, #0, #23
 810d978:	a90c      	add	r1, sp, #48	; 0x30
 810d97a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 810d97e:	e754      	b.n	810d82a <__kernel_rem_pio2+0x1ca>
	...
 810d98c:	3ff00000 	.word	0x3ff00000
 810d990:	0810e8d8 	.word	0x0810e8d8
 810d994:	40200000 	.word	0x40200000
 810d998:	3ff00000 	.word	0x3ff00000
 810d99c:	3e700000 	.word	0x3e700000
 810d9a0:	41700000 	.word	0x41700000
 810d9a4:	3fe00000 	.word	0x3fe00000
 810d9a8:	0810e898 	.word	0x0810e898
 810d9ac:	1e62      	subs	r2, r4, #1
 810d9ae:	ab0c      	add	r3, sp, #48	; 0x30
 810d9b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810d9b4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 810d9b8:	e7de      	b.n	810d978 <__kernel_rem_pio2+0x318>
 810d9ba:	a90c      	add	r1, sp, #48	; 0x30
 810d9bc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 810d9c0:	3b01      	subs	r3, #1
 810d9c2:	430a      	orrs	r2, r1
 810d9c4:	e790      	b.n	810d8e8 <__kernel_rem_pio2+0x288>
 810d9c6:	3301      	adds	r3, #1
 810d9c8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 810d9cc:	2900      	cmp	r1, #0
 810d9ce:	d0fa      	beq.n	810d9c6 <__kernel_rem_pio2+0x366>
 810d9d0:	9a08      	ldr	r2, [sp, #32]
 810d9d2:	18e3      	adds	r3, r4, r3
 810d9d4:	18a6      	adds	r6, r4, r2
 810d9d6:	aa20      	add	r2, sp, #128	; 0x80
 810d9d8:	1c65      	adds	r5, r4, #1
 810d9da:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 810d9de:	9302      	str	r3, [sp, #8]
 810d9e0:	9b02      	ldr	r3, [sp, #8]
 810d9e2:	42ab      	cmp	r3, r5
 810d9e4:	da04      	bge.n	810d9f0 <__kernel_rem_pio2+0x390>
 810d9e6:	461c      	mov	r4, r3
 810d9e8:	e6b5      	b.n	810d756 <__kernel_rem_pio2+0xf6>
 810d9ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 810d9ec:	2301      	movs	r3, #1
 810d9ee:	e7eb      	b.n	810d9c8 <__kernel_rem_pio2+0x368>
 810d9f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810d9f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810d9f6:	f7f2 fe1d 	bl	8100634 <__aeabi_i2d>
 810d9fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 810d9fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810da00:	46b3      	mov	fp, r6
 810da02:	461c      	mov	r4, r3
 810da04:	2700      	movs	r7, #0
 810da06:	f04f 0800 	mov.w	r8, #0
 810da0a:	f04f 0900 	mov.w	r9, #0
 810da0e:	9b06      	ldr	r3, [sp, #24]
 810da10:	429f      	cmp	r7, r3
 810da12:	dd06      	ble.n	810da22 <__kernel_rem_pio2+0x3c2>
 810da14:	ab70      	add	r3, sp, #448	; 0x1c0
 810da16:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 810da1a:	e9c3 8900 	strd	r8, r9, [r3]
 810da1e:	3501      	adds	r5, #1
 810da20:	e7de      	b.n	810d9e0 <__kernel_rem_pio2+0x380>
 810da22:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 810da26:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 810da2a:	f7f2 fe6d 	bl	8100708 <__aeabi_dmul>
 810da2e:	4602      	mov	r2, r0
 810da30:	460b      	mov	r3, r1
 810da32:	4640      	mov	r0, r8
 810da34:	4649      	mov	r1, r9
 810da36:	f7f2 fcb1 	bl	810039c <__adddf3>
 810da3a:	3701      	adds	r7, #1
 810da3c:	4680      	mov	r8, r0
 810da3e:	4689      	mov	r9, r1
 810da40:	e7e5      	b.n	810da0e <__kernel_rem_pio2+0x3ae>
 810da42:	f10b 3bff 	add.w	fp, fp, #4294967295
 810da46:	e754      	b.n	810d8f2 <__kernel_rem_pio2+0x292>
 810da48:	ec47 6b10 	vmov	d0, r6, r7
 810da4c:	f1ca 0000 	rsb	r0, sl, #0
 810da50:	f000 fb26 	bl	810e0a0 <scalbn>
 810da54:	ec57 6b10 	vmov	r6, r7, d0
 810da58:	4b9f      	ldr	r3, [pc, #636]	; (810dcd8 <__kernel_rem_pio2+0x678>)
 810da5a:	ee10 0a10 	vmov	r0, s0
 810da5e:	2200      	movs	r2, #0
 810da60:	4639      	mov	r1, r7
 810da62:	f7f3 f8d7 	bl	8100c14 <__aeabi_dcmpge>
 810da66:	b300      	cbz	r0, 810daaa <__kernel_rem_pio2+0x44a>
 810da68:	4b9c      	ldr	r3, [pc, #624]	; (810dcdc <__kernel_rem_pio2+0x67c>)
 810da6a:	2200      	movs	r2, #0
 810da6c:	4630      	mov	r0, r6
 810da6e:	4639      	mov	r1, r7
 810da70:	f7f2 fe4a 	bl	8100708 <__aeabi_dmul>
 810da74:	f7f3 f8f8 	bl	8100c68 <__aeabi_d2iz>
 810da78:	4605      	mov	r5, r0
 810da7a:	f7f2 fddb 	bl	8100634 <__aeabi_i2d>
 810da7e:	4b96      	ldr	r3, [pc, #600]	; (810dcd8 <__kernel_rem_pio2+0x678>)
 810da80:	2200      	movs	r2, #0
 810da82:	f7f2 fe41 	bl	8100708 <__aeabi_dmul>
 810da86:	460b      	mov	r3, r1
 810da88:	4602      	mov	r2, r0
 810da8a:	4639      	mov	r1, r7
 810da8c:	4630      	mov	r0, r6
 810da8e:	f7f2 fc83 	bl	8100398 <__aeabi_dsub>
 810da92:	f7f3 f8e9 	bl	8100c68 <__aeabi_d2iz>
 810da96:	f104 0b01 	add.w	fp, r4, #1
 810da9a:	ab0c      	add	r3, sp, #48	; 0x30
 810da9c:	f10a 0a18 	add.w	sl, sl, #24
 810daa0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 810daa4:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 810daa8:	e72b      	b.n	810d902 <__kernel_rem_pio2+0x2a2>
 810daaa:	4630      	mov	r0, r6
 810daac:	4639      	mov	r1, r7
 810daae:	f7f3 f8db 	bl	8100c68 <__aeabi_d2iz>
 810dab2:	ab0c      	add	r3, sp, #48	; 0x30
 810dab4:	46a3      	mov	fp, r4
 810dab6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 810daba:	e722      	b.n	810d902 <__kernel_rem_pio2+0x2a2>
 810dabc:	ab70      	add	r3, sp, #448	; 0x1c0
 810dabe:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 810dac2:	ab0c      	add	r3, sp, #48	; 0x30
 810dac4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 810dac8:	f7f2 fdb4 	bl	8100634 <__aeabi_i2d>
 810dacc:	4622      	mov	r2, r4
 810dace:	462b      	mov	r3, r5
 810dad0:	f7f2 fe1a 	bl	8100708 <__aeabi_dmul>
 810dad4:	4632      	mov	r2, r6
 810dad6:	e9c9 0100 	strd	r0, r1, [r9]
 810dada:	463b      	mov	r3, r7
 810dadc:	4620      	mov	r0, r4
 810dade:	4629      	mov	r1, r5
 810dae0:	f7f2 fe12 	bl	8100708 <__aeabi_dmul>
 810dae4:	f108 38ff 	add.w	r8, r8, #4294967295
 810dae8:	4604      	mov	r4, r0
 810daea:	460d      	mov	r5, r1
 810daec:	e713      	b.n	810d916 <__kernel_rem_pio2+0x2b6>
 810daee:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 810daf2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 810daf6:	f7f2 fe07 	bl	8100708 <__aeabi_dmul>
 810dafa:	4602      	mov	r2, r0
 810dafc:	460b      	mov	r3, r1
 810dafe:	4620      	mov	r0, r4
 810db00:	4629      	mov	r1, r5
 810db02:	f7f2 fc4b 	bl	810039c <__adddf3>
 810db06:	3601      	adds	r6, #1
 810db08:	4604      	mov	r4, r0
 810db0a:	460d      	mov	r5, r1
 810db0c:	9b04      	ldr	r3, [sp, #16]
 810db0e:	429e      	cmp	r6, r3
 810db10:	dc01      	bgt.n	810db16 <__kernel_rem_pio2+0x4b6>
 810db12:	45b0      	cmp	r8, r6
 810db14:	daeb      	bge.n	810daee <__kernel_rem_pio2+0x48e>
 810db16:	ab48      	add	r3, sp, #288	; 0x120
 810db18:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 810db1c:	e9c3 4500 	strd	r4, r5, [r3]
 810db20:	3f01      	subs	r7, #1
 810db22:	f108 0801 	add.w	r8, r8, #1
 810db26:	e6ff      	b.n	810d928 <__kernel_rem_pio2+0x2c8>
 810db28:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 810db2a:	2b02      	cmp	r3, #2
 810db2c:	dc0b      	bgt.n	810db46 <__kernel_rem_pio2+0x4e6>
 810db2e:	2b00      	cmp	r3, #0
 810db30:	dc6e      	bgt.n	810dc10 <__kernel_rem_pio2+0x5b0>
 810db32:	d045      	beq.n	810dbc0 <__kernel_rem_pio2+0x560>
 810db34:	9b07      	ldr	r3, [sp, #28]
 810db36:	f003 0007 	and.w	r0, r3, #7
 810db3a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 810db3e:	ecbd 8b02 	vpop	{d8}
 810db42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810db46:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 810db48:	2b03      	cmp	r3, #3
 810db4a:	d1f3      	bne.n	810db34 <__kernel_rem_pio2+0x4d4>
 810db4c:	ab48      	add	r3, sp, #288	; 0x120
 810db4e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 810db52:	46d0      	mov	r8, sl
 810db54:	46d9      	mov	r9, fp
 810db56:	f1b9 0f00 	cmp.w	r9, #0
 810db5a:	f1a8 0808 	sub.w	r8, r8, #8
 810db5e:	dc64      	bgt.n	810dc2a <__kernel_rem_pio2+0x5ca>
 810db60:	465c      	mov	r4, fp
 810db62:	2c01      	cmp	r4, #1
 810db64:	f1aa 0a08 	sub.w	sl, sl, #8
 810db68:	dc7e      	bgt.n	810dc68 <__kernel_rem_pio2+0x608>
 810db6a:	2000      	movs	r0, #0
 810db6c:	2100      	movs	r1, #0
 810db6e:	f1bb 0f01 	cmp.w	fp, #1
 810db72:	f300 8097 	bgt.w	810dca4 <__kernel_rem_pio2+0x644>
 810db76:	9b02      	ldr	r3, [sp, #8]
 810db78:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 810db7c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 810db80:	2b00      	cmp	r3, #0
 810db82:	f040 8099 	bne.w	810dcb8 <__kernel_rem_pio2+0x658>
 810db86:	9b01      	ldr	r3, [sp, #4]
 810db88:	e9c3 5600 	strd	r5, r6, [r3]
 810db8c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 810db90:	e9c3 0104 	strd	r0, r1, [r3, #16]
 810db94:	e7ce      	b.n	810db34 <__kernel_rem_pio2+0x4d4>
 810db96:	ab48      	add	r3, sp, #288	; 0x120
 810db98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 810db9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dba0:	f7f2 fbfc 	bl	810039c <__adddf3>
 810dba4:	f10b 3bff 	add.w	fp, fp, #4294967295
 810dba8:	f1bb 0f00 	cmp.w	fp, #0
 810dbac:	daf3      	bge.n	810db96 <__kernel_rem_pio2+0x536>
 810dbae:	9b02      	ldr	r3, [sp, #8]
 810dbb0:	b113      	cbz	r3, 810dbb8 <__kernel_rem_pio2+0x558>
 810dbb2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810dbb6:	4619      	mov	r1, r3
 810dbb8:	9b01      	ldr	r3, [sp, #4]
 810dbba:	e9c3 0100 	strd	r0, r1, [r3]
 810dbbe:	e7b9      	b.n	810db34 <__kernel_rem_pio2+0x4d4>
 810dbc0:	2000      	movs	r0, #0
 810dbc2:	2100      	movs	r1, #0
 810dbc4:	e7f0      	b.n	810dba8 <__kernel_rem_pio2+0x548>
 810dbc6:	ab48      	add	r3, sp, #288	; 0x120
 810dbc8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810dbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dbd0:	f7f2 fbe4 	bl	810039c <__adddf3>
 810dbd4:	3c01      	subs	r4, #1
 810dbd6:	2c00      	cmp	r4, #0
 810dbd8:	daf5      	bge.n	810dbc6 <__kernel_rem_pio2+0x566>
 810dbda:	9b02      	ldr	r3, [sp, #8]
 810dbdc:	b1e3      	cbz	r3, 810dc18 <__kernel_rem_pio2+0x5b8>
 810dbde:	4602      	mov	r2, r0
 810dbe0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810dbe4:	9c01      	ldr	r4, [sp, #4]
 810dbe6:	e9c4 2300 	strd	r2, r3, [r4]
 810dbea:	4602      	mov	r2, r0
 810dbec:	460b      	mov	r3, r1
 810dbee:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 810dbf2:	f7f2 fbd1 	bl	8100398 <__aeabi_dsub>
 810dbf6:	ad4a      	add	r5, sp, #296	; 0x128
 810dbf8:	2401      	movs	r4, #1
 810dbfa:	45a3      	cmp	fp, r4
 810dbfc:	da0f      	bge.n	810dc1e <__kernel_rem_pio2+0x5be>
 810dbfe:	9b02      	ldr	r3, [sp, #8]
 810dc00:	b113      	cbz	r3, 810dc08 <__kernel_rem_pio2+0x5a8>
 810dc02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810dc06:	4619      	mov	r1, r3
 810dc08:	9b01      	ldr	r3, [sp, #4]
 810dc0a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 810dc0e:	e791      	b.n	810db34 <__kernel_rem_pio2+0x4d4>
 810dc10:	465c      	mov	r4, fp
 810dc12:	2000      	movs	r0, #0
 810dc14:	2100      	movs	r1, #0
 810dc16:	e7de      	b.n	810dbd6 <__kernel_rem_pio2+0x576>
 810dc18:	4602      	mov	r2, r0
 810dc1a:	460b      	mov	r3, r1
 810dc1c:	e7e2      	b.n	810dbe4 <__kernel_rem_pio2+0x584>
 810dc1e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 810dc22:	f7f2 fbbb 	bl	810039c <__adddf3>
 810dc26:	3401      	adds	r4, #1
 810dc28:	e7e7      	b.n	810dbfa <__kernel_rem_pio2+0x59a>
 810dc2a:	e9d8 4500 	ldrd	r4, r5, [r8]
 810dc2e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 810dc32:	4620      	mov	r0, r4
 810dc34:	4632      	mov	r2, r6
 810dc36:	463b      	mov	r3, r7
 810dc38:	4629      	mov	r1, r5
 810dc3a:	f7f2 fbaf 	bl	810039c <__adddf3>
 810dc3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810dc42:	4602      	mov	r2, r0
 810dc44:	460b      	mov	r3, r1
 810dc46:	4620      	mov	r0, r4
 810dc48:	4629      	mov	r1, r5
 810dc4a:	f7f2 fba5 	bl	8100398 <__aeabi_dsub>
 810dc4e:	4632      	mov	r2, r6
 810dc50:	463b      	mov	r3, r7
 810dc52:	f7f2 fba3 	bl	810039c <__adddf3>
 810dc56:	ed9d 7b04 	vldr	d7, [sp, #16]
 810dc5a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 810dc5e:	ed88 7b00 	vstr	d7, [r8]
 810dc62:	f109 39ff 	add.w	r9, r9, #4294967295
 810dc66:	e776      	b.n	810db56 <__kernel_rem_pio2+0x4f6>
 810dc68:	e9da 8900 	ldrd	r8, r9, [sl]
 810dc6c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 810dc70:	4640      	mov	r0, r8
 810dc72:	4632      	mov	r2, r6
 810dc74:	463b      	mov	r3, r7
 810dc76:	4649      	mov	r1, r9
 810dc78:	f7f2 fb90 	bl	810039c <__adddf3>
 810dc7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810dc80:	4602      	mov	r2, r0
 810dc82:	460b      	mov	r3, r1
 810dc84:	4640      	mov	r0, r8
 810dc86:	4649      	mov	r1, r9
 810dc88:	f7f2 fb86 	bl	8100398 <__aeabi_dsub>
 810dc8c:	4632      	mov	r2, r6
 810dc8e:	463b      	mov	r3, r7
 810dc90:	f7f2 fb84 	bl	810039c <__adddf3>
 810dc94:	ed9d 7b04 	vldr	d7, [sp, #16]
 810dc98:	e9ca 0102 	strd	r0, r1, [sl, #8]
 810dc9c:	ed8a 7b00 	vstr	d7, [sl]
 810dca0:	3c01      	subs	r4, #1
 810dca2:	e75e      	b.n	810db62 <__kernel_rem_pio2+0x502>
 810dca4:	ab48      	add	r3, sp, #288	; 0x120
 810dca6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 810dcaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dcae:	f7f2 fb75 	bl	810039c <__adddf3>
 810dcb2:	f10b 3bff 	add.w	fp, fp, #4294967295
 810dcb6:	e75a      	b.n	810db6e <__kernel_rem_pio2+0x50e>
 810dcb8:	9b01      	ldr	r3, [sp, #4]
 810dcba:	9a01      	ldr	r2, [sp, #4]
 810dcbc:	601d      	str	r5, [r3, #0]
 810dcbe:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 810dcc2:	605c      	str	r4, [r3, #4]
 810dcc4:	609f      	str	r7, [r3, #8]
 810dcc6:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 810dcca:	60d3      	str	r3, [r2, #12]
 810dccc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 810dcd0:	6110      	str	r0, [r2, #16]
 810dcd2:	6153      	str	r3, [r2, #20]
 810dcd4:	e72e      	b.n	810db34 <__kernel_rem_pio2+0x4d4>
 810dcd6:	bf00      	nop
 810dcd8:	41700000 	.word	0x41700000
 810dcdc:	3e700000 	.word	0x3e700000

0810dce0 <__kernel_sin>:
 810dce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810dce4:	ed2d 8b04 	vpush	{d8-d9}
 810dce8:	eeb0 8a41 	vmov.f32	s16, s2
 810dcec:	eef0 8a61 	vmov.f32	s17, s3
 810dcf0:	ec55 4b10 	vmov	r4, r5, d0
 810dcf4:	b083      	sub	sp, #12
 810dcf6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 810dcfa:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 810dcfe:	9001      	str	r0, [sp, #4]
 810dd00:	da06      	bge.n	810dd10 <__kernel_sin+0x30>
 810dd02:	ee10 0a10 	vmov	r0, s0
 810dd06:	4629      	mov	r1, r5
 810dd08:	f7f2 ffae 	bl	8100c68 <__aeabi_d2iz>
 810dd0c:	2800      	cmp	r0, #0
 810dd0e:	d051      	beq.n	810ddb4 <__kernel_sin+0xd4>
 810dd10:	4622      	mov	r2, r4
 810dd12:	462b      	mov	r3, r5
 810dd14:	4620      	mov	r0, r4
 810dd16:	4629      	mov	r1, r5
 810dd18:	f7f2 fcf6 	bl	8100708 <__aeabi_dmul>
 810dd1c:	4682      	mov	sl, r0
 810dd1e:	468b      	mov	fp, r1
 810dd20:	4602      	mov	r2, r0
 810dd22:	460b      	mov	r3, r1
 810dd24:	4620      	mov	r0, r4
 810dd26:	4629      	mov	r1, r5
 810dd28:	f7f2 fcee 	bl	8100708 <__aeabi_dmul>
 810dd2c:	a341      	add	r3, pc, #260	; (adr r3, 810de34 <__kernel_sin+0x154>)
 810dd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dd32:	4680      	mov	r8, r0
 810dd34:	4689      	mov	r9, r1
 810dd36:	4650      	mov	r0, sl
 810dd38:	4659      	mov	r1, fp
 810dd3a:	f7f2 fce5 	bl	8100708 <__aeabi_dmul>
 810dd3e:	a33f      	add	r3, pc, #252	; (adr r3, 810de3c <__kernel_sin+0x15c>)
 810dd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dd44:	f7f2 fb28 	bl	8100398 <__aeabi_dsub>
 810dd48:	4652      	mov	r2, sl
 810dd4a:	465b      	mov	r3, fp
 810dd4c:	f7f2 fcdc 	bl	8100708 <__aeabi_dmul>
 810dd50:	a33c      	add	r3, pc, #240	; (adr r3, 810de44 <__kernel_sin+0x164>)
 810dd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dd56:	f7f2 fb21 	bl	810039c <__adddf3>
 810dd5a:	4652      	mov	r2, sl
 810dd5c:	465b      	mov	r3, fp
 810dd5e:	f7f2 fcd3 	bl	8100708 <__aeabi_dmul>
 810dd62:	a33a      	add	r3, pc, #232	; (adr r3, 810de4c <__kernel_sin+0x16c>)
 810dd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dd68:	f7f2 fb16 	bl	8100398 <__aeabi_dsub>
 810dd6c:	4652      	mov	r2, sl
 810dd6e:	465b      	mov	r3, fp
 810dd70:	f7f2 fcca 	bl	8100708 <__aeabi_dmul>
 810dd74:	a337      	add	r3, pc, #220	; (adr r3, 810de54 <__kernel_sin+0x174>)
 810dd76:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dd7a:	f7f2 fb0f 	bl	810039c <__adddf3>
 810dd7e:	9b01      	ldr	r3, [sp, #4]
 810dd80:	4606      	mov	r6, r0
 810dd82:	460f      	mov	r7, r1
 810dd84:	b9eb      	cbnz	r3, 810ddc2 <__kernel_sin+0xe2>
 810dd86:	4602      	mov	r2, r0
 810dd88:	460b      	mov	r3, r1
 810dd8a:	4650      	mov	r0, sl
 810dd8c:	4659      	mov	r1, fp
 810dd8e:	f7f2 fcbb 	bl	8100708 <__aeabi_dmul>
 810dd92:	a325      	add	r3, pc, #148	; (adr r3, 810de28 <__kernel_sin+0x148>)
 810dd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dd98:	f7f2 fafe 	bl	8100398 <__aeabi_dsub>
 810dd9c:	4642      	mov	r2, r8
 810dd9e:	464b      	mov	r3, r9
 810dda0:	f7f2 fcb2 	bl	8100708 <__aeabi_dmul>
 810dda4:	4602      	mov	r2, r0
 810dda6:	460b      	mov	r3, r1
 810dda8:	4620      	mov	r0, r4
 810ddaa:	4629      	mov	r1, r5
 810ddac:	f7f2 faf6 	bl	810039c <__adddf3>
 810ddb0:	4604      	mov	r4, r0
 810ddb2:	460d      	mov	r5, r1
 810ddb4:	ec45 4b10 	vmov	d0, r4, r5
 810ddb8:	b003      	add	sp, #12
 810ddba:	ecbd 8b04 	vpop	{d8-d9}
 810ddbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ddc2:	4b1b      	ldr	r3, [pc, #108]	; (810de30 <__kernel_sin+0x150>)
 810ddc4:	ec51 0b18 	vmov	r0, r1, d8
 810ddc8:	2200      	movs	r2, #0
 810ddca:	f7f2 fc9d 	bl	8100708 <__aeabi_dmul>
 810ddce:	4632      	mov	r2, r6
 810ddd0:	ec41 0b19 	vmov	d9, r0, r1
 810ddd4:	463b      	mov	r3, r7
 810ddd6:	4640      	mov	r0, r8
 810ddd8:	4649      	mov	r1, r9
 810ddda:	f7f2 fc95 	bl	8100708 <__aeabi_dmul>
 810ddde:	4602      	mov	r2, r0
 810dde0:	460b      	mov	r3, r1
 810dde2:	ec51 0b19 	vmov	r0, r1, d9
 810dde6:	f7f2 fad7 	bl	8100398 <__aeabi_dsub>
 810ddea:	4652      	mov	r2, sl
 810ddec:	465b      	mov	r3, fp
 810ddee:	f7f2 fc8b 	bl	8100708 <__aeabi_dmul>
 810ddf2:	ec53 2b18 	vmov	r2, r3, d8
 810ddf6:	f7f2 facf 	bl	8100398 <__aeabi_dsub>
 810ddfa:	a30b      	add	r3, pc, #44	; (adr r3, 810de28 <__kernel_sin+0x148>)
 810ddfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 810de00:	4606      	mov	r6, r0
 810de02:	460f      	mov	r7, r1
 810de04:	4640      	mov	r0, r8
 810de06:	4649      	mov	r1, r9
 810de08:	f7f2 fc7e 	bl	8100708 <__aeabi_dmul>
 810de0c:	4602      	mov	r2, r0
 810de0e:	460b      	mov	r3, r1
 810de10:	4630      	mov	r0, r6
 810de12:	4639      	mov	r1, r7
 810de14:	f7f2 fac2 	bl	810039c <__adddf3>
 810de18:	4602      	mov	r2, r0
 810de1a:	460b      	mov	r3, r1
 810de1c:	4620      	mov	r0, r4
 810de1e:	4629      	mov	r1, r5
 810de20:	f7f2 faba 	bl	8100398 <__aeabi_dsub>
 810de24:	e7c4      	b.n	810ddb0 <__kernel_sin+0xd0>
 810de26:	bf00      	nop
 810de28:	55555549 	.word	0x55555549
 810de2c:	3fc55555 	.word	0x3fc55555
 810de30:	3fe00000 	.word	0x3fe00000
 810de34:	5acfd57c 	.word	0x5acfd57c
 810de38:	3de5d93a 	.word	0x3de5d93a
 810de3c:	8a2b9ceb 	.word	0x8a2b9ceb
 810de40:	3e5ae5e6 	.word	0x3e5ae5e6
 810de44:	57b1fe7d 	.word	0x57b1fe7d
 810de48:	3ec71de3 	.word	0x3ec71de3
 810de4c:	19c161d5 	.word	0x19c161d5
 810de50:	3f2a01a0 	.word	0x3f2a01a0
 810de54:	1110f8a6 	.word	0x1110f8a6
 810de58:	3f811111 	.word	0x3f811111

0810de5c <fabs>:
 810de5c:	ec51 0b10 	vmov	r0, r1, d0
 810de60:	ee10 2a10 	vmov	r2, s0
 810de64:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 810de68:	ec43 2b10 	vmov	d0, r2, r3
 810de6c:	4770      	bx	lr

0810de6e <finite>:
 810de6e:	b082      	sub	sp, #8
 810de70:	ed8d 0b00 	vstr	d0, [sp]
 810de74:	9801      	ldr	r0, [sp, #4]
 810de76:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 810de7a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 810de7e:	0fc0      	lsrs	r0, r0, #31
 810de80:	b002      	add	sp, #8
 810de82:	4770      	bx	lr
 810de84:	0000      	movs	r0, r0
	...

0810de88 <floor>:
 810de88:	ec51 0b10 	vmov	r0, r1, d0
 810de8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810de90:	f3c1 570a 	ubfx	r7, r1, #20, #11
 810de94:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 810de98:	2e13      	cmp	r6, #19
 810de9a:	ee10 5a10 	vmov	r5, s0
 810de9e:	ee10 8a10 	vmov	r8, s0
 810dea2:	460c      	mov	r4, r1
 810dea4:	dc32      	bgt.n	810df0c <floor+0x84>
 810dea6:	2e00      	cmp	r6, #0
 810dea8:	da14      	bge.n	810ded4 <floor+0x4c>
 810deaa:	a333      	add	r3, pc, #204	; (adr r3, 810df78 <floor+0xf0>)
 810deac:	e9d3 2300 	ldrd	r2, r3, [r3]
 810deb0:	f7f2 fa74 	bl	810039c <__adddf3>
 810deb4:	2200      	movs	r2, #0
 810deb6:	2300      	movs	r3, #0
 810deb8:	f7f2 feb6 	bl	8100c28 <__aeabi_dcmpgt>
 810debc:	b138      	cbz	r0, 810dece <floor+0x46>
 810debe:	2c00      	cmp	r4, #0
 810dec0:	da57      	bge.n	810df72 <floor+0xea>
 810dec2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 810dec6:	431d      	orrs	r5, r3
 810dec8:	d001      	beq.n	810dece <floor+0x46>
 810deca:	4c2d      	ldr	r4, [pc, #180]	; (810df80 <floor+0xf8>)
 810decc:	2500      	movs	r5, #0
 810dece:	4621      	mov	r1, r4
 810ded0:	4628      	mov	r0, r5
 810ded2:	e025      	b.n	810df20 <floor+0x98>
 810ded4:	4f2b      	ldr	r7, [pc, #172]	; (810df84 <floor+0xfc>)
 810ded6:	4137      	asrs	r7, r6
 810ded8:	ea01 0307 	and.w	r3, r1, r7
 810dedc:	4303      	orrs	r3, r0
 810dede:	d01f      	beq.n	810df20 <floor+0x98>
 810dee0:	a325      	add	r3, pc, #148	; (adr r3, 810df78 <floor+0xf0>)
 810dee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810dee6:	f7f2 fa59 	bl	810039c <__adddf3>
 810deea:	2200      	movs	r2, #0
 810deec:	2300      	movs	r3, #0
 810deee:	f7f2 fe9b 	bl	8100c28 <__aeabi_dcmpgt>
 810def2:	2800      	cmp	r0, #0
 810def4:	d0eb      	beq.n	810dece <floor+0x46>
 810def6:	2c00      	cmp	r4, #0
 810def8:	bfbe      	ittt	lt
 810defa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 810defe:	fa43 f606 	asrlt.w	r6, r3, r6
 810df02:	19a4      	addlt	r4, r4, r6
 810df04:	ea24 0407 	bic.w	r4, r4, r7
 810df08:	2500      	movs	r5, #0
 810df0a:	e7e0      	b.n	810dece <floor+0x46>
 810df0c:	2e33      	cmp	r6, #51	; 0x33
 810df0e:	dd0b      	ble.n	810df28 <floor+0xa0>
 810df10:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 810df14:	d104      	bne.n	810df20 <floor+0x98>
 810df16:	ee10 2a10 	vmov	r2, s0
 810df1a:	460b      	mov	r3, r1
 810df1c:	f7f2 fa3e 	bl	810039c <__adddf3>
 810df20:	ec41 0b10 	vmov	d0, r0, r1
 810df24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810df28:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 810df2c:	f04f 33ff 	mov.w	r3, #4294967295
 810df30:	fa23 f707 	lsr.w	r7, r3, r7
 810df34:	4207      	tst	r7, r0
 810df36:	d0f3      	beq.n	810df20 <floor+0x98>
 810df38:	a30f      	add	r3, pc, #60	; (adr r3, 810df78 <floor+0xf0>)
 810df3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810df3e:	f7f2 fa2d 	bl	810039c <__adddf3>
 810df42:	2200      	movs	r2, #0
 810df44:	2300      	movs	r3, #0
 810df46:	f7f2 fe6f 	bl	8100c28 <__aeabi_dcmpgt>
 810df4a:	2800      	cmp	r0, #0
 810df4c:	d0bf      	beq.n	810dece <floor+0x46>
 810df4e:	2c00      	cmp	r4, #0
 810df50:	da02      	bge.n	810df58 <floor+0xd0>
 810df52:	2e14      	cmp	r6, #20
 810df54:	d103      	bne.n	810df5e <floor+0xd6>
 810df56:	3401      	adds	r4, #1
 810df58:	ea25 0507 	bic.w	r5, r5, r7
 810df5c:	e7b7      	b.n	810dece <floor+0x46>
 810df5e:	2301      	movs	r3, #1
 810df60:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 810df64:	fa03 f606 	lsl.w	r6, r3, r6
 810df68:	4435      	add	r5, r6
 810df6a:	4545      	cmp	r5, r8
 810df6c:	bf38      	it	cc
 810df6e:	18e4      	addcc	r4, r4, r3
 810df70:	e7f2      	b.n	810df58 <floor+0xd0>
 810df72:	2500      	movs	r5, #0
 810df74:	462c      	mov	r4, r5
 810df76:	e7aa      	b.n	810dece <floor+0x46>
 810df78:	8800759c 	.word	0x8800759c
 810df7c:	7e37e43c 	.word	0x7e37e43c
 810df80:	bff00000 	.word	0xbff00000
 810df84:	000fffff 	.word	0x000fffff

0810df88 <rint>:
 810df88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810df8a:	ec51 0b10 	vmov	r0, r1, d0
 810df8e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 810df92:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 810df96:	2e13      	cmp	r6, #19
 810df98:	ee10 4a10 	vmov	r4, s0
 810df9c:	460b      	mov	r3, r1
 810df9e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 810dfa2:	dc58      	bgt.n	810e056 <rint+0xce>
 810dfa4:	2e00      	cmp	r6, #0
 810dfa6:	da2b      	bge.n	810e000 <rint+0x78>
 810dfa8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 810dfac:	4302      	orrs	r2, r0
 810dfae:	d023      	beq.n	810dff8 <rint+0x70>
 810dfb0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 810dfb4:	4302      	orrs	r2, r0
 810dfb6:	4254      	negs	r4, r2
 810dfb8:	4314      	orrs	r4, r2
 810dfba:	0c4b      	lsrs	r3, r1, #17
 810dfbc:	0b24      	lsrs	r4, r4, #12
 810dfbe:	045b      	lsls	r3, r3, #17
 810dfc0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 810dfc4:	ea44 0103 	orr.w	r1, r4, r3
 810dfc8:	4b32      	ldr	r3, [pc, #200]	; (810e094 <rint+0x10c>)
 810dfca:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 810dfce:	e9d3 6700 	ldrd	r6, r7, [r3]
 810dfd2:	4602      	mov	r2, r0
 810dfd4:	460b      	mov	r3, r1
 810dfd6:	4630      	mov	r0, r6
 810dfd8:	4639      	mov	r1, r7
 810dfda:	f7f2 f9df 	bl	810039c <__adddf3>
 810dfde:	e9cd 0100 	strd	r0, r1, [sp]
 810dfe2:	463b      	mov	r3, r7
 810dfe4:	e9dd 0100 	ldrd	r0, r1, [sp]
 810dfe8:	4632      	mov	r2, r6
 810dfea:	f7f2 f9d5 	bl	8100398 <__aeabi_dsub>
 810dfee:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 810dff2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 810dff6:	4639      	mov	r1, r7
 810dff8:	ec41 0b10 	vmov	d0, r0, r1
 810dffc:	b003      	add	sp, #12
 810dffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810e000:	4a25      	ldr	r2, [pc, #148]	; (810e098 <rint+0x110>)
 810e002:	4132      	asrs	r2, r6
 810e004:	ea01 0702 	and.w	r7, r1, r2
 810e008:	4307      	orrs	r7, r0
 810e00a:	d0f5      	beq.n	810dff8 <rint+0x70>
 810e00c:	0851      	lsrs	r1, r2, #1
 810e00e:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 810e012:	4314      	orrs	r4, r2
 810e014:	d00c      	beq.n	810e030 <rint+0xa8>
 810e016:	ea23 0201 	bic.w	r2, r3, r1
 810e01a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 810e01e:	2e13      	cmp	r6, #19
 810e020:	fa43 f606 	asr.w	r6, r3, r6
 810e024:	bf0c      	ite	eq
 810e026:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 810e02a:	2400      	movne	r4, #0
 810e02c:	ea42 0306 	orr.w	r3, r2, r6
 810e030:	4918      	ldr	r1, [pc, #96]	; (810e094 <rint+0x10c>)
 810e032:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 810e036:	4622      	mov	r2, r4
 810e038:	e9d5 4500 	ldrd	r4, r5, [r5]
 810e03c:	4620      	mov	r0, r4
 810e03e:	4629      	mov	r1, r5
 810e040:	f7f2 f9ac 	bl	810039c <__adddf3>
 810e044:	e9cd 0100 	strd	r0, r1, [sp]
 810e048:	e9dd 0100 	ldrd	r0, r1, [sp]
 810e04c:	4622      	mov	r2, r4
 810e04e:	462b      	mov	r3, r5
 810e050:	f7f2 f9a2 	bl	8100398 <__aeabi_dsub>
 810e054:	e7d0      	b.n	810dff8 <rint+0x70>
 810e056:	2e33      	cmp	r6, #51	; 0x33
 810e058:	dd07      	ble.n	810e06a <rint+0xe2>
 810e05a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 810e05e:	d1cb      	bne.n	810dff8 <rint+0x70>
 810e060:	ee10 2a10 	vmov	r2, s0
 810e064:	f7f2 f99a 	bl	810039c <__adddf3>
 810e068:	e7c6      	b.n	810dff8 <rint+0x70>
 810e06a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 810e06e:	f04f 36ff 	mov.w	r6, #4294967295
 810e072:	40d6      	lsrs	r6, r2
 810e074:	4230      	tst	r0, r6
 810e076:	d0bf      	beq.n	810dff8 <rint+0x70>
 810e078:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 810e07c:	ea4f 0156 	mov.w	r1, r6, lsr #1
 810e080:	bf1f      	itttt	ne
 810e082:	ea24 0101 	bicne.w	r1, r4, r1
 810e086:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 810e08a:	fa44 f202 	asrne.w	r2, r4, r2
 810e08e:	ea41 0402 	orrne.w	r4, r1, r2
 810e092:	e7cd      	b.n	810e030 <rint+0xa8>
 810e094:	0810e8e8 	.word	0x0810e8e8
 810e098:	000fffff 	.word	0x000fffff
 810e09c:	00000000 	.word	0x00000000

0810e0a0 <scalbn>:
 810e0a0:	b570      	push	{r4, r5, r6, lr}
 810e0a2:	ec55 4b10 	vmov	r4, r5, d0
 810e0a6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 810e0aa:	4606      	mov	r6, r0
 810e0ac:	462b      	mov	r3, r5
 810e0ae:	b99a      	cbnz	r2, 810e0d8 <scalbn+0x38>
 810e0b0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 810e0b4:	4323      	orrs	r3, r4
 810e0b6:	d036      	beq.n	810e126 <scalbn+0x86>
 810e0b8:	4b39      	ldr	r3, [pc, #228]	; (810e1a0 <scalbn+0x100>)
 810e0ba:	4629      	mov	r1, r5
 810e0bc:	ee10 0a10 	vmov	r0, s0
 810e0c0:	2200      	movs	r2, #0
 810e0c2:	f7f2 fb21 	bl	8100708 <__aeabi_dmul>
 810e0c6:	4b37      	ldr	r3, [pc, #220]	; (810e1a4 <scalbn+0x104>)
 810e0c8:	429e      	cmp	r6, r3
 810e0ca:	4604      	mov	r4, r0
 810e0cc:	460d      	mov	r5, r1
 810e0ce:	da10      	bge.n	810e0f2 <scalbn+0x52>
 810e0d0:	a32b      	add	r3, pc, #172	; (adr r3, 810e180 <scalbn+0xe0>)
 810e0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e0d6:	e03a      	b.n	810e14e <scalbn+0xae>
 810e0d8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 810e0dc:	428a      	cmp	r2, r1
 810e0de:	d10c      	bne.n	810e0fa <scalbn+0x5a>
 810e0e0:	ee10 2a10 	vmov	r2, s0
 810e0e4:	4620      	mov	r0, r4
 810e0e6:	4629      	mov	r1, r5
 810e0e8:	f7f2 f958 	bl	810039c <__adddf3>
 810e0ec:	4604      	mov	r4, r0
 810e0ee:	460d      	mov	r5, r1
 810e0f0:	e019      	b.n	810e126 <scalbn+0x86>
 810e0f2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 810e0f6:	460b      	mov	r3, r1
 810e0f8:	3a36      	subs	r2, #54	; 0x36
 810e0fa:	4432      	add	r2, r6
 810e0fc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 810e100:	428a      	cmp	r2, r1
 810e102:	dd08      	ble.n	810e116 <scalbn+0x76>
 810e104:	2d00      	cmp	r5, #0
 810e106:	a120      	add	r1, pc, #128	; (adr r1, 810e188 <scalbn+0xe8>)
 810e108:	e9d1 0100 	ldrd	r0, r1, [r1]
 810e10c:	da1c      	bge.n	810e148 <scalbn+0xa8>
 810e10e:	a120      	add	r1, pc, #128	; (adr r1, 810e190 <scalbn+0xf0>)
 810e110:	e9d1 0100 	ldrd	r0, r1, [r1]
 810e114:	e018      	b.n	810e148 <scalbn+0xa8>
 810e116:	2a00      	cmp	r2, #0
 810e118:	dd08      	ble.n	810e12c <scalbn+0x8c>
 810e11a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 810e11e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 810e122:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 810e126:	ec45 4b10 	vmov	d0, r4, r5
 810e12a:	bd70      	pop	{r4, r5, r6, pc}
 810e12c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 810e130:	da19      	bge.n	810e166 <scalbn+0xc6>
 810e132:	f24c 3350 	movw	r3, #50000	; 0xc350
 810e136:	429e      	cmp	r6, r3
 810e138:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 810e13c:	dd0a      	ble.n	810e154 <scalbn+0xb4>
 810e13e:	a112      	add	r1, pc, #72	; (adr r1, 810e188 <scalbn+0xe8>)
 810e140:	e9d1 0100 	ldrd	r0, r1, [r1]
 810e144:	2b00      	cmp	r3, #0
 810e146:	d1e2      	bne.n	810e10e <scalbn+0x6e>
 810e148:	a30f      	add	r3, pc, #60	; (adr r3, 810e188 <scalbn+0xe8>)
 810e14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810e14e:	f7f2 fadb 	bl	8100708 <__aeabi_dmul>
 810e152:	e7cb      	b.n	810e0ec <scalbn+0x4c>
 810e154:	a10a      	add	r1, pc, #40	; (adr r1, 810e180 <scalbn+0xe0>)
 810e156:	e9d1 0100 	ldrd	r0, r1, [r1]
 810e15a:	2b00      	cmp	r3, #0
 810e15c:	d0b8      	beq.n	810e0d0 <scalbn+0x30>
 810e15e:	a10e      	add	r1, pc, #56	; (adr r1, 810e198 <scalbn+0xf8>)
 810e160:	e9d1 0100 	ldrd	r0, r1, [r1]
 810e164:	e7b4      	b.n	810e0d0 <scalbn+0x30>
 810e166:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 810e16a:	3236      	adds	r2, #54	; 0x36
 810e16c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 810e170:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 810e174:	4620      	mov	r0, r4
 810e176:	4b0c      	ldr	r3, [pc, #48]	; (810e1a8 <scalbn+0x108>)
 810e178:	2200      	movs	r2, #0
 810e17a:	e7e8      	b.n	810e14e <scalbn+0xae>
 810e17c:	f3af 8000 	nop.w
 810e180:	c2f8f359 	.word	0xc2f8f359
 810e184:	01a56e1f 	.word	0x01a56e1f
 810e188:	8800759c 	.word	0x8800759c
 810e18c:	7e37e43c 	.word	0x7e37e43c
 810e190:	8800759c 	.word	0x8800759c
 810e194:	fe37e43c 	.word	0xfe37e43c
 810e198:	c2f8f359 	.word	0xc2f8f359
 810e19c:	81a56e1f 	.word	0x81a56e1f
 810e1a0:	43500000 	.word	0x43500000
 810e1a4:	ffff3cb0 	.word	0xffff3cb0
 810e1a8:	3c900000 	.word	0x3c900000

0810e1ac <_init>:
 810e1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810e1ae:	bf00      	nop
 810e1b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810e1b2:	bc08      	pop	{r3}
 810e1b4:	469e      	mov	lr, r3
 810e1b6:	4770      	bx	lr

0810e1b8 <_fini>:
 810e1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810e1ba:	bf00      	nop
 810e1bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810e1be:	bc08      	pop	{r3}
 810e1c0:	469e      	mov	lr, r3
 810e1c2:	4770      	bx	lr
