
---------- Begin Simulation Statistics ----------
final_tick                               160936301000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 349771                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682968                       # Number of bytes of host memory used
host_op_rate                                   350458                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   285.90                       # Real time elapsed on the host
host_tick_rate                              562908221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160936                       # Number of seconds simulated
sim_ticks                                160936301000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615912                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095607                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103687                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728215                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478334                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.609363                       # CPI: cycles per instruction
system.cpu.discardedOps                        190769                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610620                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403256                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001578                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        28561444                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.621364                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        160936301                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132374857                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       203225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        410927                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           84                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       472102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        34807                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       945589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          34828                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73072                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       154613                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48586                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134656                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134656                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73072                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       618655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 618655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     46379648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46379648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207728                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207728    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207728                       # Request fanout histogram
system.membus.respLayer1.occupancy         1959954750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1647831000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            255576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       567957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           79                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          135466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           217913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          217912                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255133                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1418112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1419077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    113457792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              113524608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          231402                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19790464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           704891                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.217173                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 669977     95.05%     95.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  34893      4.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             704891                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2599281000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2365229995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2215000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               265720                       # number of demand (read+write) hits
system.l2.demand_hits::total                   265756                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  36                       # number of overall hits
system.l2.overall_hits::.cpu.data              265720                       # number of overall hits
system.l2.overall_hits::total                  265756                       # number of overall hits
system.l2.demand_misses::.cpu.inst                407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207326                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207733                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               407                       # number of overall misses
system.l2.overall_misses::.cpu.data            207326                       # number of overall misses
system.l2.overall_misses::total                207733                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43378000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23658379000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23701757000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43378000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23658379000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23701757000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           473046                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               473489                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          473046                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              473489                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.918736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.438279                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.438728                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.918736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.438279                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.438728                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106579.852580                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114111.973414                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114097.216138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106579.852580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114111.973414                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114097.216138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              154613                       # number of writebacks
system.l2.writebacks::total                    154613                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207728                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207728                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35238000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19511522000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19546760000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35238000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19511522000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19546760000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.918736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.438268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.438718                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.918736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.438268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.438718                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86579.852580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94112.617632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94097.858738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86579.852580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94112.617632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94097.858738                       # average overall mshr miss latency
system.l2.replacements                         231402                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       413344                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           413344                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       413344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       413344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           73                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               73                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           73                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           73                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6625                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6625                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             83257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83257                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          134656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              134656                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15583865000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15583865000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        217913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            217913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.617935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.617935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115730.936609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115730.936609                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       134656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         134656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12890745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12890745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.617935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.617935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95730.936609                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95730.936609                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.918736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.918736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106579.852580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106579.852580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35238000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35238000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.918736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86579.852580                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86579.852580                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        182463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            182463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        72670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           72670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8074514000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8074514000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.284832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.284832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111112.068254                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111112.068254                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        72665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        72665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6620777000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6620777000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.284812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.284812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91113.699856                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91113.699856                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4042.068130                       # Cycle average of tags in use
system.l2.tags.total_refs                      938875                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    235498                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.986764                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     199.219885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.692700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3829.155545                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.048638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.934852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2126508                       # Number of tag accesses
system.l2.tags.data_accesses                  2126508                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26537088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26589184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19790464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19790464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          207321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       154613                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             154613                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            323706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         164891872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             165215578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       323706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           323706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      122970790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            122970790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      122970790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           323706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        164891872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            288186368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    309224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    413130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012073568500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              799587                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291649                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207728                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     154613                       # Number of write requests accepted
system.mem_ctrls.readBursts                    415456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   309226                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1512                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             27233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19404                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8905849750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2069720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16667299750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21514.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40264.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   294943                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  208970                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                415456                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               309226                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  185339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  194975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       219212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.116034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.011326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.306613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12349      5.63%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       167034     76.20%     81.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16648      7.59%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3955      1.80%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1308      0.60%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1299      0.59%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          953      0.43%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          778      0.35%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14888      6.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       219212                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.095363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.640603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.189458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          17683     98.67%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           85      0.47%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           94      0.52%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           22      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           18      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            7      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.253055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.205092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.309635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8117     45.29%     45.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              374      2.09%     47.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7871     43.92%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              287      1.60%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1076      6.00%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               72      0.40%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               64      0.36%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               53      0.30%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26492416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   96768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19788288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26589184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19790464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       164.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       122.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    165.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    122.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  160936207000                       # Total gap between requests
system.mem_ctrls.avgGap                     444156.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26440320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19788288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 323705.712609860464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 164290590.971144527197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 122957268.664948374033                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       414642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       309226                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26633000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16640666750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3745171485000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32718.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40132.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12111437.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            756547260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            402091635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1443643740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          785338560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12703994160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33395794410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33676765440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83164175205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.752123                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87197544250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5373940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  68364816750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            808704960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            429817905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1511916420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          828643680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12703994160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33747794490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33380344320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        83411215935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.287145                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86425773750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5373940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69136587250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    160936301000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050519                       # number of overall hits
system.cpu.icache.overall_hits::total         8050519                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46409000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46409000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46409000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46409000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050962                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050962                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050962                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104760.722348                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104760.722348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104760.722348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104760.722348                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           79                       # number of writebacks
system.cpu.icache.writebacks::total                79                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45523000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102760.722348                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102760.722348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102760.722348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102760.722348                       # average overall mshr miss latency
system.cpu.icache.replacements                     79                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050519                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104760.722348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104760.722348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102760.722348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102760.722348                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.277853                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050962                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18173.729120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.277853                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.308865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.308865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.355469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8051405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8051405                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51560361                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51560361                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51560959                       # number of overall hits
system.cpu.dcache.overall_hits::total        51560959                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       501159                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         501159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       508980                       # number of overall misses
system.cpu.dcache.overall_misses::total        508980                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34135071000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34135071000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34135071000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34135071000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52061520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52061520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52069939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52069939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009626                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009626                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009775                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009775                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68112.257786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68112.257786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67065.643051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67065.643051                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       413344                       # number of writebacks
system.cpu.dcache.writebacks::total            413344                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32068                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32068                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32068                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32068                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       469091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       469091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       473046                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       473046                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30271709000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30271709000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30684993000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30684993000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009010                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009010                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009085                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009085                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64532.700478                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64532.700478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64866.826905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64866.826905                       # average overall mshr miss latency
system.cpu.dcache.replacements                 472021                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40857695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40857695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       253733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        253733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12898428000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12898428000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41111428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41111428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50834.649021                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50834.649021                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2555                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2555                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       251178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       251178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12275478000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12275478000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48871.628885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48871.628885                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10702666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10702666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       247426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       247426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21236643000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21236643000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85830.280569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85830.280569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       217913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       217913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17996231000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17996231000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82584.476374                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82584.476374                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    413284000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    413284000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104496.586599                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104496.586599                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.015187                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52034080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            473045                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.998161                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.015187                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          585                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208753105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208753105                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160936301000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
