// Seed: 3612172149
module module_0 (
    input  wand id_0,
    output wire id_1,
    input  wand id_2,
    input  tri  id_3
);
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output uwire id_6,
    output wire id_7,
    input tri id_8,
    output supply1 id_9,
    input tri0 id_10,
    output uwire id_11,
    output wor id_12,
    output wor id_13,
    output supply1 id_14,
    input tri1 id_15,
    output wire id_16,
    input wor id_17,
    input uwire id_18
);
  wire id_20;
  and (id_13, id_17, id_2, id_20, id_18, id_15, id_10, id_8, id_3);
  assign id_16 = 1;
  module_0(
      id_15, id_1, id_15, id_4
  );
  wire id_21, id_22;
endmodule
