// Seed: 45013857
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    output tri1 id_8
);
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12,
    output supply0 id_13,
    output tri1 id_14,
    input wor id_15,
    output tri0 id_16,
    input supply1 id_17,
    input tri0 id_18
);
  wire id_20;
  module_0(
      id_15, id_1, id_6, id_4, id_6, id_6, id_6, id_9, id_16
  );
endmodule
