read -sv run_verilog_mid/adder_32b_9_90_3f1b873e0af05be4d797cc6268ee494b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_90_3f1b873e0af05be4d797cc6268ee494b_yosys.v
