ARM ISA2+isb+dmb.st+dsb
"ISBdWW Rfe DMB.STdRW Rfe DSBdRR Fre"
Cycle=Rfe DMB.STdRW Rfe DSBdRR Fre ISBdWW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Rf Fr
Orig=ISBdWW Rfe DMB.STdRW Rfe DSBdRR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z;
%z2=z; %x2=x;
}
 P0           | P1           | P2           ;
 MOV R0,#1    | LDR R0,[%y1] | LDR R0,[%z2] ;
 STR R0,[%x0] | DMB ST       | DSB          ;
 ISB          | MOV R1,#1    | LDR R1,[%x2] ;
 MOV R1,#1    | STR R1,[%z1] |              ;
 STR R1,[%y0] |              |              ;
exists
(1:R0=1 /\ 2:R0=1 /\ 2:R1=0)
