<sld_project_info>
  <project>
    <hash md5_digest_80b="bd9535013724400f92ab"/>
  </project>
  <file_info>
    <file device="EP4CE22F17C6" path="Lab1_FPGA.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
