/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 360 240)
	(text "uart_RX" (rect 5 0 56 15)(font "Arial" ))
	(text "inst" (rect 8 160 31 175)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 28 15)(font "Arial" ))
		(text "CLK" (rect 21 27 49 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "VALID_IN" (rect 0 0 61 15)(font "Arial" ))
		(text "VALID_IN" (rect 21 43 82 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "RX_LINE" (rect 0 0 59 15)(font "Arial" ))
		(text "RX_LINE" (rect 21 59 80 74)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "READY_IN" (rect 0 0 69 15)(font "Arial" ))
		(text "READY_IN" (rect 21 75 90 90)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 296 96)
		(output)
		(text "UART_CLK" (rect 0 0 74 15)(font "Arial" ))
		(text "UART_CLK" (rect 213 91 275 106)(font "Arial" ))
		(line (pt 296 96)(pt 280 96))
	)
	(port
		(pt 0 112)
		(output)
		(text "READY_OUT" (rect 0 0 84 15)(font "Arial" ))
		(text "READY_OUT" (rect 24 104 108 119)(font "Arial" ))
		(line (pt 16 112)(pt 0 112))
	)
	(port
		(pt 296 64)
		(output)
		(text "DATA_OUT[7..0]" (rect 0 0 103 15)(font "Arial" ))
		(text "DATA_OUT[7..0]" (rect 188 59 275 74)(font "Arial" ))
		(line (pt 296 64)(pt 280 64)(line_width 3))
	)
	(port
		(pt 296 48)
		(output)
		(text "VALID_OUT" (rect 0 0 76 15)(font "Arial" ))
		(text "VALID_OUT" (rect 211 43 275 58)(font "Arial" ))
		(line (pt 296 48)(pt 280 48))
	)
	(port
		(pt 296 80)
		(output)
		(text "UART_RX_FIFO_FULL" (rect 0 0 147 15)(font "Arial" ))
		(text "UART_RX_FIFO_FULL" (rect 151 75 275 90)(font "Arial" ))
		(line (pt 296 80)(pt 280 80))
	)
	(port
		(pt 296 112)
		(output)
		(text "UART_RX_RECIEVED_ALL" (rect 0 0 178 15)(font "Arial" ))
		(text "UART_RX_RECIEVED_ALL" (rect 125 107 275 122)(font "Arial" ))
		(line (pt 296 112)(pt 280 112))
	)
	(port
		(pt 296 128)
		(output)
		(text "UART_RX_RECIEVED_NONE" (rect 0 0 194 15)(font "Arial" ))
		(text "UART_RX_RECIEVED_NONE" (rect 111 123 275 138)(font "Arial" ))
		(line (pt 296 128)(pt 280 128))
	)
	(drawing
		(rectangle (rect 16 16 280 160))
	)
)
