
MIDI-DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009650  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  0800980c  0800980c  0000a80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009990  08009990  0000b024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009990  08009990  0000a990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009998  08009998  0000b024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009998  08009998  0000a998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800999c  0800999c  0000a99c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20040000  080099a0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  20040024  080099c4  0000b024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200402a4  080099c4  0000b2a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b163  00000000  00000000  0000b054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037b7  00000000  00000000  000261b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  00029970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011f7  00000000  00000000  0002b080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ceb1  00000000  00000000  0002c277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d724  00000000  00000000  00059128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d98e  00000000  00000000  0007684c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001841da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006148  00000000  00000000  00184220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0018a368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040024 	.word	0x20040024
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080097f4 	.word	0x080097f4

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040028 	.word	0x20040028
 80001f8:	080097f4 	.word	0x080097f4

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <MIDI_Play>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

char MIDI_Play() {
 8000528:	b590      	push	{r4, r7, lr}
 800052a:	b091      	sub	sp, #68	@ 0x44
 800052c:	af00      	add	r7, sp, #0
        {'4','5','6','B'},
        {'7','8','9','C'},
        {'*','0','#','D'}
    };

    GPIO_TypeDef* rowPorts[4] = {Row_4_GPIO_Port, Row_3_GPIO_Port, Row_2_GPIO_Port, Row_1_GPIO_Port};
 800052e:	4b9c      	ldr	r3, [pc, #624]	@ (80007a0 <MIDI_Play+0x278>)
 8000530:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000534:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000536:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t rowPins[4]        = {Row_4_Pin,       Row_3_Pin,       Row_2_Pin,       Row_1_Pin};
 800053a:	4a9a      	ldr	r2, [pc, #616]	@ (80007a4 <MIDI_Play+0x27c>)
 800053c:	f107 031c 	add.w	r3, r7, #28
 8000540:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000544:	e883 0003 	stmia.w	r3, {r0, r1}

    GPIO_TypeDef* colPorts[4] = {Col_4_GPIO_Port, Col_3_GPIO_Port, Col_2_GPIO_Port, Col_1_GPIO_Port};
 8000548:	4b97      	ldr	r3, [pc, #604]	@ (80007a8 <MIDI_Play+0x280>)
 800054a:	f107 040c 	add.w	r4, r7, #12
 800054e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000550:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t colPins[4]        = {Col_4_Pin,       Col_3_Pin,       Col_2_Pin,       Col_1_Pin};
 8000554:	4a95      	ldr	r2, [pc, #596]	@ (80007ac <MIDI_Play+0x284>)
 8000556:	1d3b      	adds	r3, r7, #4
 8000558:	e892 0003 	ldmia.w	r2, {r0, r1}
 800055c:	e883 0003 	stmia.w	r3, {r0, r1}

    // Scan each row
    for (int r = 0; r < 4; r++)
 8000560:	2300      	movs	r3, #0
 8000562:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000564:	e075      	b.n	8000652 <MIDI_Play+0x12a>
    {
        // Set all rows HIGH
        HAL_GPIO_WritePin(Row_1_GPIO_Port, Row_1_Pin, GPIO_PIN_SET);
 8000566:	2201      	movs	r2, #1
 8000568:	2140      	movs	r1, #64	@ 0x40
 800056a:	4891      	ldr	r0, [pc, #580]	@ (80007b0 <MIDI_Play+0x288>)
 800056c:	f002 f99c 	bl	80028a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Row_2_GPIO_Port, Row_2_Pin, GPIO_PIN_SET);
 8000570:	2201      	movs	r2, #1
 8000572:	2104      	movs	r1, #4
 8000574:	488f      	ldr	r0, [pc, #572]	@ (80007b4 <MIDI_Play+0x28c>)
 8000576:	f002 f997 	bl	80028a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Row_3_GPIO_Port, Row_3_Pin, GPIO_PIN_SET);
 800057a:	2201      	movs	r2, #1
 800057c:	2102      	movs	r1, #2
 800057e:	488d      	ldr	r0, [pc, #564]	@ (80007b4 <MIDI_Play+0x28c>)
 8000580:	f002 f992 	bl	80028a8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Row_4_GPIO_Port, Row_4_Pin, GPIO_PIN_SET);
 8000584:	2201      	movs	r2, #1
 8000586:	2101      	movs	r1, #1
 8000588:	488a      	ldr	r0, [pc, #552]	@ (80007b4 <MIDI_Play+0x28c>)
 800058a:	f002 f98d 	bl	80028a8 <HAL_GPIO_WritePin>

        // Pull this row LOW
        HAL_GPIO_WritePin(rowPorts[r], rowPins[r], GPIO_PIN_RESET);
 800058e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	3340      	adds	r3, #64	@ 0x40
 8000594:	443b      	add	r3, r7
 8000596:	f853 0c1c 	ldr.w	r0, [r3, #-28]
 800059a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800059c:	005b      	lsls	r3, r3, #1
 800059e:	3340      	adds	r3, #64	@ 0x40
 80005a0:	443b      	add	r3, r7
 80005a2:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80005a6:	2200      	movs	r2, #0
 80005a8:	4619      	mov	r1, r3
 80005aa:	f002 f97d 	bl	80028a8 <HAL_GPIO_WritePin>

        // Check columns
        for (int c = 0; c < 4; c++)
 80005ae:	2300      	movs	r3, #0
 80005b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80005b2:	e048      	b.n	8000646 <MIDI_Play+0x11e>
        {
            if (HAL_GPIO_ReadPin(colPorts[c], colPins[c]) == GPIO_PIN_RESET)
 80005b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	3340      	adds	r3, #64	@ 0x40
 80005ba:	443b      	add	r3, r7
 80005bc:	f853 2c34 	ldr.w	r2, [r3, #-52]
 80005c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80005c2:	005b      	lsls	r3, r3, #1
 80005c4:	3340      	adds	r3, #64	@ 0x40
 80005c6:	443b      	add	r3, r7
 80005c8:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80005cc:	4619      	mov	r1, r3
 80005ce:	4610      	mov	r0, r2
 80005d0:	f002 f952 	bl	8002878 <HAL_GPIO_ReadPin>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d132      	bne.n	8000640 <MIDI_Play+0x118>
            {
                HAL_Delay(20);  // debounce
 80005da:	2014      	movs	r0, #20
 80005dc:	f001 f874 	bl	80016c8 <HAL_Delay>
                // Check again
                if (HAL_GPIO_ReadPin(colPorts[c], colPins[c]) == GPIO_PIN_RESET)
 80005e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80005e2:	009b      	lsls	r3, r3, #2
 80005e4:	3340      	adds	r3, #64	@ 0x40
 80005e6:	443b      	add	r3, r7
 80005e8:	f853 2c34 	ldr.w	r2, [r3, #-52]
 80005ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	3340      	adds	r3, #64	@ 0x40
 80005f2:	443b      	add	r3, r7
 80005f4:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80005f8:	4619      	mov	r1, r3
 80005fa:	4610      	mov	r0, r2
 80005fc:	f002 f93c 	bl	8002878 <HAL_GPIO_ReadPin>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d11c      	bne.n	8000640 <MIDI_Play+0x118>
                {
                    // Wait for release
                    while (HAL_GPIO_ReadPin(colPorts[c], colPins[c]) == GPIO_PIN_RESET);
 8000606:	bf00      	nop
 8000608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	3340      	adds	r3, #64	@ 0x40
 800060e:	443b      	add	r3, r7
 8000610:	f853 2c34 	ldr.w	r2, [r3, #-52]
 8000614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000616:	005b      	lsls	r3, r3, #1
 8000618:	3340      	adds	r3, #64	@ 0x40
 800061a:	443b      	add	r3, r7
 800061c:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8000620:	4619      	mov	r1, r3
 8000622:	4610      	mov	r0, r2
 8000624:	f002 f928 	bl	8002878 <HAL_GPIO_ReadPin>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d0ec      	beq.n	8000608 <MIDI_Play+0xe0>

                    keyPressed = keymap[r][c];  // return the key pressed
 800062e:	4a62      	ldr	r2, [pc, #392]	@ (80007b8 <MIDI_Play+0x290>)
 8000630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000632:	009b      	lsls	r3, r3, #2
 8000634:	441a      	add	r2, r3
 8000636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000638:	4413      	add	r3, r2
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        for (int c = 0; c < 4; c++)
 8000640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000642:	3301      	adds	r3, #1
 8000644:	637b      	str	r3, [r7, #52]	@ 0x34
 8000646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000648:	2b03      	cmp	r3, #3
 800064a:	ddb3      	ble.n	80005b4 <MIDI_Play+0x8c>
    for (int r = 0; r < 4; r++)
 800064c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800064e:	3301      	adds	r3, #1
 8000650:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000654:	2b03      	cmp	r3, #3
 8000656:	dd86      	ble.n	8000566 <MIDI_Play+0x3e>
                }
            }
        }
    }

    switch(keyPressed) {
 8000658:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800065c:	3b23      	subs	r3, #35	@ 0x23
 800065e:	2b21      	cmp	r3, #33	@ 0x21
 8000660:	f200 8098 	bhi.w	8000794 <MIDI_Play+0x26c>
 8000664:	a201      	add	r2, pc, #4	@ (adr r2, 800066c <MIDI_Play+0x144>)
 8000666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800066a:	bf00      	nop
 800066c:	08000781 	.word	0x08000781
 8000670:	08000795 	.word	0x08000795
 8000674:	08000795 	.word	0x08000795
 8000678:	08000795 	.word	0x08000795
 800067c:	08000795 	.word	0x08000795
 8000680:	08000795 	.word	0x08000795
 8000684:	08000795 	.word	0x08000795
 8000688:	0800076d 	.word	0x0800076d
 800068c:	08000795 	.word	0x08000795
 8000690:	08000795 	.word	0x08000795
 8000694:	08000795 	.word	0x08000795
 8000698:	08000795 	.word	0x08000795
 800069c:	08000795 	.word	0x08000795
 80006a0:	08000777 	.word	0x08000777
 80006a4:	080006f5 	.word	0x080006f5
 80006a8:	080006ff 	.word	0x080006ff
 80006ac:	08000709 	.word	0x08000709
 80006b0:	0800071d 	.word	0x0800071d
 80006b4:	08000727 	.word	0x08000727
 80006b8:	08000731 	.word	0x08000731
 80006bc:	08000745 	.word	0x08000745
 80006c0:	0800074f 	.word	0x0800074f
 80006c4:	08000759 	.word	0x08000759
 80006c8:	08000795 	.word	0x08000795
 80006cc:	08000795 	.word	0x08000795
 80006d0:	08000795 	.word	0x08000795
 80006d4:	08000795 	.word	0x08000795
 80006d8:	08000795 	.word	0x08000795
 80006dc:	08000795 	.word	0x08000795
 80006e0:	08000795 	.word	0x08000795
 80006e4:	08000713 	.word	0x08000713
 80006e8:	0800073b 	.word	0x0800073b
 80006ec:	08000763 	.word	0x08000763
 80006f0:	0800078b 	.word	0x0800078b
    	case '1':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 80006f4:	4a31      	ldr	r2, [pc, #196]	@ (80007bc <MIDI_Play+0x294>)
 80006f6:	4932      	ldr	r1, [pc, #200]	@ (80007c0 <MIDI_Play+0x298>)
 80006f8:	4832      	ldr	r0, [pc, #200]	@ (80007c4 <MIDI_Play+0x29c>)
 80006fa:	f000 fc4b 	bl	8000f94 <play_sound_byte>
    	case '2':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 80006fe:	4a2f      	ldr	r2, [pc, #188]	@ (80007bc <MIDI_Play+0x294>)
 8000700:	492f      	ldr	r1, [pc, #188]	@ (80007c0 <MIDI_Play+0x298>)
 8000702:	4830      	ldr	r0, [pc, #192]	@ (80007c4 <MIDI_Play+0x29c>)
 8000704:	f000 fc46 	bl	8000f94 <play_sound_byte>
    	case '3':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000708:	4a2c      	ldr	r2, [pc, #176]	@ (80007bc <MIDI_Play+0x294>)
 800070a:	492d      	ldr	r1, [pc, #180]	@ (80007c0 <MIDI_Play+0x298>)
 800070c:	482d      	ldr	r0, [pc, #180]	@ (80007c4 <MIDI_Play+0x29c>)
 800070e:	f000 fc41 	bl	8000f94 <play_sound_byte>
    	case 'A':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000712:	4a2a      	ldr	r2, [pc, #168]	@ (80007bc <MIDI_Play+0x294>)
 8000714:	492a      	ldr	r1, [pc, #168]	@ (80007c0 <MIDI_Play+0x298>)
 8000716:	482b      	ldr	r0, [pc, #172]	@ (80007c4 <MIDI_Play+0x29c>)
 8000718:	f000 fc3c 	bl	8000f94 <play_sound_byte>
    	case '4':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 800071c:	4a27      	ldr	r2, [pc, #156]	@ (80007bc <MIDI_Play+0x294>)
 800071e:	4928      	ldr	r1, [pc, #160]	@ (80007c0 <MIDI_Play+0x298>)
 8000720:	4828      	ldr	r0, [pc, #160]	@ (80007c4 <MIDI_Play+0x29c>)
 8000722:	f000 fc37 	bl	8000f94 <play_sound_byte>
    	case '5':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000726:	4a25      	ldr	r2, [pc, #148]	@ (80007bc <MIDI_Play+0x294>)
 8000728:	4925      	ldr	r1, [pc, #148]	@ (80007c0 <MIDI_Play+0x298>)
 800072a:	4826      	ldr	r0, [pc, #152]	@ (80007c4 <MIDI_Play+0x29c>)
 800072c:	f000 fc32 	bl	8000f94 <play_sound_byte>
    	case '6':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000730:	4a22      	ldr	r2, [pc, #136]	@ (80007bc <MIDI_Play+0x294>)
 8000732:	4923      	ldr	r1, [pc, #140]	@ (80007c0 <MIDI_Play+0x298>)
 8000734:	4823      	ldr	r0, [pc, #140]	@ (80007c4 <MIDI_Play+0x29c>)
 8000736:	f000 fc2d 	bl	8000f94 <play_sound_byte>
    	case 'B':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 800073a:	4a20      	ldr	r2, [pc, #128]	@ (80007bc <MIDI_Play+0x294>)
 800073c:	4920      	ldr	r1, [pc, #128]	@ (80007c0 <MIDI_Play+0x298>)
 800073e:	4821      	ldr	r0, [pc, #132]	@ (80007c4 <MIDI_Play+0x29c>)
 8000740:	f000 fc28 	bl	8000f94 <play_sound_byte>
    	case '7':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000744:	4a1d      	ldr	r2, [pc, #116]	@ (80007bc <MIDI_Play+0x294>)
 8000746:	491e      	ldr	r1, [pc, #120]	@ (80007c0 <MIDI_Play+0x298>)
 8000748:	481e      	ldr	r0, [pc, #120]	@ (80007c4 <MIDI_Play+0x29c>)
 800074a:	f000 fc23 	bl	8000f94 <play_sound_byte>
    	case '8':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 800074e:	4a1b      	ldr	r2, [pc, #108]	@ (80007bc <MIDI_Play+0x294>)
 8000750:	491b      	ldr	r1, [pc, #108]	@ (80007c0 <MIDI_Play+0x298>)
 8000752:	481c      	ldr	r0, [pc, #112]	@ (80007c4 <MIDI_Play+0x29c>)
 8000754:	f000 fc1e 	bl	8000f94 <play_sound_byte>
    	case '9':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000758:	4a18      	ldr	r2, [pc, #96]	@ (80007bc <MIDI_Play+0x294>)
 800075a:	4919      	ldr	r1, [pc, #100]	@ (80007c0 <MIDI_Play+0x298>)
 800075c:	4819      	ldr	r0, [pc, #100]	@ (80007c4 <MIDI_Play+0x29c>)
 800075e:	f000 fc19 	bl	8000f94 <play_sound_byte>
    	case 'C':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000762:	4a16      	ldr	r2, [pc, #88]	@ (80007bc <MIDI_Play+0x294>)
 8000764:	4916      	ldr	r1, [pc, #88]	@ (80007c0 <MIDI_Play+0x298>)
 8000766:	4817      	ldr	r0, [pc, #92]	@ (80007c4 <MIDI_Play+0x29c>)
 8000768:	f000 fc14 	bl	8000f94 <play_sound_byte>
    	case '*':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 800076c:	4a13      	ldr	r2, [pc, #76]	@ (80007bc <MIDI_Play+0x294>)
 800076e:	4914      	ldr	r1, [pc, #80]	@ (80007c0 <MIDI_Play+0x298>)
 8000770:	4814      	ldr	r0, [pc, #80]	@ (80007c4 <MIDI_Play+0x29c>)
 8000772:	f000 fc0f 	bl	8000f94 <play_sound_byte>
    	case '0':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000776:	4a11      	ldr	r2, [pc, #68]	@ (80007bc <MIDI_Play+0x294>)
 8000778:	4911      	ldr	r1, [pc, #68]	@ (80007c0 <MIDI_Play+0x298>)
 800077a:	4812      	ldr	r0, [pc, #72]	@ (80007c4 <MIDI_Play+0x29c>)
 800077c:	f000 fc0a 	bl	8000f94 <play_sound_byte>
    	case '#':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000780:	4a0e      	ldr	r2, [pc, #56]	@ (80007bc <MIDI_Play+0x294>)
 8000782:	490f      	ldr	r1, [pc, #60]	@ (80007c0 <MIDI_Play+0x298>)
 8000784:	480f      	ldr	r0, [pc, #60]	@ (80007c4 <MIDI_Play+0x29c>)
 8000786:	f000 fc05 	bl	8000f94 <play_sound_byte>
    	case 'D':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 800078a:	4a0c      	ldr	r2, [pc, #48]	@ (80007bc <MIDI_Play+0x294>)
 800078c:	490c      	ldr	r1, [pc, #48]	@ (80007c0 <MIDI_Play+0x298>)
 800078e:	480d      	ldr	r0, [pc, #52]	@ (80007c4 <MIDI_Play+0x29c>)
 8000790:	f000 fc00 	bl	8000f94 <play_sound_byte>
    }

    return 0; // no key pressed
 8000794:	2300      	movs	r3, #0
}
 8000796:	4618      	mov	r0, r3
 8000798:	3744      	adds	r7, #68	@ 0x44
 800079a:	46bd      	mov	sp, r7
 800079c:	bd90      	pop	{r4, r7, pc}
 800079e:	bf00      	nop
 80007a0:	08009818 	.word	0x08009818
 80007a4:	08009828 	.word	0x08009828
 80007a8:	08009830 	.word	0x08009830
 80007ac:	08009840 	.word	0x08009840
 80007b0:	48000400 	.word	0x48000400
 80007b4:	48001400 	.word	0x48001400
 80007b8:	08009890 	.word	0x08009890
 80007bc:	2004020c 	.word	0x2004020c
 80007c0:	20040040 	.word	0x20040040
 80007c4:	0800980c 	.word	0x0800980c

080007c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007cc:	f000 ff07 	bl	80015de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007d0:	f000 f811 	bl	80007f6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007d4:	f000 f99e 	bl	8000b14 <MX_GPIO_Init>
  MX_DMA_Init();
 80007d8:	f000 f96a 	bl	8000ab0 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80007dc:	f000 f890 	bl	8000900 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 80007e0:	f000 f85a 	bl	8000898 <MX_DAC1_Init>
  MX_TIM2_Init();
 80007e4:	f000 f916 	bl	8000a14 <MX_TIM2_Init>
  MX_SPI2_Init();
 80007e8:	f000 f8d6 	bl	8000998 <MX_SPI2_Init>
  MX_FATFS_Init();
 80007ec:	f006 f856 	bl	800689c <MX_FATFS_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MIDI_Play();
 80007f0:	f7ff fe9a 	bl	8000528 <MIDI_Play>
 80007f4:	e7fc      	b.n	80007f0 <main+0x28>

080007f6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b096      	sub	sp, #88	@ 0x58
 80007fa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	2244      	movs	r2, #68	@ 0x44
 8000802:	2100      	movs	r1, #0
 8000804:	4618      	mov	r0, r3
 8000806:	f008 ffc8 	bl	800979a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800080a:	463b      	mov	r3, r7
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000818:	2000      	movs	r0, #0
 800081a:	f002 f87d 	bl	8002918 <HAL_PWREx_ControlVoltageScaling>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000824:	f000 fbb0 	bl	8000f88 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000828:	2310      	movs	r3, #16
 800082a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800082c:	2301      	movs	r3, #1
 800082e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000834:	2360      	movs	r3, #96	@ 0x60
 8000836:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000838:	2302      	movs	r3, #2
 800083a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800083c:	2301      	movs	r3, #1
 800083e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000840:	2301      	movs	r3, #1
 8000842:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000844:	233c      	movs	r3, #60	@ 0x3c
 8000846:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000848:	2302      	movs	r3, #2
 800084a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800084c:	2302      	movs	r3, #2
 800084e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000850:	2302      	movs	r3, #2
 8000852:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000854:	f107 0314 	add.w	r3, r7, #20
 8000858:	4618      	mov	r0, r3
 800085a:	f002 f911 	bl	8002a80 <HAL_RCC_OscConfig>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000864:	f000 fb90 	bl	8000f88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000868:	230f      	movs	r3, #15
 800086a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800086c:	2303      	movs	r3, #3
 800086e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000870:	2300      	movs	r3, #0
 8000872:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000874:	2300      	movs	r3, #0
 8000876:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000878:	2300      	movs	r3, #0
 800087a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800087c:	463b      	mov	r3, r7
 800087e:	2105      	movs	r1, #5
 8000880:	4618      	mov	r0, r3
 8000882:	f002 fd17 	bl	80032b4 <HAL_RCC_ClockConfig>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800088c:	f000 fb7c 	bl	8000f88 <Error_Handler>
  }
}
 8000890:	bf00      	nop
 8000892:	3758      	adds	r7, #88	@ 0x58
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}

08000898 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	@ 0x28
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800089e:	463b      	mov	r3, r7
 80008a0:	2228      	movs	r2, #40	@ 0x28
 80008a2:	2100      	movs	r1, #0
 80008a4:	4618      	mov	r0, r3
 80008a6:	f008 ff78 	bl	800979a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80008aa:	4b13      	ldr	r3, [pc, #76]	@ (80008f8 <MX_DAC1_Init+0x60>)
 80008ac:	4a13      	ldr	r2, [pc, #76]	@ (80008fc <MX_DAC1_Init+0x64>)
 80008ae:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80008b0:	4811      	ldr	r0, [pc, #68]	@ (80008f8 <MX_DAC1_Init+0x60>)
 80008b2:	f001 f83e 	bl	8001932 <HAL_DAC_Init>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80008bc:	f000 fb64 	bl	8000f88 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80008c0:	2300      	movs	r3, #0
 80008c2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80008c4:	230a      	movs	r3, #10
 80008c6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80008c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008cc:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80008ce:	2300      	movs	r3, #0
 80008d0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80008d2:	2300      	movs	r3, #0
 80008d4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80008d6:	2300      	movs	r3, #0
 80008d8:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80008da:	463b      	mov	r3, r7
 80008dc:	2200      	movs	r2, #0
 80008de:	4619      	mov	r1, r3
 80008e0:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <MX_DAC1_Init+0x60>)
 80008e2:	f001 f933 	bl	8001b4c <HAL_DAC_ConfigChannel>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80008ec:	f000 fb4c 	bl	8000f88 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	3728      	adds	r7, #40	@ 0x28
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	20040040 	.word	0x20040040
 80008fc:	40007400 	.word	0x40007400

08000900 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000904:	4b22      	ldr	r3, [pc, #136]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 8000906:	4a23      	ldr	r2, [pc, #140]	@ (8000994 <MX_LPUART1_UART_Init+0x94>)
 8000908:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 460800;
 800090a:	4b21      	ldr	r3, [pc, #132]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 800090c:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8000910:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000912:	4b1f      	ldr	r3, [pc, #124]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000918:	4b1d      	ldr	r3, [pc, #116]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800091e:	4b1c      	ldr	r3, [pc, #112]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000924:	4b1a      	ldr	r3, [pc, #104]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 8000926:	220c      	movs	r2, #12
 8000928:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092a:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000930:	4b17      	ldr	r3, [pc, #92]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 8000932:	2200      	movs	r2, #0
 8000934:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000936:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 8000938:	2200      	movs	r2, #0
 800093a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800093c:	4b14      	ldr	r3, [pc, #80]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 800093e:	2200      	movs	r2, #0
 8000940:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000942:	4b13      	ldr	r3, [pc, #76]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 8000944:	2200      	movs	r2, #0
 8000946:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000948:	4811      	ldr	r0, [pc, #68]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 800094a:	f004 fd77 	bl	800543c <HAL_UART_Init>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000954:	f000 fb18 	bl	8000f88 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000958:	2100      	movs	r1, #0
 800095a:	480d      	ldr	r0, [pc, #52]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 800095c:	f005 fed3 	bl	8006706 <HAL_UARTEx_SetTxFifoThreshold>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000966:	f000 fb0f 	bl	8000f88 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800096a:	2100      	movs	r1, #0
 800096c:	4808      	ldr	r0, [pc, #32]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 800096e:	f005 ff08 	bl	8006782 <HAL_UARTEx_SetRxFifoThreshold>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000978:	f000 fb06 	bl	8000f88 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800097c:	4804      	ldr	r0, [pc, #16]	@ (8000990 <MX_LPUART1_UART_Init+0x90>)
 800097e:	f005 fe89 	bl	8006694 <HAL_UARTEx_DisableFifoMode>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000988:	f000 fafe 	bl	8000f88 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}
 8000990:	200400b4 	.word	0x200400b4
 8000994:	40008000 	.word	0x40008000

08000998 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800099c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a0c <MX_SPI2_Init+0x74>)
 800099e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a10 <MX_SPI2_Init+0x78>)
 80009a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009a2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009aa:	4b18      	ldr	r3, [pc, #96]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009b0:	4b16      	ldr	r3, [pc, #88]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009b2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80009b6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009b8:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009be:	4b13      	ldr	r3, [pc, #76]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009c4:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009ca:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009ce:	2218      	movs	r2, #24
 80009d0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009da:	2200      	movs	r2, #0
 80009dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009de:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80009e4:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009e6:	2207      	movs	r2, #7
 80009e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009ea:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009f0:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009f2:	2208      	movs	r2, #8
 80009f4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009f6:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009f8:	f003 fc32 	bl	8004260 <HAL_SPI_Init>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000a02:	f000 fac1 	bl	8000f88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200401a8 	.word	0x200401a8
 8000a10:	40003800 	.word	0x40003800

08000a14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b088      	sub	sp, #32
 8000a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a1a:	f107 0310 	add.w	r3, r7, #16
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
 8000a26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a28:	1d3b      	adds	r3, r7, #4
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a32:	4b1e      	ldr	r3, [pc, #120]	@ (8000aac <MX_TIM2_Init+0x98>)
 8000a34:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000aac <MX_TIM2_Init+0x98>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a40:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <MX_TIM2_Init+0x98>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2499;
 8000a46:	4b19      	ldr	r3, [pc, #100]	@ (8000aac <MX_TIM2_Init+0x98>)
 8000a48:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8000a4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a4e:	4b17      	ldr	r3, [pc, #92]	@ (8000aac <MX_TIM2_Init+0x98>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a54:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <MX_TIM2_Init+0x98>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a5a:	4814      	ldr	r0, [pc, #80]	@ (8000aac <MX_TIM2_Init+0x98>)
 8000a5c:	f004 f99c 	bl	8004d98 <HAL_TIM_Base_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000a66:	f000 fa8f 	bl	8000f88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a70:	f107 0310 	add.w	r3, r7, #16
 8000a74:	4619      	mov	r1, r3
 8000a76:	480d      	ldr	r0, [pc, #52]	@ (8000aac <MX_TIM2_Init+0x98>)
 8000a78:	f004 fa4e 	bl	8004f18 <HAL_TIM_ConfigClockSource>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000a82:	f000 fa81 	bl	8000f88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a86:	2320      	movs	r3, #32
 8000a88:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	4619      	mov	r1, r3
 8000a92:	4806      	ldr	r0, [pc, #24]	@ (8000aac <MX_TIM2_Init+0x98>)
 8000a94:	f004 fc4a 	bl	800532c <HAL_TIMEx_MasterConfigSynchronization>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000a9e:	f000 fa73 	bl	8000f88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000aa2:	bf00      	nop
 8000aa4:	3720      	adds	r7, #32
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	2004020c 	.word	0x2004020c

08000ab0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000ab6:	4b16      	ldr	r3, [pc, #88]	@ (8000b10 <MX_DMA_Init+0x60>)
 8000ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000aba:	4a15      	ldr	r2, [pc, #84]	@ (8000b10 <MX_DMA_Init+0x60>)
 8000abc:	f043 0304 	orr.w	r3, r3, #4
 8000ac0:	6493      	str	r3, [r2, #72]	@ 0x48
 8000ac2:	4b13      	ldr	r3, [pc, #76]	@ (8000b10 <MX_DMA_Init+0x60>)
 8000ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ac6:	f003 0304 	and.w	r3, r3, #4
 8000aca:	607b      	str	r3, [r7, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ace:	4b10      	ldr	r3, [pc, #64]	@ (8000b10 <MX_DMA_Init+0x60>)
 8000ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ad2:	4a0f      	ldr	r2, [pc, #60]	@ (8000b10 <MX_DMA_Init+0x60>)
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	6493      	str	r3, [r2, #72]	@ 0x48
 8000ada:	4b0d      	ldr	r3, [pc, #52]	@ (8000b10 <MX_DMA_Init+0x60>)
 8000adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	603b      	str	r3, [r7, #0]
 8000ae4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2100      	movs	r1, #0
 8000aea:	200b      	movs	r0, #11
 8000aec:	f000 feeb 	bl	80018c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000af0:	200b      	movs	r0, #11
 8000af2:	f000 ff04 	bl	80018fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000af6:	2200      	movs	r2, #0
 8000af8:	2100      	movs	r1, #0
 8000afa:	200c      	movs	r0, #12
 8000afc:	f000 fee3 	bl	80018c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000b00:	200c      	movs	r0, #12
 8000b02:	f000 fefc 	bl	80018fe <HAL_NVIC_EnableIRQ>

}
 8000b06:	bf00      	nop
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40021000 	.word	0x40021000

08000b14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08e      	sub	sp, #56	@ 0x38
 8000b18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
 8000b28:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b2a:	4bb3      	ldr	r3, [pc, #716]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2e:	4ab2      	ldr	r2, [pc, #712]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b30:	f043 0310 	orr.w	r3, r3, #16
 8000b34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b36:	4bb0      	ldr	r3, [pc, #704]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3a:	f003 0310 	and.w	r3, r3, #16
 8000b3e:	623b      	str	r3, [r7, #32]
 8000b40:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b42:	4bad      	ldr	r3, [pc, #692]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b46:	4aac      	ldr	r2, [pc, #688]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b48:	f043 0304 	orr.w	r3, r3, #4
 8000b4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b4e:	4baa      	ldr	r3, [pc, #680]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b52:	f003 0304 	and.w	r3, r3, #4
 8000b56:	61fb      	str	r3, [r7, #28]
 8000b58:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b5a:	4ba7      	ldr	r3, [pc, #668]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5e:	4aa6      	ldr	r2, [pc, #664]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b60:	f043 0320 	orr.w	r3, r3, #32
 8000b64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b66:	4ba4      	ldr	r3, [pc, #656]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6a:	f003 0320 	and.w	r3, r3, #32
 8000b6e:	61bb      	str	r3, [r7, #24]
 8000b70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b72:	4ba1      	ldr	r3, [pc, #644]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b76:	4aa0      	ldr	r2, [pc, #640]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b7e:	4b9e      	ldr	r3, [pc, #632]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b86:	617b      	str	r3, [r7, #20]
 8000b88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b9b      	ldr	r3, [pc, #620]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	4a9a      	ldr	r2, [pc, #616]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b96:	4b98      	ldr	r3, [pc, #608]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba2:	4b95      	ldr	r3, [pc, #596]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba6:	4a94      	ldr	r2, [pc, #592]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000ba8:	f043 0302 	orr.w	r3, r3, #2
 8000bac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bae:	4b92      	ldr	r3, [pc, #584]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bba:	4b8f      	ldr	r3, [pc, #572]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bbe:	4a8e      	ldr	r2, [pc, #568]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000bc0:	f043 0308 	orr.w	r3, r3, #8
 8000bc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bc6:	4b8c      	ldr	r3, [pc, #560]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bca:	f003 0308 	and.w	r3, r3, #8
 8000bce:	60bb      	str	r3, [r7, #8]
 8000bd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bd2:	4b89      	ldr	r3, [pc, #548]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd6:	4a88      	ldr	r2, [pc, #544]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000bd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bde:	4b86      	ldr	r3, [pc, #536]	@ (8000df8 <MX_GPIO_Init+0x2e4>)
 8000be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000bea:	f001 ff39 	bl	8002a60 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Row_4_Pin|Row_3_Pin|Row_2_Pin, GPIO_PIN_SET);
 8000bee:	2201      	movs	r2, #1
 8000bf0:	2107      	movs	r1, #7
 8000bf2:	4882      	ldr	r0, [pc, #520]	@ (8000dfc <MX_GPIO_Init+0x2e8>)
 8000bf4:	f001 fe58 	bl	80028a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bfe:	4880      	ldr	r0, [pc, #512]	@ (8000e00 <MX_GPIO_Init+0x2ec>)
 8000c00:	f001 fe52 	bl	80028a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Row_1_GPIO_Port, Row_1_Pin, GPIO_PIN_SET);
 8000c04:	2201      	movs	r2, #1
 8000c06:	2140      	movs	r1, #64	@ 0x40
 8000c08:	487d      	ldr	r0, [pc, #500]	@ (8000e00 <MX_GPIO_Init+0x2ec>)
 8000c0a:	f001 fe4d 	bl	80028a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c0e:	230c      	movs	r3, #12
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000c1e:	230d      	movs	r3, #13
 8000c20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c26:	4619      	mov	r1, r3
 8000c28:	4876      	ldr	r0, [pc, #472]	@ (8000e04 <MX_GPIO_Init+0x2f0>)
 8000c2a:	f001 fc93 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row_4_Pin Row_3_Pin Row_2_Pin */
  GPIO_InitStruct.Pin = Row_4_Pin|Row_3_Pin|Row_2_Pin;
 8000c2e:	2307      	movs	r3, #7
 8000c30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c32:	2301      	movs	r3, #1
 8000c34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c42:	4619      	mov	r1, r3
 8000c44:	486d      	ldr	r0, [pc, #436]	@ (8000dfc <MX_GPIO_Init+0x2e8>)
 8000c46:	f001 fc85 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c4a:	2380      	movs	r3, #128	@ 0x80
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2300      	movs	r3, #0
 8000c58:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000c5a:	230d      	movs	r3, #13
 8000c5c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c62:	4619      	mov	r1, r3
 8000c64:	4865      	ldr	r0, [pc, #404]	@ (8000dfc <MX_GPIO_Init+0x2e8>)
 8000c66:	f001 fc75 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000c6a:	2309      	movs	r3, #9
 8000c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c6e:	230b      	movs	r3, #11
 8000c70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	2300      	movs	r3, #0
 8000c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4862      	ldr	r0, [pc, #392]	@ (8000e08 <MX_GPIO_Init+0x2f4>)
 8000c7e:	f001 fc69 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col_1_Pin Col_2_Pin Col_3_Pin */
  GPIO_InitStruct.Pin = Col_1_Pin|Col_2_Pin|Col_3_Pin;
 8000c82:	2332      	movs	r3, #50	@ 0x32
 8000c84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c86:	2300      	movs	r3, #0
 8000c88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c92:	4619      	mov	r1, r3
 8000c94:	485c      	ldr	r0, [pc, #368]	@ (8000e08 <MX_GPIO_Init+0x2f4>)
 8000c96:	f001 fc5d 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000c9a:	230a      	movs	r3, #10
 8000c9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c9e:	230b      	movs	r3, #11
 8000ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000caa:	4619      	mov	r1, r3
 8000cac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cb0:	f001 fc50 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000cb4:	23e0      	movs	r3, #224	@ 0xe0
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cc4:	2305      	movs	r3, #5
 8000cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ccc:	4619      	mov	r1, r3
 8000cce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd2:	f001 fc3f 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4843      	ldr	r0, [pc, #268]	@ (8000e00 <MX_GPIO_Init+0x2ec>)
 8000cf2:	f001 fc2f 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000cfa:	230b      	movs	r3, #11
 8000cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d06:	4619      	mov	r1, r3
 8000d08:	483d      	ldr	r0, [pc, #244]	@ (8000e00 <MX_GPIO_Init+0x2ec>)
 8000d0a:	f001 fc23 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : Col_4_Pin */
  GPIO_InitStruct.Pin = Col_4_Pin;
 8000d0e:	2304      	movs	r3, #4
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d12:	2300      	movs	r3, #0
 8000d14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d16:	2301      	movs	r3, #1
 8000d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Col_4_GPIO_Port, &GPIO_InitStruct);
 8000d1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4837      	ldr	r0, [pc, #220]	@ (8000e00 <MX_GPIO_Init+0x2ec>)
 8000d22:	f001 fc17 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000d26:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000d2a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d34:	2300      	movs	r3, #0
 8000d36:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d40:	4619      	mov	r1, r3
 8000d42:	4830      	ldr	r0, [pc, #192]	@ (8000e04 <MX_GPIO_Init+0x2f0>)
 8000d44:	f001 fc06 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000d48:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d56:	2300      	movs	r3, #0
 8000d58:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d62:	4619      	mov	r1, r3
 8000d64:	4827      	ldr	r0, [pc, #156]	@ (8000e04 <MX_GPIO_Init+0x2f0>)
 8000d66:	f001 fbf5 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin Row_1_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|Row_1_Pin;
 8000d6a:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 8000d6e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d70:	2301      	movs	r3, #1
 8000d72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d80:	4619      	mov	r1, r3
 8000d82:	481f      	ldr	r0, [pc, #124]	@ (8000e00 <MX_GPIO_Init+0x2ec>)
 8000d84:	f001 fbe6 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000d88:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000d8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d96:	2300      	movs	r3, #0
 8000d98:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000d9a:	230e      	movs	r3, #14
 8000d9c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da2:	4619      	mov	r1, r3
 8000da4:	4816      	ldr	r0, [pc, #88]	@ (8000e00 <MX_GPIO_Init+0x2ec>)
 8000da6:	f001 fbd5 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000daa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db0:	2302      	movs	r3, #2
 8000db2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db8:	2303      	movs	r3, #3
 8000dba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000dbc:	2307      	movs	r3, #7
 8000dbe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4811      	ldr	r0, [pc, #68]	@ (8000e0c <MX_GPIO_Init+0x2f8>)
 8000dc8:	f001 fbc4 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000dcc:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000dd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000dde:	2302      	movs	r3, #2
 8000de0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000de2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000de6:	4619      	mov	r1, r3
 8000de8:	4808      	ldr	r0, [pc, #32]	@ (8000e0c <MX_GPIO_Init+0x2f8>)
 8000dea:	f001 fbb3 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000dee:	2340      	movs	r3, #64	@ 0x40
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	e00c      	b.n	8000e10 <MX_GPIO_Init+0x2fc>
 8000df6:	bf00      	nop
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	48001400 	.word	0x48001400
 8000e00:	48000400 	.word	0x48000400
 8000e04:	48001000 	.word	0x48001000
 8000e08:	48000800 	.word	0x48000800
 8000e0c:	48000c00 	.word	0x48000c00
 8000e10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	2300      	movs	r3, #0
 8000e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e16:	2300      	movs	r3, #0
 8000e18:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000e1a:	230d      	movs	r3, #13
 8000e1c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e22:	4619      	mov	r1, r3
 8000e24:	4854      	ldr	r0, [pc, #336]	@ (8000f78 <MX_GPIO_Init+0x464>)
 8000e26:	f001 fb95 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e2a:	2380      	movs	r3, #128	@ 0x80
 8000e2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e36:	2300      	movs	r3, #0
 8000e38:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e42:	4619      	mov	r1, r3
 8000e44:	484c      	ldr	r0, [pc, #304]	@ (8000f78 <MX_GPIO_Init+0x464>)
 8000e46:	f001 fb85 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000e4a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000e4e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e50:	2302      	movs	r3, #2
 8000e52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000e5c:	230c      	movs	r3, #12
 8000e5e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e64:	4619      	mov	r1, r3
 8000e66:	4844      	ldr	r0, [pc, #272]	@ (8000f78 <MX_GPIO_Init+0x464>)
 8000e68:	f001 fb74 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000e6c:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000e70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	2302      	movs	r3, #2
 8000e74:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e7e:	230a      	movs	r3, #10
 8000e80:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e86:	4619      	mov	r1, r3
 8000e88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e8c:	f001 fb62 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e96:	2300      	movs	r3, #0
 8000e98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea8:	f001 fb54 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000eac:	2301      	movs	r3, #1
 8000eae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000ebc:	2309      	movs	r3, #9
 8000ebe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ec0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	482d      	ldr	r0, [pc, #180]	@ (8000f7c <MX_GPIO_Init+0x468>)
 8000ec8:	f001 fb44 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ecc:	2304      	movs	r3, #4
 8000ece:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000edc:	230c      	movs	r3, #12
 8000ede:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ee0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4825      	ldr	r0, [pc, #148]	@ (8000f7c <MX_GPIO_Init+0x468>)
 8000ee8:	f001 fb34 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000eec:	2378      	movs	r3, #120	@ 0x78
 8000eee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000efc:	2307      	movs	r3, #7
 8000efe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f04:	4619      	mov	r1, r3
 8000f06:	481d      	ldr	r0, [pc, #116]	@ (8000f7c <MX_GPIO_Init+0x468>)
 8000f08:	f001 fb24 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000f0c:	2338      	movs	r3, #56	@ 0x38
 8000f0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f10:	2302      	movs	r3, #2
 8000f12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f1c:	2306      	movs	r3, #6
 8000f1e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f24:	4619      	mov	r1, r3
 8000f26:	4816      	ldr	r0, [pc, #88]	@ (8000f80 <MX_GPIO_Init+0x46c>)
 8000f28:	f001 fb14 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f2c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f32:	2312      	movs	r3, #18
 8000f34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f3e:	2304      	movs	r3, #4
 8000f40:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f46:	4619      	mov	r1, r3
 8000f48:	480d      	ldr	r0, [pc, #52]	@ (8000f80 <MX_GPIO_Init+0x46c>)
 8000f4a:	f001 fb03 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f52:	2302      	movs	r3, #2
 8000f54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f66:	4619      	mov	r1, r3
 8000f68:	4806      	ldr	r0, [pc, #24]	@ (8000f84 <MX_GPIO_Init+0x470>)
 8000f6a:	f001 faf3 	bl	8002554 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f6e:	bf00      	nop
 8000f70:	3738      	adds	r7, #56	@ 0x38
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	48000800 	.word	0x48000800
 8000f7c:	48000c00 	.word	0x48000c00
 8000f80:	48000400 	.word	0x48000400
 8000f84:	48001000 	.word	0x48001000

08000f88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f8c:	b672      	cpsid	i
}
 8000f8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <Error_Handler+0x8>

08000f94 <play_sound_byte>:
#include "sd_card.h"

#define CHUNK_SIZE 64000

// Uses DMA to play sound byte from specified DAC
void play_sound_byte(const TCHAR* file_name, DAC_HandleTypeDef *hdac, TIM_HandleTypeDef *htim) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	f5ad 4d7e 	sub.w	sp, sp, #65024	@ 0xfe00
 8000f9a:	b0a6      	sub	sp, #152	@ 0x98
 8000f9c:	af02      	add	r7, sp, #8
 8000f9e:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8000fa2:	f6a3 6384 	subw	r3, r3, #3716	@ 0xe84
 8000fa6:	6018      	str	r0, [r3, #0]
 8000fa8:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8000fac:	f6a3 6388 	subw	r3, r3, #3720	@ 0xe88
 8000fb0:	6019      	str	r1, [r3, #0]
 8000fb2:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8000fb6:	f6a3 638c 	subw	r3, r3, #3724	@ 0xe8c
 8000fba:	601a      	str	r2, [r3, #0]

	uint8_t readBuf[CHUNK_SIZE] = {0};
 8000fbc:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8000fc0:	f5a3 6321 	sub.w	r3, r3, #2576	@ 0xa10
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f44f 437a 	mov.w	r3, #64000	@ 0xfa00
 8000fca:	461a      	mov	r2, r3
 8000fcc:	2100      	movs	r1, #0
 8000fce:	f008 fbe4 	bl	800979a <memset>
	  FATFS FatFs; 	//Fatfs handle
	  FIL fil; 		//File handle
	  FRESULT fres; //Result after operations

	  //Open the file system
	  fres = f_mount(&FatFs, "", 1); //1=mount now
 8000fd2:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8000fd6:	3b40      	subs	r3, #64	@ 0x40
 8000fd8:	2201      	movs	r2, #1
 8000fda:	4947      	ldr	r1, [pc, #284]	@ (80010f8 <play_sound_byte+0x164>)
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f007 fee5 	bl	8008dac <f_mount>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 8000fe8:	f102 028f 	add.w	r2, r2, #143	@ 0x8f
 8000fec:	7013      	strb	r3, [r2, #0]
	  //Let's get some statistics from the SD card
	  DWORD free_clusters, free_sectors, total_sectors;

	  FATFS* getFreeFs;

	  fres = f_getfree("", &free_clusters, &getFreeFs);
 8000fee:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8000ff2:	3a78      	subs	r2, #120	@ 0x78
 8000ff4:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000ff8:	3b74      	subs	r3, #116	@ 0x74
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	483e      	ldr	r0, [pc, #248]	@ (80010f8 <play_sound_byte+0x164>)
 8000ffe:	f008 fabc 	bl	800957a <f_getfree>
 8001002:	4603      	mov	r3, r0
 8001004:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 8001008:	f102 028f 	add.w	r2, r2, #143	@ 0x8f
 800100c:	7013      	strb	r3, [r2, #0]

	  //Formula comes from ChaN's documentation
	  total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 800100e:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8001012:	f6a3 6378 	subw	r3, r3, #3704	@ 0xe78
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	3b02      	subs	r3, #2
 800101c:	f507 6269 	add.w	r2, r7, #3728	@ 0xe90
 8001020:	f6a2 6278 	subw	r2, r2, #3704	@ 0xe78
 8001024:	6812      	ldr	r2, [r2, #0]
 8001026:	8952      	ldrh	r2, [r2, #10]
 8001028:	fb02 f303 	mul.w	r3, r2, r3
 800102c:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 8001030:	f102 0288 	add.w	r2, r2, #136	@ 0x88
 8001034:	6013      	str	r3, [r2, #0]
	  free_sectors = free_clusters * getFreeFs->csize;
 8001036:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 800103a:	f6a3 6378 	subw	r3, r3, #3704	@ 0xe78
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	895b      	ldrh	r3, [r3, #10]
 8001042:	461a      	mov	r2, r3
 8001044:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8001048:	f6a3 6374 	subw	r3, r3, #3700	@ 0xe74
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	fb02 f303 	mul.w	r3, r2, r3
 8001052:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 8001056:	f102 0284 	add.w	r2, r2, #132	@ 0x84
 800105a:	6013      	str	r3, [r2, #0]

	  //Now let's try to open file "test.txt"
	  fres = f_open(&fil, file_name, FA_READ);
 800105c:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8001060:	f6a3 6184 	subw	r1, r3, #3716	@ 0xe84
 8001064:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001068:	3b70      	subs	r3, #112	@ 0x70
 800106a:	2201      	movs	r2, #1
 800106c:	6809      	ldr	r1, [r1, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f007 fee2 	bl	8008e38 <f_open>
 8001074:	4603      	mov	r3, r0
 8001076:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 800107a:	f102 028f 	add.w	r2, r2, #143	@ 0x8f
 800107e:	7013      	strb	r3, [r2, #0]

	  //We can either use f_read OR f_gets to get data out of files
	  //f_gets is a wrapper on f_read that does some string formatting for us
	  UINT bytesRead = 0;
 8001080:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8001084:	f6a3 637c 	subw	r3, r3, #3708	@ 0xe7c
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
	  FRESULT rres = f_read(&fil, readBuf, CHUNK_SIZE, &bytesRead);
 800108c:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001090:	3b7c      	subs	r3, #124	@ 0x7c
 8001092:	f507 6192 	add.w	r1, r7, #1168	@ 0x490
 8001096:	3910      	subs	r1, #16
 8001098:	f107 0090 	add.w	r0, r7, #144	@ 0x90
 800109c:	3870      	subs	r0, #112	@ 0x70
 800109e:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 80010a2:	f008 f883 	bl	80091ac <f_read>
 80010a6:	4603      	mov	r3, r0
 80010a8:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 80010ac:	f102 0283 	add.w	r2, r2, #131	@ 0x83
 80010b0:	7013      	strb	r3, [r2, #0]

	  //Be a tidy kiwi - don't forget to close your file!
	  f_close(&fil);
 80010b2:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80010b6:	3b70      	subs	r3, #112	@ 0x70
 80010b8:	4618      	mov	r0, r3
 80010ba:	f008 fa34 	bl	8009526 <f_close>

	  // fill the entire buffer to start
	  HAL_DAC_Start_DMA(hdac, DAC_CHANNEL_1, (uint32_t*)readBuf, CHUNK_SIZE, DAC_ALIGN_12B_R);
 80010be:	f507 6292 	add.w	r2, r7, #1168	@ 0x490
 80010c2:	3a10      	subs	r2, #16
 80010c4:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 80010c8:	f6a3 6088 	subw	r0, r3, #3720	@ 0xe88
 80010cc:	2300      	movs	r3, #0
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	f44f 437a 	mov.w	r3, #64000	@ 0xfa00
 80010d4:	2100      	movs	r1, #0
 80010d6:	6800      	ldr	r0, [r0, #0]
 80010d8:	f000 fc4e 	bl	8001978 <HAL_DAC_Start_DMA>
	  HAL_TIM_Base_Start(htim);
 80010dc:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 80010e0:	f6a3 638c 	subw	r3, r3, #3724	@ 0xe8c
 80010e4:	6818      	ldr	r0, [r3, #0]
 80010e6:	f003 feaf 	bl	8004e48 <HAL_TIM_Base_Start>
}
 80010ea:	bf00      	nop
 80010ec:	f507 477e 	add.w	r7, r7, #65024	@ 0xfe00
 80010f0:	3790      	adds	r7, #144	@ 0x90
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	08009848 	.word	0x08009848

080010fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001102:	4b0f      	ldr	r3, [pc, #60]	@ (8001140 <HAL_MspInit+0x44>)
 8001104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001106:	4a0e      	ldr	r2, [pc, #56]	@ (8001140 <HAL_MspInit+0x44>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6613      	str	r3, [r2, #96]	@ 0x60
 800110e:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <HAL_MspInit+0x44>)
 8001110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111a:	4b09      	ldr	r3, [pc, #36]	@ (8001140 <HAL_MspInit+0x44>)
 800111c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800111e:	4a08      	ldr	r2, [pc, #32]	@ (8001140 <HAL_MspInit+0x44>)
 8001120:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001124:	6593      	str	r3, [r2, #88]	@ 0x58
 8001126:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <HAL_MspInit+0x44>)
 8001128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800112a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800112e:	603b      	str	r3, [r7, #0]
 8001130:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001132:	bf00      	nop
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	40021000 	.word	0x40021000

08001144 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	@ 0x28
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a2a      	ldr	r2, [pc, #168]	@ (800120c <HAL_DAC_MspInit+0xc8>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d14e      	bne.n	8001204 <HAL_DAC_MspInit+0xc0>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001166:	4b2a      	ldr	r3, [pc, #168]	@ (8001210 <HAL_DAC_MspInit+0xcc>)
 8001168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800116a:	4a29      	ldr	r2, [pc, #164]	@ (8001210 <HAL_DAC_MspInit+0xcc>)
 800116c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001170:	6593      	str	r3, [r2, #88]	@ 0x58
 8001172:	4b27      	ldr	r3, [pc, #156]	@ (8001210 <HAL_DAC_MspInit+0xcc>)
 8001174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001176:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800117e:	4b24      	ldr	r3, [pc, #144]	@ (8001210 <HAL_DAC_MspInit+0xcc>)
 8001180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001182:	4a23      	ldr	r2, [pc, #140]	@ (8001210 <HAL_DAC_MspInit+0xcc>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800118a:	4b21      	ldr	r3, [pc, #132]	@ (8001210 <HAL_DAC_MspInit+0xcc>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001196:	2310      	movs	r3, #16
 8001198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119a:	2303      	movs	r3, #3
 800119c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	4619      	mov	r1, r3
 80011a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ac:	f001 f9d2 	bl	8002554 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011b2:	4a19      	ldr	r2, [pc, #100]	@ (8001218 <HAL_DAC_MspInit+0xd4>)
 80011b4:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 80011b6:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011b8:	2206      	movs	r2, #6
 80011ba:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011bc:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011be:	2210      	movs	r2, #16
 80011c0:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c2:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011ca:	2280      	movs	r2, #128	@ 0x80
 80011cc:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011d4:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80011dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011de:	2220      	movs	r2, #32
 80011e0:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80011e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80011e8:	480a      	ldr	r0, [pc, #40]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011ea:	f000 fe85 	bl	8001ef8 <HAL_DMA_Init>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <HAL_DAC_MspInit+0xb4>
    {
      Error_Handler();
 80011f4:	f7ff fec8 	bl	8000f88 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a06      	ldr	r2, [pc, #24]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 80011fc:	609a      	str	r2, [r3, #8]
 80011fe:	4a05      	ldr	r2, [pc, #20]	@ (8001214 <HAL_DAC_MspInit+0xd0>)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001204:	bf00      	nop
 8001206:	3728      	adds	r7, #40	@ 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40007400 	.word	0x40007400
 8001210:	40021000 	.word	0x40021000
 8001214:	20040054 	.word	0x20040054
 8001218:	4002001c 	.word	0x4002001c

0800121c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b0ae      	sub	sp, #184	@ 0xb8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001234:	f107 0310 	add.w	r3, r7, #16
 8001238:	2294      	movs	r2, #148	@ 0x94
 800123a:	2100      	movs	r1, #0
 800123c:	4618      	mov	r0, r3
 800123e:	f008 faac 	bl	800979a <memset>
  if(huart->Instance==LPUART1)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a3b      	ldr	r2, [pc, #236]	@ (8001334 <HAL_UART_MspInit+0x118>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d16f      	bne.n	800132c <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800124c:	2320      	movs	r3, #32
 800124e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001250:	2300      	movs	r3, #0
 8001252:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	4618      	mov	r0, r3
 800125a:	f002 fae9 	bl	8003830 <HAL_RCCEx_PeriphCLKConfig>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001264:	f7ff fe90 	bl	8000f88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001268:	4b33      	ldr	r3, [pc, #204]	@ (8001338 <HAL_UART_MspInit+0x11c>)
 800126a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800126c:	4a32      	ldr	r2, [pc, #200]	@ (8001338 <HAL_UART_MspInit+0x11c>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001274:	4b30      	ldr	r3, [pc, #192]	@ (8001338 <HAL_UART_MspInit+0x11c>)
 8001276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001278:	f003 0301 	and.w	r3, r3, #1
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001280:	4b2d      	ldr	r3, [pc, #180]	@ (8001338 <HAL_UART_MspInit+0x11c>)
 8001282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001284:	4a2c      	ldr	r2, [pc, #176]	@ (8001338 <HAL_UART_MspInit+0x11c>)
 8001286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800128a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128c:	4b2a      	ldr	r3, [pc, #168]	@ (8001338 <HAL_UART_MspInit+0x11c>)
 800128e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001294:	60bb      	str	r3, [r7, #8]
 8001296:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001298:	f001 fbe2 	bl	8002a60 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800129c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80012a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a4:	2302      	movs	r3, #2
 80012a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b0:	2303      	movs	r3, #3
 80012b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80012b6:	2308      	movs	r3, #8
 80012b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012bc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80012c0:	4619      	mov	r1, r3
 80012c2:	481e      	ldr	r0, [pc, #120]	@ (800133c <HAL_UART_MspInit+0x120>)
 80012c4:	f001 f946 	bl	8002554 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 80012c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001340 <HAL_UART_MspInit+0x124>)
 80012ca:	4a1e      	ldr	r2, [pc, #120]	@ (8001344 <HAL_UART_MspInit+0x128>)
 80012cc:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80012ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001340 <HAL_UART_MspInit+0x124>)
 80012d0:	2222      	movs	r2, #34	@ 0x22
 80012d2:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001340 <HAL_UART_MspInit+0x124>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012da:	4b19      	ldr	r3, [pc, #100]	@ (8001340 <HAL_UART_MspInit+0x124>)
 80012dc:	2200      	movs	r2, #0
 80012de:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012e0:	4b17      	ldr	r3, [pc, #92]	@ (8001340 <HAL_UART_MspInit+0x124>)
 80012e2:	2280      	movs	r2, #128	@ 0x80
 80012e4:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012e6:	4b16      	ldr	r3, [pc, #88]	@ (8001340 <HAL_UART_MspInit+0x124>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012ec:	4b14      	ldr	r3, [pc, #80]	@ (8001340 <HAL_UART_MspInit+0x124>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 80012f2:	4b13      	ldr	r3, [pc, #76]	@ (8001340 <HAL_UART_MspInit+0x124>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012f8:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <HAL_UART_MspInit+0x124>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80012fe:	4810      	ldr	r0, [pc, #64]	@ (8001340 <HAL_UART_MspInit+0x124>)
 8001300:	f000 fdfa 	bl	8001ef8 <HAL_DMA_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 800130a:	f7ff fe3d 	bl	8000f88 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a0b      	ldr	r2, [pc, #44]	@ (8001340 <HAL_UART_MspInit+0x124>)
 8001312:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001316:	4a0a      	ldr	r2, [pc, #40]	@ (8001340 <HAL_UART_MspInit+0x124>)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800131c:	2200      	movs	r2, #0
 800131e:	2100      	movs	r1, #0
 8001320:	2046      	movs	r0, #70	@ 0x46
 8001322:	f000 fad0 	bl	80018c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001326:	2046      	movs	r0, #70	@ 0x46
 8001328:	f000 fae9 	bl	80018fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800132c:	bf00      	nop
 800132e:	37b8      	adds	r7, #184	@ 0xb8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40008000 	.word	0x40008000
 8001338:	40021000 	.word	0x40021000
 800133c:	48001800 	.word	0x48001800
 8001340:	20040148 	.word	0x20040148
 8001344:	40020008 	.word	0x40020008

08001348 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	@ 0x28
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a25      	ldr	r2, [pc, #148]	@ (80013fc <HAL_SPI_MspInit+0xb4>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d144      	bne.n	80013f4 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800136a:	4b25      	ldr	r3, [pc, #148]	@ (8001400 <HAL_SPI_MspInit+0xb8>)
 800136c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800136e:	4a24      	ldr	r2, [pc, #144]	@ (8001400 <HAL_SPI_MspInit+0xb8>)
 8001370:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001374:	6593      	str	r3, [r2, #88]	@ 0x58
 8001376:	4b22      	ldr	r3, [pc, #136]	@ (8001400 <HAL_SPI_MspInit+0xb8>)
 8001378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800137a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800137e:	613b      	str	r3, [r7, #16]
 8001380:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001382:	4b1f      	ldr	r3, [pc, #124]	@ (8001400 <HAL_SPI_MspInit+0xb8>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001386:	4a1e      	ldr	r2, [pc, #120]	@ (8001400 <HAL_SPI_MspInit+0xb8>)
 8001388:	f043 0304 	orr.w	r3, r3, #4
 800138c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138e:	4b1c      	ldr	r3, [pc, #112]	@ (8001400 <HAL_SPI_MspInit+0xb8>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001392:	f003 0304 	and.w	r3, r3, #4
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800139a:	4b19      	ldr	r3, [pc, #100]	@ (8001400 <HAL_SPI_MspInit+0xb8>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139e:	4a18      	ldr	r2, [pc, #96]	@ (8001400 <HAL_SPI_MspInit+0xb8>)
 80013a0:	f043 0302 	orr.w	r3, r3, #2
 80013a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a6:	4b16      	ldr	r3, [pc, #88]	@ (8001400 <HAL_SPI_MspInit+0xb8>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80013b2:	2304      	movs	r3, #4
 80013b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	2302      	movs	r3, #2
 80013b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013be:	2303      	movs	r3, #3
 80013c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013c2:	2305      	movs	r3, #5
 80013c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	4619      	mov	r1, r3
 80013cc:	480d      	ldr	r0, [pc, #52]	@ (8001404 <HAL_SPI_MspInit+0xbc>)
 80013ce:	f001 f8c1 	bl	8002554 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80013d2:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80013d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d8:	2302      	movs	r3, #2
 80013da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e0:	2303      	movs	r3, #3
 80013e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013e4:	2305      	movs	r3, #5
 80013e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e8:	f107 0314 	add.w	r3, r7, #20
 80013ec:	4619      	mov	r1, r3
 80013ee:	4806      	ldr	r0, [pc, #24]	@ (8001408 <HAL_SPI_MspInit+0xc0>)
 80013f0:	f001 f8b0 	bl	8002554 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80013f4:	bf00      	nop
 80013f6:	3728      	adds	r7, #40	@ 0x28
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40003800 	.word	0x40003800
 8001400:	40021000 	.word	0x40021000
 8001404:	48000800 	.word	0x48000800
 8001408:	48000400 	.word	0x48000400

0800140c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08a      	sub	sp, #40	@ 0x28
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800142c:	d145      	bne.n	80014ba <HAL_TIM_Base_MspInit+0xae>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800142e:	4b25      	ldr	r3, [pc, #148]	@ (80014c4 <HAL_TIM_Base_MspInit+0xb8>)
 8001430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001432:	4a24      	ldr	r2, [pc, #144]	@ (80014c4 <HAL_TIM_Base_MspInit+0xb8>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6593      	str	r3, [r2, #88]	@ 0x58
 800143a:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <HAL_TIM_Base_MspInit+0xb8>)
 800143c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	4b1f      	ldr	r3, [pc, #124]	@ (80014c4 <HAL_TIM_Base_MspInit+0xb8>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144a:	4a1e      	ldr	r2, [pc, #120]	@ (80014c4 <HAL_TIM_Base_MspInit+0xb8>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001452:	4b1c      	ldr	r3, [pc, #112]	@ (80014c4 <HAL_TIM_Base_MspInit+0xb8>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800145e:	4b19      	ldr	r3, [pc, #100]	@ (80014c4 <HAL_TIM_Base_MspInit+0xb8>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001462:	4a18      	ldr	r2, [pc, #96]	@ (80014c4 <HAL_TIM_Base_MspInit+0xb8>)
 8001464:	f043 0302 	orr.w	r3, r3, #2
 8001468:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800146a:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <HAL_TIM_Base_MspInit+0xb8>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	60bb      	str	r3, [r7, #8]
 8001474:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001476:	2301      	movs	r3, #1
 8001478:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001482:	2300      	movs	r3, #0
 8001484:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001486:	2301      	movs	r3, #1
 8001488:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	4619      	mov	r1, r3
 8001490:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001494:	f001 f85e 	bl	8002554 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001498:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800149c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149e:	2302      	movs	r3, #2
 80014a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a6:	2300      	movs	r3, #0
 80014a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014aa:	2301      	movs	r3, #1
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	4619      	mov	r1, r3
 80014b4:	4804      	ldr	r0, [pc, #16]	@ (80014c8 <HAL_TIM_Base_MspInit+0xbc>)
 80014b6:	f001 f84d 	bl	8002554 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80014ba:	bf00      	nop
 80014bc:	3728      	adds	r7, #40	@ 0x28
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40021000 	.word	0x40021000
 80014c8:	48000400 	.word	0x48000400

080014cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014d0:	bf00      	nop
 80014d2:	e7fd      	b.n	80014d0 <NMI_Handler+0x4>

080014d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d8:	bf00      	nop
 80014da:	e7fd      	b.n	80014d8 <HardFault_Handler+0x4>

080014dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e0:	bf00      	nop
 80014e2:	e7fd      	b.n	80014e0 <MemManage_Handler+0x4>

080014e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e8:	bf00      	nop
 80014ea:	e7fd      	b.n	80014e8 <BusFault_Handler+0x4>

080014ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <UsageFault_Handler+0x4>

080014f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001522:	f000 f8b1 	bl	8001688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8001530:	4802      	ldr	r0, [pc, #8]	@ (800153c <DMA1_Channel1_IRQHandler+0x10>)
 8001532:	f000 febf 	bl	80022b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20040148 	.word	0x20040148

08001540 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001544:	4802      	ldr	r0, [pc, #8]	@ (8001550 <DMA1_Channel2_IRQHandler+0x10>)
 8001546:	f000 feb5 	bl	80022b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20040054 	.word	0x20040054

08001554 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001558:	4802      	ldr	r0, [pc, #8]	@ (8001564 <LPUART1_IRQHandler+0x10>)
 800155a:	f003 ffbf 	bl	80054dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	200400b4 	.word	0x200400b4

08001568 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800156c:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <SystemInit+0x20>)
 800156e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001572:	4a05      	ldr	r2, [pc, #20]	@ (8001588 <SystemInit+0x20>)
 8001574:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001578:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800157c:	bf00      	nop
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800158c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001590:	f7ff ffea 	bl	8001568 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001594:	480c      	ldr	r0, [pc, #48]	@ (80015c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001596:	490d      	ldr	r1, [pc, #52]	@ (80015cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001598:	4a0d      	ldr	r2, [pc, #52]	@ (80015d0 <LoopForever+0xe>)
  movs r3, #0
 800159a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800159c:	e002      	b.n	80015a4 <LoopCopyDataInit>

0800159e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800159e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015a2:	3304      	adds	r3, #4

080015a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015a8:	d3f9      	bcc.n	800159e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015aa:	4a0a      	ldr	r2, [pc, #40]	@ (80015d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015ac:	4c0a      	ldr	r4, [pc, #40]	@ (80015d8 <LoopForever+0x16>)
  movs r3, #0
 80015ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015b0:	e001      	b.n	80015b6 <LoopFillZerobss>

080015b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015b4:	3204      	adds	r2, #4

080015b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015b8:	d3fb      	bcc.n	80015b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ba:	f008 f8f7 	bl	80097ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015be:	f7ff f903 	bl	80007c8 <main>

080015c2 <LoopForever>:

LoopForever:
    b LoopForever
 80015c2:	e7fe      	b.n	80015c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80015c4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80015c8:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80015cc:	20040024 	.word	0x20040024
  ldr r2, =_sidata
 80015d0:	080099a0 	.word	0x080099a0
  ldr r2, =_sbss
 80015d4:	20040024 	.word	0x20040024
  ldr r4, =_ebss
 80015d8:	200402a4 	.word	0x200402a4

080015dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015dc:	e7fe      	b.n	80015dc <ADC1_IRQHandler>

080015de <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b082      	sub	sp, #8
 80015e2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015e4:	2300      	movs	r3, #0
 80015e6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015e8:	2003      	movs	r0, #3
 80015ea:	f000 f961 	bl	80018b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015ee:	2000      	movs	r0, #0
 80015f0:	f000 f80e 	bl	8001610 <HAL_InitTick>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d002      	beq.n	8001600 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	71fb      	strb	r3, [r7, #7]
 80015fe:	e001      	b.n	8001604 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001600:	f7ff fd7c 	bl	80010fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001604:	79fb      	ldrb	r3, [r7, #7]
}
 8001606:	4618      	mov	r0, r3
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001618:	2300      	movs	r3, #0
 800161a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800161c:	4b17      	ldr	r3, [pc, #92]	@ (800167c <HAL_InitTick+0x6c>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d023      	beq.n	800166c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001624:	4b16      	ldr	r3, [pc, #88]	@ (8001680 <HAL_InitTick+0x70>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4b14      	ldr	r3, [pc, #80]	@ (800167c <HAL_InitTick+0x6c>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	4619      	mov	r1, r3
 800162e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001632:	fbb3 f3f1 	udiv	r3, r3, r1
 8001636:	fbb2 f3f3 	udiv	r3, r2, r3
 800163a:	4618      	mov	r0, r3
 800163c:	f000 f96d 	bl	800191a <HAL_SYSTICK_Config>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d10f      	bne.n	8001666 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b0f      	cmp	r3, #15
 800164a:	d809      	bhi.n	8001660 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800164c:	2200      	movs	r2, #0
 800164e:	6879      	ldr	r1, [r7, #4]
 8001650:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001654:	f000 f937 	bl	80018c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001658:	4a0a      	ldr	r2, [pc, #40]	@ (8001684 <HAL_InitTick+0x74>)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6013      	str	r3, [r2, #0]
 800165e:	e007      	b.n	8001670 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	73fb      	strb	r3, [r7, #15]
 8001664:	e004      	b.n	8001670 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	73fb      	strb	r3, [r7, #15]
 800166a:	e001      	b.n	8001670 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001670:	7bfb      	ldrb	r3, [r7, #15]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3710      	adds	r7, #16
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20040008 	.word	0x20040008
 8001680:	20040000 	.word	0x20040000
 8001684:	20040004 	.word	0x20040004

08001688 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800168c:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <HAL_IncTick+0x20>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	461a      	mov	r2, r3
 8001692:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <HAL_IncTick+0x24>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4413      	add	r3, r2
 8001698:	4a04      	ldr	r2, [pc, #16]	@ (80016ac <HAL_IncTick+0x24>)
 800169a:	6013      	str	r3, [r2, #0]
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	20040008 	.word	0x20040008
 80016ac:	20040258 	.word	0x20040258

080016b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  return uwTick;
 80016b4:	4b03      	ldr	r3, [pc, #12]	@ (80016c4 <HAL_GetTick+0x14>)
 80016b6:	681b      	ldr	r3, [r3, #0]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	20040258 	.word	0x20040258

080016c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016d0:	f7ff ffee 	bl	80016b0 <HAL_GetTick>
 80016d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80016e0:	d005      	beq.n	80016ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80016e2:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <HAL_Delay+0x44>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	461a      	mov	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	4413      	add	r3, r2
 80016ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016ee:	bf00      	nop
 80016f0:	f7ff ffde 	bl	80016b0 <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	68fa      	ldr	r2, [r7, #12]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d8f7      	bhi.n	80016f0 <HAL_Delay+0x28>
  {
  }
}
 8001700:	bf00      	nop
 8001702:	bf00      	nop
 8001704:	3710      	adds	r7, #16
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20040008 	.word	0x20040008

08001710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f003 0307 	and.w	r3, r3, #7
 800171e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001720:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <__NVIC_SetPriorityGrouping+0x44>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001726:	68ba      	ldr	r2, [r7, #8]
 8001728:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800172c:	4013      	ands	r3, r2
 800172e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001738:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800173c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001742:	4a04      	ldr	r2, [pc, #16]	@ (8001754 <__NVIC_SetPriorityGrouping+0x44>)
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	60d3      	str	r3, [r2, #12]
}
 8001748:	bf00      	nop
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	e000ed00 	.word	0xe000ed00

08001758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800175c:	4b04      	ldr	r3, [pc, #16]	@ (8001770 <__NVIC_GetPriorityGrouping+0x18>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	0a1b      	lsrs	r3, r3, #8
 8001762:	f003 0307 	and.w	r3, r3, #7
}
 8001766:	4618      	mov	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001782:	2b00      	cmp	r3, #0
 8001784:	db0b      	blt.n	800179e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	f003 021f 	and.w	r2, r3, #31
 800178c:	4907      	ldr	r1, [pc, #28]	@ (80017ac <__NVIC_EnableIRQ+0x38>)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	095b      	lsrs	r3, r3, #5
 8001794:	2001      	movs	r0, #1
 8001796:	fa00 f202 	lsl.w	r2, r0, r2
 800179a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	e000e100 	.word	0xe000e100

080017b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	6039      	str	r1, [r7, #0]
 80017ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	db0a      	blt.n	80017da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	490c      	ldr	r1, [pc, #48]	@ (80017fc <__NVIC_SetPriority+0x4c>)
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	0112      	lsls	r2, r2, #4
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	440b      	add	r3, r1
 80017d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d8:	e00a      	b.n	80017f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	4908      	ldr	r1, [pc, #32]	@ (8001800 <__NVIC_SetPriority+0x50>)
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	f003 030f 	and.w	r3, r3, #15
 80017e6:	3b04      	subs	r3, #4
 80017e8:	0112      	lsls	r2, r2, #4
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	440b      	add	r3, r1
 80017ee:	761a      	strb	r2, [r3, #24]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	e000e100 	.word	0xe000e100
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001804:	b480      	push	{r7}
 8001806:	b089      	sub	sp, #36	@ 0x24
 8001808:	af00      	add	r7, sp, #0
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f003 0307 	and.w	r3, r3, #7
 8001816:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	f1c3 0307 	rsb	r3, r3, #7
 800181e:	2b04      	cmp	r3, #4
 8001820:	bf28      	it	cs
 8001822:	2304      	movcs	r3, #4
 8001824:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	3304      	adds	r3, #4
 800182a:	2b06      	cmp	r3, #6
 800182c:	d902      	bls.n	8001834 <NVIC_EncodePriority+0x30>
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	3b03      	subs	r3, #3
 8001832:	e000      	b.n	8001836 <NVIC_EncodePriority+0x32>
 8001834:	2300      	movs	r3, #0
 8001836:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001838:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	43da      	mvns	r2, r3
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	401a      	ands	r2, r3
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800184c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	fa01 f303 	lsl.w	r3, r1, r3
 8001856:	43d9      	mvns	r1, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800185c:	4313      	orrs	r3, r2
         );
}
 800185e:	4618      	mov	r0, r3
 8001860:	3724      	adds	r7, #36	@ 0x24
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
	...

0800186c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3b01      	subs	r3, #1
 8001878:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800187c:	d301      	bcc.n	8001882 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800187e:	2301      	movs	r3, #1
 8001880:	e00f      	b.n	80018a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001882:	4a0a      	ldr	r2, [pc, #40]	@ (80018ac <SysTick_Config+0x40>)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3b01      	subs	r3, #1
 8001888:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800188a:	210f      	movs	r1, #15
 800188c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001890:	f7ff ff8e 	bl	80017b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001894:	4b05      	ldr	r3, [pc, #20]	@ (80018ac <SysTick_Config+0x40>)
 8001896:	2200      	movs	r2, #0
 8001898:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800189a:	4b04      	ldr	r3, [pc, #16]	@ (80018ac <SysTick_Config+0x40>)
 800189c:	2207      	movs	r2, #7
 800189e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	e000e010 	.word	0xe000e010

080018b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff ff29 	bl	8001710 <__NVIC_SetPriorityGrouping>
}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b086      	sub	sp, #24
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	4603      	mov	r3, r0
 80018ce:	60b9      	str	r1, [r7, #8]
 80018d0:	607a      	str	r2, [r7, #4]
 80018d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018d4:	2300      	movs	r3, #0
 80018d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018d8:	f7ff ff3e 	bl	8001758 <__NVIC_GetPriorityGrouping>
 80018dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	68b9      	ldr	r1, [r7, #8]
 80018e2:	6978      	ldr	r0, [r7, #20]
 80018e4:	f7ff ff8e 	bl	8001804 <NVIC_EncodePriority>
 80018e8:	4602      	mov	r2, r0
 80018ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ee:	4611      	mov	r1, r2
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff ff5d 	bl	80017b0 <__NVIC_SetPriority>
}
 80018f6:	bf00      	nop
 80018f8:	3718      	adds	r7, #24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	b082      	sub	sp, #8
 8001902:	af00      	add	r7, sp, #0
 8001904:	4603      	mov	r3, r0
 8001906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff31 	bl	8001774 <__NVIC_EnableIRQ>
}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7ff ffa2 	bl	800186c <SysTick_Config>
 8001928:	4603      	mov	r3, r0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d101      	bne.n	8001944 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	e014      	b.n	800196e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	791b      	ldrb	r3, [r3, #4]
 8001948:	b2db      	uxtb	r3, r3
 800194a:	2b00      	cmp	r3, #0
 800194c:	d105      	bne.n	800195a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f7ff fbf5 	bl	8001144 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2202      	movs	r2, #2
 800195e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
 8001984:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8001986:	2300      	movs	r3, #0
 8001988:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	795b      	ldrb	r3, [r3, #5]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d101      	bne.n	8001996 <HAL_DAC_Start_DMA+0x1e>
 8001992:	2302      	movs	r3, #2
 8001994:	e0ab      	b.n	8001aee <HAL_DAC_Start_DMA+0x176>
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2201      	movs	r2, #1
 800199a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2202      	movs	r2, #2
 80019a0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d12f      	bne.n	8001a08 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	4a52      	ldr	r2, [pc, #328]	@ (8001af8 <HAL_DAC_Start_DMA+0x180>)
 80019ae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	4a51      	ldr	r2, [pc, #324]	@ (8001afc <HAL_DAC_Start_DMA+0x184>)
 80019b6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	4a50      	ldr	r2, [pc, #320]	@ (8001b00 <HAL_DAC_Start_DMA+0x188>)
 80019be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80019ce:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80019d0:	6a3b      	ldr	r3, [r7, #32]
 80019d2:	2b08      	cmp	r3, #8
 80019d4:	d013      	beq.n	80019fe <HAL_DAC_Start_DMA+0x86>
 80019d6:	6a3b      	ldr	r3, [r7, #32]
 80019d8:	2b08      	cmp	r3, #8
 80019da:	d845      	bhi.n	8001a68 <HAL_DAC_Start_DMA+0xf0>
 80019dc:	6a3b      	ldr	r3, [r7, #32]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d003      	beq.n	80019ea <HAL_DAC_Start_DMA+0x72>
 80019e2:	6a3b      	ldr	r3, [r7, #32]
 80019e4:	2b04      	cmp	r3, #4
 80019e6:	d005      	beq.n	80019f4 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80019e8:	e03e      	b.n	8001a68 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	3308      	adds	r3, #8
 80019f0:	613b      	str	r3, [r7, #16]
        break;
 80019f2:	e03c      	b.n	8001a6e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	330c      	adds	r3, #12
 80019fa:	613b      	str	r3, [r7, #16]
        break;
 80019fc:	e037      	b.n	8001a6e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	3310      	adds	r3, #16
 8001a04:	613b      	str	r3, [r7, #16]
        break;
 8001a06:	e032      	b.n	8001a6e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	4a3d      	ldr	r2, [pc, #244]	@ (8001b04 <HAL_DAC_Start_DMA+0x18c>)
 8001a0e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	4a3c      	ldr	r2, [pc, #240]	@ (8001b08 <HAL_DAC_Start_DMA+0x190>)
 8001a16:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	4a3b      	ldr	r2, [pc, #236]	@ (8001b0c <HAL_DAC_Start_DMA+0x194>)
 8001a1e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001a2e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8001a30:	6a3b      	ldr	r3, [r7, #32]
 8001a32:	2b08      	cmp	r3, #8
 8001a34:	d013      	beq.n	8001a5e <HAL_DAC_Start_DMA+0xe6>
 8001a36:	6a3b      	ldr	r3, [r7, #32]
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d817      	bhi.n	8001a6c <HAL_DAC_Start_DMA+0xf4>
 8001a3c:	6a3b      	ldr	r3, [r7, #32]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d003      	beq.n	8001a4a <HAL_DAC_Start_DMA+0xd2>
 8001a42:	6a3b      	ldr	r3, [r7, #32]
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d005      	beq.n	8001a54 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8001a48:	e010      	b.n	8001a6c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	3314      	adds	r3, #20
 8001a50:	613b      	str	r3, [r7, #16]
        break;
 8001a52:	e00c      	b.n	8001a6e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	3318      	adds	r3, #24
 8001a5a:	613b      	str	r3, [r7, #16]
        break;
 8001a5c:	e007      	b.n	8001a6e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	331c      	adds	r3, #28
 8001a64:	613b      	str	r3, [r7, #16]
        break;
 8001a66:	e002      	b.n	8001a6e <HAL_DAC_Start_DMA+0xf6>
        break;
 8001a68:	bf00      	nop
 8001a6a:	e000      	b.n	8001a6e <HAL_DAC_Start_DMA+0xf6>
        break;
 8001a6c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d111      	bne.n	8001a98 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001a82:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	6898      	ldr	r0, [r3, #8]
 8001a88:	6879      	ldr	r1, [r7, #4]
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	f000 fadb 	bl	8002048 <HAL_DMA_Start_IT>
 8001a92:	4603      	mov	r3, r0
 8001a94:	75fb      	strb	r3, [r7, #23]
 8001a96:	e010      	b.n	8001aba <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001aa6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	68d8      	ldr	r0, [r3, #12]
 8001aac:	6879      	ldr	r1, [r7, #4]
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	693a      	ldr	r2, [r7, #16]
 8001ab2:	f000 fac9 	bl	8002048 <HAL_DMA_Start_IT>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2200      	movs	r2, #0
 8001abe:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001ac0:	7dfb      	ldrb	r3, [r7, #23]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d10c      	bne.n	8001ae0 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6819      	ldr	r1, [r3, #0]
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	f003 0310 	and.w	r3, r3, #16
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	409a      	lsls	r2, r3
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	430a      	orrs	r2, r1
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	e005      	b.n	8001aec <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	f043 0204 	orr.w	r2, r3, #4
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001aec:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	08001de5 	.word	0x08001de5
 8001afc:	08001e07 	.word	0x08001e07
 8001b00:	08001e23 	.word	0x08001e23
 8001b04:	08001e8d 	.word	0x08001e8d
 8001b08:	08001eaf 	.word	0x08001eaf
 8001b0c:	08001ecb 	.word	0x08001ecb

08001b10 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b088      	sub	sp, #32
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	795b      	ldrb	r3, [r3, #5]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <HAL_DAC_ConfigChannel+0x1c>
 8001b64:	2302      	movs	r3, #2
 8001b66:	e137      	b.n	8001dd8 <HAL_DAC_ConfigChannel+0x28c>
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2202      	movs	r2, #2
 8001b72:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b04      	cmp	r3, #4
 8001b7a:	f040 8081 	bne.w	8001c80 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001b7e:	f7ff fd97 	bl	80016b0 <HAL_GetTick>
 8001b82:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d140      	bne.n	8001c0c <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001b8a:	e018      	b.n	8001bbe <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001b8c:	f7ff fd90 	bl	80016b0 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d911      	bls.n	8001bbe <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ba0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00a      	beq.n	8001bbe <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	f043 0208 	orr.w	r2, r3, #8
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2203      	movs	r2, #3
 8001bb8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e10c      	b.n	8001dd8 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1df      	bne.n	8001b8c <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001bcc:	2001      	movs	r0, #1
 8001bce:	f7ff fd7b 	bl	80016c8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	68ba      	ldr	r2, [r7, #8]
 8001bd8:	69d2      	ldr	r2, [r2, #28]
 8001bda:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bdc:	e023      	b.n	8001c26 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001bde:	f7ff fd67 	bl	80016b0 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d90f      	bls.n	8001c0c <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	da0a      	bge.n	8001c0c <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	f043 0208 	orr.w	r2, r3, #8
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2203      	movs	r2, #3
 8001c06:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e0e5      	b.n	8001dd8 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	dbe3      	blt.n	8001bde <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001c16:	2001      	movs	r0, #1
 8001c18:	f7ff fd56 	bl	80016c8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	68ba      	ldr	r2, [r7, #8]
 8001c22:	69d2      	ldr	r2, [r2, #28]
 8001c24:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f003 0310 	and.w	r3, r3, #16
 8001c32:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8001c36:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	ea02 0103 	and.w	r1, r2, r3
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	6a1a      	ldr	r2, [r3, #32]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f003 0310 	and.w	r3, r3, #16
 8001c4a:	409a      	lsls	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	430a      	orrs	r2, r1
 8001c52:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f003 0310 	and.w	r3, r3, #16
 8001c60:	21ff      	movs	r1, #255	@ 0xff
 8001c62:	fa01 f303 	lsl.w	r3, r1, r3
 8001c66:	43db      	mvns	r3, r3
 8001c68:	ea02 0103 	and.w	r1, r2, r3
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f003 0310 	and.w	r3, r3, #16
 8001c76:	409a      	lsls	r2, r3
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	695b      	ldr	r3, [r3, #20]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d11d      	bne.n	8001cc4 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c8e:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f003 0310 	and.w	r3, r3, #16
 8001c96:	221f      	movs	r2, #31
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	69fa      	ldr	r2, [r7, #28]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f003 0310 	and.w	r3, r3, #16
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	69fa      	ldr	r2, [r7, #28]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	69fa      	ldr	r2, [r7, #28]
 8001cc2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cca:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f003 0310 	and.w	r3, r3, #16
 8001cd2:	2207      	movs	r2, #7
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	69fa      	ldr	r2, [r7, #28]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	431a      	orrs	r2, r3
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f003 0310 	and.w	r3, r3, #16
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	69fa      	ldr	r2, [r7, #28]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	69fa      	ldr	r2, [r7, #28]
 8001d0a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6819      	ldr	r1, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f003 0310 	and.w	r3, r3, #16
 8001d18:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	43da      	mvns	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	400a      	ands	r2, r1
 8001d28:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f003 0310 	and.w	r3, r3, #16
 8001d38:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	43db      	mvns	r3, r3
 8001d42:	69fa      	ldr	r2, [r7, #28]
 8001d44:	4013      	ands	r3, r2
 8001d46:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f003 0310 	and.w	r3, r3, #16
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	69fa      	ldr	r2, [r7, #28]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d68:	d104      	bne.n	8001d74 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d70:	61fb      	str	r3, [r7, #28]
 8001d72:	e018      	b.n	8001da6 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d104      	bne.n	8001d86 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001d82:	61fb      	str	r3, [r7, #28]
 8001d84:	e00f      	b.n	8001da6 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8001d86:	f001 fc5b 	bl	8003640 <HAL_RCC_GetHCLKFreq>
 8001d8a:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	4a14      	ldr	r2, [pc, #80]	@ (8001de0 <HAL_DAC_ConfigChannel+0x294>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d904      	bls.n	8001d9e <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d9a:	61fb      	str	r3, [r7, #28]
 8001d9c:	e003      	b.n	8001da6 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001da4:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	69fa      	ldr	r2, [r7, #28]
 8001dac:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6819      	ldr	r1, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f003 0310 	and.w	r3, r3, #16
 8001dba:	22c0      	movs	r2, #192	@ 0xc0
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	43da      	mvns	r2, r3
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	400a      	ands	r2, r1
 8001dc8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001dd6:	2300      	movs	r3, #0
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3720      	adds	r7, #32
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	04c4b400 	.word	0x04c4b400

08001de4 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001df2:	68f8      	ldr	r0, [r7, #12]
 8001df4:	f7ff fe8c 	bl	8001b10 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	711a      	strb	r2, [r3, #4]
}
 8001dfe:	bf00      	nop
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	b084      	sub	sp, #16
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e12:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001e14:	68f8      	ldr	r0, [r7, #12]
 8001e16:	f7ff fe85 	bl	8001b24 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b084      	sub	sp, #16
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	f043 0204 	orr.w	r2, r3, #4
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001e3c:	68f8      	ldr	r0, [r7, #12]
 8001e3e:	f7ff fe7b 	bl	8001b38 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2201      	movs	r2, #1
 8001e46:	711a      	strb	r2, [r3, #4]
}
 8001e48:	bf00      	nop
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e98:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001e9a:	68f8      	ldr	r0, [r7, #12]
 8001e9c:	f7ff ffd8 	bl	8001e50 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	711a      	strb	r2, [r3, #4]
}
 8001ea6:	bf00      	nop
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b084      	sub	sp, #16
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eba:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	f7ff ffd1 	bl	8001e64 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b084      	sub	sp, #16
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	f043 0204 	orr.w	r2, r3, #4
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001ee4:	68f8      	ldr	r0, [r7, #12]
 8001ee6:	f7ff ffc7 	bl	8001e78 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2201      	movs	r2, #1
 8001eee:	711a      	strb	r2, [r3, #4]
}
 8001ef0:	bf00      	nop
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e08d      	b.n	8002026 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	4b47      	ldr	r3, [pc, #284]	@ (8002030 <HAL_DMA_Init+0x138>)
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d80f      	bhi.n	8001f36 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	4b45      	ldr	r3, [pc, #276]	@ (8002034 <HAL_DMA_Init+0x13c>)
 8001f1e:	4413      	add	r3, r2
 8001f20:	4a45      	ldr	r2, [pc, #276]	@ (8002038 <HAL_DMA_Init+0x140>)
 8001f22:	fba2 2303 	umull	r2, r3, r2, r3
 8001f26:	091b      	lsrs	r3, r3, #4
 8001f28:	009a      	lsls	r2, r3, #2
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a42      	ldr	r2, [pc, #264]	@ (800203c <HAL_DMA_Init+0x144>)
 8001f32:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f34:	e00e      	b.n	8001f54 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	4b40      	ldr	r3, [pc, #256]	@ (8002040 <HAL_DMA_Init+0x148>)
 8001f3e:	4413      	add	r3, r2
 8001f40:	4a3d      	ldr	r2, [pc, #244]	@ (8002038 <HAL_DMA_Init+0x140>)
 8001f42:	fba2 2303 	umull	r2, r3, r2, r3
 8001f46:	091b      	lsrs	r3, r3, #4
 8001f48:	009a      	lsls	r2, r3, #2
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a3c      	ldr	r2, [pc, #240]	@ (8002044 <HAL_DMA_Init+0x14c>)
 8001f52:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2202      	movs	r2, #2
 8001f58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f6e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001f78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a1b      	ldr	r3, [r3, #32]
 8001f96:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f98:	68fa      	ldr	r2, [r7, #12]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f000 fa72 	bl	8002490 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001fb4:	d102      	bne.n	8001fbc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fc4:	b2d2      	uxtb	r2, r2
 8001fc6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001fd0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d010      	beq.n	8001ffc <HAL_DMA_Init+0x104>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	2b04      	cmp	r3, #4
 8001fe0:	d80c      	bhi.n	8001ffc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 fa92 	bl	800250c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	e008      	b.n	800200e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40020407 	.word	0x40020407
 8002034:	bffdfff8 	.word	0xbffdfff8
 8002038:	cccccccd 	.word	0xcccccccd
 800203c:	40020000 	.word	0x40020000
 8002040:	bffdfbf8 	.word	0xbffdfbf8
 8002044:	40020400 	.word	0x40020400

08002048 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
 8002054:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002056:	2300      	movs	r3, #0
 8002058:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002060:	2b01      	cmp	r3, #1
 8002062:	d101      	bne.n	8002068 <HAL_DMA_Start_IT+0x20>
 8002064:	2302      	movs	r3, #2
 8002066:	e066      	b.n	8002136 <HAL_DMA_Start_IT+0xee>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002076:	b2db      	uxtb	r3, r3
 8002078:	2b01      	cmp	r3, #1
 800207a:	d155      	bne.n	8002128 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2202      	movs	r2, #2
 8002080:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f022 0201 	bic.w	r2, r2, #1
 8002098:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	68b9      	ldr	r1, [r7, #8]
 80020a0:	68f8      	ldr	r0, [r7, #12]
 80020a2:	f000 f9b6 	bl	8002412 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d008      	beq.n	80020c0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f042 020e 	orr.w	r2, r2, #14
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	e00f      	b.n	80020e0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f022 0204 	bic.w	r2, r2, #4
 80020ce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f042 020a 	orr.w	r2, r2, #10
 80020de:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d007      	beq.n	80020fe <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020fc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002102:	2b00      	cmp	r3, #0
 8002104:	d007      	beq.n	8002116 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002110:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002114:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f042 0201 	orr.w	r2, r2, #1
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	e005      	b.n	8002134 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002130:	2302      	movs	r3, #2
 8002132:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002134:	7dfb      	ldrb	r3, [r7, #23]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800213e:	b480      	push	{r7}
 8002140:	b085      	sub	sp, #20
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002146:	2300      	movs	r3, #0
 8002148:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b02      	cmp	r3, #2
 8002154:	d008      	beq.n	8002168 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2204      	movs	r2, #4
 800215a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e040      	b.n	80021ea <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 020e 	bic.w	r2, r2, #14
 8002176:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002182:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002186:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f022 0201 	bic.w	r2, r2, #1
 8002196:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219c:	f003 021c 	and.w	r2, r3, #28
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a4:	2101      	movs	r1, #1
 80021a6:	fa01 f202 	lsl.w	r2, r1, r2
 80021aa:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80021b4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00c      	beq.n	80021d8 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021cc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80021d6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b084      	sub	sp, #16
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021fe:	2300      	movs	r3, #0
 8002200:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d005      	beq.n	800221a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2204      	movs	r2, #4
 8002212:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	73fb      	strb	r3, [r7, #15]
 8002218:	e047      	b.n	80022aa <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 020e 	bic.w	r2, r2, #14
 8002228:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 0201 	bic.w	r2, r2, #1
 8002238:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002244:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002248:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224e:	f003 021c 	and.w	r2, r3, #28
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002256:	2101      	movs	r1, #1
 8002258:	fa01 f202 	lsl.w	r2, r1, r2
 800225c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002266:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00c      	beq.n	800228a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800227a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800227e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002288:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2201      	movs	r2, #1
 800228e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	4798      	blx	r3
    }
  }
  return status;
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3710      	adds	r7, #16
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d0:	f003 031c 	and.w	r3, r3, #28
 80022d4:	2204      	movs	r2, #4
 80022d6:	409a      	lsls	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	4013      	ands	r3, r2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d026      	beq.n	800232e <HAL_DMA_IRQHandler+0x7a>
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f003 0304 	and.w	r3, r3, #4
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d021      	beq.n	800232e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0320 	and.w	r3, r3, #32
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d107      	bne.n	8002308 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f022 0204 	bic.w	r2, r2, #4
 8002306:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230c:	f003 021c 	and.w	r2, r3, #28
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002314:	2104      	movs	r1, #4
 8002316:	fa01 f202 	lsl.w	r2, r1, r2
 800231a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002320:	2b00      	cmp	r3, #0
 8002322:	d071      	beq.n	8002408 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800232c:	e06c      	b.n	8002408 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002332:	f003 031c 	and.w	r3, r3, #28
 8002336:	2202      	movs	r2, #2
 8002338:	409a      	lsls	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	4013      	ands	r3, r2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d02e      	beq.n	80023a0 <HAL_DMA_IRQHandler+0xec>
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d029      	beq.n	80023a0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10b      	bne.n	8002372 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 020a 	bic.w	r2, r2, #10
 8002368:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2201      	movs	r2, #1
 800236e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002376:	f003 021c 	and.w	r2, r3, #28
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	2102      	movs	r1, #2
 8002380:	fa01 f202 	lsl.w	r2, r1, r2
 8002384:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002392:	2b00      	cmp	r3, #0
 8002394:	d038      	beq.n	8002408 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800239e:	e033      	b.n	8002408 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023a4:	f003 031c 	and.w	r3, r3, #28
 80023a8:	2208      	movs	r2, #8
 80023aa:	409a      	lsls	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	4013      	ands	r3, r2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d02a      	beq.n	800240a <HAL_DMA_IRQHandler+0x156>
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	f003 0308 	and.w	r3, r3, #8
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d025      	beq.n	800240a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 020e 	bic.w	r2, r2, #14
 80023cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d2:	f003 021c 	and.w	r2, r3, #28
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	2101      	movs	r1, #1
 80023dc:	fa01 f202 	lsl.w	r2, r1, r2
 80023e0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d004      	beq.n	800240a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002408:	bf00      	nop
 800240a:	bf00      	nop
}
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002412:	b480      	push	{r7}
 8002414:	b085      	sub	sp, #20
 8002416:	af00      	add	r7, sp, #0
 8002418:	60f8      	str	r0, [r7, #12]
 800241a:	60b9      	str	r1, [r7, #8]
 800241c:	607a      	str	r2, [r7, #4]
 800241e:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002428:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800242e:	2b00      	cmp	r3, #0
 8002430:	d004      	beq.n	800243c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800243a:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002440:	f003 021c 	and.w	r2, r3, #28
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002448:	2101      	movs	r1, #1
 800244a:	fa01 f202 	lsl.w	r2, r1, r2
 800244e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	2b10      	cmp	r3, #16
 800245e:	d108      	bne.n	8002472 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68ba      	ldr	r2, [r7, #8]
 800246e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002470:	e007      	b.n	8002482 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	60da      	str	r2, [r3, #12]
}
 8002482:	bf00      	nop
 8002484:	3714      	adds	r7, #20
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
	...

08002490 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	461a      	mov	r2, r3
 800249e:	4b17      	ldr	r3, [pc, #92]	@ (80024fc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d80a      	bhi.n	80024ba <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a8:	089b      	lsrs	r3, r3, #2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80024b0:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	6493      	str	r3, [r2, #72]	@ 0x48
 80024b8:	e007      	b.n	80024ca <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024be:	089b      	lsrs	r3, r3, #2
 80024c0:	009a      	lsls	r2, r3, #2
 80024c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002500 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80024c4:	4413      	add	r3, r2
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	3b08      	subs	r3, #8
 80024d2:	4a0c      	ldr	r2, [pc, #48]	@ (8002504 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80024d4:	fba2 2303 	umull	r2, r3, r2, r3
 80024d8:	091b      	lsrs	r3, r3, #4
 80024da:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4a0a      	ldr	r2, [pc, #40]	@ (8002508 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80024e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f003 031f 	and.w	r3, r3, #31
 80024e8:	2201      	movs	r2, #1
 80024ea:	409a      	lsls	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	40020407 	.word	0x40020407
 8002500:	4002081c 	.word	0x4002081c
 8002504:	cccccccd 	.word	0xcccccccd
 8002508:	40020880 	.word	0x40020880

0800250c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	b2db      	uxtb	r3, r3
 800251a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	4b0b      	ldr	r3, [pc, #44]	@ (800254c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002520:	4413      	add	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	461a      	mov	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a08      	ldr	r2, [pc, #32]	@ (8002550 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800252e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	3b01      	subs	r3, #1
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	2201      	movs	r2, #1
 800253a:	409a      	lsls	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002540:	bf00      	nop
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	1000823f 	.word	0x1000823f
 8002550:	40020940 	.word	0x40020940

08002554 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002554:	b480      	push	{r7}
 8002556:	b087      	sub	sp, #28
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800255e:	2300      	movs	r3, #0
 8002560:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002562:	e166      	b.n	8002832 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	2101      	movs	r1, #1
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	fa01 f303 	lsl.w	r3, r1, r3
 8002570:	4013      	ands	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 8158 	beq.w	800282c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 0303 	and.w	r3, r3, #3
 8002584:	2b01      	cmp	r3, #1
 8002586:	d005      	beq.n	8002594 <HAL_GPIO_Init+0x40>
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f003 0303 	and.w	r3, r3, #3
 8002590:	2b02      	cmp	r3, #2
 8002592:	d130      	bne.n	80025f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	2203      	movs	r2, #3
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	43db      	mvns	r3, r3
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	4013      	ands	r3, r2
 80025aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	68da      	ldr	r2, [r3, #12]
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025ca:	2201      	movs	r2, #1
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43db      	mvns	r3, r3
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	4013      	ands	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	091b      	lsrs	r3, r3, #4
 80025e0:	f003 0201 	and.w	r2, r3, #1
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f003 0303 	and.w	r3, r3, #3
 80025fe:	2b03      	cmp	r3, #3
 8002600:	d017      	beq.n	8002632 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	2203      	movs	r2, #3
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	43db      	mvns	r3, r3
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	4013      	ands	r3, r2
 8002618:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	689a      	ldr	r2, [r3, #8]
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	4313      	orrs	r3, r2
 800262a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d123      	bne.n	8002686 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	08da      	lsrs	r2, r3, #3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	3208      	adds	r2, #8
 8002646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800264a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	f003 0307 	and.w	r3, r3, #7
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	220f      	movs	r2, #15
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	43db      	mvns	r3, r3
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4013      	ands	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	691a      	ldr	r2, [r3, #16]
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	08da      	lsrs	r2, r3, #3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	3208      	adds	r2, #8
 8002680:	6939      	ldr	r1, [r7, #16]
 8002682:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	2203      	movs	r2, #3
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	43db      	mvns	r3, r3
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4013      	ands	r3, r2
 800269c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f003 0203 	and.w	r2, r3, #3
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f000 80b2 	beq.w	800282c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026c8:	4b61      	ldr	r3, [pc, #388]	@ (8002850 <HAL_GPIO_Init+0x2fc>)
 80026ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026cc:	4a60      	ldr	r2, [pc, #384]	@ (8002850 <HAL_GPIO_Init+0x2fc>)
 80026ce:	f043 0301 	orr.w	r3, r3, #1
 80026d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80026d4:	4b5e      	ldr	r3, [pc, #376]	@ (8002850 <HAL_GPIO_Init+0x2fc>)
 80026d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026d8:	f003 0301 	and.w	r3, r3, #1
 80026dc:	60bb      	str	r3, [r7, #8]
 80026de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80026e0:	4a5c      	ldr	r2, [pc, #368]	@ (8002854 <HAL_GPIO_Init+0x300>)
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	089b      	lsrs	r3, r3, #2
 80026e6:	3302      	adds	r3, #2
 80026e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	f003 0303 	and.w	r3, r3, #3
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	220f      	movs	r2, #15
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	43db      	mvns	r3, r3
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	4013      	ands	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800270a:	d02b      	beq.n	8002764 <HAL_GPIO_Init+0x210>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a52      	ldr	r2, [pc, #328]	@ (8002858 <HAL_GPIO_Init+0x304>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d025      	beq.n	8002760 <HAL_GPIO_Init+0x20c>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4a51      	ldr	r2, [pc, #324]	@ (800285c <HAL_GPIO_Init+0x308>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d01f      	beq.n	800275c <HAL_GPIO_Init+0x208>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	4a50      	ldr	r2, [pc, #320]	@ (8002860 <HAL_GPIO_Init+0x30c>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d019      	beq.n	8002758 <HAL_GPIO_Init+0x204>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a4f      	ldr	r2, [pc, #316]	@ (8002864 <HAL_GPIO_Init+0x310>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d013      	beq.n	8002754 <HAL_GPIO_Init+0x200>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a4e      	ldr	r2, [pc, #312]	@ (8002868 <HAL_GPIO_Init+0x314>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d00d      	beq.n	8002750 <HAL_GPIO_Init+0x1fc>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a4d      	ldr	r2, [pc, #308]	@ (800286c <HAL_GPIO_Init+0x318>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d007      	beq.n	800274c <HAL_GPIO_Init+0x1f8>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	4a4c      	ldr	r2, [pc, #304]	@ (8002870 <HAL_GPIO_Init+0x31c>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d101      	bne.n	8002748 <HAL_GPIO_Init+0x1f4>
 8002744:	2307      	movs	r3, #7
 8002746:	e00e      	b.n	8002766 <HAL_GPIO_Init+0x212>
 8002748:	2308      	movs	r3, #8
 800274a:	e00c      	b.n	8002766 <HAL_GPIO_Init+0x212>
 800274c:	2306      	movs	r3, #6
 800274e:	e00a      	b.n	8002766 <HAL_GPIO_Init+0x212>
 8002750:	2305      	movs	r3, #5
 8002752:	e008      	b.n	8002766 <HAL_GPIO_Init+0x212>
 8002754:	2304      	movs	r3, #4
 8002756:	e006      	b.n	8002766 <HAL_GPIO_Init+0x212>
 8002758:	2303      	movs	r3, #3
 800275a:	e004      	b.n	8002766 <HAL_GPIO_Init+0x212>
 800275c:	2302      	movs	r3, #2
 800275e:	e002      	b.n	8002766 <HAL_GPIO_Init+0x212>
 8002760:	2301      	movs	r3, #1
 8002762:	e000      	b.n	8002766 <HAL_GPIO_Init+0x212>
 8002764:	2300      	movs	r3, #0
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	f002 0203 	and.w	r2, r2, #3
 800276c:	0092      	lsls	r2, r2, #2
 800276e:	4093      	lsls	r3, r2
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	4313      	orrs	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002776:	4937      	ldr	r1, [pc, #220]	@ (8002854 <HAL_GPIO_Init+0x300>)
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	089b      	lsrs	r3, r3, #2
 800277c:	3302      	adds	r3, #2
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002784:	4b3b      	ldr	r3, [pc, #236]	@ (8002874 <HAL_GPIO_Init+0x320>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	43db      	mvns	r3, r3
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4013      	ands	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d003      	beq.n	80027a8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80027a8:	4a32      	ldr	r2, [pc, #200]	@ (8002874 <HAL_GPIO_Init+0x320>)
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80027ae:	4b31      	ldr	r3, [pc, #196]	@ (8002874 <HAL_GPIO_Init+0x320>)
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	43db      	mvns	r3, r3
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	4013      	ands	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80027d2:	4a28      	ldr	r2, [pc, #160]	@ (8002874 <HAL_GPIO_Init+0x320>)
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80027d8:	4b26      	ldr	r3, [pc, #152]	@ (8002874 <HAL_GPIO_Init+0x320>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	43db      	mvns	r3, r3
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	4013      	ands	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80027fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002874 <HAL_GPIO_Init+0x320>)
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002802:	4b1c      	ldr	r3, [pc, #112]	@ (8002874 <HAL_GPIO_Init+0x320>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	43db      	mvns	r3, r3
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	4013      	ands	r3, r2
 8002810:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	4313      	orrs	r3, r2
 8002824:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002826:	4a13      	ldr	r2, [pc, #76]	@ (8002874 <HAL_GPIO_Init+0x320>)
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	3301      	adds	r3, #1
 8002830:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	fa22 f303 	lsr.w	r3, r2, r3
 800283c:	2b00      	cmp	r3, #0
 800283e:	f47f ae91 	bne.w	8002564 <HAL_GPIO_Init+0x10>
  }
}
 8002842:	bf00      	nop
 8002844:	bf00      	nop
 8002846:	371c      	adds	r7, #28
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr
 8002850:	40021000 	.word	0x40021000
 8002854:	40010000 	.word	0x40010000
 8002858:	48000400 	.word	0x48000400
 800285c:	48000800 	.word	0x48000800
 8002860:	48000c00 	.word	0x48000c00
 8002864:	48001000 	.word	0x48001000
 8002868:	48001400 	.word	0x48001400
 800286c:	48001800 	.word	0x48001800
 8002870:	48001c00 	.word	0x48001c00
 8002874:	40010400 	.word	0x40010400

08002878 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	460b      	mov	r3, r1
 8002882:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	691a      	ldr	r2, [r3, #16]
 8002888:	887b      	ldrh	r3, [r7, #2]
 800288a:	4013      	ands	r3, r2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d002      	beq.n	8002896 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002890:	2301      	movs	r3, #1
 8002892:	73fb      	strb	r3, [r7, #15]
 8002894:	e001      	b.n	800289a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002896:	2300      	movs	r3, #0
 8002898:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800289a:	7bfb      	ldrb	r3, [r7, #15]
}
 800289c:	4618      	mov	r0, r3
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	807b      	strh	r3, [r7, #2]
 80028b4:	4613      	mov	r3, r2
 80028b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028b8:	787b      	ldrb	r3, [r7, #1]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d003      	beq.n	80028c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028be:	887a      	ldrh	r2, [r7, #2]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028c4:	e002      	b.n	80028cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028c6:	887a      	ldrh	r2, [r7, #2]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80028dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002914 <HAL_PWREx_GetVoltageRange+0x3c>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028e8:	d102      	bne.n	80028f0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80028ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028ee:	e00b      	b.n	8002908 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80028f0:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <HAL_PWREx_GetVoltageRange+0x3c>)
 80028f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028fe:	d102      	bne.n	8002906 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002900:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002904:	e000      	b.n	8002908 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002906:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002908:	4618      	mov	r0, r3
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40007000 	.word	0x40007000

08002918 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d141      	bne.n	80029aa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002926:	4b4b      	ldr	r3, [pc, #300]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800292e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002932:	d131      	bne.n	8002998 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002934:	4b47      	ldr	r3, [pc, #284]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800293a:	4a46      	ldr	r2, [pc, #280]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800293c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002940:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002944:	4b43      	ldr	r3, [pc, #268]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800294c:	4a41      	ldr	r2, [pc, #260]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800294e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002952:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002954:	4b40      	ldr	r3, [pc, #256]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2232      	movs	r2, #50	@ 0x32
 800295a:	fb02 f303 	mul.w	r3, r2, r3
 800295e:	4a3f      	ldr	r2, [pc, #252]	@ (8002a5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002960:	fba2 2303 	umull	r2, r3, r2, r3
 8002964:	0c9b      	lsrs	r3, r3, #18
 8002966:	3301      	adds	r3, #1
 8002968:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800296a:	e002      	b.n	8002972 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	3b01      	subs	r3, #1
 8002970:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002972:	4b38      	ldr	r3, [pc, #224]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800297a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800297e:	d102      	bne.n	8002986 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1f2      	bne.n	800296c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002986:	4b33      	ldr	r3, [pc, #204]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800298e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002992:	d158      	bne.n	8002a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e057      	b.n	8002a48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002998:	4b2e      	ldr	r3, [pc, #184]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800299a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800299e:	4a2d      	ldr	r2, [pc, #180]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80029a8:	e04d      	b.n	8002a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029b0:	d141      	bne.n	8002a36 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80029b2:	4b28      	ldr	r3, [pc, #160]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029be:	d131      	bne.n	8002a24 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029c0:	4b24      	ldr	r3, [pc, #144]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029c6:	4a23      	ldr	r2, [pc, #140]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029d0:	4b20      	ldr	r3, [pc, #128]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80029e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2232      	movs	r2, #50	@ 0x32
 80029e6:	fb02 f303 	mul.w	r3, r2, r3
 80029ea:	4a1c      	ldr	r2, [pc, #112]	@ (8002a5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80029ec:	fba2 2303 	umull	r2, r3, r2, r3
 80029f0:	0c9b      	lsrs	r3, r3, #18
 80029f2:	3301      	adds	r3, #1
 80029f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029f6:	e002      	b.n	80029fe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	3b01      	subs	r3, #1
 80029fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029fe:	4b15      	ldr	r3, [pc, #84]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a0a:	d102      	bne.n	8002a12 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1f2      	bne.n	80029f8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a12:	4b10      	ldr	r3, [pc, #64]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a1e:	d112      	bne.n	8002a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e011      	b.n	8002a48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a24:	4b0b      	ldr	r3, [pc, #44]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002a34:	e007      	b.n	8002a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a36:	4b07      	ldr	r3, [pc, #28]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a3e:	4a05      	ldr	r2, [pc, #20]	@ (8002a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a44:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	40007000 	.word	0x40007000
 8002a58:	20040000 	.word	0x20040000
 8002a5c:	431bde83 	.word	0x431bde83

08002a60 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002a64:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	4a04      	ldr	r2, [pc, #16]	@ (8002a7c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002a6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a6e:	6053      	str	r3, [r2, #4]
}
 8002a70:	bf00      	nop
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	40007000 	.word	0x40007000

08002a80 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b088      	sub	sp, #32
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d102      	bne.n	8002a94 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	f000 bc08 	b.w	80032a4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a94:	4b96      	ldr	r3, [pc, #600]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f003 030c 	and.w	r3, r3, #12
 8002a9c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a9e:	4b94      	ldr	r3, [pc, #592]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	f003 0303 	and.w	r3, r3, #3
 8002aa6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0310 	and.w	r3, r3, #16
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f000 80e4 	beq.w	8002c7e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d007      	beq.n	8002acc <HAL_RCC_OscConfig+0x4c>
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	2b0c      	cmp	r3, #12
 8002ac0:	f040 808b 	bne.w	8002bda <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	f040 8087 	bne.w	8002bda <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002acc:	4b88      	ldr	r3, [pc, #544]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0302 	and.w	r3, r3, #2
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d005      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x64>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e3df      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a1a      	ldr	r2, [r3, #32]
 8002ae8:	4b81      	ldr	r3, [pc, #516]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0308 	and.w	r3, r3, #8
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d004      	beq.n	8002afe <HAL_RCC_OscConfig+0x7e>
 8002af4:	4b7e      	ldr	r3, [pc, #504]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002afc:	e005      	b.n	8002b0a <HAL_RCC_OscConfig+0x8a>
 8002afe:	4b7c      	ldr	r3, [pc, #496]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b04:	091b      	lsrs	r3, r3, #4
 8002b06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d223      	bcs.n	8002b56 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f000 fdcc 	bl	80036b0 <RCC_SetFlashLatencyFromMSIRange>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e3c0      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b22:	4b73      	ldr	r3, [pc, #460]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a72      	ldr	r2, [pc, #456]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b28:	f043 0308 	orr.w	r3, r3, #8
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	4b70      	ldr	r3, [pc, #448]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a1b      	ldr	r3, [r3, #32]
 8002b3a:	496d      	ldr	r1, [pc, #436]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b40:	4b6b      	ldr	r3, [pc, #428]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	69db      	ldr	r3, [r3, #28]
 8002b4c:	021b      	lsls	r3, r3, #8
 8002b4e:	4968      	ldr	r1, [pc, #416]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	604b      	str	r3, [r1, #4]
 8002b54:	e025      	b.n	8002ba2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b56:	4b66      	ldr	r3, [pc, #408]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a65      	ldr	r2, [pc, #404]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b5c:	f043 0308 	orr.w	r3, r3, #8
 8002b60:	6013      	str	r3, [r2, #0]
 8002b62:	4b63      	ldr	r3, [pc, #396]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
 8002b6e:	4960      	ldr	r1, [pc, #384]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b74:	4b5e      	ldr	r3, [pc, #376]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	021b      	lsls	r3, r3, #8
 8002b82:	495b      	ldr	r1, [pc, #364]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d109      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f000 fd8c 	bl	80036b0 <RCC_SetFlashLatencyFromMSIRange>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e380      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ba2:	f000 fcc1 	bl	8003528 <HAL_RCC_GetSysClockFreq>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	4b51      	ldr	r3, [pc, #324]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	091b      	lsrs	r3, r3, #4
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	4950      	ldr	r1, [pc, #320]	@ (8002cf4 <HAL_RCC_OscConfig+0x274>)
 8002bb4:	5ccb      	ldrb	r3, [r1, r3]
 8002bb6:	f003 031f 	and.w	r3, r3, #31
 8002bba:	fa22 f303 	lsr.w	r3, r2, r3
 8002bbe:	4a4e      	ldr	r2, [pc, #312]	@ (8002cf8 <HAL_RCC_OscConfig+0x278>)
 8002bc0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002bc2:	4b4e      	ldr	r3, [pc, #312]	@ (8002cfc <HAL_RCC_OscConfig+0x27c>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe fd22 	bl	8001610 <HAL_InitTick>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002bd0:	7bfb      	ldrb	r3, [r7, #15]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d052      	beq.n	8002c7c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	e364      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d032      	beq.n	8002c48 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002be2:	4b43      	ldr	r3, [pc, #268]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a42      	ldr	r2, [pc, #264]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002be8:	f043 0301 	orr.w	r3, r3, #1
 8002bec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bee:	f7fe fd5f 	bl	80016b0 <HAL_GetTick>
 8002bf2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bf4:	e008      	b.n	8002c08 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bf6:	f7fe fd5b 	bl	80016b0 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e34d      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c08:	4b39      	ldr	r3, [pc, #228]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d0f0      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c14:	4b36      	ldr	r3, [pc, #216]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a35      	ldr	r2, [pc, #212]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c1a:	f043 0308 	orr.w	r3, r3, #8
 8002c1e:	6013      	str	r3, [r2, #0]
 8002c20:	4b33      	ldr	r3, [pc, #204]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	4930      	ldr	r1, [pc, #192]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c32:	4b2f      	ldr	r3, [pc, #188]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	021b      	lsls	r3, r3, #8
 8002c40:	492b      	ldr	r1, [pc, #172]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	604b      	str	r3, [r1, #4]
 8002c46:	e01a      	b.n	8002c7e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c48:	4b29      	ldr	r3, [pc, #164]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a28      	ldr	r2, [pc, #160]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c4e:	f023 0301 	bic.w	r3, r3, #1
 8002c52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c54:	f7fe fd2c 	bl	80016b0 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c5c:	f7fe fd28 	bl	80016b0 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e31a      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c6e:	4b20      	ldr	r3, [pc, #128]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1f0      	bne.n	8002c5c <HAL_RCC_OscConfig+0x1dc>
 8002c7a:	e000      	b.n	8002c7e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c7c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d073      	beq.n	8002d72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	2b08      	cmp	r3, #8
 8002c8e:	d005      	beq.n	8002c9c <HAL_RCC_OscConfig+0x21c>
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	2b0c      	cmp	r3, #12
 8002c94:	d10e      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	2b03      	cmp	r3, #3
 8002c9a:	d10b      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c9c:	4b14      	ldr	r3, [pc, #80]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d063      	beq.n	8002d70 <HAL_RCC_OscConfig+0x2f0>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d15f      	bne.n	8002d70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e2f7      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cbc:	d106      	bne.n	8002ccc <HAL_RCC_OscConfig+0x24c>
 8002cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a0b      	ldr	r2, [pc, #44]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cc8:	6013      	str	r3, [r2, #0]
 8002cca:	e025      	b.n	8002d18 <HAL_RCC_OscConfig+0x298>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cd4:	d114      	bne.n	8002d00 <HAL_RCC_OscConfig+0x280>
 8002cd6:	4b06      	ldr	r3, [pc, #24]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a05      	ldr	r2, [pc, #20]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002cdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ce0:	6013      	str	r3, [r2, #0]
 8002ce2:	4b03      	ldr	r3, [pc, #12]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a02      	ldr	r2, [pc, #8]	@ (8002cf0 <HAL_RCC_OscConfig+0x270>)
 8002ce8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	e013      	b.n	8002d18 <HAL_RCC_OscConfig+0x298>
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	080098a0 	.word	0x080098a0
 8002cf8:	20040000 	.word	0x20040000
 8002cfc:	20040004 	.word	0x20040004
 8002d00:	4ba0      	ldr	r3, [pc, #640]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a9f      	ldr	r2, [pc, #636]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002d06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d0a:	6013      	str	r3, [r2, #0]
 8002d0c:	4b9d      	ldr	r3, [pc, #628]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a9c      	ldr	r2, [pc, #624]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002d12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d013      	beq.n	8002d48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d20:	f7fe fcc6 	bl	80016b0 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d28:	f7fe fcc2 	bl	80016b0 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b64      	cmp	r3, #100	@ 0x64
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e2b4      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d3a:	4b92      	ldr	r3, [pc, #584]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d0f0      	beq.n	8002d28 <HAL_RCC_OscConfig+0x2a8>
 8002d46:	e014      	b.n	8002d72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d48:	f7fe fcb2 	bl	80016b0 <HAL_GetTick>
 8002d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d4e:	e008      	b.n	8002d62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d50:	f7fe fcae 	bl	80016b0 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b64      	cmp	r3, #100	@ 0x64
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e2a0      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d62:	4b88      	ldr	r3, [pc, #544]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1f0      	bne.n	8002d50 <HAL_RCC_OscConfig+0x2d0>
 8002d6e:	e000      	b.n	8002d72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d060      	beq.n	8002e40 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	2b04      	cmp	r3, #4
 8002d82:	d005      	beq.n	8002d90 <HAL_RCC_OscConfig+0x310>
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	2b0c      	cmp	r3, #12
 8002d88:	d119      	bne.n	8002dbe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d116      	bne.n	8002dbe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d90:	4b7c      	ldr	r3, [pc, #496]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d005      	beq.n	8002da8 <HAL_RCC_OscConfig+0x328>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d101      	bne.n	8002da8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e27d      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da8:	4b76      	ldr	r3, [pc, #472]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	061b      	lsls	r3, r3, #24
 8002db6:	4973      	ldr	r1, [pc, #460]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dbc:	e040      	b.n	8002e40 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d023      	beq.n	8002e0e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dc6:	4b6f      	ldr	r3, [pc, #444]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a6e      	ldr	r2, [pc, #440]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002dcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd2:	f7fe fc6d 	bl	80016b0 <HAL_GetTick>
 8002dd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dd8:	e008      	b.n	8002dec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dda:	f7fe fc69 	bl	80016b0 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d901      	bls.n	8002dec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e25b      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dec:	4b65      	ldr	r3, [pc, #404]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d0f0      	beq.n	8002dda <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df8:	4b62      	ldr	r3, [pc, #392]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	061b      	lsls	r3, r3, #24
 8002e06:	495f      	ldr	r1, [pc, #380]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	604b      	str	r3, [r1, #4]
 8002e0c:	e018      	b.n	8002e40 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e0e:	4b5d      	ldr	r3, [pc, #372]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a5c      	ldr	r2, [pc, #368]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002e14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1a:	f7fe fc49 	bl	80016b0 <HAL_GetTick>
 8002e1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e22:	f7fe fc45 	bl	80016b0 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e237      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e34:	4b53      	ldr	r3, [pc, #332]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1f0      	bne.n	8002e22 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0308 	and.w	r3, r3, #8
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d03c      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	695b      	ldr	r3, [r3, #20]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01c      	beq.n	8002e8e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e54:	4b4b      	ldr	r3, [pc, #300]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002e56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e5a:	4a4a      	ldr	r2, [pc, #296]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002e5c:	f043 0301 	orr.w	r3, r3, #1
 8002e60:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e64:	f7fe fc24 	bl	80016b0 <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e6c:	f7fe fc20 	bl	80016b0 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e212      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e7e:	4b41      	ldr	r3, [pc, #260]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002e80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d0ef      	beq.n	8002e6c <HAL_RCC_OscConfig+0x3ec>
 8002e8c:	e01b      	b.n	8002ec6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002e90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e94:	4a3b      	ldr	r2, [pc, #236]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002e96:	f023 0301 	bic.w	r3, r3, #1
 8002e9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e9e:	f7fe fc07 	bl	80016b0 <HAL_GetTick>
 8002ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ea4:	e008      	b.n	8002eb8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ea6:	f7fe fc03 	bl	80016b0 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e1f5      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002eb8:	4b32      	ldr	r3, [pc, #200]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d1ef      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0304 	and.w	r3, r3, #4
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 80a6 	beq.w	8003020 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002ed8:	4b2a      	ldr	r3, [pc, #168]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002edc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10d      	bne.n	8002f00 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee4:	4b27      	ldr	r3, [pc, #156]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee8:	4a26      	ldr	r2, [pc, #152]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002eea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eee:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ef0:	4b24      	ldr	r3, [pc, #144]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef8:	60bb      	str	r3, [r7, #8]
 8002efa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002efc:	2301      	movs	r3, #1
 8002efe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f00:	4b21      	ldr	r3, [pc, #132]	@ (8002f88 <HAL_RCC_OscConfig+0x508>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d118      	bne.n	8002f3e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f0c:	4b1e      	ldr	r3, [pc, #120]	@ (8002f88 <HAL_RCC_OscConfig+0x508>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a1d      	ldr	r2, [pc, #116]	@ (8002f88 <HAL_RCC_OscConfig+0x508>)
 8002f12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f18:	f7fe fbca 	bl	80016b0 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f20:	f7fe fbc6 	bl	80016b0 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e1b8      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f32:	4b15      	ldr	r3, [pc, #84]	@ (8002f88 <HAL_RCC_OscConfig+0x508>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d0f0      	beq.n	8002f20 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d108      	bne.n	8002f58 <HAL_RCC_OscConfig+0x4d8>
 8002f46:	4b0f      	ldr	r3, [pc, #60]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002f4e:	f043 0301 	orr.w	r3, r3, #1
 8002f52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f56:	e029      	b.n	8002fac <HAL_RCC_OscConfig+0x52c>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	2b05      	cmp	r3, #5
 8002f5e:	d115      	bne.n	8002f8c <HAL_RCC_OscConfig+0x50c>
 8002f60:	4b08      	ldr	r3, [pc, #32]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f66:	4a07      	ldr	r2, [pc, #28]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002f68:	f043 0304 	orr.w	r3, r3, #4
 8002f6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f70:	4b04      	ldr	r3, [pc, #16]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f76:	4a03      	ldr	r2, [pc, #12]	@ (8002f84 <HAL_RCC_OscConfig+0x504>)
 8002f78:	f043 0301 	orr.w	r3, r3, #1
 8002f7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f80:	e014      	b.n	8002fac <HAL_RCC_OscConfig+0x52c>
 8002f82:	bf00      	nop
 8002f84:	40021000 	.word	0x40021000
 8002f88:	40007000 	.word	0x40007000
 8002f8c:	4b9d      	ldr	r3, [pc, #628]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8002f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f92:	4a9c      	ldr	r2, [pc, #624]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8002f94:	f023 0301 	bic.w	r3, r3, #1
 8002f98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f9c:	4b99      	ldr	r3, [pc, #612]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8002f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa2:	4a98      	ldr	r2, [pc, #608]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8002fa4:	f023 0304 	bic.w	r3, r3, #4
 8002fa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d016      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb4:	f7fe fb7c 	bl	80016b0 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fba:	e00a      	b.n	8002fd2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fbc:	f7fe fb78 	bl	80016b0 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e168      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fd2:	4b8c      	ldr	r3, [pc, #560]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8002fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d0ed      	beq.n	8002fbc <HAL_RCC_OscConfig+0x53c>
 8002fe0:	e015      	b.n	800300e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe2:	f7fe fb65 	bl	80016b0 <HAL_GetTick>
 8002fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fe8:	e00a      	b.n	8003000 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fea:	f7fe fb61 	bl	80016b0 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e151      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003000:	4b80      	ldr	r3, [pc, #512]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8003002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d1ed      	bne.n	8002fea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800300e:	7ffb      	ldrb	r3, [r7, #31]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d105      	bne.n	8003020 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003014:	4b7b      	ldr	r3, [pc, #492]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8003016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003018:	4a7a      	ldr	r2, [pc, #488]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 800301a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800301e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0320 	and.w	r3, r3, #32
 8003028:	2b00      	cmp	r3, #0
 800302a:	d03c      	beq.n	80030a6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003030:	2b00      	cmp	r3, #0
 8003032:	d01c      	beq.n	800306e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003034:	4b73      	ldr	r3, [pc, #460]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8003036:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800303a:	4a72      	ldr	r2, [pc, #456]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 800303c:	f043 0301 	orr.w	r3, r3, #1
 8003040:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003044:	f7fe fb34 	bl	80016b0 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800304c:	f7fe fb30 	bl	80016b0 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e122      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800305e:	4b69      	ldr	r3, [pc, #420]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8003060:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0ef      	beq.n	800304c <HAL_RCC_OscConfig+0x5cc>
 800306c:	e01b      	b.n	80030a6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800306e:	4b65      	ldr	r3, [pc, #404]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8003070:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003074:	4a63      	ldr	r2, [pc, #396]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8003076:	f023 0301 	bic.w	r3, r3, #1
 800307a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307e:	f7fe fb17 	bl	80016b0 <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003084:	e008      	b.n	8003098 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003086:	f7fe fb13 	bl	80016b0 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b02      	cmp	r3, #2
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e105      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003098:	4b5a      	ldr	r3, [pc, #360]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 800309a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1ef      	bne.n	8003086 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f000 80f9 	beq.w	80032a2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	f040 80cf 	bne.w	8003258 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80030ba:	4b52      	ldr	r3, [pc, #328]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	f003 0203 	and.w	r2, r3, #3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d12c      	bne.n	8003128 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d8:	3b01      	subs	r3, #1
 80030da:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030dc:	429a      	cmp	r2, r3
 80030de:	d123      	bne.n	8003128 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ea:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d11b      	bne.n	8003128 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030fa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d113      	bne.n	8003128 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800310a:	085b      	lsrs	r3, r3, #1
 800310c:	3b01      	subs	r3, #1
 800310e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003110:	429a      	cmp	r2, r3
 8003112:	d109      	bne.n	8003128 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	085b      	lsrs	r3, r3, #1
 8003120:	3b01      	subs	r3, #1
 8003122:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003124:	429a      	cmp	r2, r3
 8003126:	d071      	beq.n	800320c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	2b0c      	cmp	r3, #12
 800312c:	d068      	beq.n	8003200 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800312e:	4b35      	ldr	r3, [pc, #212]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d105      	bne.n	8003146 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800313a:	4b32      	ldr	r3, [pc, #200]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e0ac      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800314a:	4b2e      	ldr	r3, [pc, #184]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a2d      	ldr	r2, [pc, #180]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8003150:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003154:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003156:	f7fe faab 	bl	80016b0 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800315e:	f7fe faa7 	bl	80016b0 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e099      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003170:	4b24      	ldr	r3, [pc, #144]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1f0      	bne.n	800315e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800317c:	4b21      	ldr	r3, [pc, #132]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	4b21      	ldr	r3, [pc, #132]	@ (8003208 <HAL_RCC_OscConfig+0x788>)
 8003182:	4013      	ands	r3, r2
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800318c:	3a01      	subs	r2, #1
 800318e:	0112      	lsls	r2, r2, #4
 8003190:	4311      	orrs	r1, r2
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003196:	0212      	lsls	r2, r2, #8
 8003198:	4311      	orrs	r1, r2
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800319e:	0852      	lsrs	r2, r2, #1
 80031a0:	3a01      	subs	r2, #1
 80031a2:	0552      	lsls	r2, r2, #21
 80031a4:	4311      	orrs	r1, r2
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80031aa:	0852      	lsrs	r2, r2, #1
 80031ac:	3a01      	subs	r2, #1
 80031ae:	0652      	lsls	r2, r2, #25
 80031b0:	4311      	orrs	r1, r2
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80031b6:	06d2      	lsls	r2, r2, #27
 80031b8:	430a      	orrs	r2, r1
 80031ba:	4912      	ldr	r1, [pc, #72]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80031c0:	4b10      	ldr	r3, [pc, #64]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a0f      	ldr	r2, [pc, #60]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 80031c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	4a0c      	ldr	r2, [pc, #48]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 80031d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031d8:	f7fe fa6a 	bl	80016b0 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e0:	f7fe fa66 	bl	80016b0 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e058      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031f2:	4b04      	ldr	r3, [pc, #16]	@ (8003204 <HAL_RCC_OscConfig+0x784>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d0f0      	beq.n	80031e0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031fe:	e050      	b.n	80032a2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e04f      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
 8003204:	40021000 	.word	0x40021000
 8003208:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800320c:	4b27      	ldr	r3, [pc, #156]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d144      	bne.n	80032a2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003218:	4b24      	ldr	r3, [pc, #144]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a23      	ldr	r2, [pc, #140]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 800321e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003222:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003224:	4b21      	ldr	r3, [pc, #132]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	4a20      	ldr	r2, [pc, #128]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 800322a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800322e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003230:	f7fe fa3e 	bl	80016b0 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003238:	f7fe fa3a 	bl	80016b0 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b02      	cmp	r3, #2
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e02c      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800324a:	4b18      	ldr	r3, [pc, #96]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0f0      	beq.n	8003238 <HAL_RCC_OscConfig+0x7b8>
 8003256:	e024      	b.n	80032a2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	2b0c      	cmp	r3, #12
 800325c:	d01f      	beq.n	800329e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800325e:	4b13      	ldr	r3, [pc, #76]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a12      	ldr	r2, [pc, #72]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 8003264:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003268:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326a:	f7fe fa21 	bl	80016b0 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003270:	e008      	b.n	8003284 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003272:	f7fe fa1d 	bl	80016b0 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e00f      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003284:	4b09      	ldr	r3, [pc, #36]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1f0      	bne.n	8003272 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003290:	4b06      	ldr	r3, [pc, #24]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 8003292:	68da      	ldr	r2, [r3, #12]
 8003294:	4905      	ldr	r1, [pc, #20]	@ (80032ac <HAL_RCC_OscConfig+0x82c>)
 8003296:	4b06      	ldr	r3, [pc, #24]	@ (80032b0 <HAL_RCC_OscConfig+0x830>)
 8003298:	4013      	ands	r3, r2
 800329a:	60cb      	str	r3, [r1, #12]
 800329c:	e001      	b.n	80032a2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e000      	b.n	80032a4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3720      	adds	r7, #32
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	40021000 	.word	0x40021000
 80032b0:	feeefffc 	.word	0xfeeefffc

080032b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80032be:	2300      	movs	r3, #0
 80032c0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d101      	bne.n	80032cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e11d      	b.n	8003508 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032cc:	4b90      	ldr	r3, [pc, #576]	@ (8003510 <HAL_RCC_ClockConfig+0x25c>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 030f 	and.w	r3, r3, #15
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d910      	bls.n	80032fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032da:	4b8d      	ldr	r3, [pc, #564]	@ (8003510 <HAL_RCC_ClockConfig+0x25c>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f023 020f 	bic.w	r2, r3, #15
 80032e2:	498b      	ldr	r1, [pc, #556]	@ (8003510 <HAL_RCC_ClockConfig+0x25c>)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ea:	4b89      	ldr	r3, [pc, #548]	@ (8003510 <HAL_RCC_ClockConfig+0x25c>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 030f 	and.w	r3, r3, #15
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d001      	beq.n	80032fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e105      	b.n	8003508 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d010      	beq.n	800332a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689a      	ldr	r2, [r3, #8]
 800330c:	4b81      	ldr	r3, [pc, #516]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003314:	429a      	cmp	r2, r3
 8003316:	d908      	bls.n	800332a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003318:	4b7e      	ldr	r3, [pc, #504]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	497b      	ldr	r1, [pc, #492]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 8003326:	4313      	orrs	r3, r2
 8003328:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d079      	beq.n	800342a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	2b03      	cmp	r3, #3
 800333c:	d11e      	bne.n	800337c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800333e:	4b75      	ldr	r3, [pc, #468]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e0dc      	b.n	8003508 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800334e:	f000 fa09 	bl	8003764 <RCC_GetSysClockFreqFromPLLSource>
 8003352:	4603      	mov	r3, r0
 8003354:	4a70      	ldr	r2, [pc, #448]	@ (8003518 <HAL_RCC_ClockConfig+0x264>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d946      	bls.n	80033e8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800335a:	4b6e      	ldr	r3, [pc, #440]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d140      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003366:	4b6b      	ldr	r3, [pc, #428]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800336e:	4a69      	ldr	r2, [pc, #420]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 8003370:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003374:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003376:	2380      	movs	r3, #128	@ 0x80
 8003378:	617b      	str	r3, [r7, #20]
 800337a:	e035      	b.n	80033e8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2b02      	cmp	r3, #2
 8003382:	d107      	bne.n	8003394 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003384:	4b63      	ldr	r3, [pc, #396]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d115      	bne.n	80033bc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e0b9      	b.n	8003508 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d107      	bne.n	80033ac <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800339c:	4b5d      	ldr	r3, [pc, #372]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d109      	bne.n	80033bc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e0ad      	b.n	8003508 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033ac:	4b59      	ldr	r3, [pc, #356]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e0a5      	b.n	8003508 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80033bc:	f000 f8b4 	bl	8003528 <HAL_RCC_GetSysClockFreq>
 80033c0:	4603      	mov	r3, r0
 80033c2:	4a55      	ldr	r2, [pc, #340]	@ (8003518 <HAL_RCC_ClockConfig+0x264>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d90f      	bls.n	80033e8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80033c8:	4b52      	ldr	r3, [pc, #328]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d109      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80033d4:	4b4f      	ldr	r3, [pc, #316]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033dc:	4a4d      	ldr	r2, [pc, #308]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80033de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033e2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80033e4:	2380      	movs	r3, #128	@ 0x80
 80033e6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033e8:	4b4a      	ldr	r3, [pc, #296]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f023 0203 	bic.w	r2, r3, #3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	4947      	ldr	r1, [pc, #284]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033fa:	f7fe f959 	bl	80016b0 <HAL_GetTick>
 80033fe:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003400:	e00a      	b.n	8003418 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003402:	f7fe f955 	bl	80016b0 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003410:	4293      	cmp	r3, r2
 8003412:	d901      	bls.n	8003418 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e077      	b.n	8003508 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003418:	4b3e      	ldr	r3, [pc, #248]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 020c 	and.w	r2, r3, #12
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	429a      	cmp	r2, r3
 8003428:	d1eb      	bne.n	8003402 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	2b80      	cmp	r3, #128	@ 0x80
 800342e:	d105      	bne.n	800343c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003430:	4b38      	ldr	r3, [pc, #224]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	4a37      	ldr	r2, [pc, #220]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 8003436:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800343a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d010      	beq.n	800346a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	4b31      	ldr	r3, [pc, #196]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003454:	429a      	cmp	r2, r3
 8003456:	d208      	bcs.n	800346a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003458:	4b2e      	ldr	r3, [pc, #184]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	492b      	ldr	r1, [pc, #172]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 8003466:	4313      	orrs	r3, r2
 8003468:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800346a:	4b29      	ldr	r3, [pc, #164]	@ (8003510 <HAL_RCC_ClockConfig+0x25c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 030f 	and.w	r3, r3, #15
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	429a      	cmp	r2, r3
 8003476:	d210      	bcs.n	800349a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003478:	4b25      	ldr	r3, [pc, #148]	@ (8003510 <HAL_RCC_ClockConfig+0x25c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f023 020f 	bic.w	r2, r3, #15
 8003480:	4923      	ldr	r1, [pc, #140]	@ (8003510 <HAL_RCC_ClockConfig+0x25c>)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	4313      	orrs	r3, r2
 8003486:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003488:	4b21      	ldr	r3, [pc, #132]	@ (8003510 <HAL_RCC_ClockConfig+0x25c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 030f 	and.w	r3, r3, #15
 8003490:	683a      	ldr	r2, [r7, #0]
 8003492:	429a      	cmp	r2, r3
 8003494:	d001      	beq.n	800349a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e036      	b.n	8003508 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0304 	and.w	r3, r3, #4
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d008      	beq.n	80034b8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	4918      	ldr	r1, [pc, #96]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0308 	and.w	r3, r3, #8
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d009      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034c4:	4b13      	ldr	r3, [pc, #76]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	00db      	lsls	r3, r3, #3
 80034d2:	4910      	ldr	r1, [pc, #64]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034d8:	f000 f826 	bl	8003528 <HAL_RCC_GetSysClockFreq>
 80034dc:	4602      	mov	r2, r0
 80034de:	4b0d      	ldr	r3, [pc, #52]	@ (8003514 <HAL_RCC_ClockConfig+0x260>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	091b      	lsrs	r3, r3, #4
 80034e4:	f003 030f 	and.w	r3, r3, #15
 80034e8:	490c      	ldr	r1, [pc, #48]	@ (800351c <HAL_RCC_ClockConfig+0x268>)
 80034ea:	5ccb      	ldrb	r3, [r1, r3]
 80034ec:	f003 031f 	and.w	r3, r3, #31
 80034f0:	fa22 f303 	lsr.w	r3, r2, r3
 80034f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003520 <HAL_RCC_ClockConfig+0x26c>)
 80034f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003524 <HAL_RCC_ClockConfig+0x270>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7fe f887 	bl	8001610 <HAL_InitTick>
 8003502:	4603      	mov	r3, r0
 8003504:	73fb      	strb	r3, [r7, #15]

  return status;
 8003506:	7bfb      	ldrb	r3, [r7, #15]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40022000 	.word	0x40022000
 8003514:	40021000 	.word	0x40021000
 8003518:	04c4b400 	.word	0x04c4b400
 800351c:	080098a0 	.word	0x080098a0
 8003520:	20040000 	.word	0x20040000
 8003524:	20040004 	.word	0x20040004

08003528 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003528:	b480      	push	{r7}
 800352a:	b089      	sub	sp, #36	@ 0x24
 800352c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800352e:	2300      	movs	r3, #0
 8003530:	61fb      	str	r3, [r7, #28]
 8003532:	2300      	movs	r3, #0
 8003534:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003536:	4b3e      	ldr	r3, [pc, #248]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x108>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 030c 	and.w	r3, r3, #12
 800353e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003540:	4b3b      	ldr	r3, [pc, #236]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x108>)
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	f003 0303 	and.w	r3, r3, #3
 8003548:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d005      	beq.n	800355c <HAL_RCC_GetSysClockFreq+0x34>
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	2b0c      	cmp	r3, #12
 8003554:	d121      	bne.n	800359a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d11e      	bne.n	800359a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800355c:	4b34      	ldr	r3, [pc, #208]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x108>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0308 	and.w	r3, r3, #8
 8003564:	2b00      	cmp	r3, #0
 8003566:	d107      	bne.n	8003578 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003568:	4b31      	ldr	r3, [pc, #196]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x108>)
 800356a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800356e:	0a1b      	lsrs	r3, r3, #8
 8003570:	f003 030f 	and.w	r3, r3, #15
 8003574:	61fb      	str	r3, [r7, #28]
 8003576:	e005      	b.n	8003584 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003578:	4b2d      	ldr	r3, [pc, #180]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x108>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	091b      	lsrs	r3, r3, #4
 800357e:	f003 030f 	and.w	r3, r3, #15
 8003582:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003584:	4a2b      	ldr	r2, [pc, #172]	@ (8003634 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800358c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d10d      	bne.n	80035b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003598:	e00a      	b.n	80035b0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	2b04      	cmp	r3, #4
 800359e:	d102      	bne.n	80035a6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035a0:	4b25      	ldr	r3, [pc, #148]	@ (8003638 <HAL_RCC_GetSysClockFreq+0x110>)
 80035a2:	61bb      	str	r3, [r7, #24]
 80035a4:	e004      	b.n	80035b0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d101      	bne.n	80035b0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035ac:	4b23      	ldr	r3, [pc, #140]	@ (800363c <HAL_RCC_GetSysClockFreq+0x114>)
 80035ae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	2b0c      	cmp	r3, #12
 80035b4:	d134      	bne.n	8003620 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x108>)
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d003      	beq.n	80035ce <HAL_RCC_GetSysClockFreq+0xa6>
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	2b03      	cmp	r3, #3
 80035ca:	d003      	beq.n	80035d4 <HAL_RCC_GetSysClockFreq+0xac>
 80035cc:	e005      	b.n	80035da <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80035ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003638 <HAL_RCC_GetSysClockFreq+0x110>)
 80035d0:	617b      	str	r3, [r7, #20]
      break;
 80035d2:	e005      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80035d4:	4b19      	ldr	r3, [pc, #100]	@ (800363c <HAL_RCC_GetSysClockFreq+0x114>)
 80035d6:	617b      	str	r3, [r7, #20]
      break;
 80035d8:	e002      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	617b      	str	r3, [r7, #20]
      break;
 80035de:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035e0:	4b13      	ldr	r3, [pc, #76]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x108>)
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	3301      	adds	r3, #1
 80035ec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80035ee:	4b10      	ldr	r3, [pc, #64]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x108>)
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	0a1b      	lsrs	r3, r3, #8
 80035f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035f8:	697a      	ldr	r2, [r7, #20]
 80035fa:	fb03 f202 	mul.w	r2, r3, r2
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	fbb2 f3f3 	udiv	r3, r2, r3
 8003604:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003606:	4b0a      	ldr	r3, [pc, #40]	@ (8003630 <HAL_RCC_GetSysClockFreq+0x108>)
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	0e5b      	lsrs	r3, r3, #25
 800360c:	f003 0303 	and.w	r3, r3, #3
 8003610:	3301      	adds	r3, #1
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	fbb2 f3f3 	udiv	r3, r2, r3
 800361e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003620:	69bb      	ldr	r3, [r7, #24]
}
 8003622:	4618      	mov	r0, r3
 8003624:	3724      	adds	r7, #36	@ 0x24
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	40021000 	.word	0x40021000
 8003634:	080098b8 	.word	0x080098b8
 8003638:	00f42400 	.word	0x00f42400
 800363c:	007a1200 	.word	0x007a1200

08003640 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003644:	4b03      	ldr	r3, [pc, #12]	@ (8003654 <HAL_RCC_GetHCLKFreq+0x14>)
 8003646:	681b      	ldr	r3, [r3, #0]
}
 8003648:	4618      	mov	r0, r3
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	20040000 	.word	0x20040000

08003658 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800365c:	f7ff fff0 	bl	8003640 <HAL_RCC_GetHCLKFreq>
 8003660:	4602      	mov	r2, r0
 8003662:	4b06      	ldr	r3, [pc, #24]	@ (800367c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	0a1b      	lsrs	r3, r3, #8
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	4904      	ldr	r1, [pc, #16]	@ (8003680 <HAL_RCC_GetPCLK1Freq+0x28>)
 800366e:	5ccb      	ldrb	r3, [r1, r3]
 8003670:	f003 031f 	and.w	r3, r3, #31
 8003674:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003678:	4618      	mov	r0, r3
 800367a:	bd80      	pop	{r7, pc}
 800367c:	40021000 	.word	0x40021000
 8003680:	080098b0 	.word	0x080098b0

08003684 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003688:	f7ff ffda 	bl	8003640 <HAL_RCC_GetHCLKFreq>
 800368c:	4602      	mov	r2, r0
 800368e:	4b06      	ldr	r3, [pc, #24]	@ (80036a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	0adb      	lsrs	r3, r3, #11
 8003694:	f003 0307 	and.w	r3, r3, #7
 8003698:	4904      	ldr	r1, [pc, #16]	@ (80036ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800369a:	5ccb      	ldrb	r3, [r1, r3]
 800369c:	f003 031f 	and.w	r3, r3, #31
 80036a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	40021000 	.word	0x40021000
 80036ac:	080098b0 	.word	0x080098b0

080036b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036b8:	2300      	movs	r3, #0
 80036ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036bc:	4b27      	ldr	r3, [pc, #156]	@ (800375c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d003      	beq.n	80036d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036c8:	f7ff f906 	bl	80028d8 <HAL_PWREx_GetVoltageRange>
 80036cc:	6178      	str	r0, [r7, #20]
 80036ce:	e014      	b.n	80036fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036d0:	4b22      	ldr	r3, [pc, #136]	@ (800375c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d4:	4a21      	ldr	r2, [pc, #132]	@ (800375c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036da:	6593      	str	r3, [r2, #88]	@ 0x58
 80036dc:	4b1f      	ldr	r3, [pc, #124]	@ (800375c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e4:	60fb      	str	r3, [r7, #12]
 80036e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036e8:	f7ff f8f6 	bl	80028d8 <HAL_PWREx_GetVoltageRange>
 80036ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036ee:	4b1b      	ldr	r3, [pc, #108]	@ (800375c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036f2:	4a1a      	ldr	r2, [pc, #104]	@ (800375c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003700:	d10b      	bne.n	800371a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2b80      	cmp	r3, #128	@ 0x80
 8003706:	d913      	bls.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2ba0      	cmp	r3, #160	@ 0xa0
 800370c:	d902      	bls.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800370e:	2302      	movs	r3, #2
 8003710:	613b      	str	r3, [r7, #16]
 8003712:	e00d      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003714:	2301      	movs	r3, #1
 8003716:	613b      	str	r3, [r7, #16]
 8003718:	e00a      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b7f      	cmp	r3, #127	@ 0x7f
 800371e:	d902      	bls.n	8003726 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003720:	2302      	movs	r3, #2
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	e004      	b.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b70      	cmp	r3, #112	@ 0x70
 800372a:	d101      	bne.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800372c:	2301      	movs	r3, #1
 800372e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003730:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f023 020f 	bic.w	r2, r3, #15
 8003738:	4909      	ldr	r1, [pc, #36]	@ (8003760 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003740:	4b07      	ldr	r3, [pc, #28]	@ (8003760 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 030f 	and.w	r3, r3, #15
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	429a      	cmp	r2, r3
 800374c:	d001      	beq.n	8003752 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e000      	b.n	8003754 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3718      	adds	r7, #24
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40021000 	.word	0x40021000
 8003760:	40022000 	.word	0x40022000

08003764 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003764:	b480      	push	{r7}
 8003766:	b087      	sub	sp, #28
 8003768:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800376a:	4b2d      	ldr	r3, [pc, #180]	@ (8003820 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	f003 0303 	and.w	r3, r3, #3
 8003772:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2b03      	cmp	r3, #3
 8003778:	d00b      	beq.n	8003792 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2b03      	cmp	r3, #3
 800377e:	d825      	bhi.n	80037cc <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2b01      	cmp	r3, #1
 8003784:	d008      	beq.n	8003798 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2b02      	cmp	r3, #2
 800378a:	d11f      	bne.n	80037cc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800378c:	4b25      	ldr	r3, [pc, #148]	@ (8003824 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800378e:	613b      	str	r3, [r7, #16]
    break;
 8003790:	e01f      	b.n	80037d2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003792:	4b25      	ldr	r3, [pc, #148]	@ (8003828 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003794:	613b      	str	r3, [r7, #16]
    break;
 8003796:	e01c      	b.n	80037d2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003798:	4b21      	ldr	r3, [pc, #132]	@ (8003820 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0308 	and.w	r3, r3, #8
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d107      	bne.n	80037b4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80037a4:	4b1e      	ldr	r3, [pc, #120]	@ (8003820 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80037a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037aa:	0a1b      	lsrs	r3, r3, #8
 80037ac:	f003 030f 	and.w	r3, r3, #15
 80037b0:	617b      	str	r3, [r7, #20]
 80037b2:	e005      	b.n	80037c0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80037b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003820 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	091b      	lsrs	r3, r3, #4
 80037ba:	f003 030f 	and.w	r3, r3, #15
 80037be:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80037c0:	4a1a      	ldr	r2, [pc, #104]	@ (800382c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037c8:	613b      	str	r3, [r7, #16]
    break;
 80037ca:	e002      	b.n	80037d2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80037cc:	2300      	movs	r3, #0
 80037ce:	613b      	str	r3, [r7, #16]
    break;
 80037d0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037d2:	4b13      	ldr	r3, [pc, #76]	@ (8003820 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	091b      	lsrs	r3, r3, #4
 80037d8:	f003 030f 	and.w	r3, r3, #15
 80037dc:	3301      	adds	r3, #1
 80037de:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003820 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	0a1b      	lsrs	r3, r3, #8
 80037e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	fb03 f202 	mul.w	r2, r3, r2
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037f8:	4b09      	ldr	r3, [pc, #36]	@ (8003820 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	0e5b      	lsrs	r3, r3, #25
 80037fe:	f003 0303 	and.w	r3, r3, #3
 8003802:	3301      	adds	r3, #1
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003808:	693a      	ldr	r2, [r7, #16]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003810:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003812:	683b      	ldr	r3, [r7, #0]
}
 8003814:	4618      	mov	r0, r3
 8003816:	371c      	adds	r7, #28
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr
 8003820:	40021000 	.word	0x40021000
 8003824:	00f42400 	.word	0x00f42400
 8003828:	007a1200 	.word	0x007a1200
 800382c:	080098b8 	.word	0x080098b8

08003830 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003838:	2300      	movs	r3, #0
 800383a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800383c:	2300      	movs	r3, #0
 800383e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003848:	2b00      	cmp	r3, #0
 800384a:	d040      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003850:	2b80      	cmp	r3, #128	@ 0x80
 8003852:	d02a      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003854:	2b80      	cmp	r3, #128	@ 0x80
 8003856:	d825      	bhi.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003858:	2b60      	cmp	r3, #96	@ 0x60
 800385a:	d026      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800385c:	2b60      	cmp	r3, #96	@ 0x60
 800385e:	d821      	bhi.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003860:	2b40      	cmp	r3, #64	@ 0x40
 8003862:	d006      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003864:	2b40      	cmp	r3, #64	@ 0x40
 8003866:	d81d      	bhi.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003868:	2b00      	cmp	r3, #0
 800386a:	d009      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800386c:	2b20      	cmp	r3, #32
 800386e:	d010      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003870:	e018      	b.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003872:	4b89      	ldr	r3, [pc, #548]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	4a88      	ldr	r2, [pc, #544]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003878:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800387c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800387e:	e015      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3304      	adds	r3, #4
 8003884:	2100      	movs	r1, #0
 8003886:	4618      	mov	r0, r3
 8003888:	f000 fb02 	bl	8003e90 <RCCEx_PLLSAI1_Config>
 800388c:	4603      	mov	r3, r0
 800388e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003890:	e00c      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	3320      	adds	r3, #32
 8003896:	2100      	movs	r1, #0
 8003898:	4618      	mov	r0, r3
 800389a:	f000 fbed 	bl	8004078 <RCCEx_PLLSAI2_Config>
 800389e:	4603      	mov	r3, r0
 80038a0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038a2:	e003      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	74fb      	strb	r3, [r7, #19]
      break;
 80038a8:	e000      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80038aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038ac:	7cfb      	ldrb	r3, [r7, #19]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10b      	bne.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038b2:	4b79      	ldr	r3, [pc, #484]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80038b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038b8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038c0:	4975      	ldr	r1, [pc, #468]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80038c8:	e001      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ca:	7cfb      	ldrb	r3, [r7, #19]
 80038cc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d047      	beq.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038e2:	d030      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80038e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038e8:	d82a      	bhi.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80038ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038ee:	d02a      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80038f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038f4:	d824      	bhi.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80038f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038fa:	d008      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0xde>
 80038fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003900:	d81e      	bhi.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00a      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003906:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800390a:	d010      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800390c:	e018      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800390e:	4b62      	ldr	r3, [pc, #392]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	4a61      	ldr	r2, [pc, #388]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003914:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003918:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800391a:	e015      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	3304      	adds	r3, #4
 8003920:	2100      	movs	r1, #0
 8003922:	4618      	mov	r0, r3
 8003924:	f000 fab4 	bl	8003e90 <RCCEx_PLLSAI1_Config>
 8003928:	4603      	mov	r3, r0
 800392a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800392c:	e00c      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	3320      	adds	r3, #32
 8003932:	2100      	movs	r1, #0
 8003934:	4618      	mov	r0, r3
 8003936:	f000 fb9f 	bl	8004078 <RCCEx_PLLSAI2_Config>
 800393a:	4603      	mov	r3, r0
 800393c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800393e:	e003      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	74fb      	strb	r3, [r7, #19]
      break;
 8003944:	e000      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003946:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003948:	7cfb      	ldrb	r3, [r7, #19]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10b      	bne.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800394e:	4b52      	ldr	r3, [pc, #328]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003950:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003954:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800395c:	494e      	ldr	r1, [pc, #312]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003964:	e001      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003966:	7cfb      	ldrb	r3, [r7, #19]
 8003968:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 809f 	beq.w	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003978:	2300      	movs	r3, #0
 800397a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800397c:	4b46      	ldr	r3, [pc, #280]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800397e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003980:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d101      	bne.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003988:	2301      	movs	r3, #1
 800398a:	e000      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800398c:	2300      	movs	r3, #0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00d      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003992:	4b41      	ldr	r3, [pc, #260]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003996:	4a40      	ldr	r2, [pc, #256]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800399c:	6593      	str	r3, [r2, #88]	@ 0x58
 800399e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a6:	60bb      	str	r3, [r7, #8]
 80039a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039aa:	2301      	movs	r3, #1
 80039ac:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039ae:	4b3b      	ldr	r3, [pc, #236]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a3a      	ldr	r2, [pc, #232]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80039b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039b8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039ba:	f7fd fe79 	bl	80016b0 <HAL_GetTick>
 80039be:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039c0:	e009      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039c2:	f7fd fe75 	bl	80016b0 <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d902      	bls.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	74fb      	strb	r3, [r7, #19]
        break;
 80039d4:	e005      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039d6:	4b31      	ldr	r3, [pc, #196]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d0ef      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80039e2:	7cfb      	ldrb	r3, [r7, #19]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d15b      	bne.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039f2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d01f      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a00:	697a      	ldr	r2, [r7, #20]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d019      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a06:	4b24      	ldr	r3, [pc, #144]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a10:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a12:	4b21      	ldr	r3, [pc, #132]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a18:	4a1f      	ldr	r2, [pc, #124]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a22:	4b1d      	ldr	r3, [pc, #116]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a28:	4a1b      	ldr	r2, [pc, #108]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a32:	4a19      	ldr	r2, [pc, #100]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d016      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a44:	f7fd fe34 	bl	80016b0 <HAL_GetTick>
 8003a48:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a4a:	e00b      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4c:	f7fd fe30 	bl	80016b0 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d902      	bls.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	74fb      	strb	r3, [r7, #19]
            break;
 8003a62:	e006      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a64:	4b0c      	ldr	r3, [pc, #48]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a6a:	f003 0302 	and.w	r3, r3, #2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d0ec      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003a72:	7cfb      	ldrb	r3, [r7, #19]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10c      	bne.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a78:	4b07      	ldr	r3, [pc, #28]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a7e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a88:	4903      	ldr	r1, [pc, #12]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003a90:	e008      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a92:	7cfb      	ldrb	r3, [r7, #19]
 8003a94:	74bb      	strb	r3, [r7, #18]
 8003a96:	e005      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aa0:	7cfb      	ldrb	r3, [r7, #19]
 8003aa2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003aa4:	7c7b      	ldrb	r3, [r7, #17]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d105      	bne.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aaa:	4ba0      	ldr	r3, [pc, #640]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aae:	4a9f      	ldr	r2, [pc, #636]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ab0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ab4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00a      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ac2:	4b9a      	ldr	r3, [pc, #616]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ac8:	f023 0203 	bic.w	r2, r3, #3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ad0:	4996      	ldr	r1, [pc, #600]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00a      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ae4:	4b91      	ldr	r3, [pc, #580]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aea:	f023 020c 	bic.w	r2, r3, #12
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af2:	498e      	ldr	r1, [pc, #568]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0304 	and.w	r3, r3, #4
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00a      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b06:	4b89      	ldr	r3, [pc, #548]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b0c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b14:	4985      	ldr	r1, [pc, #532]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0308 	and.w	r3, r3, #8
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00a      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b28:	4b80      	ldr	r3, [pc, #512]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b2e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b36:	497d      	ldr	r1, [pc, #500]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0310 	and.w	r3, r3, #16
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b4a:	4b78      	ldr	r3, [pc, #480]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b58:	4974      	ldr	r1, [pc, #464]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0320 	and.w	r3, r3, #32
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00a      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b6c:	4b6f      	ldr	r3, [pc, #444]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b72:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b7a:	496c      	ldr	r1, [pc, #432]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00a      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b8e:	4b67      	ldr	r3, [pc, #412]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b94:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b9c:	4963      	ldr	r1, [pc, #396]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00a      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003bb0:	4b5e      	ldr	r3, [pc, #376]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bbe:	495b      	ldr	r1, [pc, #364]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00a      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bd2:	4b56      	ldr	r3, [pc, #344]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bd8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be0:	4952      	ldr	r1, [pc, #328]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00a      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bf4:	4b4d      	ldr	r3, [pc, #308]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bfa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c02:	494a      	ldr	r1, [pc, #296]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00a      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c16:	4b45      	ldr	r3, [pc, #276]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c1c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c24:	4941      	ldr	r1, [pc, #260]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00a      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c38:	4b3c      	ldr	r3, [pc, #240]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c3e:	f023 0203 	bic.w	r2, r3, #3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c46:	4939      	ldr	r1, [pc, #228]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d028      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c5a:	4b34      	ldr	r3, [pc, #208]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c60:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c68:	4930      	ldr	r1, [pc, #192]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c78:	d106      	bne.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c7a:	4b2c      	ldr	r3, [pc, #176]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	4a2b      	ldr	r2, [pc, #172]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c80:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c84:	60d3      	str	r3, [r2, #12]
 8003c86:	e011      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c8c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c90:	d10c      	bne.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	3304      	adds	r3, #4
 8003c96:	2101      	movs	r1, #1
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f000 f8f9 	bl	8003e90 <RCCEx_PLLSAI1_Config>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003ca2:	7cfb      	ldrb	r3, [r7, #19]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d001      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003ca8:	7cfb      	ldrb	r3, [r7, #19]
 8003caa:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d04d      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cc0:	d108      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cc8:	4a18      	ldr	r2, [pc, #96]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cce:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003cd2:	e012      	b.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003cd4:	4b15      	ldr	r3, [pc, #84]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cda:	4a14      	ldr	r2, [pc, #80]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cdc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ce0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003ce4:	4b11      	ldr	r3, [pc, #68]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cf2:	490e      	ldr	r1, [pc, #56]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d02:	d106      	bne.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d04:	4b09      	ldr	r3, [pc, #36]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	4a08      	ldr	r2, [pc, #32]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d0e:	60d3      	str	r3, [r2, #12]
 8003d10:	e020      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d1a:	d109      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d1c:	4b03      	ldr	r3, [pc, #12]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	4a02      	ldr	r2, [pc, #8]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d26:	60d3      	str	r3, [r2, #12]
 8003d28:	e014      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003d2a:	bf00      	nop
 8003d2c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d38:	d10c      	bne.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	3304      	adds	r3, #4
 8003d3e:	2101      	movs	r1, #1
 8003d40:	4618      	mov	r0, r3
 8003d42:	f000 f8a5 	bl	8003e90 <RCCEx_PLLSAI1_Config>
 8003d46:	4603      	mov	r3, r0
 8003d48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d4a:	7cfb      	ldrb	r3, [r7, #19]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003d50:	7cfb      	ldrb	r3, [r7, #19]
 8003d52:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d028      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d60:	4b4a      	ldr	r3, [pc, #296]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d6e:	4947      	ldr	r1, [pc, #284]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d7e:	d106      	bne.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d80:	4b42      	ldr	r3, [pc, #264]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	4a41      	ldr	r2, [pc, #260]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d8a:	60d3      	str	r3, [r2, #12]
 8003d8c:	e011      	b.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d96:	d10c      	bne.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3304      	adds	r3, #4
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f000 f876 	bl	8003e90 <RCCEx_PLLSAI1_Config>
 8003da4:	4603      	mov	r3, r0
 8003da6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003da8:	7cfb      	ldrb	r3, [r7, #19]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003dae:	7cfb      	ldrb	r3, [r7, #19]
 8003db0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d01e      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dbe:	4b33      	ldr	r3, [pc, #204]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dce:	492f      	ldr	r1, [pc, #188]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ddc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003de0:	d10c      	bne.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	3304      	adds	r3, #4
 8003de6:	2102      	movs	r1, #2
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 f851 	bl	8003e90 <RCCEx_PLLSAI1_Config>
 8003dee:	4603      	mov	r3, r0
 8003df0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003df2:	7cfb      	ldrb	r3, [r7, #19]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003df8:	7cfb      	ldrb	r3, [r7, #19]
 8003dfa:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00b      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e08:	4b20      	ldr	r3, [pc, #128]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e0e:	f023 0204 	bic.w	r2, r3, #4
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e18:	491c      	ldr	r1, [pc, #112]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00b      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003e2c:	4b17      	ldr	r3, [pc, #92]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e32:	f023 0218 	bic.w	r2, r3, #24
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e3c:	4913      	ldr	r1, [pc, #76]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d017      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003e50:	4b0e      	ldr	r3, [pc, #56]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e60:	490a      	ldr	r1, [pc, #40]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e72:	d105      	bne.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e74:	4b05      	ldr	r3, [pc, #20]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4a04      	ldr	r2, [pc, #16]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e7e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003e80:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3718      	adds	r7, #24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	40021000 	.word	0x40021000

08003e90 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e9e:	4b72      	ldr	r3, [pc, #456]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00e      	beq.n	8003ec8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003eaa:	4b6f      	ldr	r3, [pc, #444]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	f003 0203 	and.w	r2, r3, #3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d103      	bne.n	8003ec2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
       ||
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d142      	bne.n	8003f48 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	73fb      	strb	r3, [r7, #15]
 8003ec6:	e03f      	b.n	8003f48 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2b03      	cmp	r3, #3
 8003ece:	d018      	beq.n	8003f02 <RCCEx_PLLSAI1_Config+0x72>
 8003ed0:	2b03      	cmp	r3, #3
 8003ed2:	d825      	bhi.n	8003f20 <RCCEx_PLLSAI1_Config+0x90>
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d002      	beq.n	8003ede <RCCEx_PLLSAI1_Config+0x4e>
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d009      	beq.n	8003ef0 <RCCEx_PLLSAI1_Config+0x60>
 8003edc:	e020      	b.n	8003f20 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ede:	4b62      	ldr	r3, [pc, #392]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d11d      	bne.n	8003f26 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003eee:	e01a      	b.n	8003f26 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ef0:	4b5d      	ldr	r3, [pc, #372]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d116      	bne.n	8003f2a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f00:	e013      	b.n	8003f2a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f02:	4b59      	ldr	r3, [pc, #356]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10f      	bne.n	8003f2e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f0e:	4b56      	ldr	r3, [pc, #344]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d109      	bne.n	8003f2e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f1e:	e006      	b.n	8003f2e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	73fb      	strb	r3, [r7, #15]
      break;
 8003f24:	e004      	b.n	8003f30 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003f26:	bf00      	nop
 8003f28:	e002      	b.n	8003f30 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003f2a:	bf00      	nop
 8003f2c:	e000      	b.n	8003f30 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003f2e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f30:	7bfb      	ldrb	r3, [r7, #15]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d108      	bne.n	8003f48 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003f36:	4b4c      	ldr	r3, [pc, #304]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	f023 0203 	bic.w	r2, r3, #3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4949      	ldr	r1, [pc, #292]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003f48:	7bfb      	ldrb	r3, [r7, #15]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f040 8086 	bne.w	800405c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003f50:	4b45      	ldr	r3, [pc, #276]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a44      	ldr	r2, [pc, #272]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f5c:	f7fd fba8 	bl	80016b0 <HAL_GetTick>
 8003f60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f62:	e009      	b.n	8003f78 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f64:	f7fd fba4 	bl	80016b0 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d902      	bls.n	8003f78 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	73fb      	strb	r3, [r7, #15]
        break;
 8003f76:	e005      	b.n	8003f84 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f78:	4b3b      	ldr	r3, [pc, #236]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1ef      	bne.n	8003f64 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003f84:	7bfb      	ldrb	r3, [r7, #15]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d168      	bne.n	800405c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d113      	bne.n	8003fb8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f90:	4b35      	ldr	r3, [pc, #212]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f92:	691a      	ldr	r2, [r3, #16]
 8003f94:	4b35      	ldr	r3, [pc, #212]	@ (800406c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f96:	4013      	ands	r3, r2
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6892      	ldr	r2, [r2, #8]
 8003f9c:	0211      	lsls	r1, r2, #8
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	68d2      	ldr	r2, [r2, #12]
 8003fa2:	06d2      	lsls	r2, r2, #27
 8003fa4:	4311      	orrs	r1, r2
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	6852      	ldr	r2, [r2, #4]
 8003faa:	3a01      	subs	r2, #1
 8003fac:	0112      	lsls	r2, r2, #4
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	492d      	ldr	r1, [pc, #180]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	610b      	str	r3, [r1, #16]
 8003fb6:	e02d      	b.n	8004014 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d115      	bne.n	8003fea <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fbe:	4b2a      	ldr	r3, [pc, #168]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fc0:	691a      	ldr	r2, [r3, #16]
 8003fc2:	4b2b      	ldr	r3, [pc, #172]	@ (8004070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6892      	ldr	r2, [r2, #8]
 8003fca:	0211      	lsls	r1, r2, #8
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	6912      	ldr	r2, [r2, #16]
 8003fd0:	0852      	lsrs	r2, r2, #1
 8003fd2:	3a01      	subs	r2, #1
 8003fd4:	0552      	lsls	r2, r2, #21
 8003fd6:	4311      	orrs	r1, r2
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	6852      	ldr	r2, [r2, #4]
 8003fdc:	3a01      	subs	r2, #1
 8003fde:	0112      	lsls	r2, r2, #4
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	4921      	ldr	r1, [pc, #132]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	610b      	str	r3, [r1, #16]
 8003fe8:	e014      	b.n	8004014 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fea:	4b1f      	ldr	r3, [pc, #124]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fec:	691a      	ldr	r2, [r3, #16]
 8003fee:	4b21      	ldr	r3, [pc, #132]	@ (8004074 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6892      	ldr	r2, [r2, #8]
 8003ff6:	0211      	lsls	r1, r2, #8
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6952      	ldr	r2, [r2, #20]
 8003ffc:	0852      	lsrs	r2, r2, #1
 8003ffe:	3a01      	subs	r2, #1
 8004000:	0652      	lsls	r2, r2, #25
 8004002:	4311      	orrs	r1, r2
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	6852      	ldr	r2, [r2, #4]
 8004008:	3a01      	subs	r2, #1
 800400a:	0112      	lsls	r2, r2, #4
 800400c:	430a      	orrs	r2, r1
 800400e:	4916      	ldr	r1, [pc, #88]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004010:	4313      	orrs	r3, r2
 8004012:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004014:	4b14      	ldr	r3, [pc, #80]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a13      	ldr	r2, [pc, #76]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 800401a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800401e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004020:	f7fd fb46 	bl	80016b0 <HAL_GetTick>
 8004024:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004026:	e009      	b.n	800403c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004028:	f7fd fb42 	bl	80016b0 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b02      	cmp	r3, #2
 8004034:	d902      	bls.n	800403c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	73fb      	strb	r3, [r7, #15]
          break;
 800403a:	e005      	b.n	8004048 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800403c:	4b0a      	ldr	r3, [pc, #40]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d0ef      	beq.n	8004028 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004048:	7bfb      	ldrb	r3, [r7, #15]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d106      	bne.n	800405c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800404e:	4b06      	ldr	r3, [pc, #24]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004050:	691a      	ldr	r2, [r3, #16]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	4904      	ldr	r1, [pc, #16]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004058:	4313      	orrs	r3, r2
 800405a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800405c:	7bfb      	ldrb	r3, [r7, #15]
}
 800405e:	4618      	mov	r0, r3
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	40021000 	.word	0x40021000
 800406c:	07ff800f 	.word	0x07ff800f
 8004070:	ff9f800f 	.word	0xff9f800f
 8004074:	f9ff800f 	.word	0xf9ff800f

08004078 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004086:	4b72      	ldr	r3, [pc, #456]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	f003 0303 	and.w	r3, r3, #3
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00e      	beq.n	80040b0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004092:	4b6f      	ldr	r3, [pc, #444]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	f003 0203 	and.w	r2, r3, #3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	429a      	cmp	r2, r3
 80040a0:	d103      	bne.n	80040aa <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
       ||
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d142      	bne.n	8004130 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	73fb      	strb	r3, [r7, #15]
 80040ae:	e03f      	b.n	8004130 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2b03      	cmp	r3, #3
 80040b6:	d018      	beq.n	80040ea <RCCEx_PLLSAI2_Config+0x72>
 80040b8:	2b03      	cmp	r3, #3
 80040ba:	d825      	bhi.n	8004108 <RCCEx_PLLSAI2_Config+0x90>
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d002      	beq.n	80040c6 <RCCEx_PLLSAI2_Config+0x4e>
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d009      	beq.n	80040d8 <RCCEx_PLLSAI2_Config+0x60>
 80040c4:	e020      	b.n	8004108 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80040c6:	4b62      	ldr	r3, [pc, #392]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d11d      	bne.n	800410e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040d6:	e01a      	b.n	800410e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040d8:	4b5d      	ldr	r3, [pc, #372]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d116      	bne.n	8004112 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040e8:	e013      	b.n	8004112 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80040ea:	4b59      	ldr	r3, [pc, #356]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d10f      	bne.n	8004116 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80040f6:	4b56      	ldr	r3, [pc, #344]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d109      	bne.n	8004116 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004106:	e006      	b.n	8004116 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	73fb      	strb	r3, [r7, #15]
      break;
 800410c:	e004      	b.n	8004118 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800410e:	bf00      	nop
 8004110:	e002      	b.n	8004118 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004112:	bf00      	nop
 8004114:	e000      	b.n	8004118 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004116:	bf00      	nop
    }

    if(status == HAL_OK)
 8004118:	7bfb      	ldrb	r3, [r7, #15]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d108      	bne.n	8004130 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800411e:	4b4c      	ldr	r3, [pc, #304]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	f023 0203 	bic.w	r2, r3, #3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4949      	ldr	r1, [pc, #292]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 800412c:	4313      	orrs	r3, r2
 800412e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004130:	7bfb      	ldrb	r3, [r7, #15]
 8004132:	2b00      	cmp	r3, #0
 8004134:	f040 8086 	bne.w	8004244 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004138:	4b45      	ldr	r3, [pc, #276]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a44      	ldr	r2, [pc, #272]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 800413e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004142:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004144:	f7fd fab4 	bl	80016b0 <HAL_GetTick>
 8004148:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800414a:	e009      	b.n	8004160 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800414c:	f7fd fab0 	bl	80016b0 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d902      	bls.n	8004160 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	73fb      	strb	r3, [r7, #15]
        break;
 800415e:	e005      	b.n	800416c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004160:	4b3b      	ldr	r3, [pc, #236]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1ef      	bne.n	800414c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800416c:	7bfb      	ldrb	r3, [r7, #15]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d168      	bne.n	8004244 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d113      	bne.n	80041a0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004178:	4b35      	ldr	r3, [pc, #212]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 800417a:	695a      	ldr	r2, [r3, #20]
 800417c:	4b35      	ldr	r3, [pc, #212]	@ (8004254 <RCCEx_PLLSAI2_Config+0x1dc>)
 800417e:	4013      	ands	r3, r2
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	6892      	ldr	r2, [r2, #8]
 8004184:	0211      	lsls	r1, r2, #8
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	68d2      	ldr	r2, [r2, #12]
 800418a:	06d2      	lsls	r2, r2, #27
 800418c:	4311      	orrs	r1, r2
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6852      	ldr	r2, [r2, #4]
 8004192:	3a01      	subs	r2, #1
 8004194:	0112      	lsls	r2, r2, #4
 8004196:	430a      	orrs	r2, r1
 8004198:	492d      	ldr	r1, [pc, #180]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 800419a:	4313      	orrs	r3, r2
 800419c:	614b      	str	r3, [r1, #20]
 800419e:	e02d      	b.n	80041fc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d115      	bne.n	80041d2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80041a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041a8:	695a      	ldr	r2, [r3, #20]
 80041aa:	4b2b      	ldr	r3, [pc, #172]	@ (8004258 <RCCEx_PLLSAI2_Config+0x1e0>)
 80041ac:	4013      	ands	r3, r2
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6892      	ldr	r2, [r2, #8]
 80041b2:	0211      	lsls	r1, r2, #8
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6912      	ldr	r2, [r2, #16]
 80041b8:	0852      	lsrs	r2, r2, #1
 80041ba:	3a01      	subs	r2, #1
 80041bc:	0552      	lsls	r2, r2, #21
 80041be:	4311      	orrs	r1, r2
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	6852      	ldr	r2, [r2, #4]
 80041c4:	3a01      	subs	r2, #1
 80041c6:	0112      	lsls	r2, r2, #4
 80041c8:	430a      	orrs	r2, r1
 80041ca:	4921      	ldr	r1, [pc, #132]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	614b      	str	r3, [r1, #20]
 80041d0:	e014      	b.n	80041fc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80041d2:	4b1f      	ldr	r3, [pc, #124]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041d4:	695a      	ldr	r2, [r3, #20]
 80041d6:	4b21      	ldr	r3, [pc, #132]	@ (800425c <RCCEx_PLLSAI2_Config+0x1e4>)
 80041d8:	4013      	ands	r3, r2
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	6892      	ldr	r2, [r2, #8]
 80041de:	0211      	lsls	r1, r2, #8
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	6952      	ldr	r2, [r2, #20]
 80041e4:	0852      	lsrs	r2, r2, #1
 80041e6:	3a01      	subs	r2, #1
 80041e8:	0652      	lsls	r2, r2, #25
 80041ea:	4311      	orrs	r1, r2
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	6852      	ldr	r2, [r2, #4]
 80041f0:	3a01      	subs	r2, #1
 80041f2:	0112      	lsls	r2, r2, #4
 80041f4:	430a      	orrs	r2, r1
 80041f6:	4916      	ldr	r1, [pc, #88]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80041fc:	4b14      	ldr	r3, [pc, #80]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a13      	ldr	r2, [pc, #76]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004202:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004206:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004208:	f7fd fa52 	bl	80016b0 <HAL_GetTick>
 800420c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800420e:	e009      	b.n	8004224 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004210:	f7fd fa4e 	bl	80016b0 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	2b02      	cmp	r3, #2
 800421c:	d902      	bls.n	8004224 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	73fb      	strb	r3, [r7, #15]
          break;
 8004222:	e005      	b.n	8004230 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004224:	4b0a      	ldr	r3, [pc, #40]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d0ef      	beq.n	8004210 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004230:	7bfb      	ldrb	r3, [r7, #15]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d106      	bne.n	8004244 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004236:	4b06      	ldr	r3, [pc, #24]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004238:	695a      	ldr	r2, [r3, #20]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	4904      	ldr	r1, [pc, #16]	@ (8004250 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004240:	4313      	orrs	r3, r2
 8004242:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004244:	7bfb      	ldrb	r3, [r7, #15]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	40021000 	.word	0x40021000
 8004254:	07ff800f 	.word	0x07ff800f
 8004258:	ff9f800f 	.word	0xff9f800f
 800425c:	f9ff800f 	.word	0xf9ff800f

08004260 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e095      	b.n	800439e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004276:	2b00      	cmp	r3, #0
 8004278:	d108      	bne.n	800428c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004282:	d009      	beq.n	8004298 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	61da      	str	r2, [r3, #28]
 800428a:	e005      	b.n	8004298 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d106      	bne.n	80042b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f7fd f848 	bl	8001348 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2202      	movs	r2, #2
 80042bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042d8:	d902      	bls.n	80042e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80042da:	2300      	movs	r3, #0
 80042dc:	60fb      	str	r3, [r7, #12]
 80042de:	e002      	b.n	80042e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80042e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80042ee:	d007      	beq.n	8004300 <HAL_SPI_Init+0xa0>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042f8:	d002      	beq.n	8004300 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004310:	431a      	orrs	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	431a      	orrs	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	695b      	ldr	r3, [r3, #20]
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	431a      	orrs	r2, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800432e:	431a      	orrs	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	69db      	ldr	r3, [r3, #28]
 8004334:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004338:	431a      	orrs	r2, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004342:	ea42 0103 	orr.w	r1, r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800434a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	430a      	orrs	r2, r1
 8004354:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	0c1b      	lsrs	r3, r3, #16
 800435c:	f003 0204 	and.w	r2, r3, #4
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004364:	f003 0310 	and.w	r3, r3, #16
 8004368:	431a      	orrs	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800436e:	f003 0308 	and.w	r3, r3, #8
 8004372:	431a      	orrs	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800437c:	ea42 0103 	orr.w	r1, r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b088      	sub	sp, #32
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	60f8      	str	r0, [r7, #12]
 80043ae:	60b9      	str	r1, [r7, #8]
 80043b0:	603b      	str	r3, [r7, #0]
 80043b2:	4613      	mov	r3, r2
 80043b4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043b6:	f7fd f97b 	bl	80016b0 <HAL_GetTick>
 80043ba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80043bc:	88fb      	ldrh	r3, [r7, #6]
 80043be:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d001      	beq.n	80043d0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80043cc:	2302      	movs	r3, #2
 80043ce:	e15c      	b.n	800468a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <HAL_SPI_Transmit+0x36>
 80043d6:	88fb      	ldrh	r3, [r7, #6]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d101      	bne.n	80043e0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e154      	b.n	800468a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d101      	bne.n	80043ee <HAL_SPI_Transmit+0x48>
 80043ea:	2302      	movs	r3, #2
 80043ec:	e14d      	b.n	800468a <HAL_SPI_Transmit+0x2e4>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2203      	movs	r2, #3
 80043fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	88fa      	ldrh	r2, [r7, #6]
 800440e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	88fa      	ldrh	r2, [r7, #6]
 8004414:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004440:	d10f      	bne.n	8004462 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004450:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004460:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800446c:	2b40      	cmp	r3, #64	@ 0x40
 800446e:	d007      	beq.n	8004480 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800447e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004488:	d952      	bls.n	8004530 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d002      	beq.n	8004498 <HAL_SPI_Transmit+0xf2>
 8004492:	8b7b      	ldrh	r3, [r7, #26]
 8004494:	2b01      	cmp	r3, #1
 8004496:	d145      	bne.n	8004524 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800449c:	881a      	ldrh	r2, [r3, #0]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a8:	1c9a      	adds	r2, r3, #2
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	3b01      	subs	r3, #1
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80044bc:	e032      	b.n	8004524 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d112      	bne.n	80044f2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d0:	881a      	ldrh	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044dc:	1c9a      	adds	r2, r3, #2
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044f0:	e018      	b.n	8004524 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044f2:	f7fd f8dd 	bl	80016b0 <HAL_GetTick>
 80044f6:	4602      	mov	r2, r0
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	683a      	ldr	r2, [r7, #0]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d803      	bhi.n	800450a <HAL_SPI_Transmit+0x164>
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004508:	d102      	bne.n	8004510 <HAL_SPI_Transmit+0x16a>
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d109      	bne.n	8004524 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e0b2      	b.n	800468a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004528:	b29b      	uxth	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1c7      	bne.n	80044be <HAL_SPI_Transmit+0x118>
 800452e:	e083      	b.n	8004638 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d002      	beq.n	800453e <HAL_SPI_Transmit+0x198>
 8004538:	8b7b      	ldrh	r3, [r7, #26]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d177      	bne.n	800462e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004542:	b29b      	uxth	r3, r3
 8004544:	2b01      	cmp	r3, #1
 8004546:	d912      	bls.n	800456e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454c:	881a      	ldrh	r2, [r3, #0]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004558:	1c9a      	adds	r2, r3, #2
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004562:	b29b      	uxth	r3, r3
 8004564:	3b02      	subs	r3, #2
 8004566:	b29a      	uxth	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800456c:	e05f      	b.n	800462e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	330c      	adds	r3, #12
 8004578:	7812      	ldrb	r2, [r2, #0]
 800457a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800458a:	b29b      	uxth	r3, r3
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004594:	e04b      	b.n	800462e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d12b      	bne.n	80045fc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d912      	bls.n	80045d4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b2:	881a      	ldrh	r2, [r3, #0]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045be:	1c9a      	adds	r2, r3, #2
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	3b02      	subs	r3, #2
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045d2:	e02c      	b.n	800462e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	330c      	adds	r3, #12
 80045de:	7812      	ldrb	r2, [r2, #0]
 80045e0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e6:	1c5a      	adds	r2, r3, #1
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	3b01      	subs	r3, #1
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045fa:	e018      	b.n	800462e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045fc:	f7fd f858 	bl	80016b0 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	683a      	ldr	r2, [r7, #0]
 8004608:	429a      	cmp	r2, r3
 800460a:	d803      	bhi.n	8004614 <HAL_SPI_Transmit+0x26e>
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004612:	d102      	bne.n	800461a <HAL_SPI_Transmit+0x274>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d109      	bne.n	800462e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2201      	movs	r2, #1
 800461e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e02d      	b.n	800468a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004632:	b29b      	uxth	r3, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1ae      	bne.n	8004596 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004638:	69fa      	ldr	r2, [r7, #28]
 800463a:	6839      	ldr	r1, [r7, #0]
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f000 fb65 	bl	8004d0c <SPI_EndRxTxTransaction>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2220      	movs	r2, #32
 800464c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d10a      	bne.n	800466c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004656:	2300      	movs	r3, #0
 8004658:	617b      	str	r3, [r7, #20]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	617b      	str	r3, [r7, #20]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	617b      	str	r3, [r7, #20]
 800466a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e000      	b.n	800468a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004688:	2300      	movs	r3, #0
  }
}
 800468a:	4618      	mov	r0, r3
 800468c:	3720      	adds	r7, #32
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b08a      	sub	sp, #40	@ 0x28
 8004696:	af00      	add	r7, sp, #0
 8004698:	60f8      	str	r0, [r7, #12]
 800469a:	60b9      	str	r1, [r7, #8]
 800469c:	607a      	str	r2, [r7, #4]
 800469e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80046a0:	2301      	movs	r3, #1
 80046a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046a4:	f7fd f804 	bl	80016b0 <HAL_GetTick>
 80046a8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046b0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80046b8:	887b      	ldrh	r3, [r7, #2]
 80046ba:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80046bc:	887b      	ldrh	r3, [r7, #2]
 80046be:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80046c0:	7ffb      	ldrb	r3, [r7, #31]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d00c      	beq.n	80046e0 <HAL_SPI_TransmitReceive+0x4e>
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046cc:	d106      	bne.n	80046dc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d102      	bne.n	80046dc <HAL_SPI_TransmitReceive+0x4a>
 80046d6:	7ffb      	ldrb	r3, [r7, #31]
 80046d8:	2b04      	cmp	r3, #4
 80046da:	d001      	beq.n	80046e0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80046dc:	2302      	movs	r3, #2
 80046de:	e1f3      	b.n	8004ac8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d005      	beq.n	80046f2 <HAL_SPI_TransmitReceive+0x60>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d002      	beq.n	80046f2 <HAL_SPI_TransmitReceive+0x60>
 80046ec:	887b      	ldrh	r3, [r7, #2]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d101      	bne.n	80046f6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e1e8      	b.n	8004ac8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d101      	bne.n	8004704 <HAL_SPI_TransmitReceive+0x72>
 8004700:	2302      	movs	r3, #2
 8004702:	e1e1      	b.n	8004ac8 <HAL_SPI_TransmitReceive+0x436>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b04      	cmp	r3, #4
 8004716:	d003      	beq.n	8004720 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2205      	movs	r2, #5
 800471c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	887a      	ldrh	r2, [r7, #2]
 8004730:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	887a      	ldrh	r2, [r7, #2]
 8004738:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	68ba      	ldr	r2, [r7, #8]
 8004740:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	887a      	ldrh	r2, [r7, #2]
 8004746:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	887a      	ldrh	r2, [r7, #2]
 800474c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004762:	d802      	bhi.n	800476a <HAL_SPI_TransmitReceive+0xd8>
 8004764:	8abb      	ldrh	r3, [r7, #20]
 8004766:	2b01      	cmp	r3, #1
 8004768:	d908      	bls.n	800477c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004778:	605a      	str	r2, [r3, #4]
 800477a:	e007      	b.n	800478c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	685a      	ldr	r2, [r3, #4]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800478a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004796:	2b40      	cmp	r3, #64	@ 0x40
 8004798:	d007      	beq.n	80047aa <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047b2:	f240 8083 	bls.w	80048bc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d002      	beq.n	80047c4 <HAL_SPI_TransmitReceive+0x132>
 80047be:	8afb      	ldrh	r3, [r7, #22]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d16f      	bne.n	80048a4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c8:	881a      	ldrh	r2, [r3, #0]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d4:	1c9a      	adds	r2, r3, #2
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047de:	b29b      	uxth	r3, r3
 80047e0:	3b01      	subs	r3, #1
 80047e2:	b29a      	uxth	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047e8:	e05c      	b.n	80048a4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d11b      	bne.n	8004830 <HAL_SPI_TransmitReceive+0x19e>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d016      	beq.n	8004830 <HAL_SPI_TransmitReceive+0x19e>
 8004802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004804:	2b01      	cmp	r3, #1
 8004806:	d113      	bne.n	8004830 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480c:	881a      	ldrh	r2, [r3, #0]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004818:	1c9a      	adds	r2, r3, #2
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004822:	b29b      	uxth	r3, r3
 8004824:	3b01      	subs	r3, #1
 8004826:	b29a      	uxth	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800482c:	2300      	movs	r3, #0
 800482e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b01      	cmp	r3, #1
 800483c:	d11c      	bne.n	8004878 <HAL_SPI_TransmitReceive+0x1e6>
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004844:	b29b      	uxth	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d016      	beq.n	8004878 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68da      	ldr	r2, [r3, #12]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004854:	b292      	uxth	r2, r2
 8004856:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485c:	1c9a      	adds	r2, r3, #2
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004868:	b29b      	uxth	r3, r3
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004874:	2301      	movs	r3, #1
 8004876:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004878:	f7fc ff1a 	bl	80016b0 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	6a3b      	ldr	r3, [r7, #32]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004884:	429a      	cmp	r2, r3
 8004886:	d80d      	bhi.n	80048a4 <HAL_SPI_TransmitReceive+0x212>
 8004888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800488e:	d009      	beq.n	80048a4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80048a0:	2303      	movs	r3, #3
 80048a2:	e111      	b.n	8004ac8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d19d      	bne.n	80047ea <HAL_SPI_TransmitReceive+0x158>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d197      	bne.n	80047ea <HAL_SPI_TransmitReceive+0x158>
 80048ba:	e0e5      	b.n	8004a88 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <HAL_SPI_TransmitReceive+0x23a>
 80048c4:	8afb      	ldrh	r3, [r7, #22]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	f040 80d1 	bne.w	8004a6e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d912      	bls.n	80048fc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048da:	881a      	ldrh	r2, [r3, #0]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e6:	1c9a      	adds	r2, r3, #2
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	3b02      	subs	r3, #2
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048fa:	e0b8      	b.n	8004a6e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	330c      	adds	r3, #12
 8004906:	7812      	ldrb	r2, [r2, #0]
 8004908:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490e:	1c5a      	adds	r2, r3, #1
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004918:	b29b      	uxth	r3, r3
 800491a:	3b01      	subs	r3, #1
 800491c:	b29a      	uxth	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004922:	e0a4      	b.n	8004a6e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b02      	cmp	r3, #2
 8004930:	d134      	bne.n	800499c <HAL_SPI_TransmitReceive+0x30a>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004936:	b29b      	uxth	r3, r3
 8004938:	2b00      	cmp	r3, #0
 800493a:	d02f      	beq.n	800499c <HAL_SPI_TransmitReceive+0x30a>
 800493c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493e:	2b01      	cmp	r3, #1
 8004940:	d12c      	bne.n	800499c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004946:	b29b      	uxth	r3, r3
 8004948:	2b01      	cmp	r3, #1
 800494a:	d912      	bls.n	8004972 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004950:	881a      	ldrh	r2, [r3, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800495c:	1c9a      	adds	r2, r3, #2
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004966:	b29b      	uxth	r3, r3
 8004968:	3b02      	subs	r3, #2
 800496a:	b29a      	uxth	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004970:	e012      	b.n	8004998 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	330c      	adds	r3, #12
 800497c:	7812      	ldrb	r2, [r2, #0]
 800497e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004984:	1c5a      	adds	r2, r3, #1
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800498e:	b29b      	uxth	r3, r3
 8004990:	3b01      	subs	r3, #1
 8004992:	b29a      	uxth	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004998:	2300      	movs	r3, #0
 800499a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f003 0301 	and.w	r3, r3, #1
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d148      	bne.n	8004a3c <HAL_SPI_TransmitReceive+0x3aa>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d042      	beq.n	8004a3c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049bc:	b29b      	uxth	r3, r3
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d923      	bls.n	8004a0a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68da      	ldr	r2, [r3, #12]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049cc:	b292      	uxth	r2, r2
 80049ce:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d4:	1c9a      	adds	r2, r3, #2
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	3b02      	subs	r3, #2
 80049e4:	b29a      	uxth	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d81f      	bhi.n	8004a38 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	685a      	ldr	r2, [r3, #4]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a06:	605a      	str	r2, [r3, #4]
 8004a08:	e016      	b.n	8004a38 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f103 020c 	add.w	r2, r3, #12
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a16:	7812      	ldrb	r2, [r2, #0]
 8004a18:	b2d2      	uxtb	r2, r2
 8004a1a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	b29a      	uxth	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a3c:	f7fc fe38 	bl	80016b0 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	6a3b      	ldr	r3, [r7, #32]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d803      	bhi.n	8004a54 <HAL_SPI_TransmitReceive+0x3c2>
 8004a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a52:	d102      	bne.n	8004a5a <HAL_SPI_TransmitReceive+0x3c8>
 8004a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d109      	bne.n	8004a6e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e02c      	b.n	8004ac8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	f47f af55 	bne.w	8004924 <HAL_SPI_TransmitReceive+0x292>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f47f af4e 	bne.w	8004924 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a88:	6a3a      	ldr	r2, [r7, #32]
 8004a8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a8c:	68f8      	ldr	r0, [r7, #12]
 8004a8e:	f000 f93d 	bl	8004d0c <SPI_EndRxTxTransaction>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d008      	beq.n	8004aaa <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e00e      	b.n	8004ac8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d001      	beq.n	8004ac6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e000      	b.n	8004ac8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
  }
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3728      	adds	r7, #40	@ 0x28
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b088      	sub	sp, #32
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	603b      	str	r3, [r7, #0]
 8004adc:	4613      	mov	r3, r2
 8004ade:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ae0:	f7fc fde6 	bl	80016b0 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae8:	1a9b      	subs	r3, r3, r2
 8004aea:	683a      	ldr	r2, [r7, #0]
 8004aec:	4413      	add	r3, r2
 8004aee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004af0:	f7fc fdde 	bl	80016b0 <HAL_GetTick>
 8004af4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004af6:	4b39      	ldr	r3, [pc, #228]	@ (8004bdc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	015b      	lsls	r3, r3, #5
 8004afc:	0d1b      	lsrs	r3, r3, #20
 8004afe:	69fa      	ldr	r2, [r7, #28]
 8004b00:	fb02 f303 	mul.w	r3, r2, r3
 8004b04:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b06:	e054      	b.n	8004bb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b0e:	d050      	beq.n	8004bb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b10:	f7fc fdce 	bl	80016b0 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	69fa      	ldr	r2, [r7, #28]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d902      	bls.n	8004b26 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d13d      	bne.n	8004ba2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685a      	ldr	r2, [r3, #4]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b34:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b3e:	d111      	bne.n	8004b64 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b48:	d004      	beq.n	8004b54 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b52:	d107      	bne.n	8004b64 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b6c:	d10f      	bne.n	8004b8e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b8c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e017      	b.n	8004bd2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d101      	bne.n	8004bac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	689a      	ldr	r2, [r3, #8]
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	68ba      	ldr	r2, [r7, #8]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	bf0c      	ite	eq
 8004bc2:	2301      	moveq	r3, #1
 8004bc4:	2300      	movne	r3, #0
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	461a      	mov	r2, r3
 8004bca:	79fb      	ldrb	r3, [r7, #7]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d19b      	bne.n	8004b08 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3720      	adds	r7, #32
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}
 8004bda:	bf00      	nop
 8004bdc:	20040000 	.word	0x20040000

08004be0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08a      	sub	sp, #40	@ 0x28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
 8004bec:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004bf2:	f7fc fd5d 	bl	80016b0 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bfa:	1a9b      	subs	r3, r3, r2
 8004bfc:	683a      	ldr	r2, [r7, #0]
 8004bfe:	4413      	add	r3, r2
 8004c00:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004c02:	f7fc fd55 	bl	80016b0 <HAL_GetTick>
 8004c06:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	330c      	adds	r3, #12
 8004c0e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004c10:	4b3d      	ldr	r3, [pc, #244]	@ (8004d08 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	4613      	mov	r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	4413      	add	r3, r2
 8004c1a:	00da      	lsls	r2, r3, #3
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	0d1b      	lsrs	r3, r3, #20
 8004c20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c22:	fb02 f303 	mul.w	r3, r2, r3
 8004c26:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004c28:	e060      	b.n	8004cec <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c30:	d107      	bne.n	8004c42 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d104      	bne.n	8004c42 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004c40:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c48:	d050      	beq.n	8004cec <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c4a:	f7fc fd31 	bl	80016b0 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	6a3b      	ldr	r3, [r7, #32]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d902      	bls.n	8004c60 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d13d      	bne.n	8004cdc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	685a      	ldr	r2, [r3, #4]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c6e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c78:	d111      	bne.n	8004c9e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c82:	d004      	beq.n	8004c8e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c8c:	d107      	bne.n	8004c9e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c9c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ca6:	d10f      	bne.n	8004cc8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cb6:	601a      	str	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cc6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e010      	b.n	8004cfe <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	689a      	ldr	r2, [r3, #8]
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d196      	bne.n	8004c2a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3728      	adds	r7, #40	@ 0x28
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	20040000 	.word	0x20040000

08004d0c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b086      	sub	sp, #24
 8004d10:	af02      	add	r7, sp, #8
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	9300      	str	r3, [sp, #0]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f7ff ff5b 	bl	8004be0 <SPI_WaitFifoStateUntilTimeout>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d007      	beq.n	8004d40 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d34:	f043 0220 	orr.w	r2, r3, #32
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e027      	b.n	8004d90 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	9300      	str	r3, [sp, #0]
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	2200      	movs	r2, #0
 8004d48:	2180      	movs	r1, #128	@ 0x80
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f7ff fec0 	bl	8004ad0 <SPI_WaitFlagStateUntilTimeout>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d007      	beq.n	8004d66 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d5a:	f043 0220 	orr.w	r2, r3, #32
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e014      	b.n	8004d90 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f7ff ff34 	bl	8004be0 <SPI_WaitFifoStateUntilTimeout>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d007      	beq.n	8004d8e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d82:	f043 0220 	orr.w	r2, r3, #32
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e000      	b.n	8004d90 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3710      	adds	r7, #16
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d101      	bne.n	8004daa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e049      	b.n	8004e3e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d106      	bne.n	8004dc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f7fc fb24 	bl	800140c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	3304      	adds	r3, #4
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	4610      	mov	r0, r2
 8004dd8:	f000 f968 	bl	80050ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3708      	adds	r7, #8
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
	...

08004e48 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d001      	beq.n	8004e60 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e047      	b.n	8004ef0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a23      	ldr	r2, [pc, #140]	@ (8004efc <HAL_TIM_Base_Start+0xb4>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d01d      	beq.n	8004eae <HAL_TIM_Base_Start+0x66>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e7a:	d018      	beq.n	8004eae <HAL_TIM_Base_Start+0x66>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a1f      	ldr	r2, [pc, #124]	@ (8004f00 <HAL_TIM_Base_Start+0xb8>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d013      	beq.n	8004eae <HAL_TIM_Base_Start+0x66>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8004f04 <HAL_TIM_Base_Start+0xbc>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d00e      	beq.n	8004eae <HAL_TIM_Base_Start+0x66>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a1c      	ldr	r2, [pc, #112]	@ (8004f08 <HAL_TIM_Base_Start+0xc0>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d009      	beq.n	8004eae <HAL_TIM_Base_Start+0x66>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a1b      	ldr	r2, [pc, #108]	@ (8004f0c <HAL_TIM_Base_Start+0xc4>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d004      	beq.n	8004eae <HAL_TIM_Base_Start+0x66>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a19      	ldr	r2, [pc, #100]	@ (8004f10 <HAL_TIM_Base_Start+0xc8>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d115      	bne.n	8004eda <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	689a      	ldr	r2, [r3, #8]
 8004eb4:	4b17      	ldr	r3, [pc, #92]	@ (8004f14 <HAL_TIM_Base_Start+0xcc>)
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2b06      	cmp	r3, #6
 8004ebe:	d015      	beq.n	8004eec <HAL_TIM_Base_Start+0xa4>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ec6:	d011      	beq.n	8004eec <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f042 0201 	orr.w	r2, r2, #1
 8004ed6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ed8:	e008      	b.n	8004eec <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f042 0201 	orr.w	r2, r2, #1
 8004ee8:	601a      	str	r2, [r3, #0]
 8004eea:	e000      	b.n	8004eee <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr
 8004efc:	40012c00 	.word	0x40012c00
 8004f00:	40000400 	.word	0x40000400
 8004f04:	40000800 	.word	0x40000800
 8004f08:	40000c00 	.word	0x40000c00
 8004f0c:	40013400 	.word	0x40013400
 8004f10:	40014000 	.word	0x40014000
 8004f14:	00010007 	.word	0x00010007

08004f18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f22:	2300      	movs	r3, #0
 8004f24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d101      	bne.n	8004f34 <HAL_TIM_ConfigClockSource+0x1c>
 8004f30:	2302      	movs	r3, #2
 8004f32:	e0b6      	b.n	80050a2 <HAL_TIM_ConfigClockSource+0x18a>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2202      	movs	r2, #2
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f52:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004f56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f70:	d03e      	beq.n	8004ff0 <HAL_TIM_ConfigClockSource+0xd8>
 8004f72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f76:	f200 8087 	bhi.w	8005088 <HAL_TIM_ConfigClockSource+0x170>
 8004f7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f7e:	f000 8086 	beq.w	800508e <HAL_TIM_ConfigClockSource+0x176>
 8004f82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f86:	d87f      	bhi.n	8005088 <HAL_TIM_ConfigClockSource+0x170>
 8004f88:	2b70      	cmp	r3, #112	@ 0x70
 8004f8a:	d01a      	beq.n	8004fc2 <HAL_TIM_ConfigClockSource+0xaa>
 8004f8c:	2b70      	cmp	r3, #112	@ 0x70
 8004f8e:	d87b      	bhi.n	8005088 <HAL_TIM_ConfigClockSource+0x170>
 8004f90:	2b60      	cmp	r3, #96	@ 0x60
 8004f92:	d050      	beq.n	8005036 <HAL_TIM_ConfigClockSource+0x11e>
 8004f94:	2b60      	cmp	r3, #96	@ 0x60
 8004f96:	d877      	bhi.n	8005088 <HAL_TIM_ConfigClockSource+0x170>
 8004f98:	2b50      	cmp	r3, #80	@ 0x50
 8004f9a:	d03c      	beq.n	8005016 <HAL_TIM_ConfigClockSource+0xfe>
 8004f9c:	2b50      	cmp	r3, #80	@ 0x50
 8004f9e:	d873      	bhi.n	8005088 <HAL_TIM_ConfigClockSource+0x170>
 8004fa0:	2b40      	cmp	r3, #64	@ 0x40
 8004fa2:	d058      	beq.n	8005056 <HAL_TIM_ConfigClockSource+0x13e>
 8004fa4:	2b40      	cmp	r3, #64	@ 0x40
 8004fa6:	d86f      	bhi.n	8005088 <HAL_TIM_ConfigClockSource+0x170>
 8004fa8:	2b30      	cmp	r3, #48	@ 0x30
 8004faa:	d064      	beq.n	8005076 <HAL_TIM_ConfigClockSource+0x15e>
 8004fac:	2b30      	cmp	r3, #48	@ 0x30
 8004fae:	d86b      	bhi.n	8005088 <HAL_TIM_ConfigClockSource+0x170>
 8004fb0:	2b20      	cmp	r3, #32
 8004fb2:	d060      	beq.n	8005076 <HAL_TIM_ConfigClockSource+0x15e>
 8004fb4:	2b20      	cmp	r3, #32
 8004fb6:	d867      	bhi.n	8005088 <HAL_TIM_ConfigClockSource+0x170>
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d05c      	beq.n	8005076 <HAL_TIM_ConfigClockSource+0x15e>
 8004fbc:	2b10      	cmp	r3, #16
 8004fbe:	d05a      	beq.n	8005076 <HAL_TIM_ConfigClockSource+0x15e>
 8004fc0:	e062      	b.n	8005088 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fd2:	f000 f98b 	bl	80052ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004fe4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68ba      	ldr	r2, [r7, #8]
 8004fec:	609a      	str	r2, [r3, #8]
      break;
 8004fee:	e04f      	b.n	8005090 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005000:	f000 f974 	bl	80052ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	689a      	ldr	r2, [r3, #8]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005012:	609a      	str	r2, [r3, #8]
      break;
 8005014:	e03c      	b.n	8005090 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005022:	461a      	mov	r2, r3
 8005024:	f000 f8e8 	bl	80051f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2150      	movs	r1, #80	@ 0x50
 800502e:	4618      	mov	r0, r3
 8005030:	f000 f941 	bl	80052b6 <TIM_ITRx_SetConfig>
      break;
 8005034:	e02c      	b.n	8005090 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005042:	461a      	mov	r2, r3
 8005044:	f000 f907 	bl	8005256 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	2160      	movs	r1, #96	@ 0x60
 800504e:	4618      	mov	r0, r3
 8005050:	f000 f931 	bl	80052b6 <TIM_ITRx_SetConfig>
      break;
 8005054:	e01c      	b.n	8005090 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005062:	461a      	mov	r2, r3
 8005064:	f000 f8c8 	bl	80051f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2140      	movs	r1, #64	@ 0x40
 800506e:	4618      	mov	r0, r3
 8005070:	f000 f921 	bl	80052b6 <TIM_ITRx_SetConfig>
      break;
 8005074:	e00c      	b.n	8005090 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4619      	mov	r1, r3
 8005080:	4610      	mov	r0, r2
 8005082:	f000 f918 	bl	80052b6 <TIM_ITRx_SetConfig>
      break;
 8005086:	e003      	b.n	8005090 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	73fb      	strb	r3, [r7, #15]
      break;
 800508c:	e000      	b.n	8005090 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800508e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
	...

080050ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a46      	ldr	r2, [pc, #280]	@ (80051d8 <TIM_Base_SetConfig+0x12c>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d013      	beq.n	80050ec <TIM_Base_SetConfig+0x40>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ca:	d00f      	beq.n	80050ec <TIM_Base_SetConfig+0x40>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a43      	ldr	r2, [pc, #268]	@ (80051dc <TIM_Base_SetConfig+0x130>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d00b      	beq.n	80050ec <TIM_Base_SetConfig+0x40>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a42      	ldr	r2, [pc, #264]	@ (80051e0 <TIM_Base_SetConfig+0x134>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d007      	beq.n	80050ec <TIM_Base_SetConfig+0x40>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a41      	ldr	r2, [pc, #260]	@ (80051e4 <TIM_Base_SetConfig+0x138>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d003      	beq.n	80050ec <TIM_Base_SetConfig+0x40>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a40      	ldr	r2, [pc, #256]	@ (80051e8 <TIM_Base_SetConfig+0x13c>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d108      	bne.n	80050fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a35      	ldr	r2, [pc, #212]	@ (80051d8 <TIM_Base_SetConfig+0x12c>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d01f      	beq.n	8005146 <TIM_Base_SetConfig+0x9a>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800510c:	d01b      	beq.n	8005146 <TIM_Base_SetConfig+0x9a>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a32      	ldr	r2, [pc, #200]	@ (80051dc <TIM_Base_SetConfig+0x130>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d017      	beq.n	8005146 <TIM_Base_SetConfig+0x9a>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a31      	ldr	r2, [pc, #196]	@ (80051e0 <TIM_Base_SetConfig+0x134>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d013      	beq.n	8005146 <TIM_Base_SetConfig+0x9a>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a30      	ldr	r2, [pc, #192]	@ (80051e4 <TIM_Base_SetConfig+0x138>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d00f      	beq.n	8005146 <TIM_Base_SetConfig+0x9a>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a2f      	ldr	r2, [pc, #188]	@ (80051e8 <TIM_Base_SetConfig+0x13c>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d00b      	beq.n	8005146 <TIM_Base_SetConfig+0x9a>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a2e      	ldr	r2, [pc, #184]	@ (80051ec <TIM_Base_SetConfig+0x140>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d007      	beq.n	8005146 <TIM_Base_SetConfig+0x9a>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a2d      	ldr	r2, [pc, #180]	@ (80051f0 <TIM_Base_SetConfig+0x144>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d003      	beq.n	8005146 <TIM_Base_SetConfig+0x9a>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a2c      	ldr	r2, [pc, #176]	@ (80051f4 <TIM_Base_SetConfig+0x148>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d108      	bne.n	8005158 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800514c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	4313      	orrs	r3, r2
 8005156:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	4313      	orrs	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	689a      	ldr	r2, [r3, #8]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a16      	ldr	r2, [pc, #88]	@ (80051d8 <TIM_Base_SetConfig+0x12c>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d00f      	beq.n	80051a4 <TIM_Base_SetConfig+0xf8>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a18      	ldr	r2, [pc, #96]	@ (80051e8 <TIM_Base_SetConfig+0x13c>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d00b      	beq.n	80051a4 <TIM_Base_SetConfig+0xf8>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a17      	ldr	r2, [pc, #92]	@ (80051ec <TIM_Base_SetConfig+0x140>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d007      	beq.n	80051a4 <TIM_Base_SetConfig+0xf8>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a16      	ldr	r2, [pc, #88]	@ (80051f0 <TIM_Base_SetConfig+0x144>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d003      	beq.n	80051a4 <TIM_Base_SetConfig+0xf8>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a15      	ldr	r2, [pc, #84]	@ (80051f4 <TIM_Base_SetConfig+0x148>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d103      	bne.n	80051ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	691a      	ldr	r2, [r3, #16]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	691b      	ldr	r3, [r3, #16]
 80051b6:	f003 0301 	and.w	r3, r3, #1
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d105      	bne.n	80051ca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	f023 0201 	bic.w	r2, r3, #1
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	611a      	str	r2, [r3, #16]
  }
}
 80051ca:	bf00      	nop
 80051cc:	3714      	adds	r7, #20
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	40012c00 	.word	0x40012c00
 80051dc:	40000400 	.word	0x40000400
 80051e0:	40000800 	.word	0x40000800
 80051e4:	40000c00 	.word	0x40000c00
 80051e8:	40013400 	.word	0x40013400
 80051ec:	40014000 	.word	0x40014000
 80051f0:	40014400 	.word	0x40014400
 80051f4:	40014800 	.word	0x40014800

080051f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	f023 0201 	bic.w	r2, r3, #1
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	699b      	ldr	r3, [r3, #24]
 800521a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005222:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	693a      	ldr	r2, [r7, #16]
 800522a:	4313      	orrs	r3, r2
 800522c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f023 030a 	bic.w	r3, r3, #10
 8005234:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	4313      	orrs	r3, r2
 800523c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	697a      	ldr	r2, [r7, #20]
 8005248:	621a      	str	r2, [r3, #32]
}
 800524a:	bf00      	nop
 800524c:	371c      	adds	r7, #28
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005256:	b480      	push	{r7}
 8005258:	b087      	sub	sp, #28
 800525a:	af00      	add	r7, sp, #0
 800525c:	60f8      	str	r0, [r7, #12]
 800525e:	60b9      	str	r1, [r7, #8]
 8005260:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	f023 0210 	bic.w	r2, r3, #16
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005280:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	031b      	lsls	r3, r3, #12
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	4313      	orrs	r3, r2
 800528a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005292:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	011b      	lsls	r3, r3, #4
 8005298:	697a      	ldr	r2, [r7, #20]
 800529a:	4313      	orrs	r3, r2
 800529c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	621a      	str	r2, [r3, #32]
}
 80052aa:	bf00      	nop
 80052ac:	371c      	adds	r7, #28
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr

080052b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052b6:	b480      	push	{r7}
 80052b8:	b085      	sub	sp, #20
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
 80052be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	f043 0307 	orr.w	r3, r3, #7
 80052d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	609a      	str	r2, [r3, #8]
}
 80052e0:	bf00      	nop
 80052e2:	3714      	adds	r7, #20
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b087      	sub	sp, #28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]
 80052f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005306:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	021a      	lsls	r2, r3, #8
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	431a      	orrs	r2, r3
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	4313      	orrs	r3, r2
 8005314:	697a      	ldr	r2, [r7, #20]
 8005316:	4313      	orrs	r3, r2
 8005318:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	697a      	ldr	r2, [r7, #20]
 800531e:	609a      	str	r2, [r3, #8]
}
 8005320:	bf00      	nop
 8005322:	371c      	adds	r7, #28
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800532c:	b480      	push	{r7}
 800532e:	b085      	sub	sp, #20
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
 8005334:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800533c:	2b01      	cmp	r3, #1
 800533e:	d101      	bne.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005340:	2302      	movs	r3, #2
 8005342:	e068      	b.n	8005416 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2202      	movs	r2, #2
 8005350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a2e      	ldr	r2, [pc, #184]	@ (8005424 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d004      	beq.n	8005378 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a2d      	ldr	r2, [pc, #180]	@ (8005428 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d108      	bne.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800537e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	4313      	orrs	r3, r2
 8005388:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005390:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4313      	orrs	r3, r2
 800539a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a1e      	ldr	r2, [pc, #120]	@ (8005424 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d01d      	beq.n	80053ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053b6:	d018      	beq.n	80053ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a1b      	ldr	r2, [pc, #108]	@ (800542c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d013      	beq.n	80053ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a1a      	ldr	r2, [pc, #104]	@ (8005430 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d00e      	beq.n	80053ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a18      	ldr	r2, [pc, #96]	@ (8005434 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d009      	beq.n	80053ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a13      	ldr	r2, [pc, #76]	@ (8005428 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d004      	beq.n	80053ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a14      	ldr	r2, [pc, #80]	@ (8005438 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d10c      	bne.n	8005404 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	68ba      	ldr	r2, [r7, #8]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3714      	adds	r7, #20
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr
 8005422:	bf00      	nop
 8005424:	40012c00 	.word	0x40012c00
 8005428:	40013400 	.word	0x40013400
 800542c:	40000400 	.word	0x40000400
 8005430:	40000800 	.word	0x40000800
 8005434:	40000c00 	.word	0x40000c00
 8005438:	40014000 	.word	0x40014000

0800543c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b082      	sub	sp, #8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d101      	bne.n	800544e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e042      	b.n	80054d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005454:	2b00      	cmp	r3, #0
 8005456:	d106      	bne.n	8005466 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f7fb fedb 	bl	800121c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2224      	movs	r2, #36	@ 0x24
 800546a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 0201 	bic.w	r2, r2, #1
 800547c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005482:	2b00      	cmp	r3, #0
 8005484:	d002      	beq.n	800548c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 fe86 	bl	8006198 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f000 fb87 	bl	8005ba0 <UART_SetConfig>
 8005492:	4603      	mov	r3, r0
 8005494:	2b01      	cmp	r3, #1
 8005496:	d101      	bne.n	800549c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e01b      	b.n	80054d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80054aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	689a      	ldr	r2, [r3, #8]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80054ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f042 0201 	orr.w	r2, r2, #1
 80054ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f000 ff05 	bl	80062dc <UART_CheckIdleState>
 80054d2:	4603      	mov	r3, r0
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3708      	adds	r7, #8
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b0ba      	sub	sp, #232	@ 0xe8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	69db      	ldr	r3, [r3, #28]
 80054ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005502:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005506:	f640 030f 	movw	r3, #2063	@ 0x80f
 800550a:	4013      	ands	r3, r2
 800550c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005510:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005514:	2b00      	cmp	r3, #0
 8005516:	d11b      	bne.n	8005550 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005518:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800551c:	f003 0320 	and.w	r3, r3, #32
 8005520:	2b00      	cmp	r3, #0
 8005522:	d015      	beq.n	8005550 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005528:	f003 0320 	and.w	r3, r3, #32
 800552c:	2b00      	cmp	r3, #0
 800552e:	d105      	bne.n	800553c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005530:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005534:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005538:	2b00      	cmp	r3, #0
 800553a:	d009      	beq.n	8005550 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 8300 	beq.w	8005b46 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	4798      	blx	r3
      }
      return;
 800554e:	e2fa      	b.n	8005b46 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8005550:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 8123 	beq.w	80057a0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800555a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800555e:	4b8d      	ldr	r3, [pc, #564]	@ (8005794 <HAL_UART_IRQHandler+0x2b8>)
 8005560:	4013      	ands	r3, r2
 8005562:	2b00      	cmp	r3, #0
 8005564:	d106      	bne.n	8005574 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005566:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800556a:	4b8b      	ldr	r3, [pc, #556]	@ (8005798 <HAL_UART_IRQHandler+0x2bc>)
 800556c:	4013      	ands	r3, r2
 800556e:	2b00      	cmp	r3, #0
 8005570:	f000 8116 	beq.w	80057a0 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005578:	f003 0301 	and.w	r3, r3, #1
 800557c:	2b00      	cmp	r3, #0
 800557e:	d011      	beq.n	80055a4 <HAL_UART_IRQHandler+0xc8>
 8005580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005588:	2b00      	cmp	r3, #0
 800558a:	d00b      	beq.n	80055a4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2201      	movs	r2, #1
 8005592:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800559a:	f043 0201 	orr.w	r2, r3, #1
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055a8:	f003 0302 	and.w	r3, r3, #2
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d011      	beq.n	80055d4 <HAL_UART_IRQHandler+0xf8>
 80055b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00b      	beq.n	80055d4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2202      	movs	r2, #2
 80055c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ca:	f043 0204 	orr.w	r2, r3, #4
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055d8:	f003 0304 	and.w	r3, r3, #4
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d011      	beq.n	8005604 <HAL_UART_IRQHandler+0x128>
 80055e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00b      	beq.n	8005604 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2204      	movs	r2, #4
 80055f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055fa:	f043 0202 	orr.w	r2, r3, #2
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005608:	f003 0308 	and.w	r3, r3, #8
 800560c:	2b00      	cmp	r3, #0
 800560e:	d017      	beq.n	8005640 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005614:	f003 0320 	and.w	r3, r3, #32
 8005618:	2b00      	cmp	r3, #0
 800561a:	d105      	bne.n	8005628 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800561c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005620:	4b5c      	ldr	r3, [pc, #368]	@ (8005794 <HAL_UART_IRQHandler+0x2b8>)
 8005622:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00b      	beq.n	8005640 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2208      	movs	r2, #8
 800562e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005636:	f043 0208 	orr.w	r2, r3, #8
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005644:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005648:	2b00      	cmp	r3, #0
 800564a:	d012      	beq.n	8005672 <HAL_UART_IRQHandler+0x196>
 800564c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005650:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d00c      	beq.n	8005672 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005660:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005668:	f043 0220 	orr.w	r2, r3, #32
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005678:	2b00      	cmp	r3, #0
 800567a:	f000 8266 	beq.w	8005b4a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800567e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005682:	f003 0320 	and.w	r3, r3, #32
 8005686:	2b00      	cmp	r3, #0
 8005688:	d013      	beq.n	80056b2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800568a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800568e:	f003 0320 	and.w	r3, r3, #32
 8005692:	2b00      	cmp	r3, #0
 8005694:	d105      	bne.n	80056a2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005696:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800569a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d007      	beq.n	80056b2 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056b8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c6:	2b40      	cmp	r3, #64	@ 0x40
 80056c8:	d005      	beq.n	80056d6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80056ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056ce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d054      	beq.n	8005780 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 ff17 	bl	800650a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e6:	2b40      	cmp	r3, #64	@ 0x40
 80056e8:	d146      	bne.n	8005778 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	3308      	adds	r3, #8
 80056f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056f8:	e853 3f00 	ldrex	r3, [r3]
 80056fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005700:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005704:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005708:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	3308      	adds	r3, #8
 8005712:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005716:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800571a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005722:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005726:	e841 2300 	strex	r3, r2, [r1]
 800572a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800572e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1d9      	bne.n	80056ea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800573c:	2b00      	cmp	r3, #0
 800573e:	d017      	beq.n	8005770 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005746:	4a15      	ldr	r2, [pc, #84]	@ (800579c <HAL_UART_IRQHandler+0x2c0>)
 8005748:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005750:	4618      	mov	r0, r3
 8005752:	f7fc fd50 	bl	80021f6 <HAL_DMA_Abort_IT>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d019      	beq.n	8005790 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800576a:	4610      	mov	r0, r2
 800576c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800576e:	e00f      	b.n	8005790 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 f9ff 	bl	8005b74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005776:	e00b      	b.n	8005790 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f9fb 	bl	8005b74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800577e:	e007      	b.n	8005790 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 f9f7 	bl	8005b74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800578e:	e1dc      	b.n	8005b4a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005790:	bf00      	nop
    return;
 8005792:	e1da      	b.n	8005b4a <HAL_UART_IRQHandler+0x66e>
 8005794:	10000001 	.word	0x10000001
 8005798:	04000120 	.word	0x04000120
 800579c:	080065d7 	.word	0x080065d7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	f040 8170 	bne.w	8005a8a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80057aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ae:	f003 0310 	and.w	r3, r3, #16
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f000 8169 	beq.w	8005a8a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80057b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057bc:	f003 0310 	and.w	r3, r3, #16
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 8162 	beq.w	8005a8a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2210      	movs	r2, #16
 80057cc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d8:	2b40      	cmp	r3, #64	@ 0x40
 80057da:	f040 80d8 	bne.w	800598e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80057ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f000 80af 	beq.w	8005954 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80057fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005800:	429a      	cmp	r2, r3
 8005802:	f080 80a7 	bcs.w	8005954 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800580c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0320 	and.w	r3, r3, #32
 800581e:	2b00      	cmp	r3, #0
 8005820:	f040 8087 	bne.w	8005932 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005830:	e853 3f00 	ldrex	r3, [r3]
 8005834:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005838:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800583c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005840:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	461a      	mov	r2, r3
 800584a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800584e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005852:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005856:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800585a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800585e:	e841 2300 	strex	r3, r2, [r1]
 8005862:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005866:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1da      	bne.n	8005824 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3308      	adds	r3, #8
 8005874:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005876:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005878:	e853 3f00 	ldrex	r3, [r3]
 800587c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800587e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005880:	f023 0301 	bic.w	r3, r3, #1
 8005884:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	3308      	adds	r3, #8
 800588e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005892:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005896:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005898:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800589a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800589e:	e841 2300 	strex	r3, r2, [r1]
 80058a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80058a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d1e1      	bne.n	800586e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	3308      	adds	r3, #8
 80058b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058b4:	e853 3f00 	ldrex	r3, [r3]
 80058b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80058ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	3308      	adds	r3, #8
 80058ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80058ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80058d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80058d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80058d6:	e841 2300 	strex	r3, r2, [r1]
 80058da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80058dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1e3      	bne.n	80058aa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2220      	movs	r2, #32
 80058e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058f8:	e853 3f00 	ldrex	r3, [r3]
 80058fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80058fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005900:	f023 0310 	bic.w	r3, r3, #16
 8005904:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	461a      	mov	r2, r3
 800590e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005912:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005914:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005916:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005918:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800591a:	e841 2300 	strex	r3, r2, [r1]
 800591e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005920:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1e4      	bne.n	80058f0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800592c:	4618      	mov	r0, r3
 800592e:	f7fc fc06 	bl	800213e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2202      	movs	r2, #2
 8005936:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005944:	b29b      	uxth	r3, r3
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	b29b      	uxth	r3, r3
 800594a:	4619      	mov	r1, r3
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f000 f91b 	bl	8005b88 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005952:	e0fc      	b.n	8005b4e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800595a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800595e:	429a      	cmp	r2, r3
 8005960:	f040 80f5 	bne.w	8005b4e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0320 	and.w	r3, r3, #32
 8005972:	2b20      	cmp	r3, #32
 8005974:	f040 80eb 	bne.w	8005b4e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2202      	movs	r2, #2
 800597c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005984:	4619      	mov	r1, r3
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f8fe 	bl	8005b88 <HAL_UARTEx_RxEventCallback>
      return;
 800598c:	e0df      	b.n	8005b4e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800599a:	b29b      	uxth	r3, r3
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f000 80d1 	beq.w	8005b52 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80059b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f000 80cc 	beq.w	8005b52 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c2:	e853 3f00 	ldrex	r3, [r3]
 80059c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	461a      	mov	r2, r3
 80059d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80059dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80059de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059e4:	e841 2300 	strex	r3, r2, [r1]
 80059e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1e4      	bne.n	80059ba <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3308      	adds	r3, #8
 80059f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fa:	e853 3f00 	ldrex	r3, [r3]
 80059fe:	623b      	str	r3, [r7, #32]
   return(result);
 8005a00:	6a3b      	ldr	r3, [r7, #32]
 8005a02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a06:	f023 0301 	bic.w	r3, r3, #1
 8005a0a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	3308      	adds	r3, #8
 8005a14:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a18:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a20:	e841 2300 	strex	r3, r2, [r1]
 8005a24:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1e1      	bne.n	80059f0 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	e853 3f00 	ldrex	r3, [r3]
 8005a4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f023 0310 	bic.w	r3, r3, #16
 8005a54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a62:	61fb      	str	r3, [r7, #28]
 8005a64:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a66:	69b9      	ldr	r1, [r7, #24]
 8005a68:	69fa      	ldr	r2, [r7, #28]
 8005a6a:	e841 2300 	strex	r3, r2, [r1]
 8005a6e:	617b      	str	r3, [r7, #20]
   return(result);
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1e4      	bne.n	8005a40 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2202      	movs	r2, #2
 8005a7a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a80:	4619      	mov	r1, r3
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 f880 	bl	8005b88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005a88:	e063      	b.n	8005b52 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d00e      	beq.n	8005ab4 <HAL_UART_IRQHandler+0x5d8>
 8005a96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d008      	beq.n	8005ab4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005aaa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 fdd3 	bl	8006658 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ab2:	e051      	b.n	8005b58 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d014      	beq.n	8005aea <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ac4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d105      	bne.n	8005ad8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005acc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ad0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d008      	beq.n	8005aea <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d03a      	beq.n	8005b56 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	4798      	blx	r3
    }
    return;
 8005ae8:	e035      	b.n	8005b56 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d009      	beq.n	8005b0a <HAL_UART_IRQHandler+0x62e>
 8005af6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d003      	beq.n	8005b0a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 fd7d 	bl	8006602 <UART_EndTransmit_IT>
    return;
 8005b08:	e026      	b.n	8005b58 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d009      	beq.n	8005b2a <HAL_UART_IRQHandler+0x64e>
 8005b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b1a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d003      	beq.n	8005b2a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 fdac 	bl	8006680 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b28:	e016      	b.n	8005b58 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d010      	beq.n	8005b58 <HAL_UART_IRQHandler+0x67c>
 8005b36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	da0c      	bge.n	8005b58 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 fd94 	bl	800666c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b44:	e008      	b.n	8005b58 <HAL_UART_IRQHandler+0x67c>
      return;
 8005b46:	bf00      	nop
 8005b48:	e006      	b.n	8005b58 <HAL_UART_IRQHandler+0x67c>
    return;
 8005b4a:	bf00      	nop
 8005b4c:	e004      	b.n	8005b58 <HAL_UART_IRQHandler+0x67c>
      return;
 8005b4e:	bf00      	nop
 8005b50:	e002      	b.n	8005b58 <HAL_UART_IRQHandler+0x67c>
      return;
 8005b52:	bf00      	nop
 8005b54:	e000      	b.n	8005b58 <HAL_UART_IRQHandler+0x67c>
    return;
 8005b56:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8005b58:	37e8      	adds	r7, #232	@ 0xe8
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop

08005b60 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	460b      	mov	r3, r1
 8005b92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ba0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ba4:	b08c      	sub	sp, #48	@ 0x30
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005baa:	2300      	movs	r3, #0
 8005bac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	689a      	ldr	r2, [r3, #8]
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	691b      	ldr	r3, [r3, #16]
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	431a      	orrs	r2, r3
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	69db      	ldr	r3, [r3, #28]
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	4baa      	ldr	r3, [pc, #680]	@ (8005e78 <UART_SetConfig+0x2d8>)
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	697a      	ldr	r2, [r7, #20]
 8005bd4:	6812      	ldr	r2, [r2, #0]
 8005bd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bd8:	430b      	orrs	r3, r1
 8005bda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	68da      	ldr	r2, [r3, #12]
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a9f      	ldr	r2, [pc, #636]	@ (8005e7c <UART_SetConfig+0x2dc>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d004      	beq.n	8005c0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005c16:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	6812      	ldr	r2, [r2, #0]
 8005c1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c20:	430b      	orrs	r3, r1
 8005c22:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2a:	f023 010f 	bic.w	r1, r3, #15
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	430a      	orrs	r2, r1
 8005c38:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a90      	ldr	r2, [pc, #576]	@ (8005e80 <UART_SetConfig+0x2e0>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d125      	bne.n	8005c90 <UART_SetConfig+0xf0>
 8005c44:	4b8f      	ldr	r3, [pc, #572]	@ (8005e84 <UART_SetConfig+0x2e4>)
 8005c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c4a:	f003 0303 	and.w	r3, r3, #3
 8005c4e:	2b03      	cmp	r3, #3
 8005c50:	d81a      	bhi.n	8005c88 <UART_SetConfig+0xe8>
 8005c52:	a201      	add	r2, pc, #4	@ (adr r2, 8005c58 <UART_SetConfig+0xb8>)
 8005c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c58:	08005c69 	.word	0x08005c69
 8005c5c:	08005c79 	.word	0x08005c79
 8005c60:	08005c71 	.word	0x08005c71
 8005c64:	08005c81 	.word	0x08005c81
 8005c68:	2301      	movs	r3, #1
 8005c6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c6e:	e116      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005c70:	2302      	movs	r3, #2
 8005c72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c76:	e112      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005c78:	2304      	movs	r3, #4
 8005c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c7e:	e10e      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005c80:	2308      	movs	r3, #8
 8005c82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c86:	e10a      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005c88:	2310      	movs	r3, #16
 8005c8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c8e:	e106      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a7c      	ldr	r2, [pc, #496]	@ (8005e88 <UART_SetConfig+0x2e8>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d138      	bne.n	8005d0c <UART_SetConfig+0x16c>
 8005c9a:	4b7a      	ldr	r3, [pc, #488]	@ (8005e84 <UART_SetConfig+0x2e4>)
 8005c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ca0:	f003 030c 	and.w	r3, r3, #12
 8005ca4:	2b0c      	cmp	r3, #12
 8005ca6:	d82d      	bhi.n	8005d04 <UART_SetConfig+0x164>
 8005ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb0 <UART_SetConfig+0x110>)
 8005caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cae:	bf00      	nop
 8005cb0:	08005ce5 	.word	0x08005ce5
 8005cb4:	08005d05 	.word	0x08005d05
 8005cb8:	08005d05 	.word	0x08005d05
 8005cbc:	08005d05 	.word	0x08005d05
 8005cc0:	08005cf5 	.word	0x08005cf5
 8005cc4:	08005d05 	.word	0x08005d05
 8005cc8:	08005d05 	.word	0x08005d05
 8005ccc:	08005d05 	.word	0x08005d05
 8005cd0:	08005ced 	.word	0x08005ced
 8005cd4:	08005d05 	.word	0x08005d05
 8005cd8:	08005d05 	.word	0x08005d05
 8005cdc:	08005d05 	.word	0x08005d05
 8005ce0:	08005cfd 	.word	0x08005cfd
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cea:	e0d8      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005cec:	2302      	movs	r3, #2
 8005cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cf2:	e0d4      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005cf4:	2304      	movs	r3, #4
 8005cf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cfa:	e0d0      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005cfc:	2308      	movs	r3, #8
 8005cfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d02:	e0cc      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005d04:	2310      	movs	r3, #16
 8005d06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d0a:	e0c8      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a5e      	ldr	r2, [pc, #376]	@ (8005e8c <UART_SetConfig+0x2ec>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d125      	bne.n	8005d62 <UART_SetConfig+0x1c2>
 8005d16:	4b5b      	ldr	r3, [pc, #364]	@ (8005e84 <UART_SetConfig+0x2e4>)
 8005d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d1c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005d20:	2b30      	cmp	r3, #48	@ 0x30
 8005d22:	d016      	beq.n	8005d52 <UART_SetConfig+0x1b2>
 8005d24:	2b30      	cmp	r3, #48	@ 0x30
 8005d26:	d818      	bhi.n	8005d5a <UART_SetConfig+0x1ba>
 8005d28:	2b20      	cmp	r3, #32
 8005d2a:	d00a      	beq.n	8005d42 <UART_SetConfig+0x1a2>
 8005d2c:	2b20      	cmp	r3, #32
 8005d2e:	d814      	bhi.n	8005d5a <UART_SetConfig+0x1ba>
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d002      	beq.n	8005d3a <UART_SetConfig+0x19a>
 8005d34:	2b10      	cmp	r3, #16
 8005d36:	d008      	beq.n	8005d4a <UART_SetConfig+0x1aa>
 8005d38:	e00f      	b.n	8005d5a <UART_SetConfig+0x1ba>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d40:	e0ad      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005d42:	2302      	movs	r3, #2
 8005d44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d48:	e0a9      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005d4a:	2304      	movs	r3, #4
 8005d4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d50:	e0a5      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005d52:	2308      	movs	r3, #8
 8005d54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d58:	e0a1      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005d5a:	2310      	movs	r3, #16
 8005d5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d60:	e09d      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a4a      	ldr	r2, [pc, #296]	@ (8005e90 <UART_SetConfig+0x2f0>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d125      	bne.n	8005db8 <UART_SetConfig+0x218>
 8005d6c:	4b45      	ldr	r3, [pc, #276]	@ (8005e84 <UART_SetConfig+0x2e4>)
 8005d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d72:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005d76:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d78:	d016      	beq.n	8005da8 <UART_SetConfig+0x208>
 8005d7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d7c:	d818      	bhi.n	8005db0 <UART_SetConfig+0x210>
 8005d7e:	2b80      	cmp	r3, #128	@ 0x80
 8005d80:	d00a      	beq.n	8005d98 <UART_SetConfig+0x1f8>
 8005d82:	2b80      	cmp	r3, #128	@ 0x80
 8005d84:	d814      	bhi.n	8005db0 <UART_SetConfig+0x210>
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d002      	beq.n	8005d90 <UART_SetConfig+0x1f0>
 8005d8a:	2b40      	cmp	r3, #64	@ 0x40
 8005d8c:	d008      	beq.n	8005da0 <UART_SetConfig+0x200>
 8005d8e:	e00f      	b.n	8005db0 <UART_SetConfig+0x210>
 8005d90:	2300      	movs	r3, #0
 8005d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d96:	e082      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005d98:	2302      	movs	r3, #2
 8005d9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d9e:	e07e      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005da0:	2304      	movs	r3, #4
 8005da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005da6:	e07a      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005da8:	2308      	movs	r3, #8
 8005daa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dae:	e076      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005db0:	2310      	movs	r3, #16
 8005db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005db6:	e072      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a35      	ldr	r2, [pc, #212]	@ (8005e94 <UART_SetConfig+0x2f4>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d12a      	bne.n	8005e18 <UART_SetConfig+0x278>
 8005dc2:	4b30      	ldr	r3, [pc, #192]	@ (8005e84 <UART_SetConfig+0x2e4>)
 8005dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dcc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dd0:	d01a      	beq.n	8005e08 <UART_SetConfig+0x268>
 8005dd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dd6:	d81b      	bhi.n	8005e10 <UART_SetConfig+0x270>
 8005dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ddc:	d00c      	beq.n	8005df8 <UART_SetConfig+0x258>
 8005dde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005de2:	d815      	bhi.n	8005e10 <UART_SetConfig+0x270>
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d003      	beq.n	8005df0 <UART_SetConfig+0x250>
 8005de8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dec:	d008      	beq.n	8005e00 <UART_SetConfig+0x260>
 8005dee:	e00f      	b.n	8005e10 <UART_SetConfig+0x270>
 8005df0:	2300      	movs	r3, #0
 8005df2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005df6:	e052      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005df8:	2302      	movs	r3, #2
 8005dfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dfe:	e04e      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005e00:	2304      	movs	r3, #4
 8005e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e06:	e04a      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005e08:	2308      	movs	r3, #8
 8005e0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e0e:	e046      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005e10:	2310      	movs	r3, #16
 8005e12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e16:	e042      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a17      	ldr	r2, [pc, #92]	@ (8005e7c <UART_SetConfig+0x2dc>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d13a      	bne.n	8005e98 <UART_SetConfig+0x2f8>
 8005e22:	4b18      	ldr	r3, [pc, #96]	@ (8005e84 <UART_SetConfig+0x2e4>)
 8005e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005e2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e30:	d01a      	beq.n	8005e68 <UART_SetConfig+0x2c8>
 8005e32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e36:	d81b      	bhi.n	8005e70 <UART_SetConfig+0x2d0>
 8005e38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e3c:	d00c      	beq.n	8005e58 <UART_SetConfig+0x2b8>
 8005e3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e42:	d815      	bhi.n	8005e70 <UART_SetConfig+0x2d0>
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d003      	beq.n	8005e50 <UART_SetConfig+0x2b0>
 8005e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e4c:	d008      	beq.n	8005e60 <UART_SetConfig+0x2c0>
 8005e4e:	e00f      	b.n	8005e70 <UART_SetConfig+0x2d0>
 8005e50:	2300      	movs	r3, #0
 8005e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e56:	e022      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005e58:	2302      	movs	r3, #2
 8005e5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e5e:	e01e      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005e60:	2304      	movs	r3, #4
 8005e62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e66:	e01a      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005e68:	2308      	movs	r3, #8
 8005e6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e6e:	e016      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005e70:	2310      	movs	r3, #16
 8005e72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e76:	e012      	b.n	8005e9e <UART_SetConfig+0x2fe>
 8005e78:	cfff69f3 	.word	0xcfff69f3
 8005e7c:	40008000 	.word	0x40008000
 8005e80:	40013800 	.word	0x40013800
 8005e84:	40021000 	.word	0x40021000
 8005e88:	40004400 	.word	0x40004400
 8005e8c:	40004800 	.word	0x40004800
 8005e90:	40004c00 	.word	0x40004c00
 8005e94:	40005000 	.word	0x40005000
 8005e98:	2310      	movs	r3, #16
 8005e9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4aae      	ldr	r2, [pc, #696]	@ (800615c <UART_SetConfig+0x5bc>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	f040 8097 	bne.w	8005fd8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005eaa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005eae:	2b08      	cmp	r3, #8
 8005eb0:	d823      	bhi.n	8005efa <UART_SetConfig+0x35a>
 8005eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb8 <UART_SetConfig+0x318>)
 8005eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb8:	08005edd 	.word	0x08005edd
 8005ebc:	08005efb 	.word	0x08005efb
 8005ec0:	08005ee5 	.word	0x08005ee5
 8005ec4:	08005efb 	.word	0x08005efb
 8005ec8:	08005eeb 	.word	0x08005eeb
 8005ecc:	08005efb 	.word	0x08005efb
 8005ed0:	08005efb 	.word	0x08005efb
 8005ed4:	08005efb 	.word	0x08005efb
 8005ed8:	08005ef3 	.word	0x08005ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005edc:	f7fd fbbc 	bl	8003658 <HAL_RCC_GetPCLK1Freq>
 8005ee0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ee2:	e010      	b.n	8005f06 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ee4:	4b9e      	ldr	r3, [pc, #632]	@ (8006160 <UART_SetConfig+0x5c0>)
 8005ee6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ee8:	e00d      	b.n	8005f06 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005eea:	f7fd fb1d 	bl	8003528 <HAL_RCC_GetSysClockFreq>
 8005eee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ef0:	e009      	b.n	8005f06 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ef6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ef8:	e005      	b.n	8005f06 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005efa:	2300      	movs	r3, #0
 8005efc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f000 8130 	beq.w	800616e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f12:	4a94      	ldr	r2, [pc, #592]	@ (8006164 <UART_SetConfig+0x5c4>)
 8005f14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f18:	461a      	mov	r2, r3
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f20:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	685a      	ldr	r2, [r3, #4]
 8005f26:	4613      	mov	r3, r2
 8005f28:	005b      	lsls	r3, r3, #1
 8005f2a:	4413      	add	r3, r2
 8005f2c:	69ba      	ldr	r2, [r7, #24]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d305      	bcc.n	8005f3e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f38:	69ba      	ldr	r2, [r7, #24]
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d903      	bls.n	8005f46 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f44:	e113      	b.n	800616e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f48:	2200      	movs	r2, #0
 8005f4a:	60bb      	str	r3, [r7, #8]
 8005f4c:	60fa      	str	r2, [r7, #12]
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f52:	4a84      	ldr	r2, [pc, #528]	@ (8006164 <UART_SetConfig+0x5c4>)
 8005f54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	603b      	str	r3, [r7, #0]
 8005f5e:	607a      	str	r2, [r7, #4]
 8005f60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f64:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f68:	f7fa f948 	bl	80001fc <__aeabi_uldivmod>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	460b      	mov	r3, r1
 8005f70:	4610      	mov	r0, r2
 8005f72:	4619      	mov	r1, r3
 8005f74:	f04f 0200 	mov.w	r2, #0
 8005f78:	f04f 0300 	mov.w	r3, #0
 8005f7c:	020b      	lsls	r3, r1, #8
 8005f7e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005f82:	0202      	lsls	r2, r0, #8
 8005f84:	6979      	ldr	r1, [r7, #20]
 8005f86:	6849      	ldr	r1, [r1, #4]
 8005f88:	0849      	lsrs	r1, r1, #1
 8005f8a:	2000      	movs	r0, #0
 8005f8c:	460c      	mov	r4, r1
 8005f8e:	4605      	mov	r5, r0
 8005f90:	eb12 0804 	adds.w	r8, r2, r4
 8005f94:	eb43 0905 	adc.w	r9, r3, r5
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	469a      	mov	sl, r3
 8005fa0:	4693      	mov	fp, r2
 8005fa2:	4652      	mov	r2, sl
 8005fa4:	465b      	mov	r3, fp
 8005fa6:	4640      	mov	r0, r8
 8005fa8:	4649      	mov	r1, r9
 8005faa:	f7fa f927 	bl	80001fc <__aeabi_uldivmod>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005fb6:	6a3b      	ldr	r3, [r7, #32]
 8005fb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fbc:	d308      	bcc.n	8005fd0 <UART_SetConfig+0x430>
 8005fbe:	6a3b      	ldr	r3, [r7, #32]
 8005fc0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005fc4:	d204      	bcs.n	8005fd0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	6a3a      	ldr	r2, [r7, #32]
 8005fcc:	60da      	str	r2, [r3, #12]
 8005fce:	e0ce      	b.n	800616e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005fd6:	e0ca      	b.n	800616e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	69db      	ldr	r3, [r3, #28]
 8005fdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fe0:	d166      	bne.n	80060b0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005fe2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005fe6:	2b08      	cmp	r3, #8
 8005fe8:	d827      	bhi.n	800603a <UART_SetConfig+0x49a>
 8005fea:	a201      	add	r2, pc, #4	@ (adr r2, 8005ff0 <UART_SetConfig+0x450>)
 8005fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff0:	08006015 	.word	0x08006015
 8005ff4:	0800601d 	.word	0x0800601d
 8005ff8:	08006025 	.word	0x08006025
 8005ffc:	0800603b 	.word	0x0800603b
 8006000:	0800602b 	.word	0x0800602b
 8006004:	0800603b 	.word	0x0800603b
 8006008:	0800603b 	.word	0x0800603b
 800600c:	0800603b 	.word	0x0800603b
 8006010:	08006033 	.word	0x08006033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006014:	f7fd fb20 	bl	8003658 <HAL_RCC_GetPCLK1Freq>
 8006018:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800601a:	e014      	b.n	8006046 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800601c:	f7fd fb32 	bl	8003684 <HAL_RCC_GetPCLK2Freq>
 8006020:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006022:	e010      	b.n	8006046 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006024:	4b4e      	ldr	r3, [pc, #312]	@ (8006160 <UART_SetConfig+0x5c0>)
 8006026:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006028:	e00d      	b.n	8006046 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800602a:	f7fd fa7d 	bl	8003528 <HAL_RCC_GetSysClockFreq>
 800602e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006030:	e009      	b.n	8006046 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006032:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006036:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006038:	e005      	b.n	8006046 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800603a:	2300      	movs	r3, #0
 800603c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006044:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006048:	2b00      	cmp	r3, #0
 800604a:	f000 8090 	beq.w	800616e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006052:	4a44      	ldr	r2, [pc, #272]	@ (8006164 <UART_SetConfig+0x5c4>)
 8006054:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006058:	461a      	mov	r2, r3
 800605a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006060:	005a      	lsls	r2, r3, #1
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	085b      	lsrs	r3, r3, #1
 8006068:	441a      	add	r2, r3
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006072:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006074:	6a3b      	ldr	r3, [r7, #32]
 8006076:	2b0f      	cmp	r3, #15
 8006078:	d916      	bls.n	80060a8 <UART_SetConfig+0x508>
 800607a:	6a3b      	ldr	r3, [r7, #32]
 800607c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006080:	d212      	bcs.n	80060a8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006082:	6a3b      	ldr	r3, [r7, #32]
 8006084:	b29b      	uxth	r3, r3
 8006086:	f023 030f 	bic.w	r3, r3, #15
 800608a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800608c:	6a3b      	ldr	r3, [r7, #32]
 800608e:	085b      	lsrs	r3, r3, #1
 8006090:	b29b      	uxth	r3, r3
 8006092:	f003 0307 	and.w	r3, r3, #7
 8006096:	b29a      	uxth	r2, r3
 8006098:	8bfb      	ldrh	r3, [r7, #30]
 800609a:	4313      	orrs	r3, r2
 800609c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	8bfa      	ldrh	r2, [r7, #30]
 80060a4:	60da      	str	r2, [r3, #12]
 80060a6:	e062      	b.n	800616e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80060ae:	e05e      	b.n	800616e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80060b4:	2b08      	cmp	r3, #8
 80060b6:	d828      	bhi.n	800610a <UART_SetConfig+0x56a>
 80060b8:	a201      	add	r2, pc, #4	@ (adr r2, 80060c0 <UART_SetConfig+0x520>)
 80060ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060be:	bf00      	nop
 80060c0:	080060e5 	.word	0x080060e5
 80060c4:	080060ed 	.word	0x080060ed
 80060c8:	080060f5 	.word	0x080060f5
 80060cc:	0800610b 	.word	0x0800610b
 80060d0:	080060fb 	.word	0x080060fb
 80060d4:	0800610b 	.word	0x0800610b
 80060d8:	0800610b 	.word	0x0800610b
 80060dc:	0800610b 	.word	0x0800610b
 80060e0:	08006103 	.word	0x08006103
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060e4:	f7fd fab8 	bl	8003658 <HAL_RCC_GetPCLK1Freq>
 80060e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060ea:	e014      	b.n	8006116 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80060ec:	f7fd faca 	bl	8003684 <HAL_RCC_GetPCLK2Freq>
 80060f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060f2:	e010      	b.n	8006116 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060f4:	4b1a      	ldr	r3, [pc, #104]	@ (8006160 <UART_SetConfig+0x5c0>)
 80060f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060f8:	e00d      	b.n	8006116 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060fa:	f7fd fa15 	bl	8003528 <HAL_RCC_GetSysClockFreq>
 80060fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006100:	e009      	b.n	8006116 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006102:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006106:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006108:	e005      	b.n	8006116 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800610a:	2300      	movs	r3, #0
 800610c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006114:	bf00      	nop
    }

    if (pclk != 0U)
 8006116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006118:	2b00      	cmp	r3, #0
 800611a:	d028      	beq.n	800616e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006120:	4a10      	ldr	r2, [pc, #64]	@ (8006164 <UART_SetConfig+0x5c4>)
 8006122:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006126:	461a      	mov	r2, r3
 8006128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612a:	fbb3 f2f2 	udiv	r2, r3, r2
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	085b      	lsrs	r3, r3, #1
 8006134:	441a      	add	r2, r3
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	fbb2 f3f3 	udiv	r3, r2, r3
 800613e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006140:	6a3b      	ldr	r3, [r7, #32]
 8006142:	2b0f      	cmp	r3, #15
 8006144:	d910      	bls.n	8006168 <UART_SetConfig+0x5c8>
 8006146:	6a3b      	ldr	r3, [r7, #32]
 8006148:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800614c:	d20c      	bcs.n	8006168 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800614e:	6a3b      	ldr	r3, [r7, #32]
 8006150:	b29a      	uxth	r2, r3
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	60da      	str	r2, [r3, #12]
 8006158:	e009      	b.n	800616e <UART_SetConfig+0x5ce>
 800615a:	bf00      	nop
 800615c:	40008000 	.word	0x40008000
 8006160:	00f42400 	.word	0x00f42400
 8006164:	080098e8 	.word	0x080098e8
      }
      else
      {
        ret = HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	2201      	movs	r2, #1
 8006172:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	2201      	movs	r2, #1
 800617a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	2200      	movs	r2, #0
 8006182:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	2200      	movs	r2, #0
 8006188:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800618a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800618e:	4618      	mov	r0, r3
 8006190:	3730      	adds	r7, #48	@ 0x30
 8006192:	46bd      	mov	sp, r7
 8006194:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006198 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a4:	f003 0308 	and.w	r3, r3, #8
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00a      	beq.n	80061c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	430a      	orrs	r2, r1
 80061c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061c6:	f003 0301 	and.w	r3, r3, #1
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00a      	beq.n	80061e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	430a      	orrs	r2, r1
 80061e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e8:	f003 0302 	and.w	r3, r3, #2
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00a      	beq.n	8006206 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	430a      	orrs	r2, r1
 8006204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800620a:	f003 0304 	and.w	r3, r3, #4
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00a      	beq.n	8006228 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	430a      	orrs	r2, r1
 8006226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800622c:	f003 0310 	and.w	r3, r3, #16
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00a      	beq.n	800624a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	430a      	orrs	r2, r1
 8006248:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624e:	f003 0320 	and.w	r3, r3, #32
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00a      	beq.n	800626c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	430a      	orrs	r2, r1
 800626a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006270:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006274:	2b00      	cmp	r3, #0
 8006276:	d01a      	beq.n	80062ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	430a      	orrs	r2, r1
 800628c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006292:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006296:	d10a      	bne.n	80062ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	430a      	orrs	r2, r1
 80062ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00a      	beq.n	80062d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	430a      	orrs	r2, r1
 80062ce:	605a      	str	r2, [r3, #4]
  }
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b098      	sub	sp, #96	@ 0x60
 80062e0:	af02      	add	r7, sp, #8
 80062e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80062ec:	f7fb f9e0 	bl	80016b0 <HAL_GetTick>
 80062f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 0308 	and.w	r3, r3, #8
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	d12f      	bne.n	8006360 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006300:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006304:	9300      	str	r3, [sp, #0]
 8006306:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006308:	2200      	movs	r2, #0
 800630a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f88e 	bl	8006430 <UART_WaitOnFlagUntilTimeout>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d022      	beq.n	8006360 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006322:	e853 3f00 	ldrex	r3, [r3]
 8006326:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800632a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800632e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	461a      	mov	r2, r3
 8006336:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006338:	647b      	str	r3, [r7, #68]	@ 0x44
 800633a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800633e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006340:	e841 2300 	strex	r3, r2, [r1]
 8006344:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006346:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006348:	2b00      	cmp	r3, #0
 800634a:	d1e6      	bne.n	800631a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2220      	movs	r2, #32
 8006350:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	e063      	b.n	8006428 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 0304 	and.w	r3, r3, #4
 800636a:	2b04      	cmp	r3, #4
 800636c:	d149      	bne.n	8006402 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800636e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006376:	2200      	movs	r2, #0
 8006378:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 f857 	bl	8006430 <UART_WaitOnFlagUntilTimeout>
 8006382:	4603      	mov	r3, r0
 8006384:	2b00      	cmp	r3, #0
 8006386:	d03c      	beq.n	8006402 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800638e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006390:	e853 3f00 	ldrex	r3, [r3]
 8006394:	623b      	str	r3, [r7, #32]
   return(result);
 8006396:	6a3b      	ldr	r3, [r7, #32]
 8006398:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800639c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	461a      	mov	r2, r3
 80063a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80063a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063ae:	e841 2300 	strex	r3, r2, [r1]
 80063b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d1e6      	bne.n	8006388 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	3308      	adds	r3, #8
 80063c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	e853 3f00 	ldrex	r3, [r3]
 80063c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f023 0301 	bic.w	r3, r3, #1
 80063d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	3308      	adds	r3, #8
 80063d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063da:	61fa      	str	r2, [r7, #28]
 80063dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063de:	69b9      	ldr	r1, [r7, #24]
 80063e0:	69fa      	ldr	r2, [r7, #28]
 80063e2:	e841 2300 	strex	r3, r2, [r1]
 80063e6:	617b      	str	r3, [r7, #20]
   return(result);
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d1e5      	bne.n	80063ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2220      	movs	r2, #32
 80063f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e012      	b.n	8006428 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2220      	movs	r2, #32
 8006406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2220      	movs	r2, #32
 800640e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3758      	adds	r7, #88	@ 0x58
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	60f8      	str	r0, [r7, #12]
 8006438:	60b9      	str	r1, [r7, #8]
 800643a:	603b      	str	r3, [r7, #0]
 800643c:	4613      	mov	r3, r2
 800643e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006440:	e04f      	b.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006448:	d04b      	beq.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800644a:	f7fb f931 	bl	80016b0 <HAL_GetTick>
 800644e:	4602      	mov	r2, r0
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	1ad3      	subs	r3, r2, r3
 8006454:	69ba      	ldr	r2, [r7, #24]
 8006456:	429a      	cmp	r2, r3
 8006458:	d302      	bcc.n	8006460 <UART_WaitOnFlagUntilTimeout+0x30>
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d101      	bne.n	8006464 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e04e      	b.n	8006502 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 0304 	and.w	r3, r3, #4
 800646e:	2b00      	cmp	r3, #0
 8006470:	d037      	beq.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	2b80      	cmp	r3, #128	@ 0x80
 8006476:	d034      	beq.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	2b40      	cmp	r3, #64	@ 0x40
 800647c:	d031      	beq.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	f003 0308 	and.w	r3, r3, #8
 8006488:	2b08      	cmp	r3, #8
 800648a:	d110      	bne.n	80064ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2208      	movs	r2, #8
 8006492:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f000 f838 	bl	800650a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2208      	movs	r2, #8
 800649e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e029      	b.n	8006502 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	69db      	ldr	r3, [r3, #28]
 80064b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064bc:	d111      	bne.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f000 f81e 	bl	800650a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2220      	movs	r2, #32
 80064d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	e00f      	b.n	8006502 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	69da      	ldr	r2, [r3, #28]
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	4013      	ands	r3, r2
 80064ec:	68ba      	ldr	r2, [r7, #8]
 80064ee:	429a      	cmp	r2, r3
 80064f0:	bf0c      	ite	eq
 80064f2:	2301      	moveq	r3, #1
 80064f4:	2300      	movne	r3, #0
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	461a      	mov	r2, r3
 80064fa:	79fb      	ldrb	r3, [r7, #7]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d0a0      	beq.n	8006442 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800650a:	b480      	push	{r7}
 800650c:	b095      	sub	sp, #84	@ 0x54
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800651a:	e853 3f00 	ldrex	r3, [r3]
 800651e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006522:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006526:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	461a      	mov	r2, r3
 800652e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006530:	643b      	str	r3, [r7, #64]	@ 0x40
 8006532:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006534:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006536:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006538:	e841 2300 	strex	r3, r2, [r1]
 800653c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800653e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1e6      	bne.n	8006512 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	3308      	adds	r3, #8
 800654a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654c:	6a3b      	ldr	r3, [r7, #32]
 800654e:	e853 3f00 	ldrex	r3, [r3]
 8006552:	61fb      	str	r3, [r7, #28]
   return(result);
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800655a:	f023 0301 	bic.w	r3, r3, #1
 800655e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	3308      	adds	r3, #8
 8006566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006568:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800656a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800656e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006570:	e841 2300 	strex	r3, r2, [r1]
 8006574:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006578:	2b00      	cmp	r3, #0
 800657a:	d1e3      	bne.n	8006544 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006580:	2b01      	cmp	r3, #1
 8006582:	d118      	bne.n	80065b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	e853 3f00 	ldrex	r3, [r3]
 8006590:	60bb      	str	r3, [r7, #8]
   return(result);
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	f023 0310 	bic.w	r3, r3, #16
 8006598:	647b      	str	r3, [r7, #68]	@ 0x44
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	461a      	mov	r2, r3
 80065a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065a2:	61bb      	str	r3, [r7, #24]
 80065a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a6:	6979      	ldr	r1, [r7, #20]
 80065a8:	69ba      	ldr	r2, [r7, #24]
 80065aa:	e841 2300 	strex	r3, r2, [r1]
 80065ae:	613b      	str	r3, [r7, #16]
   return(result);
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d1e6      	bne.n	8006584 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2220      	movs	r2, #32
 80065ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80065ca:	bf00      	nop
 80065cc:	3754      	adds	r7, #84	@ 0x54
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr

080065d6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b084      	sub	sp, #16
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065f4:	68f8      	ldr	r0, [r7, #12]
 80065f6:	f7ff fabd 	bl	8005b74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065fa:	bf00      	nop
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	b088      	sub	sp, #32
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	e853 3f00 	ldrex	r3, [r3]
 8006616:	60bb      	str	r3, [r7, #8]
   return(result);
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800661e:	61fb      	str	r3, [r7, #28]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	461a      	mov	r2, r3
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	61bb      	str	r3, [r7, #24]
 800662a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662c:	6979      	ldr	r1, [r7, #20]
 800662e:	69ba      	ldr	r2, [r7, #24]
 8006630:	e841 2300 	strex	r3, r2, [r1]
 8006634:	613b      	str	r3, [r7, #16]
   return(result);
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d1e6      	bne.n	800660a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2220      	movs	r2, #32
 8006640:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2200      	movs	r2, #0
 8006648:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f7ff fa88 	bl	8005b60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006650:	bf00      	nop
 8006652:	3720      	adds	r7, #32
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006688:	bf00      	nop
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006694:	b480      	push	{r7}
 8006696:	b085      	sub	sp, #20
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d101      	bne.n	80066aa <HAL_UARTEx_DisableFifoMode+0x16>
 80066a6:	2302      	movs	r3, #2
 80066a8:	e027      	b.n	80066fa <HAL_UARTEx_DisableFifoMode+0x66>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2224      	movs	r2, #36	@ 0x24
 80066b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f022 0201 	bic.w	r2, r2, #1
 80066d0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80066d8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2220      	movs	r2, #32
 80066ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3714      	adds	r7, #20
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr

08006706 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b084      	sub	sp, #16
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
 800670e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006716:	2b01      	cmp	r3, #1
 8006718:	d101      	bne.n	800671e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800671a:	2302      	movs	r3, #2
 800671c:	e02d      	b.n	800677a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2201      	movs	r2, #1
 8006722:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2224      	movs	r2, #36	@ 0x24
 800672a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f022 0201 	bic.w	r2, r2, #1
 8006744:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 f850 	bl	8006800 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2220      	movs	r2, #32
 800676c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3710      	adds	r7, #16
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}

08006782 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006782:	b580      	push	{r7, lr}
 8006784:	b084      	sub	sp, #16
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
 800678a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006792:	2b01      	cmp	r3, #1
 8006794:	d101      	bne.n	800679a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006796:	2302      	movs	r3, #2
 8006798:	e02d      	b.n	80067f6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2224      	movs	r2, #36	@ 0x24
 80067a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	681a      	ldr	r2, [r3, #0]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f022 0201 	bic.w	r2, r2, #1
 80067c0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	683a      	ldr	r2, [r7, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f812 	bl	8006800 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	68fa      	ldr	r2, [r7, #12]
 80067e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2220      	movs	r2, #32
 80067e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
	...

08006800 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006800:	b480      	push	{r7}
 8006802:	b085      	sub	sp, #20
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800680c:	2b00      	cmp	r3, #0
 800680e:	d108      	bne.n	8006822 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006820:	e031      	b.n	8006886 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006822:	2308      	movs	r3, #8
 8006824:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006826:	2308      	movs	r3, #8
 8006828:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	0e5b      	lsrs	r3, r3, #25
 8006832:	b2db      	uxtb	r3, r3
 8006834:	f003 0307 	and.w	r3, r3, #7
 8006838:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	0f5b      	lsrs	r3, r3, #29
 8006842:	b2db      	uxtb	r3, r3
 8006844:	f003 0307 	and.w	r3, r3, #7
 8006848:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800684a:	7bbb      	ldrb	r3, [r7, #14]
 800684c:	7b3a      	ldrb	r2, [r7, #12]
 800684e:	4911      	ldr	r1, [pc, #68]	@ (8006894 <UARTEx_SetNbDataToProcess+0x94>)
 8006850:	5c8a      	ldrb	r2, [r1, r2]
 8006852:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006856:	7b3a      	ldrb	r2, [r7, #12]
 8006858:	490f      	ldr	r1, [pc, #60]	@ (8006898 <UARTEx_SetNbDataToProcess+0x98>)
 800685a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800685c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006860:	b29a      	uxth	r2, r3
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006868:	7bfb      	ldrb	r3, [r7, #15]
 800686a:	7b7a      	ldrb	r2, [r7, #13]
 800686c:	4909      	ldr	r1, [pc, #36]	@ (8006894 <UARTEx_SetNbDataToProcess+0x94>)
 800686e:	5c8a      	ldrb	r2, [r1, r2]
 8006870:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006874:	7b7a      	ldrb	r2, [r7, #13]
 8006876:	4908      	ldr	r1, [pc, #32]	@ (8006898 <UARTEx_SetNbDataToProcess+0x98>)
 8006878:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800687a:	fb93 f3f2 	sdiv	r3, r3, r2
 800687e:	b29a      	uxth	r2, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006886:	bf00      	nop
 8006888:	3714      	adds	r7, #20
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	08009900 	.word	0x08009900
 8006898:	08009908 	.word	0x08009908

0800689c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80068a0:	4904      	ldr	r1, [pc, #16]	@ (80068b4 <MX_FATFS_Init+0x18>)
 80068a2:	4805      	ldr	r0, [pc, #20]	@ (80068b8 <MX_FATFS_Init+0x1c>)
 80068a4:	f002 ff6a 	bl	800977c <FATFS_LinkDriver>
 80068a8:	4603      	mov	r3, r0
 80068aa:	461a      	mov	r2, r3
 80068ac:	4b03      	ldr	r3, [pc, #12]	@ (80068bc <MX_FATFS_Init+0x20>)
 80068ae:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80068b0:	bf00      	nop
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	20040260 	.word	0x20040260
 80068b8:	2004000c 	.word	0x2004000c
 80068bc:	2004025c 	.word	0x2004025c

080068c0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80068c0:	b480      	push	{r7}
 80068c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80068c4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	4603      	mov	r3, r0
 80068d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 80068da:	79fb      	ldrb	r3, [r7, #7]
 80068dc:	4618      	mov	r0, r3
 80068de:	f000 f9d7 	bl	8006c90 <USER_SPI_initialize>
 80068e2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3708      	adds	r7, #8
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	4603      	mov	r3, r0
 80068f4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 80068f6:	79fb      	ldrb	r3, [r7, #7]
 80068f8:	4618      	mov	r0, r3
 80068fa:	f000 fab3 	bl	8006e64 <USER_SPI_status>
 80068fe:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006900:	4618      	mov	r0, r3
 8006902:	3708      	adds	r7, #8
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b084      	sub	sp, #16
 800690c:	af00      	add	r7, sp, #0
 800690e:	60b9      	str	r1, [r7, #8]
 8006910:	607a      	str	r2, [r7, #4]
 8006912:	603b      	str	r3, [r7, #0]
 8006914:	4603      	mov	r3, r0
 8006916:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8006918:	7bf8      	ldrb	r0, [r7, #15]
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	68b9      	ldr	r1, [r7, #8]
 8006920:	f000 fab6 	bl	8006e90 <USER_SPI_read>
 8006924:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006926:	4618      	mov	r0, r3
 8006928:	3710      	adds	r7, #16
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}

0800692e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800692e:	b580      	push	{r7, lr}
 8006930:	b084      	sub	sp, #16
 8006932:	af00      	add	r7, sp, #0
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
 8006938:	603b      	str	r3, [r7, #0]
 800693a:	4603      	mov	r3, r0
 800693c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800693e:	7bf8      	ldrb	r0, [r7, #15]
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	68b9      	ldr	r1, [r7, #8]
 8006946:	f000 fb09 	bl	8006f5c <USER_SPI_write>
 800694a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800694c:	4618      	mov	r0, r3
 800694e:	3710      	adds	r7, #16
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
 800695a:	4603      	mov	r3, r0
 800695c:	603a      	str	r2, [r7, #0]
 800695e:	71fb      	strb	r3, [r7, #7]
 8006960:	460b      	mov	r3, r1
 8006962:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8006964:	79b9      	ldrb	r1, [r7, #6]
 8006966:	79fb      	ldrb	r3, [r7, #7]
 8006968:	683a      	ldr	r2, [r7, #0]
 800696a:	4618      	mov	r0, r3
 800696c:	f000 fb72 	bl	8007054 <USER_SPI_ioctl>
 8006970:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006972:	4618      	mov	r0, r3
 8006974:	3708      	adds	r7, #8
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
	...

0800697c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800697c:	b580      	push	{r7, lr}
 800697e:	b082      	sub	sp, #8
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006984:	f7fa fe94 	bl	80016b0 <HAL_GetTick>
 8006988:	4603      	mov	r3, r0
 800698a:	4a04      	ldr	r2, [pc, #16]	@ (800699c <SPI_Timer_On+0x20>)
 800698c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800698e:	4a04      	ldr	r2, [pc, #16]	@ (80069a0 <SPI_Timer_On+0x24>)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6013      	str	r3, [r2, #0]
}
 8006994:	bf00      	nop
 8006996:	3708      	adds	r7, #8
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}
 800699c:	20040268 	.word	0x20040268
 80069a0:	2004026c 	.word	0x2004026c

080069a4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80069a4:	b580      	push	{r7, lr}
 80069a6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80069a8:	f7fa fe82 	bl	80016b0 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	4b06      	ldr	r3, [pc, #24]	@ (80069c8 <SPI_Timer_Status+0x24>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	1ad2      	subs	r2, r2, r3
 80069b4:	4b05      	ldr	r3, [pc, #20]	@ (80069cc <SPI_Timer_Status+0x28>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	bf34      	ite	cc
 80069bc:	2301      	movcc	r3, #1
 80069be:	2300      	movcs	r3, #0
 80069c0:	b2db      	uxtb	r3, r3
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	20040268 	.word	0x20040268
 80069cc:	2004026c 	.word	0x2004026c

080069d0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b086      	sub	sp, #24
 80069d4:	af02      	add	r7, sp, #8
 80069d6:	4603      	mov	r3, r0
 80069d8:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80069da:	f107 020f 	add.w	r2, r7, #15
 80069de:	1df9      	adds	r1, r7, #7
 80069e0:	2332      	movs	r3, #50	@ 0x32
 80069e2:	9300      	str	r3, [sp, #0]
 80069e4:	2301      	movs	r3, #1
 80069e6:	4804      	ldr	r0, [pc, #16]	@ (80069f8 <xchg_spi+0x28>)
 80069e8:	f7fd fe53 	bl	8004692 <HAL_SPI_TransmitReceive>
    return rxDat;
 80069ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3710      	adds	r7, #16
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	200401a8 	.word	0x200401a8

080069fc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80069fc:	b590      	push	{r4, r7, lr}
 80069fe:	b085      	sub	sp, #20
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006a06:	2300      	movs	r3, #0
 8006a08:	60fb      	str	r3, [r7, #12]
 8006a0a:	e00a      	b.n	8006a22 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	18d4      	adds	r4, r2, r3
 8006a12:	20ff      	movs	r0, #255	@ 0xff
 8006a14:	f7ff ffdc 	bl	80069d0 <xchg_spi>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	60fb      	str	r3, [r7, #12]
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d3f0      	bcc.n	8006a0c <rcvr_spi_multi+0x10>
	}
}
 8006a2a:	bf00      	nop
 8006a2c:	bf00      	nop
 8006a2e:	3714      	adds	r7, #20
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd90      	pop	{r4, r7, pc}

08006a34 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	b29a      	uxth	r2, r3
 8006a42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006a46:	6879      	ldr	r1, [r7, #4]
 8006a48:	4803      	ldr	r0, [pc, #12]	@ (8006a58 <xmit_spi_multi+0x24>)
 8006a4a:	f7fd fcac 	bl	80043a6 <HAL_SPI_Transmit>
}
 8006a4e:	bf00      	nop
 8006a50:	3708      	adds	r7, #8
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	200401a8 	.word	0x200401a8

08006a5c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b086      	sub	sp, #24
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006a64:	f7fa fe24 	bl	80016b0 <HAL_GetTick>
 8006a68:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8006a6e:	20ff      	movs	r0, #255	@ 0xff
 8006a70:	f7ff ffae 	bl	80069d0 <xchg_spi>
 8006a74:	4603      	mov	r3, r0
 8006a76:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
 8006a7a:	2bff      	cmp	r3, #255	@ 0xff
 8006a7c:	d007      	beq.n	8006a8e <wait_ready+0x32>
 8006a7e:	f7fa fe17 	bl	80016b0 <HAL_GetTick>
 8006a82:	4602      	mov	r2, r0
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d8ef      	bhi.n	8006a6e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8006a8e:	7bfb      	ldrb	r3, [r7, #15]
 8006a90:	2bff      	cmp	r3, #255	@ 0xff
 8006a92:	bf0c      	ite	eq
 8006a94:	2301      	moveq	r3, #1
 8006a96:	2300      	movne	r3, #0
 8006a98:	b2db      	uxtb	r3, r3
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3718      	adds	r7, #24
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
	...

08006aa4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006aae:	4804      	ldr	r0, [pc, #16]	@ (8006ac0 <despiselect+0x1c>)
 8006ab0:	f7fb fefa 	bl	80028a8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006ab4:	20ff      	movs	r0, #255	@ 0xff
 8006ab6:	f7ff ff8b 	bl	80069d0 <xchg_spi>

}
 8006aba:	bf00      	nop
 8006abc:	bd80      	pop	{r7, pc}
 8006abe:	bf00      	nop
 8006ac0:	48000400 	.word	0x48000400

08006ac4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006ace:	480a      	ldr	r0, [pc, #40]	@ (8006af8 <spiselect+0x34>)
 8006ad0:	f7fb feea 	bl	80028a8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006ad4:	20ff      	movs	r0, #255	@ 0xff
 8006ad6:	f7ff ff7b 	bl	80069d0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006ada:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006ade:	f7ff ffbd 	bl	8006a5c <wait_ready>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d001      	beq.n	8006aec <spiselect+0x28>
 8006ae8:	2301      	movs	r3, #1
 8006aea:	e002      	b.n	8006af2 <spiselect+0x2e>

	despiselect();
 8006aec:	f7ff ffda 	bl	8006aa4 <despiselect>
	return 0;	/* Timeout */
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	48000400 	.word	0x48000400

08006afc <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006b06:	20c8      	movs	r0, #200	@ 0xc8
 8006b08:	f7ff ff38 	bl	800697c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006b0c:	20ff      	movs	r0, #255	@ 0xff
 8006b0e:	f7ff ff5f 	bl	80069d0 <xchg_spi>
 8006b12:	4603      	mov	r3, r0
 8006b14:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006b16:	7bfb      	ldrb	r3, [r7, #15]
 8006b18:	2bff      	cmp	r3, #255	@ 0xff
 8006b1a:	d104      	bne.n	8006b26 <rcvr_datablock+0x2a>
 8006b1c:	f7ff ff42 	bl	80069a4 <SPI_Timer_Status>
 8006b20:	4603      	mov	r3, r0
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1f2      	bne.n	8006b0c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006b26:	7bfb      	ldrb	r3, [r7, #15]
 8006b28:	2bfe      	cmp	r3, #254	@ 0xfe
 8006b2a:	d001      	beq.n	8006b30 <rcvr_datablock+0x34>
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	e00a      	b.n	8006b46 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006b30:	6839      	ldr	r1, [r7, #0]
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f7ff ff62 	bl	80069fc <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006b38:	20ff      	movs	r0, #255	@ 0xff
 8006b3a:	f7ff ff49 	bl	80069d0 <xchg_spi>
 8006b3e:	20ff      	movs	r0, #255	@ 0xff
 8006b40:	f7ff ff46 	bl	80069d0 <xchg_spi>

	return 1;						/* Function succeeded */
 8006b44:	2301      	movs	r3, #1
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}

08006b4e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006b4e:	b580      	push	{r7, lr}
 8006b50:	b084      	sub	sp, #16
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	6078      	str	r0, [r7, #4]
 8006b56:	460b      	mov	r3, r1
 8006b58:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8006b5a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006b5e:	f7ff ff7d 	bl	8006a5c <wait_ready>
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d101      	bne.n	8006b6c <xmit_datablock+0x1e>
 8006b68:	2300      	movs	r3, #0
 8006b6a:	e01e      	b.n	8006baa <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006b6c:	78fb      	ldrb	r3, [r7, #3]
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7ff ff2e 	bl	80069d0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006b74:	78fb      	ldrb	r3, [r7, #3]
 8006b76:	2bfd      	cmp	r3, #253	@ 0xfd
 8006b78:	d016      	beq.n	8006ba8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006b7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f7ff ff58 	bl	8006a34 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006b84:	20ff      	movs	r0, #255	@ 0xff
 8006b86:	f7ff ff23 	bl	80069d0 <xchg_spi>
 8006b8a:	20ff      	movs	r0, #255	@ 0xff
 8006b8c:	f7ff ff20 	bl	80069d0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006b90:	20ff      	movs	r0, #255	@ 0xff
 8006b92:	f7ff ff1d 	bl	80069d0 <xchg_spi>
 8006b96:	4603      	mov	r3, r0
 8006b98:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006b9a:	7bfb      	ldrb	r3, [r7, #15]
 8006b9c:	f003 031f 	and.w	r3, r3, #31
 8006ba0:	2b05      	cmp	r3, #5
 8006ba2:	d001      	beq.n	8006ba8 <xmit_datablock+0x5a>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	e000      	b.n	8006baa <xmit_datablock+0x5c>
	}
	return 1;
 8006ba8:	2301      	movs	r3, #1
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}

08006bb2 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006bb2:	b580      	push	{r7, lr}
 8006bb4:	b084      	sub	sp, #16
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	4603      	mov	r3, r0
 8006bba:	6039      	str	r1, [r7, #0]
 8006bbc:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	da0e      	bge.n	8006be4 <send_cmd+0x32>
		cmd &= 0x7F;
 8006bc6:	79fb      	ldrb	r3, [r7, #7]
 8006bc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bcc:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006bce:	2100      	movs	r1, #0
 8006bd0:	2037      	movs	r0, #55	@ 0x37
 8006bd2:	f7ff ffee 	bl	8006bb2 <send_cmd>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006bda:	7bbb      	ldrb	r3, [r7, #14]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d901      	bls.n	8006be4 <send_cmd+0x32>
 8006be0:	7bbb      	ldrb	r3, [r7, #14]
 8006be2:	e051      	b.n	8006c88 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006be4:	79fb      	ldrb	r3, [r7, #7]
 8006be6:	2b0c      	cmp	r3, #12
 8006be8:	d008      	beq.n	8006bfc <send_cmd+0x4a>
		despiselect();
 8006bea:	f7ff ff5b 	bl	8006aa4 <despiselect>
		if (!spiselect()) return 0xFF;
 8006bee:	f7ff ff69 	bl	8006ac4 <spiselect>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <send_cmd+0x4a>
 8006bf8:	23ff      	movs	r3, #255	@ 0xff
 8006bfa:	e045      	b.n	8006c88 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006bfc:	79fb      	ldrb	r3, [r7, #7]
 8006bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	4618      	mov	r0, r3
 8006c06:	f7ff fee3 	bl	80069d0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	0e1b      	lsrs	r3, r3, #24
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7ff fedd 	bl	80069d0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	0c1b      	lsrs	r3, r3, #16
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7ff fed7 	bl	80069d0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	0a1b      	lsrs	r3, r3, #8
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f7ff fed1 	bl	80069d0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7ff fecc 	bl	80069d0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006c38:	2301      	movs	r3, #1
 8006c3a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006c3c:	79fb      	ldrb	r3, [r7, #7]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d101      	bne.n	8006c46 <send_cmd+0x94>
 8006c42:	2395      	movs	r3, #149	@ 0x95
 8006c44:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006c46:	79fb      	ldrb	r3, [r7, #7]
 8006c48:	2b08      	cmp	r3, #8
 8006c4a:	d101      	bne.n	8006c50 <send_cmd+0x9e>
 8006c4c:	2387      	movs	r3, #135	@ 0x87
 8006c4e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006c50:	7bfb      	ldrb	r3, [r7, #15]
 8006c52:	4618      	mov	r0, r3
 8006c54:	f7ff febc 	bl	80069d0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006c58:	79fb      	ldrb	r3, [r7, #7]
 8006c5a:	2b0c      	cmp	r3, #12
 8006c5c:	d102      	bne.n	8006c64 <send_cmd+0xb2>
 8006c5e:	20ff      	movs	r0, #255	@ 0xff
 8006c60:	f7ff feb6 	bl	80069d0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006c64:	230a      	movs	r3, #10
 8006c66:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006c68:	20ff      	movs	r0, #255	@ 0xff
 8006c6a:	f7ff feb1 	bl	80069d0 <xchg_spi>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006c72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	da05      	bge.n	8006c86 <send_cmd+0xd4>
 8006c7a:	7bfb      	ldrb	r3, [r7, #15]
 8006c7c:	3b01      	subs	r3, #1
 8006c7e:	73fb      	strb	r3, [r7, #15]
 8006c80:	7bfb      	ldrb	r3, [r7, #15]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d1f0      	bne.n	8006c68 <send_cmd+0xb6>

	return res;							/* Return received response */
 8006c86:	7bbb      	ldrb	r3, [r7, #14]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3710      	adds	r7, #16
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006c90:	b590      	push	{r4, r7, lr}
 8006c92:	b085      	sub	sp, #20
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	4603      	mov	r3, r0
 8006c98:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8006c9a:	79fb      	ldrb	r3, [r7, #7]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d001      	beq.n	8006ca4 <USER_SPI_initialize+0x14>
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e0d4      	b.n	8006e4e <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006ca4:	4b6c      	ldr	r3, [pc, #432]	@ (8006e58 <USER_SPI_initialize+0x1c8>)
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	f003 0302 	and.w	r3, r3, #2
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d003      	beq.n	8006cba <USER_SPI_initialize+0x2a>
 8006cb2:	4b69      	ldr	r3, [pc, #420]	@ (8006e58 <USER_SPI_initialize+0x1c8>)
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	e0c9      	b.n	8006e4e <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8006cba:	4b68      	ldr	r3, [pc, #416]	@ (8006e5c <USER_SPI_initialize+0x1cc>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	4b66      	ldr	r3, [pc, #408]	@ (8006e5c <USER_SPI_initialize+0x1cc>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8006cc8:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8006cca:	230a      	movs	r3, #10
 8006ccc:	73fb      	strb	r3, [r7, #15]
 8006cce:	e005      	b.n	8006cdc <USER_SPI_initialize+0x4c>
 8006cd0:	20ff      	movs	r0, #255	@ 0xff
 8006cd2:	f7ff fe7d 	bl	80069d0 <xchg_spi>
 8006cd6:	7bfb      	ldrb	r3, [r7, #15]
 8006cd8:	3b01      	subs	r3, #1
 8006cda:	73fb      	strb	r3, [r7, #15]
 8006cdc:	7bfb      	ldrb	r3, [r7, #15]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1f6      	bne.n	8006cd0 <USER_SPI_initialize+0x40>

	ty = 0;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8006ce6:	2100      	movs	r1, #0
 8006ce8:	2000      	movs	r0, #0
 8006cea:	f7ff ff62 	bl	8006bb2 <send_cmd>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	f040 808b 	bne.w	8006e0c <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8006cf6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006cfa:	f7ff fe3f 	bl	800697c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8006cfe:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8006d02:	2008      	movs	r0, #8
 8006d04:	f7ff ff55 	bl	8006bb2 <send_cmd>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d151      	bne.n	8006db2 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8006d0e:	2300      	movs	r3, #0
 8006d10:	73fb      	strb	r3, [r7, #15]
 8006d12:	e00d      	b.n	8006d30 <USER_SPI_initialize+0xa0>
 8006d14:	7bfc      	ldrb	r4, [r7, #15]
 8006d16:	20ff      	movs	r0, #255	@ 0xff
 8006d18:	f7ff fe5a 	bl	80069d0 <xchg_spi>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	461a      	mov	r2, r3
 8006d20:	f104 0310 	add.w	r3, r4, #16
 8006d24:	443b      	add	r3, r7
 8006d26:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006d2a:	7bfb      	ldrb	r3, [r7, #15]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	73fb      	strb	r3, [r7, #15]
 8006d30:	7bfb      	ldrb	r3, [r7, #15]
 8006d32:	2b03      	cmp	r3, #3
 8006d34:	d9ee      	bls.n	8006d14 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8006d36:	7abb      	ldrb	r3, [r7, #10]
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d167      	bne.n	8006e0c <USER_SPI_initialize+0x17c>
 8006d3c:	7afb      	ldrb	r3, [r7, #11]
 8006d3e:	2baa      	cmp	r3, #170	@ 0xaa
 8006d40:	d164      	bne.n	8006e0c <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006d42:	bf00      	nop
 8006d44:	f7ff fe2e 	bl	80069a4 <SPI_Timer_Status>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d007      	beq.n	8006d5e <USER_SPI_initialize+0xce>
 8006d4e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006d52:	20a9      	movs	r0, #169	@ 0xa9
 8006d54:	f7ff ff2d 	bl	8006bb2 <send_cmd>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1f2      	bne.n	8006d44 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8006d5e:	f7ff fe21 	bl	80069a4 <SPI_Timer_Status>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d051      	beq.n	8006e0c <USER_SPI_initialize+0x17c>
 8006d68:	2100      	movs	r1, #0
 8006d6a:	203a      	movs	r0, #58	@ 0x3a
 8006d6c:	f7ff ff21 	bl	8006bb2 <send_cmd>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d14a      	bne.n	8006e0c <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8006d76:	2300      	movs	r3, #0
 8006d78:	73fb      	strb	r3, [r7, #15]
 8006d7a:	e00d      	b.n	8006d98 <USER_SPI_initialize+0x108>
 8006d7c:	7bfc      	ldrb	r4, [r7, #15]
 8006d7e:	20ff      	movs	r0, #255	@ 0xff
 8006d80:	f7ff fe26 	bl	80069d0 <xchg_spi>
 8006d84:	4603      	mov	r3, r0
 8006d86:	461a      	mov	r2, r3
 8006d88:	f104 0310 	add.w	r3, r4, #16
 8006d8c:	443b      	add	r3, r7
 8006d8e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006d92:	7bfb      	ldrb	r3, [r7, #15]
 8006d94:	3301      	adds	r3, #1
 8006d96:	73fb      	strb	r3, [r7, #15]
 8006d98:	7bfb      	ldrb	r3, [r7, #15]
 8006d9a:	2b03      	cmp	r3, #3
 8006d9c:	d9ee      	bls.n	8006d7c <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8006d9e:	7a3b      	ldrb	r3, [r7, #8]
 8006da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d001      	beq.n	8006dac <USER_SPI_initialize+0x11c>
 8006da8:	230c      	movs	r3, #12
 8006daa:	e000      	b.n	8006dae <USER_SPI_initialize+0x11e>
 8006dac:	2304      	movs	r3, #4
 8006dae:	737b      	strb	r3, [r7, #13]
 8006db0:	e02c      	b.n	8006e0c <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006db2:	2100      	movs	r1, #0
 8006db4:	20a9      	movs	r0, #169	@ 0xa9
 8006db6:	f7ff fefc 	bl	8006bb2 <send_cmd>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d804      	bhi.n	8006dca <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	737b      	strb	r3, [r7, #13]
 8006dc4:	23a9      	movs	r3, #169	@ 0xa9
 8006dc6:	73bb      	strb	r3, [r7, #14]
 8006dc8:	e003      	b.n	8006dd2 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8006dca:	2301      	movs	r3, #1
 8006dcc:	737b      	strb	r3, [r7, #13]
 8006dce:	2301      	movs	r3, #1
 8006dd0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8006dd2:	bf00      	nop
 8006dd4:	f7ff fde6 	bl	80069a4 <SPI_Timer_Status>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d007      	beq.n	8006dee <USER_SPI_initialize+0x15e>
 8006dde:	7bbb      	ldrb	r3, [r7, #14]
 8006de0:	2100      	movs	r1, #0
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7ff fee5 	bl	8006bb2 <send_cmd>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1f2      	bne.n	8006dd4 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006dee:	f7ff fdd9 	bl	80069a4 <SPI_Timer_Status>
 8006df2:	4603      	mov	r3, r0
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d007      	beq.n	8006e08 <USER_SPI_initialize+0x178>
 8006df8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006dfc:	2010      	movs	r0, #16
 8006dfe:	f7ff fed8 	bl	8006bb2 <send_cmd>
 8006e02:	4603      	mov	r3, r0
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d001      	beq.n	8006e0c <USER_SPI_initialize+0x17c>
				ty = 0;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006e0c:	4a14      	ldr	r2, [pc, #80]	@ (8006e60 <USER_SPI_initialize+0x1d0>)
 8006e0e:	7b7b      	ldrb	r3, [r7, #13]
 8006e10:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006e12:	f7ff fe47 	bl	8006aa4 <despiselect>

	if (ty) {			/* OK */
 8006e16:	7b7b      	ldrb	r3, [r7, #13]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d012      	beq.n	8006e42 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8006e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8006e5c <USER_SPI_initialize+0x1cc>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006e26:	4b0d      	ldr	r3, [pc, #52]	@ (8006e5c <USER_SPI_initialize+0x1cc>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f042 0218 	orr.w	r2, r2, #24
 8006e2e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006e30:	4b09      	ldr	r3, [pc, #36]	@ (8006e58 <USER_SPI_initialize+0x1c8>)
 8006e32:	781b      	ldrb	r3, [r3, #0]
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	f023 0301 	bic.w	r3, r3, #1
 8006e3a:	b2da      	uxtb	r2, r3
 8006e3c:	4b06      	ldr	r3, [pc, #24]	@ (8006e58 <USER_SPI_initialize+0x1c8>)
 8006e3e:	701a      	strb	r2, [r3, #0]
 8006e40:	e002      	b.n	8006e48 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006e42:	4b05      	ldr	r3, [pc, #20]	@ (8006e58 <USER_SPI_initialize+0x1c8>)
 8006e44:	2201      	movs	r2, #1
 8006e46:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006e48:	4b03      	ldr	r3, [pc, #12]	@ (8006e58 <USER_SPI_initialize+0x1c8>)
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	b2db      	uxtb	r3, r3
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3714      	adds	r7, #20
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd90      	pop	{r4, r7, pc}
 8006e56:	bf00      	nop
 8006e58:	20040020 	.word	0x20040020
 8006e5c:	200401a8 	.word	0x200401a8
 8006e60:	20040264 	.word	0x20040264

08006e64 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006e6e:	79fb      	ldrb	r3, [r7, #7]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d001      	beq.n	8006e78 <USER_SPI_status+0x14>
 8006e74:	2301      	movs	r3, #1
 8006e76:	e002      	b.n	8006e7e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006e78:	4b04      	ldr	r3, [pc, #16]	@ (8006e8c <USER_SPI_status+0x28>)
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	b2db      	uxtb	r3, r3
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	370c      	adds	r7, #12
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	20040020 	.word	0x20040020

08006e90 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60b9      	str	r1, [r7, #8]
 8006e98:	607a      	str	r2, [r7, #4]
 8006e9a:	603b      	str	r3, [r7, #0]
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006ea0:	7bfb      	ldrb	r3, [r7, #15]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d102      	bne.n	8006eac <USER_SPI_read+0x1c>
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d101      	bne.n	8006eb0 <USER_SPI_read+0x20>
 8006eac:	2304      	movs	r3, #4
 8006eae:	e04d      	b.n	8006f4c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006eb0:	4b28      	ldr	r3, [pc, #160]	@ (8006f54 <USER_SPI_read+0xc4>)
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d001      	beq.n	8006ec2 <USER_SPI_read+0x32>
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e044      	b.n	8006f4c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8006ec2:	4b25      	ldr	r3, [pc, #148]	@ (8006f58 <USER_SPI_read+0xc8>)
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	f003 0308 	and.w	r3, r3, #8
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d102      	bne.n	8006ed4 <USER_SPI_read+0x44>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	025b      	lsls	r3, r3, #9
 8006ed2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d111      	bne.n	8006efe <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8006eda:	6879      	ldr	r1, [r7, #4]
 8006edc:	2011      	movs	r0, #17
 8006ede:	f7ff fe68 	bl	8006bb2 <send_cmd>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d129      	bne.n	8006f3c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8006ee8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006eec:	68b8      	ldr	r0, [r7, #8]
 8006eee:	f7ff fe05 	bl	8006afc <rcvr_datablock>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d021      	beq.n	8006f3c <USER_SPI_read+0xac>
			count = 0;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	603b      	str	r3, [r7, #0]
 8006efc:	e01e      	b.n	8006f3c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006efe:	6879      	ldr	r1, [r7, #4]
 8006f00:	2012      	movs	r0, #18
 8006f02:	f7ff fe56 	bl	8006bb2 <send_cmd>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d117      	bne.n	8006f3c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006f0c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f10:	68b8      	ldr	r0, [r7, #8]
 8006f12:	f7ff fdf3 	bl	8006afc <rcvr_datablock>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d00a      	beq.n	8006f32 <USER_SPI_read+0xa2>
				buff += 512;
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006f22:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	3b01      	subs	r3, #1
 8006f28:	603b      	str	r3, [r7, #0]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d1ed      	bne.n	8006f0c <USER_SPI_read+0x7c>
 8006f30:	e000      	b.n	8006f34 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006f32:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006f34:	2100      	movs	r1, #0
 8006f36:	200c      	movs	r0, #12
 8006f38:	f7ff fe3b 	bl	8006bb2 <send_cmd>
		}
	}
	despiselect();
 8006f3c:	f7ff fdb2 	bl	8006aa4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	bf14      	ite	ne
 8006f46:	2301      	movne	r3, #1
 8006f48:	2300      	moveq	r3, #0
 8006f4a:	b2db      	uxtb	r3, r3
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3710      	adds	r7, #16
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	20040020 	.word	0x20040020
 8006f58:	20040264 	.word	0x20040264

08006f5c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60b9      	str	r1, [r7, #8]
 8006f64:	607a      	str	r2, [r7, #4]
 8006f66:	603b      	str	r3, [r7, #0]
 8006f68:	4603      	mov	r3, r0
 8006f6a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006f6c:	7bfb      	ldrb	r3, [r7, #15]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d102      	bne.n	8006f78 <USER_SPI_write+0x1c>
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d101      	bne.n	8006f7c <USER_SPI_write+0x20>
 8006f78:	2304      	movs	r3, #4
 8006f7a:	e063      	b.n	8007044 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8006f7c:	4b33      	ldr	r3, [pc, #204]	@ (800704c <USER_SPI_write+0xf0>)
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d001      	beq.n	8006f8e <USER_SPI_write+0x32>
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e05a      	b.n	8007044 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8006f8e:	4b2f      	ldr	r3, [pc, #188]	@ (800704c <USER_SPI_write+0xf0>)
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	f003 0304 	and.w	r3, r3, #4
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d001      	beq.n	8006fa0 <USER_SPI_write+0x44>
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	e051      	b.n	8007044 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8006fa0:	4b2b      	ldr	r3, [pc, #172]	@ (8007050 <USER_SPI_write+0xf4>)
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	f003 0308 	and.w	r3, r3, #8
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d102      	bne.n	8006fb2 <USER_SPI_write+0x56>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	025b      	lsls	r3, r3, #9
 8006fb0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d110      	bne.n	8006fda <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8006fb8:	6879      	ldr	r1, [r7, #4]
 8006fba:	2018      	movs	r0, #24
 8006fbc:	f7ff fdf9 	bl	8006bb2 <send_cmd>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d136      	bne.n	8007034 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8006fc6:	21fe      	movs	r1, #254	@ 0xfe
 8006fc8:	68b8      	ldr	r0, [r7, #8]
 8006fca:	f7ff fdc0 	bl	8006b4e <xmit_datablock>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d02f      	beq.n	8007034 <USER_SPI_write+0xd8>
			count = 0;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	603b      	str	r3, [r7, #0]
 8006fd8:	e02c      	b.n	8007034 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8006fda:	4b1d      	ldr	r3, [pc, #116]	@ (8007050 <USER_SPI_write+0xf4>)
 8006fdc:	781b      	ldrb	r3, [r3, #0]
 8006fde:	f003 0306 	and.w	r3, r3, #6
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d003      	beq.n	8006fee <USER_SPI_write+0x92>
 8006fe6:	6839      	ldr	r1, [r7, #0]
 8006fe8:	2097      	movs	r0, #151	@ 0x97
 8006fea:	f7ff fde2 	bl	8006bb2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006fee:	6879      	ldr	r1, [r7, #4]
 8006ff0:	2019      	movs	r0, #25
 8006ff2:	f7ff fdde 	bl	8006bb2 <send_cmd>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d11b      	bne.n	8007034 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006ffc:	21fc      	movs	r1, #252	@ 0xfc
 8006ffe:	68b8      	ldr	r0, [r7, #8]
 8007000:	f7ff fda5 	bl	8006b4e <xmit_datablock>
 8007004:	4603      	mov	r3, r0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d00a      	beq.n	8007020 <USER_SPI_write+0xc4>
				buff += 512;
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007010:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	3b01      	subs	r3, #1
 8007016:	603b      	str	r3, [r7, #0]
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1ee      	bne.n	8006ffc <USER_SPI_write+0xa0>
 800701e:	e000      	b.n	8007022 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007020:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007022:	21fd      	movs	r1, #253	@ 0xfd
 8007024:	2000      	movs	r0, #0
 8007026:	f7ff fd92 	bl	8006b4e <xmit_datablock>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d101      	bne.n	8007034 <USER_SPI_write+0xd8>
 8007030:	2301      	movs	r3, #1
 8007032:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007034:	f7ff fd36 	bl	8006aa4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	2b00      	cmp	r3, #0
 800703c:	bf14      	ite	ne
 800703e:	2301      	movne	r3, #1
 8007040:	2300      	moveq	r3, #0
 8007042:	b2db      	uxtb	r3, r3
}
 8007044:	4618      	mov	r0, r3
 8007046:	3710      	adds	r7, #16
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}
 800704c:	20040020 	.word	0x20040020
 8007050:	20040264 	.word	0x20040264

08007054 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b08c      	sub	sp, #48	@ 0x30
 8007058:	af00      	add	r7, sp, #0
 800705a:	4603      	mov	r3, r0
 800705c:	603a      	str	r2, [r7, #0]
 800705e:	71fb      	strb	r3, [r7, #7]
 8007060:	460b      	mov	r3, r1
 8007062:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007064:	79fb      	ldrb	r3, [r7, #7]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <USER_SPI_ioctl+0x1a>
 800706a:	2304      	movs	r3, #4
 800706c:	e15a      	b.n	8007324 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800706e:	4baf      	ldr	r3, [pc, #700]	@ (800732c <USER_SPI_ioctl+0x2d8>)
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	b2db      	uxtb	r3, r3
 8007074:	f003 0301 	and.w	r3, r3, #1
 8007078:	2b00      	cmp	r3, #0
 800707a:	d001      	beq.n	8007080 <USER_SPI_ioctl+0x2c>
 800707c:	2303      	movs	r3, #3
 800707e:	e151      	b.n	8007324 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007086:	79bb      	ldrb	r3, [r7, #6]
 8007088:	2b04      	cmp	r3, #4
 800708a:	f200 8136 	bhi.w	80072fa <USER_SPI_ioctl+0x2a6>
 800708e:	a201      	add	r2, pc, #4	@ (adr r2, 8007094 <USER_SPI_ioctl+0x40>)
 8007090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007094:	080070a9 	.word	0x080070a9
 8007098:	080070bd 	.word	0x080070bd
 800709c:	080072fb 	.word	0x080072fb
 80070a0:	08007169 	.word	0x08007169
 80070a4:	0800725f 	.word	0x0800725f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80070a8:	f7ff fd0c 	bl	8006ac4 <spiselect>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f000 8127 	beq.w	8007302 <USER_SPI_ioctl+0x2ae>
 80070b4:	2300      	movs	r3, #0
 80070b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80070ba:	e122      	b.n	8007302 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80070bc:	2100      	movs	r1, #0
 80070be:	2009      	movs	r0, #9
 80070c0:	f7ff fd77 	bl	8006bb2 <send_cmd>
 80070c4:	4603      	mov	r3, r0
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f040 811d 	bne.w	8007306 <USER_SPI_ioctl+0x2b2>
 80070cc:	f107 030c 	add.w	r3, r7, #12
 80070d0:	2110      	movs	r1, #16
 80070d2:	4618      	mov	r0, r3
 80070d4:	f7ff fd12 	bl	8006afc <rcvr_datablock>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 8113 	beq.w	8007306 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80070e0:	7b3b      	ldrb	r3, [r7, #12]
 80070e2:	099b      	lsrs	r3, r3, #6
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d111      	bne.n	800710e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80070ea:	7d7b      	ldrb	r3, [r7, #21]
 80070ec:	461a      	mov	r2, r3
 80070ee:	7d3b      	ldrb	r3, [r7, #20]
 80070f0:	021b      	lsls	r3, r3, #8
 80070f2:	4413      	add	r3, r2
 80070f4:	461a      	mov	r2, r3
 80070f6:	7cfb      	ldrb	r3, [r7, #19]
 80070f8:	041b      	lsls	r3, r3, #16
 80070fa:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80070fe:	4413      	add	r3, r2
 8007100:	3301      	adds	r3, #1
 8007102:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	029a      	lsls	r2, r3, #10
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	601a      	str	r2, [r3, #0]
 800710c:	e028      	b.n	8007160 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800710e:	7c7b      	ldrb	r3, [r7, #17]
 8007110:	f003 030f 	and.w	r3, r3, #15
 8007114:	b2da      	uxtb	r2, r3
 8007116:	7dbb      	ldrb	r3, [r7, #22]
 8007118:	09db      	lsrs	r3, r3, #7
 800711a:	b2db      	uxtb	r3, r3
 800711c:	4413      	add	r3, r2
 800711e:	b2da      	uxtb	r2, r3
 8007120:	7d7b      	ldrb	r3, [r7, #21]
 8007122:	005b      	lsls	r3, r3, #1
 8007124:	b2db      	uxtb	r3, r3
 8007126:	f003 0306 	and.w	r3, r3, #6
 800712a:	b2db      	uxtb	r3, r3
 800712c:	4413      	add	r3, r2
 800712e:	b2db      	uxtb	r3, r3
 8007130:	3302      	adds	r3, #2
 8007132:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007136:	7d3b      	ldrb	r3, [r7, #20]
 8007138:	099b      	lsrs	r3, r3, #6
 800713a:	b2db      	uxtb	r3, r3
 800713c:	461a      	mov	r2, r3
 800713e:	7cfb      	ldrb	r3, [r7, #19]
 8007140:	009b      	lsls	r3, r3, #2
 8007142:	441a      	add	r2, r3
 8007144:	7cbb      	ldrb	r3, [r7, #18]
 8007146:	029b      	lsls	r3, r3, #10
 8007148:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800714c:	4413      	add	r3, r2
 800714e:	3301      	adds	r3, #1
 8007150:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007152:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007156:	3b09      	subs	r3, #9
 8007158:	69fa      	ldr	r2, [r7, #28]
 800715a:	409a      	lsls	r2, r3
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007160:	2300      	movs	r3, #0
 8007162:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007166:	e0ce      	b.n	8007306 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007168:	4b71      	ldr	r3, [pc, #452]	@ (8007330 <USER_SPI_ioctl+0x2dc>)
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	f003 0304 	and.w	r3, r3, #4
 8007170:	2b00      	cmp	r3, #0
 8007172:	d031      	beq.n	80071d8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007174:	2100      	movs	r1, #0
 8007176:	208d      	movs	r0, #141	@ 0x8d
 8007178:	f7ff fd1b 	bl	8006bb2 <send_cmd>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	f040 80c3 	bne.w	800730a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007184:	20ff      	movs	r0, #255	@ 0xff
 8007186:	f7ff fc23 	bl	80069d0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800718a:	f107 030c 	add.w	r3, r7, #12
 800718e:	2110      	movs	r1, #16
 8007190:	4618      	mov	r0, r3
 8007192:	f7ff fcb3 	bl	8006afc <rcvr_datablock>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	f000 80b6 	beq.w	800730a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800719e:	2330      	movs	r3, #48	@ 0x30
 80071a0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80071a4:	e007      	b.n	80071b6 <USER_SPI_ioctl+0x162>
 80071a6:	20ff      	movs	r0, #255	@ 0xff
 80071a8:	f7ff fc12 	bl	80069d0 <xchg_spi>
 80071ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80071b0:	3b01      	subs	r3, #1
 80071b2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80071b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1f3      	bne.n	80071a6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80071be:	7dbb      	ldrb	r3, [r7, #22]
 80071c0:	091b      	lsrs	r3, r3, #4
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	461a      	mov	r2, r3
 80071c6:	2310      	movs	r3, #16
 80071c8:	fa03 f202 	lsl.w	r2, r3, r2
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80071d0:	2300      	movs	r3, #0
 80071d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80071d6:	e098      	b.n	800730a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80071d8:	2100      	movs	r1, #0
 80071da:	2009      	movs	r0, #9
 80071dc:	f7ff fce9 	bl	8006bb2 <send_cmd>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	f040 8091 	bne.w	800730a <USER_SPI_ioctl+0x2b6>
 80071e8:	f107 030c 	add.w	r3, r7, #12
 80071ec:	2110      	movs	r1, #16
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7ff fc84 	bl	8006afc <rcvr_datablock>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f000 8087 	beq.w	800730a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80071fc:	4b4c      	ldr	r3, [pc, #304]	@ (8007330 <USER_SPI_ioctl+0x2dc>)
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	f003 0302 	and.w	r3, r3, #2
 8007204:	2b00      	cmp	r3, #0
 8007206:	d012      	beq.n	800722e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007208:	7dbb      	ldrb	r3, [r7, #22]
 800720a:	005b      	lsls	r3, r3, #1
 800720c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8007210:	7dfa      	ldrb	r2, [r7, #23]
 8007212:	09d2      	lsrs	r2, r2, #7
 8007214:	b2d2      	uxtb	r2, r2
 8007216:	4413      	add	r3, r2
 8007218:	1c5a      	adds	r2, r3, #1
 800721a:	7e7b      	ldrb	r3, [r7, #25]
 800721c:	099b      	lsrs	r3, r3, #6
 800721e:	b2db      	uxtb	r3, r3
 8007220:	3b01      	subs	r3, #1
 8007222:	fa02 f303 	lsl.w	r3, r2, r3
 8007226:	461a      	mov	r2, r3
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	601a      	str	r2, [r3, #0]
 800722c:	e013      	b.n	8007256 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800722e:	7dbb      	ldrb	r3, [r7, #22]
 8007230:	109b      	asrs	r3, r3, #2
 8007232:	b29b      	uxth	r3, r3
 8007234:	f003 031f 	and.w	r3, r3, #31
 8007238:	3301      	adds	r3, #1
 800723a:	7dfa      	ldrb	r2, [r7, #23]
 800723c:	00d2      	lsls	r2, r2, #3
 800723e:	f002 0218 	and.w	r2, r2, #24
 8007242:	7df9      	ldrb	r1, [r7, #23]
 8007244:	0949      	lsrs	r1, r1, #5
 8007246:	b2c9      	uxtb	r1, r1
 8007248:	440a      	add	r2, r1
 800724a:	3201      	adds	r2, #1
 800724c:	fb02 f303 	mul.w	r3, r2, r3
 8007250:	461a      	mov	r2, r3
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007256:	2300      	movs	r3, #0
 8007258:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800725c:	e055      	b.n	800730a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800725e:	4b34      	ldr	r3, [pc, #208]	@ (8007330 <USER_SPI_ioctl+0x2dc>)
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	f003 0306 	and.w	r3, r3, #6
 8007266:	2b00      	cmp	r3, #0
 8007268:	d051      	beq.n	800730e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800726a:	f107 020c 	add.w	r2, r7, #12
 800726e:	79fb      	ldrb	r3, [r7, #7]
 8007270:	210b      	movs	r1, #11
 8007272:	4618      	mov	r0, r3
 8007274:	f7ff feee 	bl	8007054 <USER_SPI_ioctl>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d149      	bne.n	8007312 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800727e:	7b3b      	ldrb	r3, [r7, #12]
 8007280:	099b      	lsrs	r3, r3, #6
 8007282:	b2db      	uxtb	r3, r3
 8007284:	2b00      	cmp	r3, #0
 8007286:	d104      	bne.n	8007292 <USER_SPI_ioctl+0x23e>
 8007288:	7dbb      	ldrb	r3, [r7, #22]
 800728a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800728e:	2b00      	cmp	r3, #0
 8007290:	d041      	beq.n	8007316 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	623b      	str	r3, [r7, #32]
 8007296:	6a3b      	ldr	r3, [r7, #32]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80072a2:	4b23      	ldr	r3, [pc, #140]	@ (8007330 <USER_SPI_ioctl+0x2dc>)
 80072a4:	781b      	ldrb	r3, [r3, #0]
 80072a6:	f003 0308 	and.w	r3, r3, #8
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d105      	bne.n	80072ba <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80072ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072b0:	025b      	lsls	r3, r3, #9
 80072b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b6:	025b      	lsls	r3, r3, #9
 80072b8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80072ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072bc:	2020      	movs	r0, #32
 80072be:	f7ff fc78 	bl	8006bb2 <send_cmd>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d128      	bne.n	800731a <USER_SPI_ioctl+0x2c6>
 80072c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80072ca:	2021      	movs	r0, #33	@ 0x21
 80072cc:	f7ff fc71 	bl	8006bb2 <send_cmd>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d121      	bne.n	800731a <USER_SPI_ioctl+0x2c6>
 80072d6:	2100      	movs	r1, #0
 80072d8:	2026      	movs	r0, #38	@ 0x26
 80072da:	f7ff fc6a 	bl	8006bb2 <send_cmd>
 80072de:	4603      	mov	r3, r0
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d11a      	bne.n	800731a <USER_SPI_ioctl+0x2c6>
 80072e4:	f247 5030 	movw	r0, #30000	@ 0x7530
 80072e8:	f7ff fbb8 	bl	8006a5c <wait_ready>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d013      	beq.n	800731a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80072f2:	2300      	movs	r3, #0
 80072f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80072f8:	e00f      	b.n	800731a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80072fa:	2304      	movs	r3, #4
 80072fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007300:	e00c      	b.n	800731c <USER_SPI_ioctl+0x2c8>
		break;
 8007302:	bf00      	nop
 8007304:	e00a      	b.n	800731c <USER_SPI_ioctl+0x2c8>
		break;
 8007306:	bf00      	nop
 8007308:	e008      	b.n	800731c <USER_SPI_ioctl+0x2c8>
		break;
 800730a:	bf00      	nop
 800730c:	e006      	b.n	800731c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800730e:	bf00      	nop
 8007310:	e004      	b.n	800731c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007312:	bf00      	nop
 8007314:	e002      	b.n	800731c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007316:	bf00      	nop
 8007318:	e000      	b.n	800731c <USER_SPI_ioctl+0x2c8>
		break;
 800731a:	bf00      	nop
	}

	despiselect();
 800731c:	f7ff fbc2 	bl	8006aa4 <despiselect>

	return res;
 8007320:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007324:	4618      	mov	r0, r3
 8007326:	3730      	adds	r7, #48	@ 0x30
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	20040020 	.word	0x20040020
 8007330:	20040264 	.word	0x20040264

08007334 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	4603      	mov	r3, r0
 800733c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800733e:	79fb      	ldrb	r3, [r7, #7]
 8007340:	4a08      	ldr	r2, [pc, #32]	@ (8007364 <disk_status+0x30>)
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	4413      	add	r3, r2
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	79fa      	ldrb	r2, [r7, #7]
 800734c:	4905      	ldr	r1, [pc, #20]	@ (8007364 <disk_status+0x30>)
 800734e:	440a      	add	r2, r1
 8007350:	7a12      	ldrb	r2, [r2, #8]
 8007352:	4610      	mov	r0, r2
 8007354:	4798      	blx	r3
 8007356:	4603      	mov	r3, r0
 8007358:	73fb      	strb	r3, [r7, #15]
  return stat;
 800735a:	7bfb      	ldrb	r3, [r7, #15]
}
 800735c:	4618      	mov	r0, r3
 800735e:	3710      	adds	r7, #16
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}
 8007364:	20040298 	.word	0x20040298

08007368 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	4603      	mov	r3, r0
 8007370:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007372:	2300      	movs	r3, #0
 8007374:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007376:	79fb      	ldrb	r3, [r7, #7]
 8007378:	4a0d      	ldr	r2, [pc, #52]	@ (80073b0 <disk_initialize+0x48>)
 800737a:	5cd3      	ldrb	r3, [r2, r3]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d111      	bne.n	80073a4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007380:	79fb      	ldrb	r3, [r7, #7]
 8007382:	4a0b      	ldr	r2, [pc, #44]	@ (80073b0 <disk_initialize+0x48>)
 8007384:	2101      	movs	r1, #1
 8007386:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007388:	79fb      	ldrb	r3, [r7, #7]
 800738a:	4a09      	ldr	r2, [pc, #36]	@ (80073b0 <disk_initialize+0x48>)
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	4413      	add	r3, r2
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	79fa      	ldrb	r2, [r7, #7]
 8007396:	4906      	ldr	r1, [pc, #24]	@ (80073b0 <disk_initialize+0x48>)
 8007398:	440a      	add	r2, r1
 800739a:	7a12      	ldrb	r2, [r2, #8]
 800739c:	4610      	mov	r0, r2
 800739e:	4798      	blx	r3
 80073a0:	4603      	mov	r3, r0
 80073a2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80073a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3710      	adds	r7, #16
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}
 80073ae:	bf00      	nop
 80073b0:	20040298 	.word	0x20040298

080073b4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80073b4:	b590      	push	{r4, r7, lr}
 80073b6:	b087      	sub	sp, #28
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	60b9      	str	r1, [r7, #8]
 80073bc:	607a      	str	r2, [r7, #4]
 80073be:	603b      	str	r3, [r7, #0]
 80073c0:	4603      	mov	r3, r0
 80073c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80073c4:	7bfb      	ldrb	r3, [r7, #15]
 80073c6:	4a0a      	ldr	r2, [pc, #40]	@ (80073f0 <disk_read+0x3c>)
 80073c8:	009b      	lsls	r3, r3, #2
 80073ca:	4413      	add	r3, r2
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	689c      	ldr	r4, [r3, #8]
 80073d0:	7bfb      	ldrb	r3, [r7, #15]
 80073d2:	4a07      	ldr	r2, [pc, #28]	@ (80073f0 <disk_read+0x3c>)
 80073d4:	4413      	add	r3, r2
 80073d6:	7a18      	ldrb	r0, [r3, #8]
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	68b9      	ldr	r1, [r7, #8]
 80073de:	47a0      	blx	r4
 80073e0:	4603      	mov	r3, r0
 80073e2:	75fb      	strb	r3, [r7, #23]
  return res;
 80073e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	371c      	adds	r7, #28
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd90      	pop	{r4, r7, pc}
 80073ee:	bf00      	nop
 80073f0:	20040298 	.word	0x20040298

080073f4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80073f4:	b590      	push	{r4, r7, lr}
 80073f6:	b087      	sub	sp, #28
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	60b9      	str	r1, [r7, #8]
 80073fc:	607a      	str	r2, [r7, #4]
 80073fe:	603b      	str	r3, [r7, #0]
 8007400:	4603      	mov	r3, r0
 8007402:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007404:	7bfb      	ldrb	r3, [r7, #15]
 8007406:	4a0a      	ldr	r2, [pc, #40]	@ (8007430 <disk_write+0x3c>)
 8007408:	009b      	lsls	r3, r3, #2
 800740a:	4413      	add	r3, r2
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	68dc      	ldr	r4, [r3, #12]
 8007410:	7bfb      	ldrb	r3, [r7, #15]
 8007412:	4a07      	ldr	r2, [pc, #28]	@ (8007430 <disk_write+0x3c>)
 8007414:	4413      	add	r3, r2
 8007416:	7a18      	ldrb	r0, [r3, #8]
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	68b9      	ldr	r1, [r7, #8]
 800741e:	47a0      	blx	r4
 8007420:	4603      	mov	r3, r0
 8007422:	75fb      	strb	r3, [r7, #23]
  return res;
 8007424:	7dfb      	ldrb	r3, [r7, #23]
}
 8007426:	4618      	mov	r0, r3
 8007428:	371c      	adds	r7, #28
 800742a:	46bd      	mov	sp, r7
 800742c:	bd90      	pop	{r4, r7, pc}
 800742e:	bf00      	nop
 8007430:	20040298 	.word	0x20040298

08007434 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	4603      	mov	r3, r0
 800743c:	603a      	str	r2, [r7, #0]
 800743e:	71fb      	strb	r3, [r7, #7]
 8007440:	460b      	mov	r3, r1
 8007442:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007444:	79fb      	ldrb	r3, [r7, #7]
 8007446:	4a09      	ldr	r2, [pc, #36]	@ (800746c <disk_ioctl+0x38>)
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	4413      	add	r3, r2
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	79fa      	ldrb	r2, [r7, #7]
 8007452:	4906      	ldr	r1, [pc, #24]	@ (800746c <disk_ioctl+0x38>)
 8007454:	440a      	add	r2, r1
 8007456:	7a10      	ldrb	r0, [r2, #8]
 8007458:	79b9      	ldrb	r1, [r7, #6]
 800745a:	683a      	ldr	r2, [r7, #0]
 800745c:	4798      	blx	r3
 800745e:	4603      	mov	r3, r0
 8007460:	73fb      	strb	r3, [r7, #15]
  return res;
 8007462:	7bfb      	ldrb	r3, [r7, #15]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3710      	adds	r7, #16
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	20040298 	.word	0x20040298

08007470 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	3301      	adds	r3, #1
 800747c:	781b      	ldrb	r3, [r3, #0]
 800747e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007480:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007484:	021b      	lsls	r3, r3, #8
 8007486:	b21a      	sxth	r2, r3
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	b21b      	sxth	r3, r3
 800748e:	4313      	orrs	r3, r2
 8007490:	b21b      	sxth	r3, r3
 8007492:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007494:	89fb      	ldrh	r3, [r7, #14]
}
 8007496:	4618      	mov	r0, r3
 8007498:	3714      	adds	r7, #20
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr

080074a2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80074a2:	b480      	push	{r7}
 80074a4:	b085      	sub	sp, #20
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	3303      	adds	r3, #3
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	021b      	lsls	r3, r3, #8
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	3202      	adds	r2, #2
 80074ba:	7812      	ldrb	r2, [r2, #0]
 80074bc:	4313      	orrs	r3, r2
 80074be:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	021b      	lsls	r3, r3, #8
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	3201      	adds	r2, #1
 80074c8:	7812      	ldrb	r2, [r2, #0]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	021b      	lsls	r3, r3, #8
 80074d2:	687a      	ldr	r2, [r7, #4]
 80074d4:	7812      	ldrb	r2, [r2, #0]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	60fb      	str	r3, [r7, #12]
	return rv;
 80074da:	68fb      	ldr	r3, [r7, #12]
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3714      	adds	r7, #20
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr

080074e8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	460b      	mov	r3, r1
 80074f2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	1c5a      	adds	r2, r3, #1
 80074f8:	607a      	str	r2, [r7, #4]
 80074fa:	887a      	ldrh	r2, [r7, #2]
 80074fc:	b2d2      	uxtb	r2, r2
 80074fe:	701a      	strb	r2, [r3, #0]
 8007500:	887b      	ldrh	r3, [r7, #2]
 8007502:	0a1b      	lsrs	r3, r3, #8
 8007504:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	1c5a      	adds	r2, r3, #1
 800750a:	607a      	str	r2, [r7, #4]
 800750c:	887a      	ldrh	r2, [r7, #2]
 800750e:	b2d2      	uxtb	r2, r2
 8007510:	701a      	strb	r2, [r3, #0]
}
 8007512:	bf00      	nop
 8007514:	370c      	adds	r7, #12
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr

0800751e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800751e:	b480      	push	{r7}
 8007520:	b083      	sub	sp, #12
 8007522:	af00      	add	r7, sp, #0
 8007524:	6078      	str	r0, [r7, #4]
 8007526:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	1c5a      	adds	r2, r3, #1
 800752c:	607a      	str	r2, [r7, #4]
 800752e:	683a      	ldr	r2, [r7, #0]
 8007530:	b2d2      	uxtb	r2, r2
 8007532:	701a      	strb	r2, [r3, #0]
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	0a1b      	lsrs	r3, r3, #8
 8007538:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	1c5a      	adds	r2, r3, #1
 800753e:	607a      	str	r2, [r7, #4]
 8007540:	683a      	ldr	r2, [r7, #0]
 8007542:	b2d2      	uxtb	r2, r2
 8007544:	701a      	strb	r2, [r3, #0]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	0a1b      	lsrs	r3, r3, #8
 800754a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	1c5a      	adds	r2, r3, #1
 8007550:	607a      	str	r2, [r7, #4]
 8007552:	683a      	ldr	r2, [r7, #0]
 8007554:	b2d2      	uxtb	r2, r2
 8007556:	701a      	strb	r2, [r3, #0]
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	0a1b      	lsrs	r3, r3, #8
 800755c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	1c5a      	adds	r2, r3, #1
 8007562:	607a      	str	r2, [r7, #4]
 8007564:	683a      	ldr	r2, [r7, #0]
 8007566:	b2d2      	uxtb	r2, r2
 8007568:	701a      	strb	r2, [r3, #0]
}
 800756a:	bf00      	nop
 800756c:	370c      	adds	r7, #12
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr

08007576 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007576:	b480      	push	{r7}
 8007578:	b087      	sub	sp, #28
 800757a:	af00      	add	r7, sp, #0
 800757c:	60f8      	str	r0, [r7, #12]
 800757e:	60b9      	str	r1, [r7, #8]
 8007580:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00d      	beq.n	80075ac <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007590:	693a      	ldr	r2, [r7, #16]
 8007592:	1c53      	adds	r3, r2, #1
 8007594:	613b      	str	r3, [r7, #16]
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	1c59      	adds	r1, r3, #1
 800759a:	6179      	str	r1, [r7, #20]
 800759c:	7812      	ldrb	r2, [r2, #0]
 800759e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	3b01      	subs	r3, #1
 80075a4:	607b      	str	r3, [r7, #4]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d1f1      	bne.n	8007590 <mem_cpy+0x1a>
	}
}
 80075ac:	bf00      	nop
 80075ae:	371c      	adds	r7, #28
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr

080075b8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80075b8:	b480      	push	{r7}
 80075ba:	b087      	sub	sp, #28
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	1c5a      	adds	r2, r3, #1
 80075cc:	617a      	str	r2, [r7, #20]
 80075ce:	68ba      	ldr	r2, [r7, #8]
 80075d0:	b2d2      	uxtb	r2, r2
 80075d2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	3b01      	subs	r3, #1
 80075d8:	607b      	str	r3, [r7, #4]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d1f3      	bne.n	80075c8 <mem_set+0x10>
}
 80075e0:	bf00      	nop
 80075e2:	bf00      	nop
 80075e4:	371c      	adds	r7, #28
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr

080075ee <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80075ee:	b480      	push	{r7}
 80075f0:	b089      	sub	sp, #36	@ 0x24
 80075f2:	af00      	add	r7, sp, #0
 80075f4:	60f8      	str	r0, [r7, #12]
 80075f6:	60b9      	str	r1, [r7, #8]
 80075f8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	61fb      	str	r3, [r7, #28]
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007602:	2300      	movs	r3, #0
 8007604:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	1c5a      	adds	r2, r3, #1
 800760a:	61fa      	str	r2, [r7, #28]
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	4619      	mov	r1, r3
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	1c5a      	adds	r2, r3, #1
 8007614:	61ba      	str	r2, [r7, #24]
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	1acb      	subs	r3, r1, r3
 800761a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	3b01      	subs	r3, #1
 8007620:	607b      	str	r3, [r7, #4]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d002      	beq.n	800762e <mem_cmp+0x40>
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d0eb      	beq.n	8007606 <mem_cmp+0x18>

	return r;
 800762e:	697b      	ldr	r3, [r7, #20]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3724      	adds	r7, #36	@ 0x24
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800763c:	b480      	push	{r7}
 800763e:	b083      	sub	sp, #12
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
 8007644:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007646:	e002      	b.n	800764e <chk_chr+0x12>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	3301      	adds	r3, #1
 800764c:	607b      	str	r3, [r7, #4]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	781b      	ldrb	r3, [r3, #0]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d005      	beq.n	8007662 <chk_chr+0x26>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	461a      	mov	r2, r3
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	4293      	cmp	r3, r2
 8007660:	d1f2      	bne.n	8007648 <chk_chr+0xc>
	return *str;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	781b      	ldrb	r3, [r3, #0]
}
 8007666:	4618      	mov	r0, r3
 8007668:	370c      	adds	r7, #12
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
	...

08007674 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800767e:	2300      	movs	r3, #0
 8007680:	60bb      	str	r3, [r7, #8]
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	60fb      	str	r3, [r7, #12]
 8007686:	e029      	b.n	80076dc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007688:	4a27      	ldr	r2, [pc, #156]	@ (8007728 <chk_lock+0xb4>)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	011b      	lsls	r3, r3, #4
 800768e:	4413      	add	r3, r2
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d01d      	beq.n	80076d2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007696:	4a24      	ldr	r2, [pc, #144]	@ (8007728 <chk_lock+0xb4>)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	011b      	lsls	r3, r3, #4
 800769c:	4413      	add	r3, r2
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	429a      	cmp	r2, r3
 80076a6:	d116      	bne.n	80076d6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80076a8:	4a1f      	ldr	r2, [pc, #124]	@ (8007728 <chk_lock+0xb4>)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	011b      	lsls	r3, r3, #4
 80076ae:	4413      	add	r3, r2
 80076b0:	3304      	adds	r3, #4
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d10c      	bne.n	80076d6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80076bc:	4a1a      	ldr	r2, [pc, #104]	@ (8007728 <chk_lock+0xb4>)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	011b      	lsls	r3, r3, #4
 80076c2:	4413      	add	r3, r2
 80076c4:	3308      	adds	r3, #8
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d102      	bne.n	80076d6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80076d0:	e007      	b.n	80076e2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80076d2:	2301      	movs	r3, #1
 80076d4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	3301      	adds	r3, #1
 80076da:	60fb      	str	r3, [r7, #12]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d9d2      	bls.n	8007688 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	d109      	bne.n	80076fc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d102      	bne.n	80076f4 <chk_lock+0x80>
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	2b02      	cmp	r3, #2
 80076f2:	d101      	bne.n	80076f8 <chk_lock+0x84>
 80076f4:	2300      	movs	r3, #0
 80076f6:	e010      	b.n	800771a <chk_lock+0xa6>
 80076f8:	2312      	movs	r3, #18
 80076fa:	e00e      	b.n	800771a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d108      	bne.n	8007714 <chk_lock+0xa0>
 8007702:	4a09      	ldr	r2, [pc, #36]	@ (8007728 <chk_lock+0xb4>)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	011b      	lsls	r3, r3, #4
 8007708:	4413      	add	r3, r2
 800770a:	330c      	adds	r3, #12
 800770c:	881b      	ldrh	r3, [r3, #0]
 800770e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007712:	d101      	bne.n	8007718 <chk_lock+0xa4>
 8007714:	2310      	movs	r3, #16
 8007716:	e000      	b.n	800771a <chk_lock+0xa6>
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3714      	adds	r7, #20
 800771e:	46bd      	mov	sp, r7
 8007720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007724:	4770      	bx	lr
 8007726:	bf00      	nop
 8007728:	20040278 	.word	0x20040278

0800772c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007732:	2300      	movs	r3, #0
 8007734:	607b      	str	r3, [r7, #4]
 8007736:	e002      	b.n	800773e <enq_lock+0x12>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	3301      	adds	r3, #1
 800773c:	607b      	str	r3, [r7, #4]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2b01      	cmp	r3, #1
 8007742:	d806      	bhi.n	8007752 <enq_lock+0x26>
 8007744:	4a09      	ldr	r2, [pc, #36]	@ (800776c <enq_lock+0x40>)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	011b      	lsls	r3, r3, #4
 800774a:	4413      	add	r3, r2
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d1f2      	bne.n	8007738 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2b02      	cmp	r3, #2
 8007756:	bf14      	ite	ne
 8007758:	2301      	movne	r3, #1
 800775a:	2300      	moveq	r3, #0
 800775c:	b2db      	uxtb	r3, r3
}
 800775e:	4618      	mov	r0, r3
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop
 800776c:	20040278 	.word	0x20040278

08007770 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007770:	b480      	push	{r7}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800777a:	2300      	movs	r3, #0
 800777c:	60fb      	str	r3, [r7, #12]
 800777e:	e01f      	b.n	80077c0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007780:	4a41      	ldr	r2, [pc, #260]	@ (8007888 <inc_lock+0x118>)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	011b      	lsls	r3, r3, #4
 8007786:	4413      	add	r3, r2
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	429a      	cmp	r2, r3
 8007790:	d113      	bne.n	80077ba <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007792:	4a3d      	ldr	r2, [pc, #244]	@ (8007888 <inc_lock+0x118>)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	011b      	lsls	r3, r3, #4
 8007798:	4413      	add	r3, r2
 800779a:	3304      	adds	r3, #4
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d109      	bne.n	80077ba <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80077a6:	4a38      	ldr	r2, [pc, #224]	@ (8007888 <inc_lock+0x118>)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	011b      	lsls	r3, r3, #4
 80077ac:	4413      	add	r3, r2
 80077ae:	3308      	adds	r3, #8
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d006      	beq.n	80077c8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	3301      	adds	r3, #1
 80077be:	60fb      	str	r3, [r7, #12]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d9dc      	bls.n	8007780 <inc_lock+0x10>
 80077c6:	e000      	b.n	80077ca <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80077c8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2b02      	cmp	r3, #2
 80077ce:	d132      	bne.n	8007836 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80077d0:	2300      	movs	r3, #0
 80077d2:	60fb      	str	r3, [r7, #12]
 80077d4:	e002      	b.n	80077dc <inc_lock+0x6c>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	3301      	adds	r3, #1
 80077da:	60fb      	str	r3, [r7, #12]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d806      	bhi.n	80077f0 <inc_lock+0x80>
 80077e2:	4a29      	ldr	r2, [pc, #164]	@ (8007888 <inc_lock+0x118>)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	011b      	lsls	r3, r3, #4
 80077e8:	4413      	add	r3, r2
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d1f2      	bne.n	80077d6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d101      	bne.n	80077fa <inc_lock+0x8a>
 80077f6:	2300      	movs	r3, #0
 80077f8:	e040      	b.n	800787c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	4922      	ldr	r1, [pc, #136]	@ (8007888 <inc_lock+0x118>)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	011b      	lsls	r3, r3, #4
 8007804:	440b      	add	r3, r1
 8007806:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	689a      	ldr	r2, [r3, #8]
 800780c:	491e      	ldr	r1, [pc, #120]	@ (8007888 <inc_lock+0x118>)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	011b      	lsls	r3, r3, #4
 8007812:	440b      	add	r3, r1
 8007814:	3304      	adds	r3, #4
 8007816:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	695a      	ldr	r2, [r3, #20]
 800781c:	491a      	ldr	r1, [pc, #104]	@ (8007888 <inc_lock+0x118>)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	011b      	lsls	r3, r3, #4
 8007822:	440b      	add	r3, r1
 8007824:	3308      	adds	r3, #8
 8007826:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007828:	4a17      	ldr	r2, [pc, #92]	@ (8007888 <inc_lock+0x118>)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	011b      	lsls	r3, r3, #4
 800782e:	4413      	add	r3, r2
 8007830:	330c      	adds	r3, #12
 8007832:	2200      	movs	r2, #0
 8007834:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d009      	beq.n	8007850 <inc_lock+0xe0>
 800783c:	4a12      	ldr	r2, [pc, #72]	@ (8007888 <inc_lock+0x118>)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	011b      	lsls	r3, r3, #4
 8007842:	4413      	add	r3, r2
 8007844:	330c      	adds	r3, #12
 8007846:	881b      	ldrh	r3, [r3, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d001      	beq.n	8007850 <inc_lock+0xe0>
 800784c:	2300      	movs	r3, #0
 800784e:	e015      	b.n	800787c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d108      	bne.n	8007868 <inc_lock+0xf8>
 8007856:	4a0c      	ldr	r2, [pc, #48]	@ (8007888 <inc_lock+0x118>)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	011b      	lsls	r3, r3, #4
 800785c:	4413      	add	r3, r2
 800785e:	330c      	adds	r3, #12
 8007860:	881b      	ldrh	r3, [r3, #0]
 8007862:	3301      	adds	r3, #1
 8007864:	b29a      	uxth	r2, r3
 8007866:	e001      	b.n	800786c <inc_lock+0xfc>
 8007868:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800786c:	4906      	ldr	r1, [pc, #24]	@ (8007888 <inc_lock+0x118>)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	011b      	lsls	r3, r3, #4
 8007872:	440b      	add	r3, r1
 8007874:	330c      	adds	r3, #12
 8007876:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	3301      	adds	r3, #1
}
 800787c:	4618      	mov	r0, r3
 800787e:	3714      	adds	r7, #20
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr
 8007888:	20040278 	.word	0x20040278

0800788c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800788c:	b480      	push	{r7}
 800788e:	b085      	sub	sp, #20
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	3b01      	subs	r3, #1
 8007898:	607b      	str	r3, [r7, #4]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d825      	bhi.n	80078ec <dec_lock+0x60>
		n = Files[i].ctr;
 80078a0:	4a17      	ldr	r2, [pc, #92]	@ (8007900 <dec_lock+0x74>)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	011b      	lsls	r3, r3, #4
 80078a6:	4413      	add	r3, r2
 80078a8:	330c      	adds	r3, #12
 80078aa:	881b      	ldrh	r3, [r3, #0]
 80078ac:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80078ae:	89fb      	ldrh	r3, [r7, #14]
 80078b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078b4:	d101      	bne.n	80078ba <dec_lock+0x2e>
 80078b6:	2300      	movs	r3, #0
 80078b8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80078ba:	89fb      	ldrh	r3, [r7, #14]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d002      	beq.n	80078c6 <dec_lock+0x3a>
 80078c0:	89fb      	ldrh	r3, [r7, #14]
 80078c2:	3b01      	subs	r3, #1
 80078c4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80078c6:	4a0e      	ldr	r2, [pc, #56]	@ (8007900 <dec_lock+0x74>)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	011b      	lsls	r3, r3, #4
 80078cc:	4413      	add	r3, r2
 80078ce:	330c      	adds	r3, #12
 80078d0:	89fa      	ldrh	r2, [r7, #14]
 80078d2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80078d4:	89fb      	ldrh	r3, [r7, #14]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d105      	bne.n	80078e6 <dec_lock+0x5a>
 80078da:	4a09      	ldr	r2, [pc, #36]	@ (8007900 <dec_lock+0x74>)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	011b      	lsls	r3, r3, #4
 80078e0:	4413      	add	r3, r2
 80078e2:	2200      	movs	r2, #0
 80078e4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80078e6:	2300      	movs	r3, #0
 80078e8:	737b      	strb	r3, [r7, #13]
 80078ea:	e001      	b.n	80078f0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80078ec:	2302      	movs	r3, #2
 80078ee:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80078f0:	7b7b      	ldrb	r3, [r7, #13]
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3714      	adds	r7, #20
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr
 80078fe:	bf00      	nop
 8007900:	20040278 	.word	0x20040278

08007904 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007904:	b480      	push	{r7}
 8007906:	b085      	sub	sp, #20
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800790c:	2300      	movs	r3, #0
 800790e:	60fb      	str	r3, [r7, #12]
 8007910:	e010      	b.n	8007934 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007912:	4a0d      	ldr	r2, [pc, #52]	@ (8007948 <clear_lock+0x44>)
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	011b      	lsls	r3, r3, #4
 8007918:	4413      	add	r3, r2
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	687a      	ldr	r2, [r7, #4]
 800791e:	429a      	cmp	r2, r3
 8007920:	d105      	bne.n	800792e <clear_lock+0x2a>
 8007922:	4a09      	ldr	r2, [pc, #36]	@ (8007948 <clear_lock+0x44>)
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	011b      	lsls	r3, r3, #4
 8007928:	4413      	add	r3, r2
 800792a:	2200      	movs	r2, #0
 800792c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	3301      	adds	r3, #1
 8007932:	60fb      	str	r3, [r7, #12]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2b01      	cmp	r3, #1
 8007938:	d9eb      	bls.n	8007912 <clear_lock+0xe>
	}
}
 800793a:	bf00      	nop
 800793c:	bf00      	nop
 800793e:	3714      	adds	r7, #20
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr
 8007948:	20040278 	.word	0x20040278

0800794c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b086      	sub	sp, #24
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007954:	2300      	movs	r3, #0
 8007956:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	78db      	ldrb	r3, [r3, #3]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d034      	beq.n	80079ca <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007964:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	7858      	ldrb	r0, [r3, #1]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007970:	2301      	movs	r3, #1
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	f7ff fd3e 	bl	80073f4 <disk_write>
 8007978:	4603      	mov	r3, r0
 800797a:	2b00      	cmp	r3, #0
 800797c:	d002      	beq.n	8007984 <sync_window+0x38>
			res = FR_DISK_ERR;
 800797e:	2301      	movs	r3, #1
 8007980:	73fb      	strb	r3, [r7, #15]
 8007982:	e022      	b.n	80079ca <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6a1b      	ldr	r3, [r3, #32]
 800798e:	697a      	ldr	r2, [r7, #20]
 8007990:	1ad2      	subs	r2, r2, r3
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	699b      	ldr	r3, [r3, #24]
 8007996:	429a      	cmp	r2, r3
 8007998:	d217      	bcs.n	80079ca <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	789b      	ldrb	r3, [r3, #2]
 800799e:	613b      	str	r3, [r7, #16]
 80079a0:	e010      	b.n	80079c4 <sync_window+0x78>
					wsect += fs->fsize;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	699b      	ldr	r3, [r3, #24]
 80079a6:	697a      	ldr	r2, [r7, #20]
 80079a8:	4413      	add	r3, r2
 80079aa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	7858      	ldrb	r0, [r3, #1]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80079b6:	2301      	movs	r3, #1
 80079b8:	697a      	ldr	r2, [r7, #20]
 80079ba:	f7ff fd1b 	bl	80073f4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	3b01      	subs	r3, #1
 80079c2:	613b      	str	r3, [r7, #16]
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d8eb      	bhi.n	80079a2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80079ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	3718      	adds	r7, #24
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bd80      	pop	{r7, pc}

080079d4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b084      	sub	sp, #16
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80079de:	2300      	movs	r3, #0
 80079e0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079e6:	683a      	ldr	r2, [r7, #0]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d01b      	beq.n	8007a24 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f7ff ffad 	bl	800794c <sync_window>
 80079f2:	4603      	mov	r3, r0
 80079f4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80079f6:	7bfb      	ldrb	r3, [r7, #15]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d113      	bne.n	8007a24 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	7858      	ldrb	r0, [r3, #1]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007a06:	2301      	movs	r3, #1
 8007a08:	683a      	ldr	r2, [r7, #0]
 8007a0a:	f7ff fcd3 	bl	80073b4 <disk_read>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d004      	beq.n	8007a1e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007a14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a18:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	683a      	ldr	r2, [r7, #0]
 8007a22:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8007a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
	...

08007a30 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f7ff ff87 	bl	800794c <sync_window>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d158      	bne.n	8007afa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	2b03      	cmp	r3, #3
 8007a4e:	d148      	bne.n	8007ae2 <sync_fs+0xb2>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	791b      	ldrb	r3, [r3, #4]
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d144      	bne.n	8007ae2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	3330      	adds	r3, #48	@ 0x30
 8007a5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a60:	2100      	movs	r1, #0
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7ff fda8 	bl	80075b8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	3330      	adds	r3, #48	@ 0x30
 8007a6c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007a70:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8007a74:	4618      	mov	r0, r3
 8007a76:	f7ff fd37 	bl	80074e8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	3330      	adds	r3, #48	@ 0x30
 8007a7e:	4921      	ldr	r1, [pc, #132]	@ (8007b04 <sync_fs+0xd4>)
 8007a80:	4618      	mov	r0, r3
 8007a82:	f7ff fd4c 	bl	800751e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	3330      	adds	r3, #48	@ 0x30
 8007a8a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007a8e:	491e      	ldr	r1, [pc, #120]	@ (8007b08 <sync_fs+0xd8>)
 8007a90:	4618      	mov	r0, r3
 8007a92:	f7ff fd44 	bl	800751e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	3330      	adds	r3, #48	@ 0x30
 8007a9a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	691b      	ldr	r3, [r3, #16]
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	4610      	mov	r0, r2
 8007aa6:	f7ff fd3a 	bl	800751e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	3330      	adds	r3, #48	@ 0x30
 8007aae:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	68db      	ldr	r3, [r3, #12]
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	4610      	mov	r0, r2
 8007aba:	f7ff fd30 	bl	800751e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	69db      	ldr	r3, [r3, #28]
 8007ac2:	1c5a      	adds	r2, r3, #1
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	7858      	ldrb	r0, [r3, #1]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	f7ff fc8c 	bl	80073f4 <disk_write>
			fs->fsi_flag = 0;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	785b      	ldrb	r3, [r3, #1]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	2100      	movs	r1, #0
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7ff fca2 	bl	8007434 <disk_ioctl>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d001      	beq.n	8007afa <sync_fs+0xca>
 8007af6:	2301      	movs	r3, #1
 8007af8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	41615252 	.word	0x41615252
 8007b08:	61417272 	.word	0x61417272

08007b0c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b083      	sub	sp, #12
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
 8007b14:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	3b02      	subs	r3, #2
 8007b1a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	695b      	ldr	r3, [r3, #20]
 8007b20:	3b02      	subs	r3, #2
 8007b22:	683a      	ldr	r2, [r7, #0]
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d301      	bcc.n	8007b2c <clust2sect+0x20>
 8007b28:	2300      	movs	r3, #0
 8007b2a:	e008      	b.n	8007b3e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	895b      	ldrh	r3, [r3, #10]
 8007b30:	461a      	mov	r2, r3
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	fb03 f202 	mul.w	r2, r3, r2
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b3c:	4413      	add	r3, r2
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	370c      	adds	r7, #12
 8007b42:	46bd      	mov	sp, r7
 8007b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b48:	4770      	bx	lr

08007b4a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b086      	sub	sp, #24
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	6078      	str	r0, [r7, #4]
 8007b52:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d904      	bls.n	8007b6a <get_fat+0x20>
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	695b      	ldr	r3, [r3, #20]
 8007b64:	683a      	ldr	r2, [r7, #0]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d302      	bcc.n	8007b70 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	617b      	str	r3, [r7, #20]
 8007b6e:	e08e      	b.n	8007c8e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007b70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007b74:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	2b03      	cmp	r3, #3
 8007b7c:	d061      	beq.n	8007c42 <get_fat+0xf8>
 8007b7e:	2b03      	cmp	r3, #3
 8007b80:	dc7b      	bgt.n	8007c7a <get_fat+0x130>
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d002      	beq.n	8007b8c <get_fat+0x42>
 8007b86:	2b02      	cmp	r3, #2
 8007b88:	d041      	beq.n	8007c0e <get_fat+0xc4>
 8007b8a:	e076      	b.n	8007c7a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	60fb      	str	r3, [r7, #12]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	085b      	lsrs	r3, r3, #1
 8007b94:	68fa      	ldr	r2, [r7, #12]
 8007b96:	4413      	add	r3, r2
 8007b98:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	6a1a      	ldr	r2, [r3, #32]
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	0a5b      	lsrs	r3, r3, #9
 8007ba2:	4413      	add	r3, r2
 8007ba4:	4619      	mov	r1, r3
 8007ba6:	6938      	ldr	r0, [r7, #16]
 8007ba8:	f7ff ff14 	bl	80079d4 <move_window>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d166      	bne.n	8007c80 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	1c5a      	adds	r2, r3, #1
 8007bb6:	60fa      	str	r2, [r7, #12]
 8007bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	4413      	add	r3, r2
 8007bc0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007bc4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	6a1a      	ldr	r2, [r3, #32]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	0a5b      	lsrs	r3, r3, #9
 8007bce:	4413      	add	r3, r2
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	6938      	ldr	r0, [r7, #16]
 8007bd4:	f7ff fefe 	bl	80079d4 <move_window>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d152      	bne.n	8007c84 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007be4:	693a      	ldr	r2, [r7, #16]
 8007be6:	4413      	add	r3, r2
 8007be8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007bec:	021b      	lsls	r3, r3, #8
 8007bee:	68ba      	ldr	r2, [r7, #8]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	f003 0301 	and.w	r3, r3, #1
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d002      	beq.n	8007c04 <get_fat+0xba>
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	091b      	lsrs	r3, r3, #4
 8007c02:	e002      	b.n	8007c0a <get_fat+0xc0>
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c0a:	617b      	str	r3, [r7, #20]
			break;
 8007c0c:	e03f      	b.n	8007c8e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	6a1a      	ldr	r2, [r3, #32]
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	0a1b      	lsrs	r3, r3, #8
 8007c16:	4413      	add	r3, r2
 8007c18:	4619      	mov	r1, r3
 8007c1a:	6938      	ldr	r0, [r7, #16]
 8007c1c:	f7ff feda 	bl	80079d4 <move_window>
 8007c20:	4603      	mov	r3, r0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d130      	bne.n	8007c88 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	005b      	lsls	r3, r3, #1
 8007c30:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007c34:	4413      	add	r3, r2
 8007c36:	4618      	mov	r0, r3
 8007c38:	f7ff fc1a 	bl	8007470 <ld_word>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	617b      	str	r3, [r7, #20]
			break;
 8007c40:	e025      	b.n	8007c8e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	6a1a      	ldr	r2, [r3, #32]
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	09db      	lsrs	r3, r3, #7
 8007c4a:	4413      	add	r3, r2
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	6938      	ldr	r0, [r7, #16]
 8007c50:	f7ff fec0 	bl	80079d4 <move_window>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d118      	bne.n	8007c8c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007c68:	4413      	add	r3, r2
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f7ff fc19 	bl	80074a2 <ld_dword>
 8007c70:	4603      	mov	r3, r0
 8007c72:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007c76:	617b      	str	r3, [r7, #20]
			break;
 8007c78:	e009      	b.n	8007c8e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	617b      	str	r3, [r7, #20]
 8007c7e:	e006      	b.n	8007c8e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c80:	bf00      	nop
 8007c82:	e004      	b.n	8007c8e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c84:	bf00      	nop
 8007c86:	e002      	b.n	8007c8e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007c88:	bf00      	nop
 8007c8a:	e000      	b.n	8007c8e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007c8c:	bf00      	nop
		}
	}

	return val;
 8007c8e:	697b      	ldr	r3, [r7, #20]
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3718      	adds	r7, #24
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007c98:	b590      	push	{r4, r7, lr}
 8007c9a:	b089      	sub	sp, #36	@ 0x24
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	60f8      	str	r0, [r7, #12]
 8007ca0:	60b9      	str	r1, [r7, #8]
 8007ca2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	f240 80d9 	bls.w	8007e62 <put_fat+0x1ca>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	695b      	ldr	r3, [r3, #20]
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	f080 80d3 	bcs.w	8007e62 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	2b03      	cmp	r3, #3
 8007cc2:	f000 8096 	beq.w	8007df2 <put_fat+0x15a>
 8007cc6:	2b03      	cmp	r3, #3
 8007cc8:	f300 80cb 	bgt.w	8007e62 <put_fat+0x1ca>
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d002      	beq.n	8007cd6 <put_fat+0x3e>
 8007cd0:	2b02      	cmp	r3, #2
 8007cd2:	d06e      	beq.n	8007db2 <put_fat+0x11a>
 8007cd4:	e0c5      	b.n	8007e62 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	61bb      	str	r3, [r7, #24]
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	085b      	lsrs	r3, r3, #1
 8007cde:	69ba      	ldr	r2, [r7, #24]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6a1a      	ldr	r2, [r3, #32]
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	0a5b      	lsrs	r3, r3, #9
 8007cec:	4413      	add	r3, r2
 8007cee:	4619      	mov	r1, r3
 8007cf0:	68f8      	ldr	r0, [r7, #12]
 8007cf2:	f7ff fe6f 	bl	80079d4 <move_window>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007cfa:	7ffb      	ldrb	r3, [r7, #31]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f040 80a9 	bne.w	8007e54 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007d08:	69bb      	ldr	r3, [r7, #24]
 8007d0a:	1c59      	adds	r1, r3, #1
 8007d0c:	61b9      	str	r1, [r7, #24]
 8007d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d12:	4413      	add	r3, r2
 8007d14:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	f003 0301 	and.w	r3, r3, #1
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d00d      	beq.n	8007d3c <put_fat+0xa4>
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	781b      	ldrb	r3, [r3, #0]
 8007d24:	b25b      	sxtb	r3, r3
 8007d26:	f003 030f 	and.w	r3, r3, #15
 8007d2a:	b25a      	sxtb	r2, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	b25b      	sxtb	r3, r3
 8007d30:	011b      	lsls	r3, r3, #4
 8007d32:	b25b      	sxtb	r3, r3
 8007d34:	4313      	orrs	r3, r2
 8007d36:	b25b      	sxtb	r3, r3
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	e001      	b.n	8007d40 <put_fat+0xa8>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	697a      	ldr	r2, [r7, #20]
 8007d42:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2201      	movs	r2, #1
 8007d48:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6a1a      	ldr	r2, [r3, #32]
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	0a5b      	lsrs	r3, r3, #9
 8007d52:	4413      	add	r3, r2
 8007d54:	4619      	mov	r1, r3
 8007d56:	68f8      	ldr	r0, [r7, #12]
 8007d58:	f7ff fe3c 	bl	80079d4 <move_window>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007d60:	7ffb      	ldrb	r3, [r7, #31]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d178      	bne.n	8007e58 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007d6c:	69bb      	ldr	r3, [r7, #24]
 8007d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d72:	4413      	add	r3, r2
 8007d74:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	f003 0301 	and.w	r3, r3, #1
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d003      	beq.n	8007d88 <put_fat+0xf0>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	091b      	lsrs	r3, r3, #4
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	e00e      	b.n	8007da6 <put_fat+0x10e>
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	b25b      	sxtb	r3, r3
 8007d8e:	f023 030f 	bic.w	r3, r3, #15
 8007d92:	b25a      	sxtb	r2, r3
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	0a1b      	lsrs	r3, r3, #8
 8007d98:	b25b      	sxtb	r3, r3
 8007d9a:	f003 030f 	and.w	r3, r3, #15
 8007d9e:	b25b      	sxtb	r3, r3
 8007da0:	4313      	orrs	r3, r2
 8007da2:	b25b      	sxtb	r3, r3
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	697a      	ldr	r2, [r7, #20]
 8007da8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2201      	movs	r2, #1
 8007dae:	70da      	strb	r2, [r3, #3]
			break;
 8007db0:	e057      	b.n	8007e62 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6a1a      	ldr	r2, [r3, #32]
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	0a1b      	lsrs	r3, r3, #8
 8007dba:	4413      	add	r3, r2
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	68f8      	ldr	r0, [r7, #12]
 8007dc0:	f7ff fe08 	bl	80079d4 <move_window>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007dc8:	7ffb      	ldrb	r3, [r7, #31]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d146      	bne.n	8007e5c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	005b      	lsls	r3, r3, #1
 8007dd8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007ddc:	4413      	add	r3, r2
 8007dde:	687a      	ldr	r2, [r7, #4]
 8007de0:	b292      	uxth	r2, r2
 8007de2:	4611      	mov	r1, r2
 8007de4:	4618      	mov	r0, r3
 8007de6:	f7ff fb7f 	bl	80074e8 <st_word>
			fs->wflag = 1;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2201      	movs	r2, #1
 8007dee:	70da      	strb	r2, [r3, #3]
			break;
 8007df0:	e037      	b.n	8007e62 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6a1a      	ldr	r2, [r3, #32]
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	09db      	lsrs	r3, r3, #7
 8007dfa:	4413      	add	r3, r2
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f7ff fde8 	bl	80079d4 <move_window>
 8007e04:	4603      	mov	r3, r0
 8007e06:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007e08:	7ffb      	ldrb	r3, [r7, #31]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d128      	bne.n	8007e60 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	009b      	lsls	r3, r3, #2
 8007e1e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007e22:	4413      	add	r3, r2
 8007e24:	4618      	mov	r0, r3
 8007e26:	f7ff fb3c 	bl	80074a2 <ld_dword>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007e30:	4323      	orrs	r3, r4
 8007e32:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	009b      	lsls	r3, r3, #2
 8007e3e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007e42:	4413      	add	r3, r2
 8007e44:	6879      	ldr	r1, [r7, #4]
 8007e46:	4618      	mov	r0, r3
 8007e48:	f7ff fb69 	bl	800751e <st_dword>
			fs->wflag = 1;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	70da      	strb	r2, [r3, #3]
			break;
 8007e52:	e006      	b.n	8007e62 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007e54:	bf00      	nop
 8007e56:	e004      	b.n	8007e62 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007e58:	bf00      	nop
 8007e5a:	e002      	b.n	8007e62 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007e5c:	bf00      	nop
 8007e5e:	e000      	b.n	8007e62 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007e60:	bf00      	nop
		}
	}
	return res;
 8007e62:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3724      	adds	r7, #36	@ 0x24
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd90      	pop	{r4, r7, pc}

08007e6c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b088      	sub	sp, #32
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d904      	bls.n	8007e92 <remove_chain+0x26>
 8007e88:	69bb      	ldr	r3, [r7, #24]
 8007e8a:	695b      	ldr	r3, [r3, #20]
 8007e8c:	68ba      	ldr	r2, [r7, #8]
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d301      	bcc.n	8007e96 <remove_chain+0x2a>
 8007e92:	2302      	movs	r3, #2
 8007e94:	e04b      	b.n	8007f2e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d00c      	beq.n	8007eb6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007e9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ea0:	6879      	ldr	r1, [r7, #4]
 8007ea2:	69b8      	ldr	r0, [r7, #24]
 8007ea4:	f7ff fef8 	bl	8007c98 <put_fat>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007eac:	7ffb      	ldrb	r3, [r7, #31]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d001      	beq.n	8007eb6 <remove_chain+0x4a>
 8007eb2:	7ffb      	ldrb	r3, [r7, #31]
 8007eb4:	e03b      	b.n	8007f2e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007eb6:	68b9      	ldr	r1, [r7, #8]
 8007eb8:	68f8      	ldr	r0, [r7, #12]
 8007eba:	f7ff fe46 	bl	8007b4a <get_fat>
 8007ebe:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d031      	beq.n	8007f2a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d101      	bne.n	8007ed0 <remove_chain+0x64>
 8007ecc:	2302      	movs	r3, #2
 8007ece:	e02e      	b.n	8007f2e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ed6:	d101      	bne.n	8007edc <remove_chain+0x70>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e028      	b.n	8007f2e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007edc:	2200      	movs	r2, #0
 8007ede:	68b9      	ldr	r1, [r7, #8]
 8007ee0:	69b8      	ldr	r0, [r7, #24]
 8007ee2:	f7ff fed9 	bl	8007c98 <put_fat>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007eea:	7ffb      	ldrb	r3, [r7, #31]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d001      	beq.n	8007ef4 <remove_chain+0x88>
 8007ef0:	7ffb      	ldrb	r3, [r7, #31]
 8007ef2:	e01c      	b.n	8007f2e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	691a      	ldr	r2, [r3, #16]
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	695b      	ldr	r3, [r3, #20]
 8007efc:	3b02      	subs	r3, #2
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d20b      	bcs.n	8007f1a <remove_chain+0xae>
			fs->free_clst++;
 8007f02:	69bb      	ldr	r3, [r7, #24]
 8007f04:	691b      	ldr	r3, [r3, #16]
 8007f06:	1c5a      	adds	r2, r3, #1
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8007f0c:	69bb      	ldr	r3, [r7, #24]
 8007f0e:	791b      	ldrb	r3, [r3, #4]
 8007f10:	f043 0301 	orr.w	r3, r3, #1
 8007f14:	b2da      	uxtb	r2, r3
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	695b      	ldr	r3, [r3, #20]
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d3c6      	bcc.n	8007eb6 <remove_chain+0x4a>
 8007f28:	e000      	b.n	8007f2c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007f2a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3720      	adds	r7, #32
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}

08007f36 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007f36:	b580      	push	{r7, lr}
 8007f38:	b088      	sub	sp, #32
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]
 8007f3e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d10d      	bne.n	8007f68 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007f52:	69bb      	ldr	r3, [r7, #24]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d004      	beq.n	8007f62 <create_chain+0x2c>
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	695b      	ldr	r3, [r3, #20]
 8007f5c:	69ba      	ldr	r2, [r7, #24]
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d31b      	bcc.n	8007f9a <create_chain+0x64>
 8007f62:	2301      	movs	r3, #1
 8007f64:	61bb      	str	r3, [r7, #24]
 8007f66:	e018      	b.n	8007f9a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007f68:	6839      	ldr	r1, [r7, #0]
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f7ff fded 	bl	8007b4a <get_fat>
 8007f70:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d801      	bhi.n	8007f7c <create_chain+0x46>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e070      	b.n	800805e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f82:	d101      	bne.n	8007f88 <create_chain+0x52>
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	e06a      	b.n	800805e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	695b      	ldr	r3, [r3, #20]
 8007f8c:	68fa      	ldr	r2, [r7, #12]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d201      	bcs.n	8007f96 <create_chain+0x60>
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	e063      	b.n	800805e <create_chain+0x128>
		scl = clst;
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	3301      	adds	r3, #1
 8007fa2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	695b      	ldr	r3, [r3, #20]
 8007fa8:	69fa      	ldr	r2, [r7, #28]
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d307      	bcc.n	8007fbe <create_chain+0x88>
				ncl = 2;
 8007fae:	2302      	movs	r3, #2
 8007fb0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007fb2:	69fa      	ldr	r2, [r7, #28]
 8007fb4:	69bb      	ldr	r3, [r7, #24]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d901      	bls.n	8007fbe <create_chain+0x88>
 8007fba:	2300      	movs	r3, #0
 8007fbc:	e04f      	b.n	800805e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007fbe:	69f9      	ldr	r1, [r7, #28]
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f7ff fdc2 	bl	8007b4a <get_fat>
 8007fc6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00e      	beq.n	8007fec <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d003      	beq.n	8007fdc <create_chain+0xa6>
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007fda:	d101      	bne.n	8007fe0 <create_chain+0xaa>
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	e03e      	b.n	800805e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007fe0:	69fa      	ldr	r2, [r7, #28]
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d1da      	bne.n	8007f9e <create_chain+0x68>
 8007fe8:	2300      	movs	r3, #0
 8007fea:	e038      	b.n	800805e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007fec:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007fee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ff2:	69f9      	ldr	r1, [r7, #28]
 8007ff4:	6938      	ldr	r0, [r7, #16]
 8007ff6:	f7ff fe4f 	bl	8007c98 <put_fat>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007ffe:	7dfb      	ldrb	r3, [r7, #23]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d109      	bne.n	8008018 <create_chain+0xe2>
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d006      	beq.n	8008018 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800800a:	69fa      	ldr	r2, [r7, #28]
 800800c:	6839      	ldr	r1, [r7, #0]
 800800e:	6938      	ldr	r0, [r7, #16]
 8008010:	f7ff fe42 	bl	8007c98 <put_fat>
 8008014:	4603      	mov	r3, r0
 8008016:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008018:	7dfb      	ldrb	r3, [r7, #23]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d116      	bne.n	800804c <create_chain+0x116>
		fs->last_clst = ncl;
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	69fa      	ldr	r2, [r7, #28]
 8008022:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008024:	693b      	ldr	r3, [r7, #16]
 8008026:	691a      	ldr	r2, [r3, #16]
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	695b      	ldr	r3, [r3, #20]
 800802c:	3b02      	subs	r3, #2
 800802e:	429a      	cmp	r2, r3
 8008030:	d804      	bhi.n	800803c <create_chain+0x106>
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	691b      	ldr	r3, [r3, #16]
 8008036:	1e5a      	subs	r2, r3, #1
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	791b      	ldrb	r3, [r3, #4]
 8008040:	f043 0301 	orr.w	r3, r3, #1
 8008044:	b2da      	uxtb	r2, r3
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	711a      	strb	r2, [r3, #4]
 800804a:	e007      	b.n	800805c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800804c:	7dfb      	ldrb	r3, [r7, #23]
 800804e:	2b01      	cmp	r3, #1
 8008050:	d102      	bne.n	8008058 <create_chain+0x122>
 8008052:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008056:	e000      	b.n	800805a <create_chain+0x124>
 8008058:	2301      	movs	r3, #1
 800805a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800805c:	69fb      	ldr	r3, [r7, #28]
}
 800805e:	4618      	mov	r0, r3
 8008060:	3720      	adds	r7, #32
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008066:	b480      	push	{r7}
 8008068:	b087      	sub	sp, #28
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
 800806e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800807a:	3304      	adds	r3, #4
 800807c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	0a5b      	lsrs	r3, r3, #9
 8008082:	68fa      	ldr	r2, [r7, #12]
 8008084:	8952      	ldrh	r2, [r2, #10]
 8008086:	fbb3 f3f2 	udiv	r3, r3, r2
 800808a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	1d1a      	adds	r2, r3, #4
 8008090:	613a      	str	r2, [r7, #16]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d101      	bne.n	80080a0 <clmt_clust+0x3a>
 800809c:	2300      	movs	r3, #0
 800809e:	e010      	b.n	80080c2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80080a0:	697a      	ldr	r2, [r7, #20]
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d307      	bcc.n	80080b8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80080a8:	697a      	ldr	r2, [r7, #20]
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	1ad3      	subs	r3, r2, r3
 80080ae:	617b      	str	r3, [r7, #20]
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	3304      	adds	r3, #4
 80080b4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80080b6:	e7e9      	b.n	800808c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80080b8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	4413      	add	r3, r2
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	371c      	adds	r7, #28
 80080c6:	46bd      	mov	sp, r7
 80080c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080cc:	4770      	bx	lr

080080ce <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80080ce:	b580      	push	{r7, lr}
 80080d0:	b086      	sub	sp, #24
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	6078      	str	r0, [r7, #4]
 80080d6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80080e4:	d204      	bcs.n	80080f0 <dir_sdi+0x22>
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	f003 031f 	and.w	r3, r3, #31
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d001      	beq.n	80080f4 <dir_sdi+0x26>
		return FR_INT_ERR;
 80080f0:	2302      	movs	r3, #2
 80080f2:	e063      	b.n	80081bc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	683a      	ldr	r2, [r7, #0]
 80080f8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d106      	bne.n	8008114 <dir_sdi+0x46>
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	2b02      	cmp	r3, #2
 800810c:	d902      	bls.n	8008114 <dir_sdi+0x46>
		clst = fs->dirbase;
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008112:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d10c      	bne.n	8008134 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	095b      	lsrs	r3, r3, #5
 800811e:	693a      	ldr	r2, [r7, #16]
 8008120:	8912      	ldrh	r2, [r2, #8]
 8008122:	4293      	cmp	r3, r2
 8008124:	d301      	bcc.n	800812a <dir_sdi+0x5c>
 8008126:	2302      	movs	r3, #2
 8008128:	e048      	b.n	80081bc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	61da      	str	r2, [r3, #28]
 8008132:	e029      	b.n	8008188 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	895b      	ldrh	r3, [r3, #10]
 8008138:	025b      	lsls	r3, r3, #9
 800813a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800813c:	e019      	b.n	8008172 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6979      	ldr	r1, [r7, #20]
 8008142:	4618      	mov	r0, r3
 8008144:	f7ff fd01 	bl	8007b4a <get_fat>
 8008148:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008150:	d101      	bne.n	8008156 <dir_sdi+0x88>
 8008152:	2301      	movs	r3, #1
 8008154:	e032      	b.n	80081bc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	2b01      	cmp	r3, #1
 800815a:	d904      	bls.n	8008166 <dir_sdi+0x98>
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	695b      	ldr	r3, [r3, #20]
 8008160:	697a      	ldr	r2, [r7, #20]
 8008162:	429a      	cmp	r2, r3
 8008164:	d301      	bcc.n	800816a <dir_sdi+0x9c>
 8008166:	2302      	movs	r3, #2
 8008168:	e028      	b.n	80081bc <dir_sdi+0xee>
			ofs -= csz;
 800816a:	683a      	ldr	r2, [r7, #0]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	1ad3      	subs	r3, r2, r3
 8008170:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008172:	683a      	ldr	r2, [r7, #0]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	429a      	cmp	r2, r3
 8008178:	d2e1      	bcs.n	800813e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800817a:	6979      	ldr	r1, [r7, #20]
 800817c:	6938      	ldr	r0, [r7, #16]
 800817e:	f7ff fcc5 	bl	8007b0c <clust2sect>
 8008182:	4602      	mov	r2, r0
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	697a      	ldr	r2, [r7, #20]
 800818c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	69db      	ldr	r3, [r3, #28]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d101      	bne.n	800819a <dir_sdi+0xcc>
 8008196:	2302      	movs	r3, #2
 8008198:	e010      	b.n	80081bc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	69da      	ldr	r2, [r3, #28]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	0a5b      	lsrs	r3, r3, #9
 80081a2:	441a      	add	r2, r3
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081b4:	441a      	add	r2, r3
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3718      	adds	r7, #24
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b086      	sub	sp, #24
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	695b      	ldr	r3, [r3, #20]
 80081d8:	3320      	adds	r3, #32
 80081da:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	69db      	ldr	r3, [r3, #28]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d003      	beq.n	80081ec <dir_next+0x28>
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80081ea:	d301      	bcc.n	80081f0 <dir_next+0x2c>
 80081ec:	2304      	movs	r3, #4
 80081ee:	e0aa      	b.n	8008346 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f040 8098 	bne.w	800832c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	69db      	ldr	r3, [r3, #28]
 8008200:	1c5a      	adds	r2, r3, #1
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	699b      	ldr	r3, [r3, #24]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d10b      	bne.n	8008226 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	095b      	lsrs	r3, r3, #5
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	8912      	ldrh	r2, [r2, #8]
 8008216:	4293      	cmp	r3, r2
 8008218:	f0c0 8088 	bcc.w	800832c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	61da      	str	r2, [r3, #28]
 8008222:	2304      	movs	r3, #4
 8008224:	e08f      	b.n	8008346 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	0a5b      	lsrs	r3, r3, #9
 800822a:	68fa      	ldr	r2, [r7, #12]
 800822c:	8952      	ldrh	r2, [r2, #10]
 800822e:	3a01      	subs	r2, #1
 8008230:	4013      	ands	r3, r2
 8008232:	2b00      	cmp	r3, #0
 8008234:	d17a      	bne.n	800832c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	699b      	ldr	r3, [r3, #24]
 800823c:	4619      	mov	r1, r3
 800823e:	4610      	mov	r0, r2
 8008240:	f7ff fc83 	bl	8007b4a <get_fat>
 8008244:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	2b01      	cmp	r3, #1
 800824a:	d801      	bhi.n	8008250 <dir_next+0x8c>
 800824c:	2302      	movs	r3, #2
 800824e:	e07a      	b.n	8008346 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008256:	d101      	bne.n	800825c <dir_next+0x98>
 8008258:	2301      	movs	r3, #1
 800825a:	e074      	b.n	8008346 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	695b      	ldr	r3, [r3, #20]
 8008260:	697a      	ldr	r2, [r7, #20]
 8008262:	429a      	cmp	r2, r3
 8008264:	d358      	bcc.n	8008318 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d104      	bne.n	8008276 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	61da      	str	r2, [r3, #28]
 8008272:	2304      	movs	r3, #4
 8008274:	e067      	b.n	8008346 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008276:	687a      	ldr	r2, [r7, #4]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	699b      	ldr	r3, [r3, #24]
 800827c:	4619      	mov	r1, r3
 800827e:	4610      	mov	r0, r2
 8008280:	f7ff fe59 	bl	8007f36 <create_chain>
 8008284:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d101      	bne.n	8008290 <dir_next+0xcc>
 800828c:	2307      	movs	r3, #7
 800828e:	e05a      	b.n	8008346 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	2b01      	cmp	r3, #1
 8008294:	d101      	bne.n	800829a <dir_next+0xd6>
 8008296:	2302      	movs	r3, #2
 8008298:	e055      	b.n	8008346 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80082a0:	d101      	bne.n	80082a6 <dir_next+0xe2>
 80082a2:	2301      	movs	r3, #1
 80082a4:	e04f      	b.n	8008346 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80082a6:	68f8      	ldr	r0, [r7, #12]
 80082a8:	f7ff fb50 	bl	800794c <sync_window>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d001      	beq.n	80082b6 <dir_next+0xf2>
 80082b2:	2301      	movs	r3, #1
 80082b4:	e047      	b.n	8008346 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	3330      	adds	r3, #48	@ 0x30
 80082ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082be:	2100      	movs	r1, #0
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7ff f979 	bl	80075b8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80082c6:	2300      	movs	r3, #0
 80082c8:	613b      	str	r3, [r7, #16]
 80082ca:	6979      	ldr	r1, [r7, #20]
 80082cc:	68f8      	ldr	r0, [r7, #12]
 80082ce:	f7ff fc1d 	bl	8007b0c <clust2sect>
 80082d2:	4602      	mov	r2, r0
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80082d8:	e012      	b.n	8008300 <dir_next+0x13c>
						fs->wflag = 1;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2201      	movs	r2, #1
 80082de:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f7ff fb33 	bl	800794c <sync_window>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d001      	beq.n	80082f0 <dir_next+0x12c>
 80082ec:	2301      	movs	r3, #1
 80082ee:	e02a      	b.n	8008346 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	3301      	adds	r3, #1
 80082f4:	613b      	str	r3, [r7, #16]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082fa:	1c5a      	adds	r2, r3, #1
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	895b      	ldrh	r3, [r3, #10]
 8008304:	461a      	mov	r2, r3
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	4293      	cmp	r3, r2
 800830a:	d3e6      	bcc.n	80082da <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	1ad2      	subs	r2, r2, r3
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	697a      	ldr	r2, [r7, #20]
 800831c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800831e:	6979      	ldr	r1, [r7, #20]
 8008320:	68f8      	ldr	r0, [r7, #12]
 8008322:	f7ff fbf3 	bl	8007b0c <clust2sect>
 8008326:	4602      	mov	r2, r0
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	68ba      	ldr	r2, [r7, #8]
 8008330:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800833e:	441a      	add	r2, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008344:	2300      	movs	r3, #0
}
 8008346:	4618      	mov	r0, r3
 8008348:	3718      	adds	r7, #24
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}

0800834e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800834e:	b580      	push	{r7, lr}
 8008350:	b086      	sub	sp, #24
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
 8008356:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800835e:	2100      	movs	r1, #0
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f7ff feb4 	bl	80080ce <dir_sdi>
 8008366:	4603      	mov	r3, r0
 8008368:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800836a:	7dfb      	ldrb	r3, [r7, #23]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d12b      	bne.n	80083c8 <dir_alloc+0x7a>
		n = 0;
 8008370:	2300      	movs	r3, #0
 8008372:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	69db      	ldr	r3, [r3, #28]
 8008378:	4619      	mov	r1, r3
 800837a:	68f8      	ldr	r0, [r7, #12]
 800837c:	f7ff fb2a 	bl	80079d4 <move_window>
 8008380:	4603      	mov	r3, r0
 8008382:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008384:	7dfb      	ldrb	r3, [r7, #23]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d11d      	bne.n	80083c6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6a1b      	ldr	r3, [r3, #32]
 800838e:	781b      	ldrb	r3, [r3, #0]
 8008390:	2be5      	cmp	r3, #229	@ 0xe5
 8008392:	d004      	beq.n	800839e <dir_alloc+0x50>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6a1b      	ldr	r3, [r3, #32]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d107      	bne.n	80083ae <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	3301      	adds	r3, #1
 80083a2:	613b      	str	r3, [r7, #16]
 80083a4:	693a      	ldr	r2, [r7, #16]
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d102      	bne.n	80083b2 <dir_alloc+0x64>
 80083ac:	e00c      	b.n	80083c8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80083ae:	2300      	movs	r3, #0
 80083b0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80083b2:	2101      	movs	r1, #1
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f7ff ff05 	bl	80081c4 <dir_next>
 80083ba:	4603      	mov	r3, r0
 80083bc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80083be:	7dfb      	ldrb	r3, [r7, #23]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d0d7      	beq.n	8008374 <dir_alloc+0x26>
 80083c4:	e000      	b.n	80083c8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80083c6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80083c8:	7dfb      	ldrb	r3, [r7, #23]
 80083ca:	2b04      	cmp	r3, #4
 80083cc:	d101      	bne.n	80083d2 <dir_alloc+0x84>
 80083ce:	2307      	movs	r3, #7
 80083d0:	75fb      	strb	r3, [r7, #23]
	return res;
 80083d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3718      	adds	r7, #24
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}

080083dc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	331a      	adds	r3, #26
 80083ea:	4618      	mov	r0, r3
 80083ec:	f7ff f840 	bl	8007470 <ld_word>
 80083f0:	4603      	mov	r3, r0
 80083f2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	2b03      	cmp	r3, #3
 80083fa:	d109      	bne.n	8008410 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	3314      	adds	r3, #20
 8008400:	4618      	mov	r0, r3
 8008402:	f7ff f835 	bl	8007470 <ld_word>
 8008406:	4603      	mov	r3, r0
 8008408:	041b      	lsls	r3, r3, #16
 800840a:	68fa      	ldr	r2, [r7, #12]
 800840c:	4313      	orrs	r3, r2
 800840e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008410:	68fb      	ldr	r3, [r7, #12]
}
 8008412:	4618      	mov	r0, r3
 8008414:	3710      	adds	r7, #16
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}

0800841a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800841a:	b580      	push	{r7, lr}
 800841c:	b084      	sub	sp, #16
 800841e:	af00      	add	r7, sp, #0
 8008420:	60f8      	str	r0, [r7, #12]
 8008422:	60b9      	str	r1, [r7, #8]
 8008424:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	331a      	adds	r3, #26
 800842a:	687a      	ldr	r2, [r7, #4]
 800842c:	b292      	uxth	r2, r2
 800842e:	4611      	mov	r1, r2
 8008430:	4618      	mov	r0, r3
 8008432:	f7ff f859 	bl	80074e8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	2b03      	cmp	r3, #3
 800843c:	d109      	bne.n	8008452 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	f103 0214 	add.w	r2, r3, #20
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	0c1b      	lsrs	r3, r3, #16
 8008448:	b29b      	uxth	r3, r3
 800844a:	4619      	mov	r1, r3
 800844c:	4610      	mov	r0, r2
 800844e:	f7ff f84b 	bl	80074e8 <st_word>
	}
}
 8008452:	bf00      	nop
 8008454:	3710      	adds	r7, #16
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}

0800845a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800845a:	b580      	push	{r7, lr}
 800845c:	b086      	sub	sp, #24
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008468:	2100      	movs	r1, #0
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f7ff fe2f 	bl	80080ce <dir_sdi>
 8008470:	4603      	mov	r3, r0
 8008472:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008474:	7dfb      	ldrb	r3, [r7, #23]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d001      	beq.n	800847e <dir_find+0x24>
 800847a:	7dfb      	ldrb	r3, [r7, #23]
 800847c:	e03e      	b.n	80084fc <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	69db      	ldr	r3, [r3, #28]
 8008482:	4619      	mov	r1, r3
 8008484:	6938      	ldr	r0, [r7, #16]
 8008486:	f7ff faa5 	bl	80079d4 <move_window>
 800848a:	4603      	mov	r3, r0
 800848c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800848e:	7dfb      	ldrb	r3, [r7, #23]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d12f      	bne.n	80084f4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6a1b      	ldr	r3, [r3, #32]
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800849c:	7bfb      	ldrb	r3, [r7, #15]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d102      	bne.n	80084a8 <dir_find+0x4e>
 80084a2:	2304      	movs	r3, #4
 80084a4:	75fb      	strb	r3, [r7, #23]
 80084a6:	e028      	b.n	80084fa <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6a1b      	ldr	r3, [r3, #32]
 80084ac:	330b      	adds	r3, #11
 80084ae:	781b      	ldrb	r3, [r3, #0]
 80084b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80084b4:	b2da      	uxtb	r2, r3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6a1b      	ldr	r3, [r3, #32]
 80084be:	330b      	adds	r3, #11
 80084c0:	781b      	ldrb	r3, [r3, #0]
 80084c2:	f003 0308 	and.w	r3, r3, #8
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d10a      	bne.n	80084e0 <dir_find+0x86>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6a18      	ldr	r0, [r3, #32]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	3324      	adds	r3, #36	@ 0x24
 80084d2:	220b      	movs	r2, #11
 80084d4:	4619      	mov	r1, r3
 80084d6:	f7ff f88a 	bl	80075ee <mem_cmp>
 80084da:	4603      	mov	r3, r0
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d00b      	beq.n	80084f8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80084e0:	2100      	movs	r1, #0
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f7ff fe6e 	bl	80081c4 <dir_next>
 80084e8:	4603      	mov	r3, r0
 80084ea:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80084ec:	7dfb      	ldrb	r3, [r7, #23]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d0c5      	beq.n	800847e <dir_find+0x24>
 80084f2:	e002      	b.n	80084fa <dir_find+0xa0>
		if (res != FR_OK) break;
 80084f4:	bf00      	nop
 80084f6:	e000      	b.n	80084fa <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80084f8:	bf00      	nop

	return res;
 80084fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3718      	adds	r7, #24
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008512:	2101      	movs	r1, #1
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f7ff ff1a 	bl	800834e <dir_alloc>
 800851a:	4603      	mov	r3, r0
 800851c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800851e:	7bfb      	ldrb	r3, [r7, #15]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d11c      	bne.n	800855e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	69db      	ldr	r3, [r3, #28]
 8008528:	4619      	mov	r1, r3
 800852a:	68b8      	ldr	r0, [r7, #8]
 800852c:	f7ff fa52 	bl	80079d4 <move_window>
 8008530:	4603      	mov	r3, r0
 8008532:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008534:	7bfb      	ldrb	r3, [r7, #15]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d111      	bne.n	800855e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6a1b      	ldr	r3, [r3, #32]
 800853e:	2220      	movs	r2, #32
 8008540:	2100      	movs	r1, #0
 8008542:	4618      	mov	r0, r3
 8008544:	f7ff f838 	bl	80075b8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6a18      	ldr	r0, [r3, #32]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	3324      	adds	r3, #36	@ 0x24
 8008550:	220b      	movs	r2, #11
 8008552:	4619      	mov	r1, r3
 8008554:	f7ff f80f 	bl	8007576 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	2201      	movs	r2, #1
 800855c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800855e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008560:	4618      	mov	r0, r3
 8008562:	3710      	adds	r7, #16
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}

08008568 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b088      	sub	sp, #32
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	60fb      	str	r3, [r7, #12]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	3324      	adds	r3, #36	@ 0x24
 800857c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800857e:	220b      	movs	r2, #11
 8008580:	2120      	movs	r1, #32
 8008582:	68b8      	ldr	r0, [r7, #8]
 8008584:	f7ff f818 	bl	80075b8 <mem_set>
	si = i = 0; ni = 8;
 8008588:	2300      	movs	r3, #0
 800858a:	613b      	str	r3, [r7, #16]
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	61fb      	str	r3, [r7, #28]
 8008590:	2308      	movs	r3, #8
 8008592:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008594:	69fb      	ldr	r3, [r7, #28]
 8008596:	1c5a      	adds	r2, r3, #1
 8008598:	61fa      	str	r2, [r7, #28]
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	4413      	add	r3, r2
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80085a2:	7efb      	ldrb	r3, [r7, #27]
 80085a4:	2b20      	cmp	r3, #32
 80085a6:	d94e      	bls.n	8008646 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80085a8:	7efb      	ldrb	r3, [r7, #27]
 80085aa:	2b2f      	cmp	r3, #47	@ 0x2f
 80085ac:	d006      	beq.n	80085bc <create_name+0x54>
 80085ae:	7efb      	ldrb	r3, [r7, #27]
 80085b0:	2b5c      	cmp	r3, #92	@ 0x5c
 80085b2:	d110      	bne.n	80085d6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80085b4:	e002      	b.n	80085bc <create_name+0x54>
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	3301      	adds	r3, #1
 80085ba:	61fb      	str	r3, [r7, #28]
 80085bc:	68fa      	ldr	r2, [r7, #12]
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	4413      	add	r3, r2
 80085c2:	781b      	ldrb	r3, [r3, #0]
 80085c4:	2b2f      	cmp	r3, #47	@ 0x2f
 80085c6:	d0f6      	beq.n	80085b6 <create_name+0x4e>
 80085c8:	68fa      	ldr	r2, [r7, #12]
 80085ca:	69fb      	ldr	r3, [r7, #28]
 80085cc:	4413      	add	r3, r2
 80085ce:	781b      	ldrb	r3, [r3, #0]
 80085d0:	2b5c      	cmp	r3, #92	@ 0x5c
 80085d2:	d0f0      	beq.n	80085b6 <create_name+0x4e>
			break;
 80085d4:	e038      	b.n	8008648 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80085d6:	7efb      	ldrb	r3, [r7, #27]
 80085d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80085da:	d003      	beq.n	80085e4 <create_name+0x7c>
 80085dc:	693a      	ldr	r2, [r7, #16]
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d30c      	bcc.n	80085fe <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	2b0b      	cmp	r3, #11
 80085e8:	d002      	beq.n	80085f0 <create_name+0x88>
 80085ea:	7efb      	ldrb	r3, [r7, #27]
 80085ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80085ee:	d001      	beq.n	80085f4 <create_name+0x8c>
 80085f0:	2306      	movs	r3, #6
 80085f2:	e044      	b.n	800867e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80085f4:	2308      	movs	r3, #8
 80085f6:	613b      	str	r3, [r7, #16]
 80085f8:	230b      	movs	r3, #11
 80085fa:	617b      	str	r3, [r7, #20]
			continue;
 80085fc:	e022      	b.n	8008644 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80085fe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008602:	2b00      	cmp	r3, #0
 8008604:	da04      	bge.n	8008610 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008606:	7efb      	ldrb	r3, [r7, #27]
 8008608:	3b80      	subs	r3, #128	@ 0x80
 800860a:	4a1f      	ldr	r2, [pc, #124]	@ (8008688 <create_name+0x120>)
 800860c:	5cd3      	ldrb	r3, [r2, r3]
 800860e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008610:	7efb      	ldrb	r3, [r7, #27]
 8008612:	4619      	mov	r1, r3
 8008614:	481d      	ldr	r0, [pc, #116]	@ (800868c <create_name+0x124>)
 8008616:	f7ff f811 	bl	800763c <chk_chr>
 800861a:	4603      	mov	r3, r0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d001      	beq.n	8008624 <create_name+0xbc>
 8008620:	2306      	movs	r3, #6
 8008622:	e02c      	b.n	800867e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008624:	7efb      	ldrb	r3, [r7, #27]
 8008626:	2b60      	cmp	r3, #96	@ 0x60
 8008628:	d905      	bls.n	8008636 <create_name+0xce>
 800862a:	7efb      	ldrb	r3, [r7, #27]
 800862c:	2b7a      	cmp	r3, #122	@ 0x7a
 800862e:	d802      	bhi.n	8008636 <create_name+0xce>
 8008630:	7efb      	ldrb	r3, [r7, #27]
 8008632:	3b20      	subs	r3, #32
 8008634:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	1c5a      	adds	r2, r3, #1
 800863a:	613a      	str	r2, [r7, #16]
 800863c:	68ba      	ldr	r2, [r7, #8]
 800863e:	4413      	add	r3, r2
 8008640:	7efa      	ldrb	r2, [r7, #27]
 8008642:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008644:	e7a6      	b.n	8008594 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008646:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008648:	68fa      	ldr	r2, [r7, #12]
 800864a:	69fb      	ldr	r3, [r7, #28]
 800864c:	441a      	add	r2, r3
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d101      	bne.n	800865c <create_name+0xf4>
 8008658:	2306      	movs	r3, #6
 800865a:	e010      	b.n	800867e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	781b      	ldrb	r3, [r3, #0]
 8008660:	2be5      	cmp	r3, #229	@ 0xe5
 8008662:	d102      	bne.n	800866a <create_name+0x102>
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	2205      	movs	r2, #5
 8008668:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800866a:	7efb      	ldrb	r3, [r7, #27]
 800866c:	2b20      	cmp	r3, #32
 800866e:	d801      	bhi.n	8008674 <create_name+0x10c>
 8008670:	2204      	movs	r2, #4
 8008672:	e000      	b.n	8008676 <create_name+0x10e>
 8008674:	2200      	movs	r2, #0
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	330b      	adds	r3, #11
 800867a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800867c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800867e:	4618      	mov	r0, r3
 8008680:	3720      	adds	r7, #32
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
 8008686:	bf00      	nop
 8008688:	08009910 	.word	0x08009910
 800868c:	0800984c 	.word	0x0800984c

08008690 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b086      	sub	sp, #24
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80086a4:	e002      	b.n	80086ac <follow_path+0x1c>
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	3301      	adds	r3, #1
 80086aa:	603b      	str	r3, [r7, #0]
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	781b      	ldrb	r3, [r3, #0]
 80086b0:	2b2f      	cmp	r3, #47	@ 0x2f
 80086b2:	d0f8      	beq.n	80086a6 <follow_path+0x16>
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	781b      	ldrb	r3, [r3, #0]
 80086b8:	2b5c      	cmp	r3, #92	@ 0x5c
 80086ba:	d0f4      	beq.n	80086a6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	2200      	movs	r2, #0
 80086c0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	2b1f      	cmp	r3, #31
 80086c8:	d80a      	bhi.n	80086e0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2280      	movs	r2, #128	@ 0x80
 80086ce:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80086d2:	2100      	movs	r1, #0
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f7ff fcfa 	bl	80080ce <dir_sdi>
 80086da:	4603      	mov	r3, r0
 80086dc:	75fb      	strb	r3, [r7, #23]
 80086de:	e043      	b.n	8008768 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80086e0:	463b      	mov	r3, r7
 80086e2:	4619      	mov	r1, r3
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f7ff ff3f 	bl	8008568 <create_name>
 80086ea:	4603      	mov	r3, r0
 80086ec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80086ee:	7dfb      	ldrb	r3, [r7, #23]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d134      	bne.n	800875e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f7ff feb0 	bl	800845a <dir_find>
 80086fa:	4603      	mov	r3, r0
 80086fc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008704:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008706:	7dfb      	ldrb	r3, [r7, #23]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d00a      	beq.n	8008722 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800870c:	7dfb      	ldrb	r3, [r7, #23]
 800870e:	2b04      	cmp	r3, #4
 8008710:	d127      	bne.n	8008762 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008712:	7afb      	ldrb	r3, [r7, #11]
 8008714:	f003 0304 	and.w	r3, r3, #4
 8008718:	2b00      	cmp	r3, #0
 800871a:	d122      	bne.n	8008762 <follow_path+0xd2>
 800871c:	2305      	movs	r3, #5
 800871e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008720:	e01f      	b.n	8008762 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008722:	7afb      	ldrb	r3, [r7, #11]
 8008724:	f003 0304 	and.w	r3, r3, #4
 8008728:	2b00      	cmp	r3, #0
 800872a:	d11c      	bne.n	8008766 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	799b      	ldrb	r3, [r3, #6]
 8008730:	f003 0310 	and.w	r3, r3, #16
 8008734:	2b00      	cmp	r3, #0
 8008736:	d102      	bne.n	800873e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008738:	2305      	movs	r3, #5
 800873a:	75fb      	strb	r3, [r7, #23]
 800873c:	e014      	b.n	8008768 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	695b      	ldr	r3, [r3, #20]
 8008748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800874c:	4413      	add	r3, r2
 800874e:	4619      	mov	r1, r3
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f7ff fe43 	bl	80083dc <ld_clust>
 8008756:	4602      	mov	r2, r0
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800875c:	e7c0      	b.n	80086e0 <follow_path+0x50>
			if (res != FR_OK) break;
 800875e:	bf00      	nop
 8008760:	e002      	b.n	8008768 <follow_path+0xd8>
				break;
 8008762:	bf00      	nop
 8008764:	e000      	b.n	8008768 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008766:	bf00      	nop
			}
		}
	}

	return res;
 8008768:	7dfb      	ldrb	r3, [r7, #23]
}
 800876a:	4618      	mov	r0, r3
 800876c:	3718      	adds	r7, #24
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}

08008772 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008772:	b480      	push	{r7}
 8008774:	b087      	sub	sp, #28
 8008776:	af00      	add	r7, sp, #0
 8008778:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800877a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800877e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d031      	beq.n	80087ec <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	617b      	str	r3, [r7, #20]
 800878e:	e002      	b.n	8008796 <get_ldnumber+0x24>
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	3301      	adds	r3, #1
 8008794:	617b      	str	r3, [r7, #20]
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	2b20      	cmp	r3, #32
 800879c:	d903      	bls.n	80087a6 <get_ldnumber+0x34>
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	2b3a      	cmp	r3, #58	@ 0x3a
 80087a4:	d1f4      	bne.n	8008790 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	2b3a      	cmp	r3, #58	@ 0x3a
 80087ac:	d11c      	bne.n	80087e8 <get_ldnumber+0x76>
			tp = *path;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	1c5a      	adds	r2, r3, #1
 80087b8:	60fa      	str	r2, [r7, #12]
 80087ba:	781b      	ldrb	r3, [r3, #0]
 80087bc:	3b30      	subs	r3, #48	@ 0x30
 80087be:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	2b09      	cmp	r3, #9
 80087c4:	d80e      	bhi.n	80087e4 <get_ldnumber+0x72>
 80087c6:	68fa      	ldr	r2, [r7, #12]
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d10a      	bne.n	80087e4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d107      	bne.n	80087e4 <get_ldnumber+0x72>
					vol = (int)i;
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	3301      	adds	r3, #1
 80087dc:	617b      	str	r3, [r7, #20]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	697a      	ldr	r2, [r7, #20]
 80087e2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	e002      	b.n	80087ee <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80087e8:	2300      	movs	r3, #0
 80087ea:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80087ec:	693b      	ldr	r3, [r7, #16]
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	371c      	adds	r7, #28
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
	...

080087fc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2200      	movs	r2, #0
 800880a:	70da      	strb	r2, [r3, #3]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008812:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008814:	6839      	ldr	r1, [r7, #0]
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f7ff f8dc 	bl	80079d4 <move_window>
 800881c:	4603      	mov	r3, r0
 800881e:	2b00      	cmp	r3, #0
 8008820:	d001      	beq.n	8008826 <check_fs+0x2a>
 8008822:	2304      	movs	r3, #4
 8008824:	e038      	b.n	8008898 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	3330      	adds	r3, #48	@ 0x30
 800882a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800882e:	4618      	mov	r0, r3
 8008830:	f7fe fe1e 	bl	8007470 <ld_word>
 8008834:	4603      	mov	r3, r0
 8008836:	461a      	mov	r2, r3
 8008838:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800883c:	429a      	cmp	r2, r3
 800883e:	d001      	beq.n	8008844 <check_fs+0x48>
 8008840:	2303      	movs	r3, #3
 8008842:	e029      	b.n	8008898 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800884a:	2be9      	cmp	r3, #233	@ 0xe9
 800884c:	d009      	beq.n	8008862 <check_fs+0x66>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008854:	2beb      	cmp	r3, #235	@ 0xeb
 8008856:	d11e      	bne.n	8008896 <check_fs+0x9a>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800885e:	2b90      	cmp	r3, #144	@ 0x90
 8008860:	d119      	bne.n	8008896 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	3330      	adds	r3, #48	@ 0x30
 8008866:	3336      	adds	r3, #54	@ 0x36
 8008868:	4618      	mov	r0, r3
 800886a:	f7fe fe1a 	bl	80074a2 <ld_dword>
 800886e:	4603      	mov	r3, r0
 8008870:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008874:	4a0a      	ldr	r2, [pc, #40]	@ (80088a0 <check_fs+0xa4>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d101      	bne.n	800887e <check_fs+0x82>
 800887a:	2300      	movs	r3, #0
 800887c:	e00c      	b.n	8008898 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	3330      	adds	r3, #48	@ 0x30
 8008882:	3352      	adds	r3, #82	@ 0x52
 8008884:	4618      	mov	r0, r3
 8008886:	f7fe fe0c 	bl	80074a2 <ld_dword>
 800888a:	4603      	mov	r3, r0
 800888c:	4a05      	ldr	r2, [pc, #20]	@ (80088a4 <check_fs+0xa8>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d101      	bne.n	8008896 <check_fs+0x9a>
 8008892:	2300      	movs	r3, #0
 8008894:	e000      	b.n	8008898 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008896:	2302      	movs	r3, #2
}
 8008898:	4618      	mov	r0, r3
 800889a:	3708      	adds	r7, #8
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}
 80088a0:	00544146 	.word	0x00544146
 80088a4:	33544146 	.word	0x33544146

080088a8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b096      	sub	sp, #88	@ 0x58
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	60f8      	str	r0, [r7, #12]
 80088b0:	60b9      	str	r1, [r7, #8]
 80088b2:	4613      	mov	r3, r2
 80088b4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	2200      	movs	r2, #0
 80088ba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80088bc:	68f8      	ldr	r0, [r7, #12]
 80088be:	f7ff ff58 	bl	8008772 <get_ldnumber>
 80088c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80088c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	da01      	bge.n	80088ce <find_volume+0x26>
 80088ca:	230b      	movs	r3, #11
 80088cc:	e22d      	b.n	8008d2a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80088ce:	4aa1      	ldr	r2, [pc, #644]	@ (8008b54 <find_volume+0x2ac>)
 80088d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088d6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80088d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d101      	bne.n	80088e2 <find_volume+0x3a>
 80088de:	230c      	movs	r3, #12
 80088e0:	e223      	b.n	8008d2a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80088e6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80088e8:	79fb      	ldrb	r3, [r7, #7]
 80088ea:	f023 0301 	bic.w	r3, r3, #1
 80088ee:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80088f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f2:	781b      	ldrb	r3, [r3, #0]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d01a      	beq.n	800892e <find_volume+0x86>
		stat = disk_status(fs->drv);
 80088f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fa:	785b      	ldrb	r3, [r3, #1]
 80088fc:	4618      	mov	r0, r3
 80088fe:	f7fe fd19 	bl	8007334 <disk_status>
 8008902:	4603      	mov	r3, r0
 8008904:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008908:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800890c:	f003 0301 	and.w	r3, r3, #1
 8008910:	2b00      	cmp	r3, #0
 8008912:	d10c      	bne.n	800892e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008914:	79fb      	ldrb	r3, [r7, #7]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d007      	beq.n	800892a <find_volume+0x82>
 800891a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800891e:	f003 0304 	and.w	r3, r3, #4
 8008922:	2b00      	cmp	r3, #0
 8008924:	d001      	beq.n	800892a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008926:	230a      	movs	r3, #10
 8008928:	e1ff      	b.n	8008d2a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800892a:	2300      	movs	r3, #0
 800892c:	e1fd      	b.n	8008d2a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800892e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008930:	2200      	movs	r2, #0
 8008932:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008934:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008936:	b2da      	uxtb	r2, r3
 8008938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800893a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800893c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800893e:	785b      	ldrb	r3, [r3, #1]
 8008940:	4618      	mov	r0, r3
 8008942:	f7fe fd11 	bl	8007368 <disk_initialize>
 8008946:	4603      	mov	r3, r0
 8008948:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800894c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008950:	f003 0301 	and.w	r3, r3, #1
 8008954:	2b00      	cmp	r3, #0
 8008956:	d001      	beq.n	800895c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008958:	2303      	movs	r3, #3
 800895a:	e1e6      	b.n	8008d2a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800895c:	79fb      	ldrb	r3, [r7, #7]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d007      	beq.n	8008972 <find_volume+0xca>
 8008962:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008966:	f003 0304 	and.w	r3, r3, #4
 800896a:	2b00      	cmp	r3, #0
 800896c:	d001      	beq.n	8008972 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800896e:	230a      	movs	r3, #10
 8008970:	e1db      	b.n	8008d2a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008972:	2300      	movs	r3, #0
 8008974:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008976:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008978:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800897a:	f7ff ff3f 	bl	80087fc <check_fs>
 800897e:	4603      	mov	r3, r0
 8008980:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008984:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008988:	2b02      	cmp	r3, #2
 800898a:	d149      	bne.n	8008a20 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800898c:	2300      	movs	r3, #0
 800898e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008990:	e01e      	b.n	80089d0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008994:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008998:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800899a:	011b      	lsls	r3, r3, #4
 800899c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80089a0:	4413      	add	r3, r2
 80089a2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80089a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a6:	3304      	adds	r3, #4
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d006      	beq.n	80089bc <find_volume+0x114>
 80089ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b0:	3308      	adds	r3, #8
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7fe fd75 	bl	80074a2 <ld_dword>
 80089b8:	4602      	mov	r2, r0
 80089ba:	e000      	b.n	80089be <find_volume+0x116>
 80089bc:	2200      	movs	r2, #0
 80089be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	3358      	adds	r3, #88	@ 0x58
 80089c4:	443b      	add	r3, r7
 80089c6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80089ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089cc:	3301      	adds	r3, #1
 80089ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80089d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089d2:	2b03      	cmp	r3, #3
 80089d4:	d9dd      	bls.n	8008992 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80089d6:	2300      	movs	r3, #0
 80089d8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80089da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d002      	beq.n	80089e6 <find_volume+0x13e>
 80089e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089e2:	3b01      	subs	r3, #1
 80089e4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80089e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089e8:	009b      	lsls	r3, r3, #2
 80089ea:	3358      	adds	r3, #88	@ 0x58
 80089ec:	443b      	add	r3, r7
 80089ee:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80089f2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80089f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d005      	beq.n	8008a06 <find_volume+0x15e>
 80089fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80089fc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80089fe:	f7ff fefd 	bl	80087fc <check_fs>
 8008a02:	4603      	mov	r3, r0
 8008a04:	e000      	b.n	8008a08 <find_volume+0x160>
 8008a06:	2303      	movs	r3, #3
 8008a08:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008a0c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d905      	bls.n	8008a20 <find_volume+0x178>
 8008a14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a16:	3301      	adds	r3, #1
 8008a18:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a1c:	2b03      	cmp	r3, #3
 8008a1e:	d9e2      	bls.n	80089e6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008a20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008a24:	2b04      	cmp	r3, #4
 8008a26:	d101      	bne.n	8008a2c <find_volume+0x184>
 8008a28:	2301      	movs	r3, #1
 8008a2a:	e17e      	b.n	8008d2a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008a2c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d901      	bls.n	8008a38 <find_volume+0x190>
 8008a34:	230d      	movs	r3, #13
 8008a36:	e178      	b.n	8008d2a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a3a:	3330      	adds	r3, #48	@ 0x30
 8008a3c:	330b      	adds	r3, #11
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f7fe fd16 	bl	8007470 <ld_word>
 8008a44:	4603      	mov	r3, r0
 8008a46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a4a:	d001      	beq.n	8008a50 <find_volume+0x1a8>
 8008a4c:	230d      	movs	r3, #13
 8008a4e:	e16c      	b.n	8008d2a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a52:	3330      	adds	r3, #48	@ 0x30
 8008a54:	3316      	adds	r3, #22
 8008a56:	4618      	mov	r0, r3
 8008a58:	f7fe fd0a 	bl	8007470 <ld_word>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008a60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d106      	bne.n	8008a74 <find_volume+0x1cc>
 8008a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a68:	3330      	adds	r3, #48	@ 0x30
 8008a6a:	3324      	adds	r3, #36	@ 0x24
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f7fe fd18 	bl	80074a2 <ld_dword>
 8008a72:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a76:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a78:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a7c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8008a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a82:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a86:	789b      	ldrb	r3, [r3, #2]
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d005      	beq.n	8008a98 <find_volume+0x1f0>
 8008a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a8e:	789b      	ldrb	r3, [r3, #2]
 8008a90:	2b02      	cmp	r3, #2
 8008a92:	d001      	beq.n	8008a98 <find_volume+0x1f0>
 8008a94:	230d      	movs	r3, #13
 8008a96:	e148      	b.n	8008d2a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a9a:	789b      	ldrb	r3, [r3, #2]
 8008a9c:	461a      	mov	r2, r3
 8008a9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008aa0:	fb02 f303 	mul.w	r3, r2, r3
 8008aa4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008aac:	461a      	mov	r2, r3
 8008aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab4:	895b      	ldrh	r3, [r3, #10]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d008      	beq.n	8008acc <find_volume+0x224>
 8008aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008abc:	895b      	ldrh	r3, [r3, #10]
 8008abe:	461a      	mov	r2, r3
 8008ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac2:	895b      	ldrh	r3, [r3, #10]
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	4013      	ands	r3, r2
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d001      	beq.n	8008ad0 <find_volume+0x228>
 8008acc:	230d      	movs	r3, #13
 8008ace:	e12c      	b.n	8008d2a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ad2:	3330      	adds	r3, #48	@ 0x30
 8008ad4:	3311      	adds	r3, #17
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7fe fcca 	bl	8007470 <ld_word>
 8008adc:	4603      	mov	r3, r0
 8008ade:	461a      	mov	r2, r3
 8008ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae6:	891b      	ldrh	r3, [r3, #8]
 8008ae8:	f003 030f 	and.w	r3, r3, #15
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d001      	beq.n	8008af6 <find_volume+0x24e>
 8008af2:	230d      	movs	r3, #13
 8008af4:	e119      	b.n	8008d2a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af8:	3330      	adds	r3, #48	@ 0x30
 8008afa:	3313      	adds	r3, #19
 8008afc:	4618      	mov	r0, r3
 8008afe:	f7fe fcb7 	bl	8007470 <ld_word>
 8008b02:	4603      	mov	r3, r0
 8008b04:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008b06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d106      	bne.n	8008b1a <find_volume+0x272>
 8008b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b0e:	3330      	adds	r3, #48	@ 0x30
 8008b10:	3320      	adds	r3, #32
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7fe fcc5 	bl	80074a2 <ld_dword>
 8008b18:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b1c:	3330      	adds	r3, #48	@ 0x30
 8008b1e:	330e      	adds	r3, #14
 8008b20:	4618      	mov	r0, r3
 8008b22:	f7fe fca5 	bl	8007470 <ld_word>
 8008b26:	4603      	mov	r3, r0
 8008b28:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008b2a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d101      	bne.n	8008b34 <find_volume+0x28c>
 8008b30:	230d      	movs	r3, #13
 8008b32:	e0fa      	b.n	8008d2a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008b34:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008b36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b38:	4413      	add	r3, r2
 8008b3a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b3c:	8912      	ldrh	r2, [r2, #8]
 8008b3e:	0912      	lsrs	r2, r2, #4
 8008b40:	b292      	uxth	r2, r2
 8008b42:	4413      	add	r3, r2
 8008b44:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008b46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d204      	bcs.n	8008b58 <find_volume+0x2b0>
 8008b4e:	230d      	movs	r3, #13
 8008b50:	e0eb      	b.n	8008d2a <find_volume+0x482>
 8008b52:	bf00      	nop
 8008b54:	20040270 	.word	0x20040270
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008b58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b60:	8952      	ldrh	r2, [r2, #10]
 8008b62:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b66:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d101      	bne.n	8008b72 <find_volume+0x2ca>
 8008b6e:	230d      	movs	r3, #13
 8008b70:	e0db      	b.n	8008d2a <find_volume+0x482>
		fmt = FS_FAT32;
 8008b72:	2303      	movs	r3, #3
 8008b74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d802      	bhi.n	8008b88 <find_volume+0x2e0>
 8008b82:	2302      	movs	r3, #2
 8008b84:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b8a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d802      	bhi.n	8008b98 <find_volume+0x2f0>
 8008b92:	2301      	movs	r3, #1
 8008b94:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b9a:	1c9a      	adds	r2, r3, #2
 8008b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ba2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008ba4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008ba6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008ba8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008baa:	441a      	add	r2, r3
 8008bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bae:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008bb0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb4:	441a      	add	r2, r3
 8008bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb8:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8008bba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008bbe:	2b03      	cmp	r3, #3
 8008bc0:	d11e      	bne.n	8008c00 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc4:	3330      	adds	r3, #48	@ 0x30
 8008bc6:	332a      	adds	r3, #42	@ 0x2a
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f7fe fc51 	bl	8007470 <ld_word>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d001      	beq.n	8008bd8 <find_volume+0x330>
 8008bd4:	230d      	movs	r3, #13
 8008bd6:	e0a8      	b.n	8008d2a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bda:	891b      	ldrh	r3, [r3, #8]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d001      	beq.n	8008be4 <find_volume+0x33c>
 8008be0:	230d      	movs	r3, #13
 8008be2:	e0a2      	b.n	8008d2a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be6:	3330      	adds	r3, #48	@ 0x30
 8008be8:	332c      	adds	r3, #44	@ 0x2c
 8008bea:	4618      	mov	r0, r3
 8008bec:	f7fe fc59 	bl	80074a2 <ld_dword>
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf4:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf8:	695b      	ldr	r3, [r3, #20]
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bfe:	e01f      	b.n	8008c40 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c02:	891b      	ldrh	r3, [r3, #8]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d101      	bne.n	8008c0c <find_volume+0x364>
 8008c08:	230d      	movs	r3, #13
 8008c0a:	e08e      	b.n	8008d2a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0e:	6a1a      	ldr	r2, [r3, #32]
 8008c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c12:	441a      	add	r2, r3
 8008c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c16:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008c18:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c1c:	2b02      	cmp	r3, #2
 8008c1e:	d103      	bne.n	8008c28 <find_volume+0x380>
 8008c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c22:	695b      	ldr	r3, [r3, #20]
 8008c24:	005b      	lsls	r3, r3, #1
 8008c26:	e00a      	b.n	8008c3e <find_volume+0x396>
 8008c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c2a:	695a      	ldr	r2, [r3, #20]
 8008c2c:	4613      	mov	r3, r2
 8008c2e:	005b      	lsls	r3, r3, #1
 8008c30:	4413      	add	r3, r2
 8008c32:	085a      	lsrs	r2, r3, #1
 8008c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c36:	695b      	ldr	r3, [r3, #20]
 8008c38:	f003 0301 	and.w	r3, r3, #1
 8008c3c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008c3e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c42:	699a      	ldr	r2, [r3, #24]
 8008c44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c46:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8008c4a:	0a5b      	lsrs	r3, r3, #9
 8008c4c:	429a      	cmp	r2, r3
 8008c4e:	d201      	bcs.n	8008c54 <find_volume+0x3ac>
 8008c50:	230d      	movs	r3, #13
 8008c52:	e06a      	b.n	8008d2a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c5a:	611a      	str	r2, [r3, #16]
 8008c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c5e:	691a      	ldr	r2, [r3, #16]
 8008c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c62:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c66:	2280      	movs	r2, #128	@ 0x80
 8008c68:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008c6a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c6e:	2b03      	cmp	r3, #3
 8008c70:	d149      	bne.n	8008d06 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c74:	3330      	adds	r3, #48	@ 0x30
 8008c76:	3330      	adds	r3, #48	@ 0x30
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f7fe fbf9 	bl	8007470 <ld_word>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d140      	bne.n	8008d06 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008c84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c86:	3301      	adds	r3, #1
 8008c88:	4619      	mov	r1, r3
 8008c8a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008c8c:	f7fe fea2 	bl	80079d4 <move_window>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d137      	bne.n	8008d06 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c98:	2200      	movs	r2, #0
 8008c9a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c9e:	3330      	adds	r3, #48	@ 0x30
 8008ca0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f7fe fbe3 	bl	8007470 <ld_word>
 8008caa:	4603      	mov	r3, r0
 8008cac:	461a      	mov	r2, r3
 8008cae:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d127      	bne.n	8008d06 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb8:	3330      	adds	r3, #48	@ 0x30
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f7fe fbf1 	bl	80074a2 <ld_dword>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	4a1c      	ldr	r2, [pc, #112]	@ (8008d34 <find_volume+0x48c>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d11e      	bne.n	8008d06 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cca:	3330      	adds	r3, #48	@ 0x30
 8008ccc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f7fe fbe6 	bl	80074a2 <ld_dword>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	4a17      	ldr	r2, [pc, #92]	@ (8008d38 <find_volume+0x490>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d113      	bne.n	8008d06 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce0:	3330      	adds	r3, #48	@ 0x30
 8008ce2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f7fe fbdb 	bl	80074a2 <ld_dword>
 8008cec:	4602      	mov	r2, r0
 8008cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf4:	3330      	adds	r3, #48	@ 0x30
 8008cf6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f7fe fbd1 	bl	80074a2 <ld_dword>
 8008d00:	4602      	mov	r2, r0
 8008d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d04:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d08:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008d0c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8008d3c <find_volume+0x494>)
 8008d10:	881b      	ldrh	r3, [r3, #0]
 8008d12:	3301      	adds	r3, #1
 8008d14:	b29a      	uxth	r2, r3
 8008d16:	4b09      	ldr	r3, [pc, #36]	@ (8008d3c <find_volume+0x494>)
 8008d18:	801a      	strh	r2, [r3, #0]
 8008d1a:	4b08      	ldr	r3, [pc, #32]	@ (8008d3c <find_volume+0x494>)
 8008d1c:	881a      	ldrh	r2, [r3, #0]
 8008d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d20:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008d22:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008d24:	f7fe fdee 	bl	8007904 <clear_lock>
#endif
	return FR_OK;
 8008d28:	2300      	movs	r3, #0
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3758      	adds	r7, #88	@ 0x58
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	41615252 	.word	0x41615252
 8008d38:	61417272 	.word	0x61417272
 8008d3c:	20040274 	.word	0x20040274

08008d40 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b084      	sub	sp, #16
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008d4a:	2309      	movs	r3, #9
 8008d4c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d01c      	beq.n	8008d8e <validate+0x4e>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d018      	beq.n	8008d8e <validate+0x4e>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d013      	beq.n	8008d8e <validate+0x4e>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	889a      	ldrh	r2, [r3, #4]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	88db      	ldrh	r3, [r3, #6]
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d10c      	bne.n	8008d8e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	785b      	ldrb	r3, [r3, #1]
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7fe fada 	bl	8007334 <disk_status>
 8008d80:	4603      	mov	r3, r0
 8008d82:	f003 0301 	and.w	r3, r3, #1
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d101      	bne.n	8008d8e <validate+0x4e>
			res = FR_OK;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008d8e:	7bfb      	ldrb	r3, [r7, #15]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d102      	bne.n	8008d9a <validate+0x5a>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	e000      	b.n	8008d9c <validate+0x5c>
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	683a      	ldr	r2, [r7, #0]
 8008d9e:	6013      	str	r3, [r2, #0]
	return res;
 8008da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3710      	adds	r7, #16
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
	...

08008dac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b088      	sub	sp, #32
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	4613      	mov	r3, r2
 8008db8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008dbe:	f107 0310 	add.w	r3, r7, #16
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f7ff fcd5 	bl	8008772 <get_ldnumber>
 8008dc8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008dca:	69fb      	ldr	r3, [r7, #28]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	da01      	bge.n	8008dd4 <f_mount+0x28>
 8008dd0:	230b      	movs	r3, #11
 8008dd2:	e02b      	b.n	8008e2c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008dd4:	4a17      	ldr	r2, [pc, #92]	@ (8008e34 <f_mount+0x88>)
 8008dd6:	69fb      	ldr	r3, [r7, #28]
 8008dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ddc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d005      	beq.n	8008df0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008de4:	69b8      	ldr	r0, [r7, #24]
 8008de6:	f7fe fd8d 	bl	8007904 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008dea:	69bb      	ldr	r3, [r7, #24]
 8008dec:	2200      	movs	r2, #0
 8008dee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d002      	beq.n	8008dfc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008dfc:	68fa      	ldr	r2, [r7, #12]
 8008dfe:	490d      	ldr	r1, [pc, #52]	@ (8008e34 <f_mount+0x88>)
 8008e00:	69fb      	ldr	r3, [r7, #28]
 8008e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d002      	beq.n	8008e12 <f_mount+0x66>
 8008e0c:	79fb      	ldrb	r3, [r7, #7]
 8008e0e:	2b01      	cmp	r3, #1
 8008e10:	d001      	beq.n	8008e16 <f_mount+0x6a>
 8008e12:	2300      	movs	r3, #0
 8008e14:	e00a      	b.n	8008e2c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008e16:	f107 010c 	add.w	r1, r7, #12
 8008e1a:	f107 0308 	add.w	r3, r7, #8
 8008e1e:	2200      	movs	r2, #0
 8008e20:	4618      	mov	r0, r3
 8008e22:	f7ff fd41 	bl	80088a8 <find_volume>
 8008e26:	4603      	mov	r3, r0
 8008e28:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008e2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3720      	adds	r7, #32
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}
 8008e34:	20040270 	.word	0x20040270

08008e38 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b098      	sub	sp, #96	@ 0x60
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	4613      	mov	r3, r2
 8008e44:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d101      	bne.n	8008e50 <f_open+0x18>
 8008e4c:	2309      	movs	r3, #9
 8008e4e:	e1a9      	b.n	80091a4 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008e50:	79fb      	ldrb	r3, [r7, #7]
 8008e52:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e56:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008e58:	79fa      	ldrb	r2, [r7, #7]
 8008e5a:	f107 0110 	add.w	r1, r7, #16
 8008e5e:	f107 0308 	add.w	r3, r7, #8
 8008e62:	4618      	mov	r0, r3
 8008e64:	f7ff fd20 	bl	80088a8 <find_volume>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8008e6e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f040 818d 	bne.w	8009192 <f_open+0x35a>
		dj.obj.fs = fs;
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008e7c:	68ba      	ldr	r2, [r7, #8]
 8008e7e:	f107 0314 	add.w	r3, r7, #20
 8008e82:	4611      	mov	r1, r2
 8008e84:	4618      	mov	r0, r3
 8008e86:	f7ff fc03 	bl	8008690 <follow_path>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008e90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d118      	bne.n	8008eca <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008e98:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008e9c:	b25b      	sxtb	r3, r3
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	da03      	bge.n	8008eaa <f_open+0x72>
				res = FR_INVALID_NAME;
 8008ea2:	2306      	movs	r3, #6
 8008ea4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008ea8:	e00f      	b.n	8008eca <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008eaa:	79fb      	ldrb	r3, [r7, #7]
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	bf8c      	ite	hi
 8008eb0:	2301      	movhi	r3, #1
 8008eb2:	2300      	movls	r3, #0
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	f107 0314 	add.w	r3, r7, #20
 8008ebc:	4611      	mov	r1, r2
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f7fe fbd8 	bl	8007674 <chk_lock>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008eca:	79fb      	ldrb	r3, [r7, #7]
 8008ecc:	f003 031c 	and.w	r3, r3, #28
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d07f      	beq.n	8008fd4 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8008ed4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d017      	beq.n	8008f0c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008edc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008ee0:	2b04      	cmp	r3, #4
 8008ee2:	d10e      	bne.n	8008f02 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008ee4:	f7fe fc22 	bl	800772c <enq_lock>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d006      	beq.n	8008efc <f_open+0xc4>
 8008eee:	f107 0314 	add.w	r3, r7, #20
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f7ff fb06 	bl	8008504 <dir_register>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	e000      	b.n	8008efe <f_open+0xc6>
 8008efc:	2312      	movs	r3, #18
 8008efe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008f02:	79fb      	ldrb	r3, [r7, #7]
 8008f04:	f043 0308 	orr.w	r3, r3, #8
 8008f08:	71fb      	strb	r3, [r7, #7]
 8008f0a:	e010      	b.n	8008f2e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008f0c:	7ebb      	ldrb	r3, [r7, #26]
 8008f0e:	f003 0311 	and.w	r3, r3, #17
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d003      	beq.n	8008f1e <f_open+0xe6>
					res = FR_DENIED;
 8008f16:	2307      	movs	r3, #7
 8008f18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008f1c:	e007      	b.n	8008f2e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008f1e:	79fb      	ldrb	r3, [r7, #7]
 8008f20:	f003 0304 	and.w	r3, r3, #4
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d002      	beq.n	8008f2e <f_open+0xf6>
 8008f28:	2308      	movs	r3, #8
 8008f2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008f2e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d168      	bne.n	8009008 <f_open+0x1d0>
 8008f36:	79fb      	ldrb	r3, [r7, #7]
 8008f38:	f003 0308 	and.w	r3, r3, #8
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d063      	beq.n	8009008 <f_open+0x1d0>
				dw = GET_FATTIME();
 8008f40:	f7fd fcbe 	bl	80068c0 <get_fattime>
 8008f44:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f48:	330e      	adds	r3, #14
 8008f4a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f7fe fae6 	bl	800751e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f54:	3316      	adds	r3, #22
 8008f56:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f7fe fae0 	bl	800751e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008f5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f60:	330b      	adds	r3, #11
 8008f62:	2220      	movs	r2, #32
 8008f64:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f6a:	4611      	mov	r1, r2
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f7ff fa35 	bl	80083dc <ld_clust>
 8008f72:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008f74:	693b      	ldr	r3, [r7, #16]
 8008f76:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008f78:	2200      	movs	r2, #0
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f7ff fa4d 	bl	800841a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008f80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f82:	331c      	adds	r3, #28
 8008f84:	2100      	movs	r1, #0
 8008f86:	4618      	mov	r0, r3
 8008f88:	f7fe fac9 	bl	800751e <st_dword>
					fs->wflag = 1;
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008f92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d037      	beq.n	8009008 <f_open+0x1d0>
						dw = fs->winsect;
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f9c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008f9e:	f107 0314 	add.w	r3, r7, #20
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f7fe ff60 	bl	8007e6c <remove_chain>
 8008fac:	4603      	mov	r3, r0
 8008fae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8008fb2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d126      	bne.n	8009008 <f_open+0x1d0>
							res = move_window(fs, dw);
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7fe fd08 	bl	80079d4 <move_window>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008fce:	3a01      	subs	r2, #1
 8008fd0:	60da      	str	r2, [r3, #12]
 8008fd2:	e019      	b.n	8009008 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008fd4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d115      	bne.n	8009008 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008fdc:	7ebb      	ldrb	r3, [r7, #26]
 8008fde:	f003 0310 	and.w	r3, r3, #16
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d003      	beq.n	8008fee <f_open+0x1b6>
					res = FR_NO_FILE;
 8008fe6:	2304      	movs	r3, #4
 8008fe8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008fec:	e00c      	b.n	8009008 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008fee:	79fb      	ldrb	r3, [r7, #7]
 8008ff0:	f003 0302 	and.w	r3, r3, #2
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d007      	beq.n	8009008 <f_open+0x1d0>
 8008ff8:	7ebb      	ldrb	r3, [r7, #26]
 8008ffa:	f003 0301 	and.w	r3, r3, #1
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d002      	beq.n	8009008 <f_open+0x1d0>
						res = FR_DENIED;
 8009002:	2307      	movs	r3, #7
 8009004:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009008:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800900c:	2b00      	cmp	r3, #0
 800900e:	d126      	bne.n	800905e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009010:	79fb      	ldrb	r3, [r7, #7]
 8009012:	f003 0308 	and.w	r3, r3, #8
 8009016:	2b00      	cmp	r3, #0
 8009018:	d003      	beq.n	8009022 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800901a:	79fb      	ldrb	r3, [r7, #7]
 800901c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009020:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800902a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009030:	79fb      	ldrb	r3, [r7, #7]
 8009032:	2b01      	cmp	r3, #1
 8009034:	bf8c      	ite	hi
 8009036:	2301      	movhi	r3, #1
 8009038:	2300      	movls	r3, #0
 800903a:	b2db      	uxtb	r3, r3
 800903c:	461a      	mov	r2, r3
 800903e:	f107 0314 	add.w	r3, r7, #20
 8009042:	4611      	mov	r1, r2
 8009044:	4618      	mov	r0, r3
 8009046:	f7fe fb93 	bl	8007770 <inc_lock>
 800904a:	4602      	mov	r2, r0
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	691b      	ldr	r3, [r3, #16]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d102      	bne.n	800905e <f_open+0x226>
 8009058:	2302      	movs	r3, #2
 800905a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800905e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009062:	2b00      	cmp	r3, #0
 8009064:	f040 8095 	bne.w	8009192 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800906c:	4611      	mov	r1, r2
 800906e:	4618      	mov	r0, r3
 8009070:	f7ff f9b4 	bl	80083dc <ld_clust>
 8009074:	4602      	mov	r2, r0
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800907a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800907c:	331c      	adds	r3, #28
 800907e:	4618      	mov	r0, r3
 8009080:	f7fe fa0f 	bl	80074a2 <ld_dword>
 8009084:	4602      	mov	r2, r0
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2200      	movs	r2, #0
 800908e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009090:	693a      	ldr	r2, [r7, #16]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	88da      	ldrh	r2, [r3, #6]
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	79fa      	ldrb	r2, [r7, #7]
 80090a2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2200      	movs	r2, #0
 80090a8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2200      	movs	r2, #0
 80090ae:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2200      	movs	r2, #0
 80090b4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	3330      	adds	r3, #48	@ 0x30
 80090ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80090be:	2100      	movs	r1, #0
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7fe fa79 	bl	80075b8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80090c6:	79fb      	ldrb	r3, [r7, #7]
 80090c8:	f003 0320 	and.w	r3, r3, #32
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d060      	beq.n	8009192 <f_open+0x35a>
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	68db      	ldr	r3, [r3, #12]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d05c      	beq.n	8009192 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	68da      	ldr	r2, [r3, #12]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	895b      	ldrh	r3, [r3, #10]
 80090e4:	025b      	lsls	r3, r3, #9
 80090e6:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	68db      	ldr	r3, [r3, #12]
 80090f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80090f4:	e016      	b.n	8009124 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80090fa:	4618      	mov	r0, r3
 80090fc:	f7fe fd25 	bl	8007b4a <get_fat>
 8009100:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009102:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009104:	2b01      	cmp	r3, #1
 8009106:	d802      	bhi.n	800910e <f_open+0x2d6>
 8009108:	2302      	movs	r3, #2
 800910a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800910e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009110:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009114:	d102      	bne.n	800911c <f_open+0x2e4>
 8009116:	2301      	movs	r3, #1
 8009118:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800911c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800911e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009120:	1ad3      	subs	r3, r2, r3
 8009122:	657b      	str	r3, [r7, #84]	@ 0x54
 8009124:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009128:	2b00      	cmp	r3, #0
 800912a:	d103      	bne.n	8009134 <f_open+0x2fc>
 800912c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800912e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009130:	429a      	cmp	r2, r3
 8009132:	d8e0      	bhi.n	80090f6 <f_open+0x2be>
				}
				fp->clust = clst;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009138:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800913a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800913e:	2b00      	cmp	r3, #0
 8009140:	d127      	bne.n	8009192 <f_open+0x35a>
 8009142:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009148:	2b00      	cmp	r3, #0
 800914a:	d022      	beq.n	8009192 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009150:	4618      	mov	r0, r3
 8009152:	f7fe fcdb 	bl	8007b0c <clust2sect>
 8009156:	6478      	str	r0, [r7, #68]	@ 0x44
 8009158:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800915a:	2b00      	cmp	r3, #0
 800915c:	d103      	bne.n	8009166 <f_open+0x32e>
						res = FR_INT_ERR;
 800915e:	2302      	movs	r3, #2
 8009160:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009164:	e015      	b.n	8009192 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009166:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009168:	0a5a      	lsrs	r2, r3, #9
 800916a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800916c:	441a      	add	r2, r3
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	7858      	ldrb	r0, [r3, #1]
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6a1a      	ldr	r2, [r3, #32]
 8009180:	2301      	movs	r3, #1
 8009182:	f7fe f917 	bl	80073b4 <disk_read>
 8009186:	4603      	mov	r3, r0
 8009188:	2b00      	cmp	r3, #0
 800918a:	d002      	beq.n	8009192 <f_open+0x35a>
 800918c:	2301      	movs	r3, #1
 800918e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009192:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009196:	2b00      	cmp	r3, #0
 8009198:	d002      	beq.n	80091a0 <f_open+0x368>
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	2200      	movs	r2, #0
 800919e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80091a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3760      	adds	r7, #96	@ 0x60
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b08e      	sub	sp, #56	@ 0x38
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	607a      	str	r2, [r7, #4]
 80091b8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	2200      	movs	r2, #0
 80091c2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f107 0214 	add.w	r2, r7, #20
 80091ca:	4611      	mov	r1, r2
 80091cc:	4618      	mov	r0, r3
 80091ce:	f7ff fdb7 	bl	8008d40 <validate>
 80091d2:	4603      	mov	r3, r0
 80091d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80091d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d107      	bne.n	80091f0 <f_read+0x44>
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	7d5b      	ldrb	r3, [r3, #21]
 80091e4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80091e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d002      	beq.n	80091f6 <f_read+0x4a>
 80091f0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80091f4:	e115      	b.n	8009422 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	7d1b      	ldrb	r3, [r3, #20]
 80091fa:	f003 0301 	and.w	r3, r3, #1
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d101      	bne.n	8009206 <f_read+0x5a>
 8009202:	2307      	movs	r3, #7
 8009204:	e10d      	b.n	8009422 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	68da      	ldr	r2, [r3, #12]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	699b      	ldr	r3, [r3, #24]
 800920e:	1ad3      	subs	r3, r2, r3
 8009210:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009212:	687a      	ldr	r2, [r7, #4]
 8009214:	6a3b      	ldr	r3, [r7, #32]
 8009216:	429a      	cmp	r2, r3
 8009218:	f240 80fe 	bls.w	8009418 <f_read+0x26c>
 800921c:	6a3b      	ldr	r3, [r7, #32]
 800921e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009220:	e0fa      	b.n	8009418 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	699b      	ldr	r3, [r3, #24]
 8009226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800922a:	2b00      	cmp	r3, #0
 800922c:	f040 80c6 	bne.w	80093bc <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	699b      	ldr	r3, [r3, #24]
 8009234:	0a5b      	lsrs	r3, r3, #9
 8009236:	697a      	ldr	r2, [r7, #20]
 8009238:	8952      	ldrh	r2, [r2, #10]
 800923a:	3a01      	subs	r2, #1
 800923c:	4013      	ands	r3, r2
 800923e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8009240:	69fb      	ldr	r3, [r7, #28]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d12f      	bne.n	80092a6 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	699b      	ldr	r3, [r3, #24]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d103      	bne.n	8009256 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	689b      	ldr	r3, [r3, #8]
 8009252:	633b      	str	r3, [r7, #48]	@ 0x30
 8009254:	e013      	b.n	800927e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800925a:	2b00      	cmp	r3, #0
 800925c:	d007      	beq.n	800926e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	699b      	ldr	r3, [r3, #24]
 8009262:	4619      	mov	r1, r3
 8009264:	68f8      	ldr	r0, [r7, #12]
 8009266:	f7fe fefe 	bl	8008066 <clmt_clust>
 800926a:	6338      	str	r0, [r7, #48]	@ 0x30
 800926c:	e007      	b.n	800927e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800926e:	68fa      	ldr	r2, [r7, #12]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	69db      	ldr	r3, [r3, #28]
 8009274:	4619      	mov	r1, r3
 8009276:	4610      	mov	r0, r2
 8009278:	f7fe fc67 	bl	8007b4a <get_fat>
 800927c:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800927e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009280:	2b01      	cmp	r3, #1
 8009282:	d804      	bhi.n	800928e <f_read+0xe2>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2202      	movs	r2, #2
 8009288:	755a      	strb	r2, [r3, #21]
 800928a:	2302      	movs	r3, #2
 800928c:	e0c9      	b.n	8009422 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800928e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009290:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009294:	d104      	bne.n	80092a0 <f_read+0xf4>
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2201      	movs	r2, #1
 800929a:	755a      	strb	r2, [r3, #21]
 800929c:	2301      	movs	r3, #1
 800929e:	e0c0      	b.n	8009422 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092a4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80092a6:	697a      	ldr	r2, [r7, #20]
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	69db      	ldr	r3, [r3, #28]
 80092ac:	4619      	mov	r1, r3
 80092ae:	4610      	mov	r0, r2
 80092b0:	f7fe fc2c 	bl	8007b0c <clust2sect>
 80092b4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d104      	bne.n	80092c6 <f_read+0x11a>
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	2202      	movs	r2, #2
 80092c0:	755a      	strb	r2, [r3, #21]
 80092c2:	2302      	movs	r3, #2
 80092c4:	e0ad      	b.n	8009422 <f_read+0x276>
			sect += csect;
 80092c6:	69ba      	ldr	r2, [r7, #24]
 80092c8:	69fb      	ldr	r3, [r7, #28]
 80092ca:	4413      	add	r3, r2
 80092cc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	0a5b      	lsrs	r3, r3, #9
 80092d2:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80092d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d039      	beq.n	800934e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80092da:	69fa      	ldr	r2, [r7, #28]
 80092dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092de:	4413      	add	r3, r2
 80092e0:	697a      	ldr	r2, [r7, #20]
 80092e2:	8952      	ldrh	r2, [r2, #10]
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d905      	bls.n	80092f4 <f_read+0x148>
					cc = fs->csize - csect;
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	895b      	ldrh	r3, [r3, #10]
 80092ec:	461a      	mov	r2, r3
 80092ee:	69fb      	ldr	r3, [r7, #28]
 80092f0:	1ad3      	subs	r3, r2, r3
 80092f2:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	7858      	ldrb	r0, [r3, #1]
 80092f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092fa:	69ba      	ldr	r2, [r7, #24]
 80092fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80092fe:	f7fe f859 	bl	80073b4 <disk_read>
 8009302:	4603      	mov	r3, r0
 8009304:	2b00      	cmp	r3, #0
 8009306:	d004      	beq.n	8009312 <f_read+0x166>
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2201      	movs	r2, #1
 800930c:	755a      	strb	r2, [r3, #21]
 800930e:	2301      	movs	r3, #1
 8009310:	e087      	b.n	8009422 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	7d1b      	ldrb	r3, [r3, #20]
 8009316:	b25b      	sxtb	r3, r3
 8009318:	2b00      	cmp	r3, #0
 800931a:	da14      	bge.n	8009346 <f_read+0x19a>
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	6a1a      	ldr	r2, [r3, #32]
 8009320:	69bb      	ldr	r3, [r7, #24]
 8009322:	1ad3      	subs	r3, r2, r3
 8009324:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009326:	429a      	cmp	r2, r3
 8009328:	d90d      	bls.n	8009346 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	6a1a      	ldr	r2, [r3, #32]
 800932e:	69bb      	ldr	r3, [r7, #24]
 8009330:	1ad3      	subs	r3, r2, r3
 8009332:	025b      	lsls	r3, r3, #9
 8009334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009336:	18d0      	adds	r0, r2, r3
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	3330      	adds	r3, #48	@ 0x30
 800933c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009340:	4619      	mov	r1, r3
 8009342:	f7fe f918 	bl	8007576 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8009346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009348:	025b      	lsls	r3, r3, #9
 800934a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800934c:	e050      	b.n	80093f0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6a1b      	ldr	r3, [r3, #32]
 8009352:	69ba      	ldr	r2, [r7, #24]
 8009354:	429a      	cmp	r2, r3
 8009356:	d02e      	beq.n	80093b6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	7d1b      	ldrb	r3, [r3, #20]
 800935c:	b25b      	sxtb	r3, r3
 800935e:	2b00      	cmp	r3, #0
 8009360:	da18      	bge.n	8009394 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	7858      	ldrb	r0, [r3, #1]
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	6a1a      	ldr	r2, [r3, #32]
 8009370:	2301      	movs	r3, #1
 8009372:	f7fe f83f 	bl	80073f4 <disk_write>
 8009376:	4603      	mov	r3, r0
 8009378:	2b00      	cmp	r3, #0
 800937a:	d004      	beq.n	8009386 <f_read+0x1da>
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	2201      	movs	r2, #1
 8009380:	755a      	strb	r2, [r3, #21]
 8009382:	2301      	movs	r3, #1
 8009384:	e04d      	b.n	8009422 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	7d1b      	ldrb	r3, [r3, #20]
 800938a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800938e:	b2da      	uxtb	r2, r3
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	7858      	ldrb	r0, [r3, #1]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800939e:	2301      	movs	r3, #1
 80093a0:	69ba      	ldr	r2, [r7, #24]
 80093a2:	f7fe f807 	bl	80073b4 <disk_read>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d004      	beq.n	80093b6 <f_read+0x20a>
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2201      	movs	r2, #1
 80093b0:	755a      	strb	r2, [r3, #21]
 80093b2:	2301      	movs	r3, #1
 80093b4:	e035      	b.n	8009422 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	69ba      	ldr	r2, [r7, #24]
 80093ba:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	699b      	ldr	r3, [r3, #24]
 80093c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093c4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80093c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80093ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d901      	bls.n	80093d6 <f_read+0x22a>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	699b      	ldr	r3, [r3, #24]
 80093e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093e4:	4413      	add	r3, r2
 80093e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093e8:	4619      	mov	r1, r3
 80093ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80093ec:	f7fe f8c3 	bl	8007576 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80093f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093f4:	4413      	add	r3, r2
 80093f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	699a      	ldr	r2, [r3, #24]
 80093fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093fe:	441a      	add	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	619a      	str	r2, [r3, #24]
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800940a:	441a      	add	r2, r3
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	601a      	str	r2, [r3, #0]
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009414:	1ad3      	subs	r3, r2, r3
 8009416:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2b00      	cmp	r3, #0
 800941c:	f47f af01 	bne.w	8009222 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8009420:	2300      	movs	r3, #0
}
 8009422:	4618      	mov	r0, r3
 8009424:	3738      	adds	r7, #56	@ 0x38
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}

0800942a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800942a:	b580      	push	{r7, lr}
 800942c:	b086      	sub	sp, #24
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f107 0208 	add.w	r2, r7, #8
 8009438:	4611      	mov	r1, r2
 800943a:	4618      	mov	r0, r3
 800943c:	f7ff fc80 	bl	8008d40 <validate>
 8009440:	4603      	mov	r3, r0
 8009442:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009444:	7dfb      	ldrb	r3, [r7, #23]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d168      	bne.n	800951c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	7d1b      	ldrb	r3, [r3, #20]
 800944e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009452:	2b00      	cmp	r3, #0
 8009454:	d062      	beq.n	800951c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	7d1b      	ldrb	r3, [r3, #20]
 800945a:	b25b      	sxtb	r3, r3
 800945c:	2b00      	cmp	r3, #0
 800945e:	da15      	bge.n	800948c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	7858      	ldrb	r0, [r3, #1]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6a1a      	ldr	r2, [r3, #32]
 800946e:	2301      	movs	r3, #1
 8009470:	f7fd ffc0 	bl	80073f4 <disk_write>
 8009474:	4603      	mov	r3, r0
 8009476:	2b00      	cmp	r3, #0
 8009478:	d001      	beq.n	800947e <f_sync+0x54>
 800947a:	2301      	movs	r3, #1
 800947c:	e04f      	b.n	800951e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	7d1b      	ldrb	r3, [r3, #20]
 8009482:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009486:	b2da      	uxtb	r2, r3
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800948c:	f7fd fa18 	bl	80068c0 <get_fattime>
 8009490:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009492:	68ba      	ldr	r2, [r7, #8]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009498:	4619      	mov	r1, r3
 800949a:	4610      	mov	r0, r2
 800949c:	f7fe fa9a 	bl	80079d4 <move_window>
 80094a0:	4603      	mov	r3, r0
 80094a2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80094a4:	7dfb      	ldrb	r3, [r7, #23]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d138      	bne.n	800951c <f_sync+0xf2>
					dir = fp->dir_ptr;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ae:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	330b      	adds	r3, #11
 80094b4:	781a      	ldrb	r2, [r3, #0]
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	330b      	adds	r3, #11
 80094ba:	f042 0220 	orr.w	r2, r2, #32
 80094be:	b2d2      	uxtb	r2, r2
 80094c0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6818      	ldr	r0, [r3, #0]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	689b      	ldr	r3, [r3, #8]
 80094ca:	461a      	mov	r2, r3
 80094cc:	68f9      	ldr	r1, [r7, #12]
 80094ce:	f7fe ffa4 	bl	800841a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	f103 021c 	add.w	r2, r3, #28
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	68db      	ldr	r3, [r3, #12]
 80094dc:	4619      	mov	r1, r3
 80094de:	4610      	mov	r0, r2
 80094e0:	f7fe f81d 	bl	800751e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	3316      	adds	r3, #22
 80094e8:	6939      	ldr	r1, [r7, #16]
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7fe f817 	bl	800751e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	3312      	adds	r3, #18
 80094f4:	2100      	movs	r1, #0
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7fd fff6 	bl	80074e8 <st_word>
					fs->wflag = 1;
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	2201      	movs	r2, #1
 8009500:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	4618      	mov	r0, r3
 8009506:	f7fe fa93 	bl	8007a30 <sync_fs>
 800950a:	4603      	mov	r3, r0
 800950c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	7d1b      	ldrb	r3, [r3, #20]
 8009512:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009516:	b2da      	uxtb	r2, r3
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800951c:	7dfb      	ldrb	r3, [r7, #23]
}
 800951e:	4618      	mov	r0, r3
 8009520:	3718      	adds	r7, #24
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}

08009526 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009526:	b580      	push	{r7, lr}
 8009528:	b084      	sub	sp, #16
 800952a:	af00      	add	r7, sp, #0
 800952c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f7ff ff7b 	bl	800942a <f_sync>
 8009534:	4603      	mov	r3, r0
 8009536:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009538:	7bfb      	ldrb	r3, [r7, #15]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d118      	bne.n	8009570 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f107 0208 	add.w	r2, r7, #8
 8009544:	4611      	mov	r1, r2
 8009546:	4618      	mov	r0, r3
 8009548:	f7ff fbfa 	bl	8008d40 <validate>
 800954c:	4603      	mov	r3, r0
 800954e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009550:	7bfb      	ldrb	r3, [r7, #15]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d10c      	bne.n	8009570 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	691b      	ldr	r3, [r3, #16]
 800955a:	4618      	mov	r0, r3
 800955c:	f7fe f996 	bl	800788c <dec_lock>
 8009560:	4603      	mov	r3, r0
 8009562:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009564:	7bfb      	ldrb	r3, [r7, #15]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d102      	bne.n	8009570 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2200      	movs	r2, #0
 800956e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009570:	7bfb      	ldrb	r3, [r7, #15]
}
 8009572:	4618      	mov	r0, r3
 8009574:	3710      	adds	r7, #16
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}

0800957a <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800957a:	b580      	push	{r7, lr}
 800957c:	b092      	sub	sp, #72	@ 0x48
 800957e:	af00      	add	r7, sp, #0
 8009580:	60f8      	str	r0, [r7, #12]
 8009582:	60b9      	str	r1, [r7, #8]
 8009584:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8009586:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800958a:	f107 030c 	add.w	r3, r7, #12
 800958e:	2200      	movs	r2, #0
 8009590:	4618      	mov	r0, r3
 8009592:	f7ff f989 	bl	80088a8 <find_volume>
 8009596:	4603      	mov	r3, r0
 8009598:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800959c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	f040 8099 	bne.w	80096d8 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80095a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80095ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ae:	691a      	ldr	r2, [r3, #16]
 80095b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b2:	695b      	ldr	r3, [r3, #20]
 80095b4:	3b02      	subs	r3, #2
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d804      	bhi.n	80095c4 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80095ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095bc:	691a      	ldr	r2, [r3, #16]
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	601a      	str	r2, [r3, #0]
 80095c2:	e089      	b.n	80096d8 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 80095c4:	2300      	movs	r3, #0
 80095c6:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 80095c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ca:	781b      	ldrb	r3, [r3, #0]
 80095cc:	2b01      	cmp	r3, #1
 80095ce:	d128      	bne.n	8009622 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 80095d0:	2302      	movs	r3, #2
 80095d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095d6:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 80095d8:	f107 0314 	add.w	r3, r7, #20
 80095dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095de:	4618      	mov	r0, r3
 80095e0:	f7fe fab3 	bl	8007b4a <get_fat>
 80095e4:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80095e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80095ec:	d103      	bne.n	80095f6 <f_getfree+0x7c>
 80095ee:	2301      	movs	r3, #1
 80095f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80095f4:	e063      	b.n	80096be <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80095f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d103      	bne.n	8009604 <f_getfree+0x8a>
 80095fc:	2302      	movs	r3, #2
 80095fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009602:	e05c      	b.n	80096be <f_getfree+0x144>
					if (stat == 0) nfree++;
 8009604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009606:	2b00      	cmp	r3, #0
 8009608:	d102      	bne.n	8009610 <f_getfree+0x96>
 800960a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800960c:	3301      	adds	r3, #1
 800960e:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8009610:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009612:	3301      	adds	r3, #1
 8009614:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009618:	695b      	ldr	r3, [r3, #20]
 800961a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800961c:	429a      	cmp	r2, r3
 800961e:	d3db      	bcc.n	80095d8 <f_getfree+0x5e>
 8009620:	e04d      	b.n	80096be <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8009622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800962a:	6a1b      	ldr	r3, [r3, #32]
 800962c:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800962e:	2300      	movs	r3, #0
 8009630:	637b      	str	r3, [r7, #52]	@ 0x34
 8009632:	2300      	movs	r3, #0
 8009634:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8009636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009638:	2b00      	cmp	r3, #0
 800963a:	d113      	bne.n	8009664 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800963c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800963e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009640:	1c5a      	adds	r2, r3, #1
 8009642:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009644:	4619      	mov	r1, r3
 8009646:	f7fe f9c5 	bl	80079d4 <move_window>
 800964a:	4603      	mov	r3, r0
 800964c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8009650:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009654:	2b00      	cmp	r3, #0
 8009656:	d131      	bne.n	80096bc <f_getfree+0x142>
							p = fs->win;
 8009658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800965a:	3330      	adds	r3, #48	@ 0x30
 800965c:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800965e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009662:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8009664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009666:	781b      	ldrb	r3, [r3, #0]
 8009668:	2b02      	cmp	r3, #2
 800966a:	d10f      	bne.n	800968c <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800966c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800966e:	f7fd feff 	bl	8007470 <ld_word>
 8009672:	4603      	mov	r3, r0
 8009674:	2b00      	cmp	r3, #0
 8009676:	d102      	bne.n	800967e <f_getfree+0x104>
 8009678:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800967a:	3301      	adds	r3, #1
 800967c:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800967e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009680:	3302      	adds	r3, #2
 8009682:	633b      	str	r3, [r7, #48]	@ 0x30
 8009684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009686:	3b02      	subs	r3, #2
 8009688:	637b      	str	r3, [r7, #52]	@ 0x34
 800968a:	e010      	b.n	80096ae <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800968c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800968e:	f7fd ff08 	bl	80074a2 <ld_dword>
 8009692:	4603      	mov	r3, r0
 8009694:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009698:	2b00      	cmp	r3, #0
 800969a:	d102      	bne.n	80096a2 <f_getfree+0x128>
 800969c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800969e:	3301      	adds	r3, #1
 80096a0:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 80096a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a4:	3304      	adds	r3, #4
 80096a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80096a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096aa:	3b04      	subs	r3, #4
 80096ac:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 80096ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096b0:	3b01      	subs	r3, #1
 80096b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d1bd      	bne.n	8009636 <f_getfree+0xbc>
 80096ba:	e000      	b.n	80096be <f_getfree+0x144>
							if (res != FR_OK) break;
 80096bc:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096c2:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80096c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096c8:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80096ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096cc:	791a      	ldrb	r2, [r3, #4]
 80096ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096d0:	f042 0201 	orr.w	r2, r2, #1
 80096d4:	b2d2      	uxtb	r2, r2
 80096d6:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80096d8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3748      	adds	r7, #72	@ 0x48
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}

080096e4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b087      	sub	sp, #28
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	60f8      	str	r0, [r7, #12]
 80096ec:	60b9      	str	r1, [r7, #8]
 80096ee:	4613      	mov	r3, r2
 80096f0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80096f2:	2301      	movs	r3, #1
 80096f4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80096f6:	2300      	movs	r3, #0
 80096f8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80096fa:	4b1f      	ldr	r3, [pc, #124]	@ (8009778 <FATFS_LinkDriverEx+0x94>)
 80096fc:	7a5b      	ldrb	r3, [r3, #9]
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	2b00      	cmp	r3, #0
 8009702:	d131      	bne.n	8009768 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009704:	4b1c      	ldr	r3, [pc, #112]	@ (8009778 <FATFS_LinkDriverEx+0x94>)
 8009706:	7a5b      	ldrb	r3, [r3, #9]
 8009708:	b2db      	uxtb	r3, r3
 800970a:	461a      	mov	r2, r3
 800970c:	4b1a      	ldr	r3, [pc, #104]	@ (8009778 <FATFS_LinkDriverEx+0x94>)
 800970e:	2100      	movs	r1, #0
 8009710:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009712:	4b19      	ldr	r3, [pc, #100]	@ (8009778 <FATFS_LinkDriverEx+0x94>)
 8009714:	7a5b      	ldrb	r3, [r3, #9]
 8009716:	b2db      	uxtb	r3, r3
 8009718:	4a17      	ldr	r2, [pc, #92]	@ (8009778 <FATFS_LinkDriverEx+0x94>)
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	4413      	add	r3, r2
 800971e:	68fa      	ldr	r2, [r7, #12]
 8009720:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009722:	4b15      	ldr	r3, [pc, #84]	@ (8009778 <FATFS_LinkDriverEx+0x94>)
 8009724:	7a5b      	ldrb	r3, [r3, #9]
 8009726:	b2db      	uxtb	r3, r3
 8009728:	461a      	mov	r2, r3
 800972a:	4b13      	ldr	r3, [pc, #76]	@ (8009778 <FATFS_LinkDriverEx+0x94>)
 800972c:	4413      	add	r3, r2
 800972e:	79fa      	ldrb	r2, [r7, #7]
 8009730:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009732:	4b11      	ldr	r3, [pc, #68]	@ (8009778 <FATFS_LinkDriverEx+0x94>)
 8009734:	7a5b      	ldrb	r3, [r3, #9]
 8009736:	b2db      	uxtb	r3, r3
 8009738:	1c5a      	adds	r2, r3, #1
 800973a:	b2d1      	uxtb	r1, r2
 800973c:	4a0e      	ldr	r2, [pc, #56]	@ (8009778 <FATFS_LinkDriverEx+0x94>)
 800973e:	7251      	strb	r1, [r2, #9]
 8009740:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009742:	7dbb      	ldrb	r3, [r7, #22]
 8009744:	3330      	adds	r3, #48	@ 0x30
 8009746:	b2da      	uxtb	r2, r3
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	3301      	adds	r3, #1
 8009750:	223a      	movs	r2, #58	@ 0x3a
 8009752:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	3302      	adds	r3, #2
 8009758:	222f      	movs	r2, #47	@ 0x2f
 800975a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	3303      	adds	r3, #3
 8009760:	2200      	movs	r2, #0
 8009762:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009764:	2300      	movs	r3, #0
 8009766:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009768:	7dfb      	ldrb	r3, [r7, #23]
}
 800976a:	4618      	mov	r0, r3
 800976c:	371c      	adds	r7, #28
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr
 8009776:	bf00      	nop
 8009778:	20040298 	.word	0x20040298

0800977c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
 8009784:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009786:	2200      	movs	r2, #0
 8009788:	6839      	ldr	r1, [r7, #0]
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7ff ffaa 	bl	80096e4 <FATFS_LinkDriverEx>
 8009790:	4603      	mov	r3, r0
}
 8009792:	4618      	mov	r0, r3
 8009794:	3708      	adds	r7, #8
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}

0800979a <memset>:
 800979a:	4402      	add	r2, r0
 800979c:	4603      	mov	r3, r0
 800979e:	4293      	cmp	r3, r2
 80097a0:	d100      	bne.n	80097a4 <memset+0xa>
 80097a2:	4770      	bx	lr
 80097a4:	f803 1b01 	strb.w	r1, [r3], #1
 80097a8:	e7f9      	b.n	800979e <memset+0x4>
	...

080097ac <__libc_init_array>:
 80097ac:	b570      	push	{r4, r5, r6, lr}
 80097ae:	4d0d      	ldr	r5, [pc, #52]	@ (80097e4 <__libc_init_array+0x38>)
 80097b0:	4c0d      	ldr	r4, [pc, #52]	@ (80097e8 <__libc_init_array+0x3c>)
 80097b2:	1b64      	subs	r4, r4, r5
 80097b4:	10a4      	asrs	r4, r4, #2
 80097b6:	2600      	movs	r6, #0
 80097b8:	42a6      	cmp	r6, r4
 80097ba:	d109      	bne.n	80097d0 <__libc_init_array+0x24>
 80097bc:	4d0b      	ldr	r5, [pc, #44]	@ (80097ec <__libc_init_array+0x40>)
 80097be:	4c0c      	ldr	r4, [pc, #48]	@ (80097f0 <__libc_init_array+0x44>)
 80097c0:	f000 f818 	bl	80097f4 <_init>
 80097c4:	1b64      	subs	r4, r4, r5
 80097c6:	10a4      	asrs	r4, r4, #2
 80097c8:	2600      	movs	r6, #0
 80097ca:	42a6      	cmp	r6, r4
 80097cc:	d105      	bne.n	80097da <__libc_init_array+0x2e>
 80097ce:	bd70      	pop	{r4, r5, r6, pc}
 80097d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80097d4:	4798      	blx	r3
 80097d6:	3601      	adds	r6, #1
 80097d8:	e7ee      	b.n	80097b8 <__libc_init_array+0xc>
 80097da:	f855 3b04 	ldr.w	r3, [r5], #4
 80097de:	4798      	blx	r3
 80097e0:	3601      	adds	r6, #1
 80097e2:	e7f2      	b.n	80097ca <__libc_init_array+0x1e>
 80097e4:	08009998 	.word	0x08009998
 80097e8:	08009998 	.word	0x08009998
 80097ec:	08009998 	.word	0x08009998
 80097f0:	0800999c 	.word	0x0800999c

080097f4 <_init>:
 80097f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097f6:	bf00      	nop
 80097f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097fa:	bc08      	pop	{r3}
 80097fc:	469e      	mov	lr, r3
 80097fe:	4770      	bx	lr

08009800 <_fini>:
 8009800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009802:	bf00      	nop
 8009804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009806:	bc08      	pop	{r3}
 8009808:	469e      	mov	lr, r3
 800980a:	4770      	bx	lr
