{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543961349321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543961349336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 18:09:09 2018 " "Processing started: Tue Dec 04 18:09:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543961349336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961349336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Titanic2 -c Titanic2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Titanic2 -c Titanic2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961349336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543961349949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543961349949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "titanic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file titanic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Titanic2-BEHAVIOUR " "Found design unit 1: Titanic2-BEHAVIOUR" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364061 ""} { "Info" "ISGN_ENTITY_NAME" "1 Titanic2 " "Found entity 1: Titanic2" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM16-ROM_BH " "Found design unit 1: ROM16-ROM_BH" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/ROM16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364077 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM16 " "Found entity 1: ROM16" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/ROM16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGBANK16-REGBANK16_BH " "Found design unit 1: REGBANK16-REGBANK16_BH" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364077 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGBANK16 " "Found entity 1: REGBANK16" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL16-CONTROL16_BH " "Found design unit 1: CONTROL16-CONTROL16_BH" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364077 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL16 " "Found entity 1: CONTROL16" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM16-RAM_BH " "Found design unit 1: RAM16-RAM_BH" {  } { { "RAM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/RAM16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364077 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16 " "Found entity 1: RAM16" {  } { { "RAM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/RAM16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_4op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_4op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4op-implements " "Found design unit 1: multiplexer_4op-implements" {  } { { "multiplexer_4op.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/multiplexer_4op.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364077 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4op " "Found entity 1: multiplexer_4op" {  } { { "multiplexer_4op.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/multiplexer_4op.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_5pos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_5pos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_5pos-implements " "Found design unit 1: Multiplexer_5pos-implements" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Multiplexer_5pos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_5pos " "Found entity 1: Multiplexer_5pos" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Multiplexer_5pos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qand-implements " "Found design unit 1: Qand-implements" {  } { { "Qand.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qand " "Found entity 1: Qand" {  } { { "Qand.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qor-implements " "Found design unit 1: Qor-implements" {  } { { "Qor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qor " "Found entity 1: Qor" {  } { { "Qor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qxor-implements " "Found design unit 1: Qxor-implements" {  } { { "Qxor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qxor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qxor " "Found entity 1: Qxor" {  } { { "Qxor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qxor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_2bits-implements " "Found design unit 1: Shift_2bits-implements" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Shift_2bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_2bits " "Found entity 1: Shift_2bits" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Shift_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMA16BITS-adder_bh " "Found design unit 1: SOMA16BITS-adder_bh" {  } { { "SOMA16BITS.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/SOMA16BITS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMA16BITS " "Found entity 1: SOMA16BITS" {  } { { "SOMA16BITS.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/SOMA16BITS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula-implements " "Found design unit 1: Ula-implements" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-adder_bh " "Found design unit 1: PC-adder_bh" {  } { { "PC.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/PC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brancheq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brancheq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchEq-adder_bh " "Found design unit 1: BranchEq-adder_bh" {  } { { "BranchEq.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/BranchEq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""} { "Info" "ISGN_ENTITY_NAME" "1 BranchEq " "Found entity 1: BranchEq" {  } { { "BranchEq.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/BranchEq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-implements " "Found design unit 1: mux1-implements" {  } { { "mux1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-implements " "Found design unit 1: extensor-implements" {  } { { "extensor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/extensor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/extensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_1-implements " "Found design unit 1: AND_1-implements" {  } { { "AND_1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/AND_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_1 " "Found entity 1: AND_1" {  } { { "AND_1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/AND_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-implements " "Found design unit 1: zero-implements" {  } { { "zero.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/zero.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplica-implements " "Found design unit 1: multiplica-implements" {  } { { "multiplica.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/multiplica.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364124 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplica " "Found entity 1: multiplica" {  } { { "multiplica.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/multiplica.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocamento2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocamento2bits-implements " "Found design unit 1: deslocamento2bits-implements" {  } { { "deslocamento2bits.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/deslocamento2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364124 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocamento2bits " "Found entity 1: deslocamento2bits" {  } { { "deslocamento2bits.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/deslocamento2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961364124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Titanic2 " "Elaborating entity \"Titanic2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC0 " "Elaborating entity \"PC\" for hierarchy \"PC:PC0\"" {  } { { "Titanic2.vhd" "PC0" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMA16BITS SOMA16BITS:SUM0 " "Elaborating entity \"SOMA16BITS\" for hierarchy \"SOMA16BITS:SUM0\"" {  } { { "Titanic2.vhd" "SUM0" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM16 ROM16:MEMORIA_DE_INSTRUCOES " "Elaborating entity \"ROM16\" for hierarchy \"ROM16:MEMORIA_DE_INSTRUCOES\"" {  } { { "Titanic2.vhd" "MEMORIA_DE_INSTRUCOES" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL16 CONTROL16:UNIDADE_DE_CONTROLE " "Elaborating entity \"CONTROL16\" for hierarchy \"CONTROL16:UNIDADE_DE_CONTROLE\"" {  } { { "Titanic2.vhd" "UNIDADE_DE_CONTROLE" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DesvioCondicional CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"DesvioCondicional\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemParaReg CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"MemParaReg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_opcode CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"ula_opcode\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EscReg CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"EscReg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_or_write CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"read_or_write\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulaFont CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"ulaFont\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaFont CONTROL16.vhd(26) " "Inferred latch for \"ulaFont\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_or_write CONTROL16.vhd(26) " "Inferred latch for \"read_or_write\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscReg CONTROL16.vhd(26) " "Inferred latch for \"EscReg\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[0\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[0\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[1\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[1\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[2\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[2\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[3\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[3\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[4\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[4\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[5\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[5\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[6\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[6\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[7\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[7\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemParaReg CONTROL16.vhd(26) " "Inferred latch for \"MemParaReg\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DesvioCondicional CONTROL16.vhd(26) " "Inferred latch for \"DesvioCondicional\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 "|CONTROL16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGBANK16 REGBANK16:BANCO_DE_REGISTRADORES " "Elaborating entity \"REGBANK16\" for hierarchy \"REGBANK16:BANCO_DE_REGISTRADORES\"" {  } { { "Titanic2.vhd" "BANCO_DE_REGISTRADORES" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961364249 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "REGBANK16:BANCO_DE_REGISTRADORES\|ARRAYREG " "RAM logic \"REGBANK16:BANCO_DE_REGISTRADORES\|ARRAYREG\" is uninferred due to asynchronous read logic" {  } { { "REGBANK16.vhd" "ARRAYREG" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543961364702 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543961364702 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[2\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[2\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[3\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[3\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[4\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[4\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[5\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[5\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[6\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[6\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[7\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[7\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[8\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[8\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[9\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[9\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[10\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[10\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[11\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[11\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[12\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[12\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[13\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[13\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[14\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[14\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_enderecoMais2\[15\] " "Inserted always-enabled tri-state buffer between \"test_enderecoMais2\[15\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[1\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[1\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[2\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[2\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[5\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[5\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[6\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[6\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[7\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[7\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[8\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[8\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[9\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[9\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[10\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[10\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[11\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[11\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[12\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[12\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[13\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[13\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[14\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[14\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test_instrucao\[15\] " "Inserted always-enabled tri-state buffer between \"test_instrucao\[15\]\" and its non-tri-state driver." {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1543961365080 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1543961365080 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[0\] VCC pin " "The pin \"test_proxEnderecoOut\[0\]\" is fed by VCC" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[1\] GND pin " "The pin \"test_proxEnderecoOut\[1\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[2\] GND pin " "The pin \"test_proxEnderecoOut\[2\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[3\] GND pin " "The pin \"test_proxEnderecoOut\[3\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[4\] GND pin " "The pin \"test_proxEnderecoOut\[4\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[5\] GND pin " "The pin \"test_proxEnderecoOut\[5\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[6\] GND pin " "The pin \"test_proxEnderecoOut\[6\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[7\] GND pin " "The pin \"test_proxEnderecoOut\[7\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[8\] GND pin " "The pin \"test_proxEnderecoOut\[8\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[9\] GND pin " "The pin \"test_proxEnderecoOut\[9\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[10\] GND pin " "The pin \"test_proxEnderecoOut\[10\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[11\] GND pin " "The pin \"test_proxEnderecoOut\[11\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[12\] GND pin " "The pin \"test_proxEnderecoOut\[12\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[13\] GND pin " "The pin \"test_proxEnderecoOut\[13\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[14\] GND pin " "The pin \"test_proxEnderecoOut\[14\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_proxEnderecoOut\[15\] GND pin " "The pin \"test_proxEnderecoOut\[15\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_instrucao\[0\] VCC pin " "The pin \"test_instrucao\[0\]\" is fed by VCC" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_instrucao\[3\] GND pin " "The pin \"test_instrucao\[3\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_instrucao\[4\] GND pin " "The pin \"test_instrucao\[4\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[0\] GND pin " "The pin \"test_reg1\[0\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[1\] GND pin " "The pin \"test_reg1\[1\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[2\] GND pin " "The pin \"test_reg1\[2\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[3\] GND pin " "The pin \"test_reg1\[3\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[4\] GND pin " "The pin \"test_reg1\[4\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[5\] GND pin " "The pin \"test_reg1\[5\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[6\] GND pin " "The pin \"test_reg1\[6\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[7\] GND pin " "The pin \"test_reg1\[7\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[8\] GND pin " "The pin \"test_reg1\[8\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[9\] GND pin " "The pin \"test_reg1\[9\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[10\] GND pin " "The pin \"test_reg1\[10\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[11\] GND pin " "The pin \"test_reg1\[11\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[12\] GND pin " "The pin \"test_reg1\[12\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[13\] GND pin " "The pin \"test_reg1\[13\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[14\] GND pin " "The pin \"test_reg1\[14\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg1\[15\] GND pin " "The pin \"test_reg1\[15\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[0\] GND pin " "The pin \"test_reg2\[0\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[1\] GND pin " "The pin \"test_reg2\[1\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[2\] GND pin " "The pin \"test_reg2\[2\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[3\] GND pin " "The pin \"test_reg2\[3\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[4\] GND pin " "The pin \"test_reg2\[4\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[5\] GND pin " "The pin \"test_reg2\[5\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[6\] GND pin " "The pin \"test_reg2\[6\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[7\] GND pin " "The pin \"test_reg2\[7\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[8\] GND pin " "The pin \"test_reg2\[8\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[9\] GND pin " "The pin \"test_reg2\[9\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[10\] GND pin " "The pin \"test_reg2\[10\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[11\] GND pin " "The pin \"test_reg2\[11\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[12\] GND pin " "The pin \"test_reg2\[12\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[13\] GND pin " "The pin \"test_reg2\[13\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[14\] GND pin " "The pin \"test_reg2\[14\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "test_reg2\[15\] GND pin " "The pin \"test_reg2\[15\]\" is fed by GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1543961365080 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1543961365080 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "test_proxEnderecoOut\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"test_proxEnderecoOut\[0\]\" is moved to its source" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "test_enderecoMais2\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"test_enderecoMais2\[0\]\" is moved to its source" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "test_enderecoMais2\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"test_enderecoMais2\[1\]\" is moved to its source" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "test_enderecoMais2\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"test_enderecoMais2\[2\]\" is moved to its source" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "test_enderecoMais2\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"test_enderecoMais2\[3\]\" is moved to its source" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "test_instrucao\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"test_instrucao\[12\]\" is moved to its source" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "test_instrucao\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"test_instrucao\[13\]\" is moved to its source" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "test_instrucao\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"test_instrucao\[14\]\" is moved to its source" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "test_instrucao\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"test_instrucao\[15\]\" is moved to its source" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1543961365080 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1543961365080 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_HDR" "" "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[1\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[1\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[2\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[2\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[3\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[3\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[4\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[4\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[5\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[5\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[6\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[6\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[7\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[7\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[8\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[8\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[9\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[9\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[10\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[10\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[11\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[11\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[12\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[12\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[13\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[13\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[14\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[14\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "test_proxEnderecoOut\[15\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"test_proxEnderecoOut\[15\]\" is set to GND" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1543961365080 ""}  } {  } 0 13036 "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" 0 0 "Analysis & Synthesis" 0 -1 1543961365080 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "test_proxEnderecoOut\[0\]~synth " "Node \"test_proxEnderecoOut\[0\]~synth\"" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "comb~synth " "Node \"comb~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "comb~synth " "Node \"comb~synth\"" {  } {  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "test_instrucao\[0\]~synth " "Node \"test_instrucao\[0\]~synth\"" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "test_instrucao\[9\]~synth " "Node \"test_instrucao\[9\]~synth\"" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "test_instrucao\[12\]~synth " "Node \"test_instrucao\[12\]~synth\"" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "test_instrucao\[15\]~synth " "Node \"test_instrucao\[15\]~synth\"" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROL16:UNIDADE_DE_CONTROLE\|DesvioCondicional " "Node \"CONTROL16:UNIDADE_DE_CONTROLE\|DesvioCondicional\"" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROL16:UNIDADE_DE_CONTROLE\|EscReg " "Node \"CONTROL16:UNIDADE_DE_CONTROLE\|EscReg\"" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROL16:UNIDADE_DE_CONTROLE\|read_or_write " "Node \"CONTROL16:UNIDADE_DE_CONTROLE\|read_or_write\"" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROL16:UNIDADE_DE_CONTROLE\|ula_opcode\[4\] " "Node \"CONTROL16:UNIDADE_DE_CONTROLE\|ula_opcode\[4\]\"" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CONTROL16:UNIDADE_DE_CONTROLE\|ula_opcode\[7\] " "Node \"CONTROL16:UNIDADE_DE_CONTROLE\|ula_opcode\[7\]\"" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365096 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543961365096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543961365361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961365361 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365502 "|Titanic2|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543961365502 "|Titanic2|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543961365502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543961365502 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543961365502 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "93 " "Implemented 93 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543961365502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543961365502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543961365549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 18:09:25 2018 " "Processing ended: Tue Dec 04 18:09:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543961365549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543961365549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543961365549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961365549 ""}
