\hypertarget{struct_u_s_i_c___g_l_o_b_a_l___type_def}{}\doxysection{U\+S\+I\+C\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_i_c___g_l_o_b_a_l___type_def}\index{USIC\_GLOBAL\_TypeDef@{USIC\_GLOBAL\_TypeDef}}


Universal Serial Interface Controller 0 (U\+S\+IC)  




{\ttfamily \#include $<$X\+M\+C1100.\+h$>$}



Collaboration diagram for U\+S\+I\+C\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=204pt]{struct_u_s_i_c___g_l_o_b_a_l___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___g_l_o_b_a_l___type_def_a0ee5b64077f4bfda4d36eb8f71b41299}{ID}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Universal Serial Interface Controller 0 (U\+S\+IC) 

Definition at line 388 of file X\+M\+C1100.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_i_c___g_l_o_b_a_l___type_def_a0ee5b64077f4bfda4d36eb8f71b41299}\label{struct_u_s_i_c___g_l_o_b_a_l___type_def_a0ee5b64077f4bfda4d36eb8f71b41299}} 
\index{USIC\_GLOBAL\_TypeDef@{USIC\_GLOBAL\_TypeDef}!ID@{ID}}
\index{ID@{ID}!USIC\_GLOBAL\_TypeDef@{USIC\_GLOBAL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ID}{ID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+Type\+Def\+::\+ID}

$<$ (@ 0x48000008) U\+S\+IC Structure ~\newline
 (@ 0x48000008) Module Identification Register ~\newline
 

Definition at line 389 of file X\+M\+C1100.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Libraries/\+C\+M\+S\+I\+S/\+Infineon/\+X\+M\+C1100\+\_\+series/\+Include/\mbox{\hyperlink{_x_m_c1100_8h}{X\+M\+C1100.\+h}}\end{DoxyCompactItemize}
