#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 24 18:20:02 2024
# Process ID: 24188
# Current directory: C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12656 C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.xpr
# Log file: C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/vivado.log
# Journal file: C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE\vivado.jou
# Running On        :DESKTOP-C85PAQU
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16782 MB
# Swap memory       :2550 MB
# Total Virtual     :19332 MB
# Available Virtual :11750 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.121 ; gain = 264.816
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:35]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_slave_behav -key {Behavioral:sim_1:Functional:tb_SPI_slave} -tclbatch {tb_SPI_slave.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_SPI_slave.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = x, miso = bx
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = x, miso = b0
Time = 10000 , data_in = 00101010, data_out = 00000000, mosi = x, miso = b0
Time = 20000 , data_in = 00101010, data_out = 00000000, mosi = 1, miso = b0
Time = 25000 , data_in = 00101010, data_out = 0000000x, mosi = 1, miso = b0
Time = 35000 , data_in = 00101010, data_out = 000000xx, mosi = 1, miso = b0
Time = 45000 , data_in = 00101010, data_out = 00000xxx, mosi = 1, miso = b0
Time = 55000 , data_in = 00101010, data_out = 0000xxxx, mosi = 1, miso = b0
Time = 65000 , data_in = 00101010, data_out = 000xxxxx, mosi = 1, miso = b0
Time = 75000 , data_in = 00101010, data_out = 00xxxxxx, mosi = 1, miso = b0
Time = 85000 , data_in = 00101010, data_out = 0xxxxxxx, mosi = 1, miso = b0
Time = 95000 , data_in = 00101010, data_out = xxxxxxxx, mosi = 1, miso = bx
Time = 100000 , data_in = 00011010, data_out = xxxxxxxx, mosi = 1, miso = bx
Time = 105000 , data_in = 00011010, data_out = xxxxxxxx, mosi = 1, miso = b1
$finish called at time : 200 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_slave_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = x, miso = bx
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = x, miso = b0
Time = 10000 , data_in = 00101010, data_out = 00000000, mosi = x, miso = b0
Time = 20000 , data_in = 00101010, data_out = 00000000, mosi = 1, miso = b0
Time = 25000 , data_in = 00101010, data_out = 0000000x, mosi = 1, miso = b0
Time = 35000 , data_in = 00101010, data_out = 000000xx, mosi = 1, miso = b0
Time = 45000 , data_in = 00101010, data_out = 00000xxx, mosi = 1, miso = b0
Time = 55000 , data_in = 00101010, data_out = 0000xxxx, mosi = 1, miso = b0
Time = 65000 , data_in = 00101010, data_out = 000xxxxx, mosi = 1, miso = b0
Time = 75000 , data_in = 00101010, data_out = 00xxxxxx, mosi = 1, miso = b0
Time = 85000 , data_in = 00101010, data_out = 0xxxxxxx, mosi = 1, miso = b0
Time = 95000 , data_in = 00101010, data_out = xxxxxxxx, mosi = 1, miso = bx
Time = 100000 , data_in = 00011010, data_out = xxxxxxxx, mosi = 1, miso = bx
Time = 105000 , data_in = 00011010, data_out = xxxxxxxx, mosi = 1, miso = b1
$finish called at time : 200 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 52
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1901.121 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_slave_behav -key {Behavioral:sim_1:Functional:tb_SPI_slave} -tclbatch {tb_SPI_slave.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_SPI_slave.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = 0, miso = x
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = 0, miso = 0
Time = 10000 , data_in = 00101010, data_out = 00000000, mosi = 0, miso = 0
Time = 25000 , data_in = 00101010, data_out = 00101010, mosi = 0, miso = 0
Time = 30000 , data_in = 00101010, data_out = 00101010, mosi = 1, miso = 0
Time = 35000 , data_in = 00101010, data_out = 01010100, mosi = 1, miso = 0
Time = 40000 , data_in = 00101010, data_out = 01010100, mosi = 0, miso = 0
Time = 45000 , data_in = 00101010, data_out = 10101001, mosi = 0, miso = 1
Time = 50000 , data_in = 00101010, data_out = 10101001, mosi = 1, miso = 1
Time = 55000 , data_in = 00101010, data_out = 01010010, mosi = 1, miso = 0
Time = 60000 , data_in = 00101010, data_out = 01010010, mosi = 0, miso = 0
Time = 65000 , data_in = 00101010, data_out = 10100101, mosi = 0, miso = 1
Time = 70000 , data_in = 00101010, data_out = 10100101, mosi = 1, miso = 1
Time = 75000 , data_in = 00101010, data_out = 01001010, mosi = 1, miso = 0
Time = 80000 , data_in = 00101010, data_out = 01001010, mosi = 0, miso = 0
Time = 85000 , data_in = 00101010, data_out = 10010101, mosi = 0, miso = 1
Time = 90000 , data_in = 00101010, data_out = 10010101, mosi = 1, miso = 1
Time = 95000 , data_in = 00101010, data_out = 00101010, mosi = 1, miso = 0
Time = 100000 , data_in = 00101010, data_out = 00101010, mosi = 0, miso = 0
Time = 105000 , data_in = 00101010, data_out = 01010101, mosi = 0, miso = 0
Time = 115000 , data_in = 00101010, data_out = 10101010, mosi = 0, miso = 1
Time = 125000 , data_in = 00101010, data_out = 01010100, mosi = 0, miso = 0
Time = 135000 , data_in = 00101010, data_out = 10101000, mosi = 0, miso = 1
Time = 145000 , data_in = 00101010, data_out = 01010000, mosi = 0, miso = 0
Time = 155000 , data_in = 00101010, data_out = 10100000, mosi = 0, miso = 1
Time = 165000 , data_in = 00101010, data_out = 01000000, mosi = 0, miso = 0
Time = 175000 , data_in = 00101010, data_out = 10000000, mosi = 0, miso = 1
Time = 185000 , data_in = 00101010, data_out = 00000000, mosi = 0, miso = 0
$finish called at time : 200 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_slave_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_slave_behav -key {Behavioral:sim_1:Functional:tb_SPI_slave} -tclbatch {tb_SPI_slave.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_SPI_slave.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = 0, miso = x
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = 0, miso = 0
Time = 10000 , data_in = 00101010, data_out = 00000000, mosi = 0, miso = 0
Time = 25000 , data_in = 00101010, data_out = 00101010, mosi = 0, miso = 0
Time = 30000 , data_in = 00101010, data_out = 00101010, mosi = 1, miso = 0
Time = 35000 , data_in = 00101010, data_out = 01010100, mosi = 1, miso = 0
Time = 45000 , data_in = 00101010, data_out = 10101001, mosi = 1, miso = 1
Time = 55000 , data_in = 00101010, data_out = 01010011, mosi = 1, miso = 0
Time = 65000 , data_in = 00101010, data_out = 10100111, mosi = 1, miso = 1
Time = 75000 , data_in = 00101010, data_out = 01001111, mosi = 1, miso = 0
Time = 85000 , data_in = 00101010, data_out = 10011111, mosi = 1, miso = 1
Time = 95000 , data_in = 00101010, data_out = 00111111, mosi = 1, miso = 0
Time = 105000 , data_in = 00101010, data_out = 01111111, mosi = 1, miso = 0
Time = 115000 , data_in = 00101010, data_out = 11111111, mosi = 1, miso = 1
$finish called at time : 200 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_slave_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2680.207 ; gain = 0.000
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = x, miso = x
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = x, miso = 0
Time = 10000 , data_in = 00101010, data_out = 00000000, mosi = x, miso = 0
Time = 25000 , data_in = 00101010, data_out = 00101010, mosi = x, miso = 0
Time = 30000 , data_in = 00101010, data_out = 00101010, mosi = 1, miso = 0
Time = 35000 , data_in = 00101010, data_out = 0101010x, mosi = 1, miso = 0
Time = 45000 , data_in = 00101010, data_out = 101010x1, mosi = 1, miso = 1
Time = 55000 , data_in = 00101010, data_out = 01010x11, mosi = 1, miso = 0
Time = 65000 , data_in = 00101010, data_out = 1010x111, mosi = 1, miso = 1
Time = 75000 , data_in = 00101010, data_out = 010x1111, mosi = 1, miso = 0
Time = 85000 , data_in = 00101010, data_out = 10x11111, mosi = 1, miso = 1
Time = 95000 , data_in = 00101010, data_out = 0x111111, mosi = 1, miso = 0
Time = 105000 , data_in = 00101010, data_out = x1111111, mosi = 1, miso = x
Time = 115000 , data_in = 00101010, data_out = 11111111, mosi = 1, miso = 1
$finish called at time : 200 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.047 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time = 0, data_in = 00000000, data_out = xxxxxxxx, mosi = 0, miso = x
Time = 5000, data_in = 00000000, data_out = 00000000, mosi = 0, miso = 0
Time = 10000, data_in = 00101010, data_out = 00000000, mosi = 0, miso = 0
Time = 30000, data_in = 00101010, data_out = 00000000, mosi = 1, miso = 0
Time = 40000, data_in = 00101010, data_out = 00000000, mosi = 0, miso = 0
Time = 45000, data_in = 00101010, data_out = 00000001, mosi = 0, miso = 0
Time = 50000, data_in = 00101010, data_out = 00000001, mosi = 1, miso = 0
Time = 55000, data_in = 00101010, data_out = 00000010, mosi = 1, miso = 0
Time = 60000, data_in = 00101010, data_out = 00000010, mosi = 0, miso = 0
Time = 65000, data_in = 00101010, data_out = 00000101, mosi = 0, miso = 0
Time = 70000, data_in = 00101010, data_out = 00000101, mosi = 1, miso = 0
Time = 75000, data_in = 00101010, data_out = 00001010, mosi = 1, miso = 0
Time = 80000, data_in = 00101010, data_out = 00001010, mosi = 0, miso = 0
Time = 85000, data_in = 00101010, data_out = 00010101, mosi = 0, miso = 0
Time = 90000, data_in = 00101010, data_out = 00010101, mosi = 1, miso = 0
Time = 95000, data_in = 00101010, data_out = 00101010, mosi = 1, miso = 0
Time = 100000, data_in = 00101010, data_out = 00101010, mosi = 0, miso = 0
Time = 105000, data_in = 00101010, data_out = 01010101, mosi = 0, miso = 0
Time = 115000, data_in = 00101010, data_out = 10101010, mosi = 0, miso = 1
Time = 125000, data_in = 00101010, data_out = 01010100, mosi = 0, miso = 0
Time = 135000, data_in = 00101010, data_out = 10101000, mosi = 0, miso = 1
Time = 145000, data_in = 00101010, data_out = 01010000, mosi = 0, miso = 0
Time = 155000, data_in = 00101010, data_out = 10100000, mosi = 0, miso = 1
Time = 165000, data_in = 00101010, data_out = 01000000, mosi = 0, miso = 0
Time = 175000, data_in = 00101010, data_out = 10000000, mosi = 0, miso = 1
Time = 185000, data_in = 00101010, data_out = 00000000, mosi = 0, miso = 0
$finish called at time : 200 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = x, miso = x
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = x, miso = 0
Time = 10000 , data_in = 00101010, data_out = 00000000, mosi = x, miso = 0
Time = 25000 , data_in = 00101010, data_out = 00101010, mosi = x, miso = 0
Time = 30000 , data_in = 00101010, data_out = 00101010, mosi = 1, miso = 0
Time = 35000 , data_in = 00101010, data_out = 0101010x, mosi = 1, miso = 0
Time = 45000 , data_in = 00101010, data_out = 101010x1, mosi = 1, miso = 1
Time = 55000 , data_in = 00101010, data_out = 01010x11, mosi = 1, miso = 0
Time = 65000 , data_in = 00101010, data_out = 1010x111, mosi = 1, miso = 1
Time = 75000 , data_in = 00101010, data_out = 010x1111, mosi = 1, miso = 0
Time = 85000 , data_in = 00101010, data_out = 10x11111, mosi = 1, miso = 1
Time = 95000 , data_in = 00101010, data_out = 0x111111, mosi = 1, miso = 0
Time = 105000 , data_in = 00101010, data_out = x1111111, mosi = 1, miso = x
Time = 115000 , data_in = 00101010, data_out = 11111111, mosi = 1, miso = 1
$finish called at time : 200 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.461 ; gain = 0.000
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = 0, miso = x
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = 0, miso = 0
Time = 10000 , data_in = 00101010, data_out = 00000000, mosi = 0, miso = 0
Time = 25000 , data_in = 00101010, data_out = 00101010, mosi = 0, miso = 0
Time = 30000 , data_in = 00101010, data_out = 00101010, mosi = 1, miso = 0
Time = 35000 , data_in = 00101010, data_out = 01010100, mosi = 1, miso = 0
Time = 45000 , data_in = 00101010, data_out = 10101001, mosi = 1, miso = 1
Time = 55000 , data_in = 00101010, data_out = 01010011, mosi = 1, miso = 0
Time = 65000 , data_in = 00101010, data_out = 10100111, mosi = 1, miso = 1
Time = 75000 , data_in = 00101010, data_out = 01001111, mosi = 1, miso = 0
Time = 85000 , data_in = 00101010, data_out = 10011111, mosi = 1, miso = 1
Time = 95000 , data_in = 00101010, data_out = 00111111, mosi = 1, miso = 0
Time = 105000 , data_in = 00101010, data_out = 01111111, mosi = 1, miso = 0
Time = 115000 , data_in = 00101010, data_out = 11111111, mosi = 1, miso = 1
$finish called at time : 200 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2709.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SPI_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SPI_slave_behav -key {Behavioral:sim_1:Functional:tb_SPI_slave} -tclbatch {tb_SPI_slave.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_SPI_slave.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = 0, miso = x
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = 0, miso = 0
Time = 10000 , data_in = 00101010, data_out = 00000000, mosi = 0, miso = 0
Time = 25000 , data_in = 00101010, data_out = 00101010, mosi = 0, miso = 0
Time = 30000 , data_in = 00101010, data_out = 00101010, mosi = 1, miso = 0
Time = 35000 , data_in = 00101010, data_out = 01010100, mosi = 1, miso = 0
Time = 45000 , data_in = 00101010, data_out = 10101001, mosi = 1, miso = 1
Time = 55000 , data_in = 00101010, data_out = 01010011, mosi = 1, miso = 0
Time = 65000 , data_in = 00101010, data_out = 10100111, mosi = 1, miso = 1
Time = 75000 , data_in = 00101010, data_out = 01001111, mosi = 1, miso = 0
Time = 85000 , data_in = 00101010, data_out = 10011111, mosi = 1, miso = 1
Time = 95000 , data_in = 00101010, data_out = 00111111, mosi = 1, miso = 0
Time = 105000 , data_in = 00101010, data_out = 01111111, mosi = 1, miso = 0
Time = 115000 , data_in = 00101010, data_out = 11111111, mosi = 1, miso = 1
$finish called at time : 200 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SPI_slave_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = 0, miso = x
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = 0, miso = 0
Time = 30000 , data_in = 00000000, data_out = 00000000, mosi = 1, miso = 0
Time = 45000 , data_in = 00000000, data_out = 00000001, mosi = 1, miso = 0
Time = 55000 , data_in = 00000000, data_out = 00000011, mosi = 1, miso = 0
Time = 65000 , data_in = 00000000, data_out = 00000111, mosi = 1, miso = 0
Time = 75000 , data_in = 00000000, data_out = 00001111, mosi = 1, miso = 0
Time = 85000 , data_in = 00000000, data_out = 00011111, mosi = 1, miso = 0
Time = 95000 , data_in = 00000000, data_out = 00111111, mosi = 1, miso = 0
Time = 105000 , data_in = 00000000, data_out = 01111111, mosi = 1, miso = 0
Time = 115000 , data_in = 00000000, data_out = 11111111, mosi = 1, miso = 1
$finish called at time : 200 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2742.406 ; gain = 0.000
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = 0, miso = x
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = 0, miso = 0
Time = 30000 , data_in = 00000000, data_out = 00000000, mosi = 1, miso = 0
Time = 45000 , data_in = 00000000, data_out = 00000001, mosi = 1, miso = 0
Time = 55000 , data_in = 00000000, data_out = 00000011, mosi = 1, miso = 0
Time = 65000 , data_in = 00000000, data_out = 00000111, mosi = 1, miso = 0
Time = 75000 , data_in = 00000000, data_out = 00001111, mosi = 1, miso = 0
Time = 85000 , data_in = 00000000, data_out = 00011111, mosi = 1, miso = 0
Time = 95000 , data_in = 00000000, data_out = 00111111, mosi = 1, miso = 0
Time = 105000 , data_in = 00000000, data_out = 01111111, mosi = 1, miso = 0
Time = 115000 , data_in = 00000000, data_out = 11111111, mosi = 1, miso = 1
$finish called at time : 150 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2742.406 ; gain = 0.000
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = 0, miso = x
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = 0, miso = 0
Time = 30000 , data_in = 00000000, data_out = 00000000, mosi = 1, miso = 0
Time = 45000 , data_in = 00000000, data_out = 00000001, mosi = 1, miso = 0
Time = 55000 , data_in = 00000000, data_out = 00000011, mosi = 1, miso = 0
Time = 65000 , data_in = 00000000, data_out = 00000111, mosi = 1, miso = 0
Time = 75000 , data_in = 00000000, data_out = 00001111, mosi = 1, miso = 0
Time = 85000 , data_in = 00000000, data_out = 00011111, mosi = 1, miso = 0
Time = 95000 , data_in = 00000000, data_out = 00111111, mosi = 1, miso = 0
$finish called at time : 100 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2742.406 ; gain = 0.000
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave_Modules.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\SPI_Slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Madalina\Desktop\sili\SPI-Protocol\SLAVE\SLAVE.srcs\sources_1\new\tb_SPI_slave.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SPI_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave_Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-311] analyzing module fsm_slave
INFO: [VRFC 10-311] analyzing module shift_register_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SPI_slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_SPI_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time = 0 , data_in = 00000000, data_out = xxxxxxxx, mosi = 0, miso = x
Time = 5000 , data_in = 00000000, data_out = 00000000, mosi = 0, miso = 0
Time = 30000 , data_in = 00000000, data_out = 00000000, mosi = 1, miso = 0
Time = 45000 , data_in = 00000000, data_out = 00000001, mosi = 1, miso = 0
Time = 55000 , data_in = 00000000, data_out = 00000011, mosi = 1, miso = 0
Time = 65000 , data_in = 00000000, data_out = 00000111, mosi = 1, miso = 0
Time = 75000 , data_in = 00000000, data_out = 00001111, mosi = 1, miso = 0
Time = 85000 , data_in = 00000000, data_out = 00011111, mosi = 1, miso = 0
Time = 95000 , data_in = 00000000, data_out = 00111111, mosi = 1, miso = 0
Time = 105000 , data_in = 00000000, data_out = 01111111, mosi = 1, miso = 0
Time = 115000 , data_in = 00000000, data_out = 11111111, mosi = 1, miso = 1
$finish called at time : 130 ns : File "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/tb_SPI_slave.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 24 20:59:38 2024...
