{
  "vendor": "AMD",
  "type": "CPU",
  "family": "Zen5+RDNA3.5",
  "name": "StrixPoint",
  "githubRepo": "misdake/ChipAnnotationData8",
  "githubIssueId": 38,
  "source": "https://www.bilibili.com/opus/959217298443337751",
  "createTime": "Jul 28, 2024 1:51:55 PM",
  "width": 6055,
  "height": 9375,
  "tileSize": 512,
  "maxLevel": 5,
  "levels": [
    {
      "level": 0,
      "xMax": 12,
      "yMax": 19
    },
    {
      "level": 1,
      "xMax": 6,
      "yMax": 10
    },
    {
      "level": 2,
      "xMax": 3,
      "yMax": 5
    },
    {
      "level": 3,
      "xMax": 2,
      "yMax": 3
    },
    {
      "level": 4,
      "xMax": 1,
      "yMax": 2
    },
    {
      "level": 5,
      "xMax": 1,
      "yMax": 1
    }
  ],
  "widthMillimeter": 12.06,
  "heightMillimeter": 18.71
}